{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653237262911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653237262923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 18:34:22 2022 " "Processing started: Sun May 22 18:34:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653237262923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237262923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConstrainedWallace -c ConstrainedWallace " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConstrainedWallace -c ConstrainedWallace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237262923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653237263844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653237263844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_29-Behavioral " "Found design unit 1: LFSR_29-Behavioral" {  } { { "LFSR_29.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/LFSR_29.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274541 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_29 " "Found entity 1: LFSR_29" {  } { { "LFSR_29.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/LFSR_29.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_3-Behavioral " "Found design unit 1: LFSR_3-Behavioral" {  } { { "LFSR_3.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/LFSR_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274549 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_3 " "Found entity 1: LFSR_3" {  } { { "LFSR_3.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/LFSR_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constrainedwallace.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constrainedwallace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConstrainedWallace-rtl " "Found design unit 1: ConstrainedWallace-rtl" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274556 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConstrainedWallace " "Found entity 1: ConstrainedWallace" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cwcontrolpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cwcontrolpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cwControlPath-rtl " "Found design unit 1: cwControlPath-rtl" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274565 ""} { "Info" "ISGN_ENTITY_NAME" "1 cwControlPath " "Found entity 1: cwControlPath" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wcram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wcram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wcram-SYN " "Found design unit 1: wcram-SYN" {  } { { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274573 ""} { "Info" "ISGN_ENTITY_NAME" "1 wcRAM " "Found entity 1: wcRAM" {  } { { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cwcontrolpath_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cwcontrolpath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cwControlPath_tb-rtl " "Found design unit 1: cwControlPath_tb-rtl" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274582 ""} { "Info" "ISGN_ENTITY_NAME" "1 cwControlPath_tb " "Found entity 1: cwControlPath_tb" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-SYN " "Found design unit 1: alu-SYN" {  } { { "ALU.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ALU.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274589 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ALU.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237274589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ConstrainedWallace " "Elaborating entity \"ConstrainedWallace\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653237274641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramEN ConstrainedWallace.vhd(70) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(70): object \"ramEN\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653237274643 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lfsrEN ConstrainedWallace.vhd(72) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(72): object \"lfsrEN\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653237274643 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aEN ConstrainedWallace.vhd(73) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(73): used implicit default value for signal \"aEN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653237274644 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bEN ConstrainedWallace.vhd(74) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(74): used implicit default value for signal \"bEN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653237274644 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addrA ConstrainedWallace.vhd(77) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(77): used implicit default value for signal \"addrA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653237274644 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addrB ConstrainedWallace.vhd(78) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(78): used implicit default value for signal \"addrB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653237274644 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "M ConstrainedWallace.vhd(83) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(83): used implicit default value for signal \"M\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653237274644 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S ConstrainedWallace.vhd(84) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(84): used implicit default value for signal \"S\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653237274644 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chi ConstrainedWallace.vhd(98) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(98): object \"chi\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653237274644 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G ConstrainedWallace.vhd(99) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(99): object \"G\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653237274644 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Leaky1 ConstrainedWallace.vhd(100) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(100): used implicit default value for signal \"Leaky1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653237274645 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Leaky3 ConstrainedWallace.vhd(102) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(102): used implicit default value for signal \"Leaky3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653237274645 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C1 ConstrainedWallace.vhd(103) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(103): used explicit default value for signal \"C1\" because signal was never assigned a value" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1653237274645 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "grnNum ConstrainedWallace.vhd(116) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(116): used implicit default value for signal \"grnNum\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653237274645 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mult1Out ConstrainedWallace.vhd(119) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(119): used implicit default value for signal \"mult1Out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653237274645 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mult2A ConstrainedWallace.vhd(120) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(120): object \"mult2A\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653237274645 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xor2 ConstrainedWallace.vhd(127) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(127): object \"xor2\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653237274645 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ConstrainedWallace.vhd(143) " "VHDL Process Statement warning at ConstrainedWallace.vhd(143): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274646 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ConstrainedWallace.vhd(145) " "VHDL Process Statement warning at ConstrainedWallace.vhd(145): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274646 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addOut ConstrainedWallace.vhd(149) " "VHDL Process Statement warning at ConstrainedWallace.vhd(149): signal \"addOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274647 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU1Out ConstrainedWallace.vhd(150) " "VHDL Process Statement warning at ConstrainedWallace.vhd(150): signal \"ALU1Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274647 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU1Out ConstrainedWallace.vhd(151) " "VHDL Process Statement warning at ConstrainedWallace.vhd(151): signal \"ALU1Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274647 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TPO ConstrainedWallace.vhd(158) " "VHDL Process Statement warning at ConstrainedWallace.vhd(158): signal \"TPO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274647 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "O2 ConstrainedWallace.vhd(162) " "VHDL Process Statement warning at ConstrainedWallace.vhd(162): signal \"O2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274647 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "O1 ConstrainedWallace.vhd(164) " "VHDL Process Statement warning at ConstrainedWallace.vhd(164): signal \"O1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274647 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xor1 ConstrainedWallace.vhd(168) " "VHDL Process Statement warning at ConstrainedWallace.vhd(168): signal \"xor1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274647 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2Out ConstrainedWallace.vhd(170) " "VHDL Process Statement warning at ConstrainedWallace.vhd(170): signal \"ALU2Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274647 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TPO ConstrainedWallace.vhd(174) " "VHDL Process Statement warning at ConstrainedWallace.vhd(174): signal \"TPO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274647 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X1 ConstrainedWallace.vhd(175) " "VHDL Process Statement warning at ConstrainedWallace.vhd(175): signal \"X1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274647 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X3 ConstrainedWallace.vhd(176) " "VHDL Process Statement warning at ConstrainedWallace.vhd(176): signal \"X3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274647 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TPO ConstrainedWallace.vhd(181) " "VHDL Process Statement warning at ConstrainedWallace.vhd(181): signal \"TPO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274647 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X1 ConstrainedWallace.vhd(182) " "VHDL Process Statement warning at ConstrainedWallace.vhd(182): signal \"X1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274647 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X3 ConstrainedWallace.vhd(183) " "VHDL Process Statement warning at ConstrainedWallace.vhd(183): signal \"X3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274648 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PA ConstrainedWallace.vhd(184) " "VHDL Process Statement warning at ConstrainedWallace.vhd(184): signal \"PA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274648 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TPO ConstrainedWallace.vhd(189) " "VHDL Process Statement warning at ConstrainedWallace.vhd(189): signal \"TPO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274648 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X2 ConstrainedWallace.vhd(190) " "VHDL Process Statement warning at ConstrainedWallace.vhd(190): signal \"X2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274648 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X4 ConstrainedWallace.vhd(191) " "VHDL Process Statement warning at ConstrainedWallace.vhd(191): signal \"X4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274648 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C1 ConstrainedWallace.vhd(192) " "VHDL Process Statement warning at ConstrainedWallace.vhd(192): signal \"C1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274648 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TPO ConstrainedWallace.vhd(197) " "VHDL Process Statement warning at ConstrainedWallace.vhd(197): signal \"TPO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274648 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X2 ConstrainedWallace.vhd(198) " "VHDL Process Statement warning at ConstrainedWallace.vhd(198): signal \"X2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274648 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X4 ConstrainedWallace.vhd(199) " "VHDL Process Statement warning at ConstrainedWallace.vhd(199): signal \"X4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274648 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "grnNum ConstrainedWallace.vhd(200) " "VHDL Process Statement warning at ConstrainedWallace.vhd(200): signal \"grnNum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274648 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Leaky1 ConstrainedWallace.vhd(217) " "VHDL Process Statement warning at ConstrainedWallace.vhd(217): signal \"Leaky1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274648 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Leaky3 ConstrainedWallace.vhd(219) " "VHDL Process Statement warning at ConstrainedWallace.vhd(219): signal \"Leaky3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274648 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m2O ConstrainedWallace.vhd(137) " "VHDL Process Statement warning at ConstrainedWallace.vhd(137): inferring latch(es) for signal or variable \"m2O\", which holds its previous value in one or more paths through the process" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653237274648 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m3O ConstrainedWallace.vhd(137) " "VHDL Process Statement warning at ConstrainedWallace.vhd(137): inferring latch(es) for signal or variable \"m3O\", which holds its previous value in one or more paths through the process" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653237274649 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU1A ConstrainedWallace.vhd(137) " "VHDL Process Statement warning at ConstrainedWallace.vhd(137): inferring latch(es) for signal or variable \"ALU1A\", which holds its previous value in one or more paths through the process" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653237274649 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addOut ConstrainedWallace.vhd(234) " "VHDL Process Statement warning at ConstrainedWallace.vhd(234): signal \"addOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274649 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M ConstrainedWallace.vhd(234) " "VHDL Process Statement warning at ConstrainedWallace.vhd(234): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274649 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addOut ConstrainedWallace.vhd(235) " "VHDL Process Statement warning at ConstrainedWallace.vhd(235): signal \"addOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274649 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M ConstrainedWallace.vhd(235) " "VHDL Process Statement warning at ConstrainedWallace.vhd(235): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274649 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addA ConstrainedWallace.vhd(238) " "VHDL Process Statement warning at ConstrainedWallace.vhd(238): signal \"addA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274649 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addB ConstrainedWallace.vhd(238) " "VHDL Process Statement warning at ConstrainedWallace.vhd(238): signal \"addB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653237274649 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[0\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[0\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274654 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[1\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[1\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274654 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[2\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[2\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274654 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[3\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[3\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274654 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[4\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[4\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[5\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[5\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[6\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[6\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[7\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[7\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[8\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[8\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[9\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[9\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[10\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[10\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[11\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[11\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[12\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[12\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[13\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[13\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[14\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[14\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1A\[15\] ConstrainedWallace.vhd(137) " "Inferred latch for \"ALU1A\[15\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[0\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[0\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[1\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[1\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274655 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[2\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[2\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[3\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[3\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[4\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[4\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[5\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[5\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[6\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[6\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[7\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[7\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[8\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[8\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[9\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[9\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[10\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[10\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[11\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[11\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[12\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[12\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[13\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[13\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[14\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[14\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m3O\[15\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m3O\[15\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[0\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[0\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274656 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[1\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[1\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[2\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[2\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[3\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[3\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[4\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[4\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[5\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[5\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[6\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[6\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[7\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[7\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[8\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[8\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[9\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[9\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[10\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[10\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[11\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[11\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[12\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[12\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[13\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[13\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[14\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[14\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2O\[15\] ConstrainedWallace.vhd(137) " "Inferred latch for \"m2O\[15\]\" at ConstrainedWallace.vhd(137)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237274657 "|ConstrainedWallace"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cwControlPath cwControlPath:CP1 " "Elaborating entity \"cwControlPath\" for hierarchy \"cwControlPath:CP1\"" {  } { { "ConstrainedWallace.vhd" "CP1" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653237274683 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aTrans cwControlPath.vhd(58) " "VHDL Signal Declaration warning at cwControlPath.vhd(58): used explicit default value for signal \"aTrans\" because signal was never assigned a value" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1653237274684 "|ConstrainedWallace|cwControlPath:CP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iDebug cwControlPath.vhd(60) " "Verilog HDL or VHDL warning at cwControlPath.vhd(60): object \"iDebug\" assigned a value but never read" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653237274684 "|ConstrainedWallace|cwControlPath:CP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wcRAM wcRAM:RAM1 " "Elaborating entity \"wcRAM\" for hierarchy \"wcRAM:RAM1\"" {  } { { "ConstrainedWallace.vhd" "RAM1" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653237274745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wcRAM:RAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wcRAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "wcRAM.vhd" "altsyncram_component" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653237274910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wcRAM:RAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wcRAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653237274929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wcRAM:RAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"wcRAM:RAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./work/wcRAMfile.mif " "Parameter \"init_file\" = \"./work/wcRAMfile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b OLD_DATA " "Parameter \"read_during_write_mode_port_b\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237274929 ""}  } { { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653237274929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fr3 " "Found entity 1: altsyncram_9fr3" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237275006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237275006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9fr3 wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated " "Elaborating entity \"altsyncram_9fr3\" for hierarchy \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653237275009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "ConstrainedWallace.vhd" "ALU1" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653237275134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:ALU1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:ALU1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ALU.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653237275240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU:ALU1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ALU.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653237275274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU:ALU1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237275274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237275274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237275274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237275274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653237275274 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ALU.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653237275274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3sg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3sg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3sg " "Found entity 1: add_sub_3sg" {  } { { "db/add_sub_3sg.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/add_sub_3sg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653237275339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237275339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3sg ALU:ALU1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_3sg:auto_generated " "Elaborating entity \"add_sub_3sg\" for hierarchy \"ALU:ALU1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_3sg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653237275342 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[0\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[1\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 75 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[2\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[3\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[4\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[5\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[6\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[7\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[8\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[9\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[10\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[11\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[12\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[13\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[14\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[15\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_9fr3.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653237275504 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_9fr3:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1653237275504 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1653237275504 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output\[0\] GND " "Pin \"output\[0\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[1\] GND " "Pin \"output\[1\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[2\] GND " "Pin \"output\[2\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[3\] GND " "Pin \"output\[3\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[4\] GND " "Pin \"output\[4\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[5\] GND " "Pin \"output\[5\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[6\] GND " "Pin \"output\[6\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[7\] GND " "Pin \"output\[7\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[8\] GND " "Pin \"output\[8\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[9\] GND " "Pin \"output\[9\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[10\] GND " "Pin \"output\[10\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[11\] GND " "Pin \"output\[11\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[12\] GND " "Pin \"output\[12\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[13\] GND " "Pin \"output\[13\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[14\] GND " "Pin \"output\[14\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[15\] GND " "Pin \"output\[15\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653237275961 "|ConstrainedWallace|output[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653237275961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653237276029 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "184 " "184 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653237276391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653237276626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653237276626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653237276758 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653237276758 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653237276758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653237276758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653237276789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 18:34:36 2022 " "Processing ended: Sun May 22 18:34:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653237276789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653237276789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653237276789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653237276789 ""}
