Release 10.1.03 par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

fedora::  Mon Feb 17 17:10:43 2025

par -intstyle ise -xe n -ol high -w nf2_top.ncd nf2_top_par.ncd 


Constraints file: nf2_top.pcf.
Loading device for application Rf_Device from file '2vp50.nph' in environment /opt/Xilinx/10.1/ISE.
   "nf2_top" is an NCD, version 3.2, device xc2vp50, package ff1152, speed -7

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.

Device speed data version:  "PRODUCTION 1.94 2008-07-25".



Device Utilization Summary:

   Number of BUFGMUXs                        8 out of 16     50%
      Number of LOCed BUFGMUXs               8 out of 8     100%

   Number of DCMs                            6 out of 8      75%
   Number of External IOBs                 356 out of 692    51%
      Number of LOCed IOBs                 356 out of 356   100%

   Number of RAMB16s                       108 out of 232    46%
   Number of SLICEs                      15147 out of 23616  64%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

Starting Router

Phase 1: 130575 unrouted;       REAL time: 17 secs 

Phase 2: 109652 unrouted;       REAL time: 21 secs 

Phase 3: 30702 unrouted;       REAL time: 26 secs 

Phase 4: 30702 unrouted; (651670)      REAL time: 27 secs 

Phase 5: 31492 unrouted; (107373)      REAL time: 33 secs 

Phase 6: 31556 unrouted; (100536)      REAL time: 34 secs 

Phase 7: 31351 unrouted; (125302)      REAL time: 41 secs 

Phase 8: 0 unrouted; (145142)      REAL time: 1 mins 33 secs 

Phase 9: 0 unrouted; (145142)      REAL time: 1 mins 37 secs 

Updating file: nf2_top_par.ncd with current fully routed design.

Phase 10: 0 unrouted; (145142)      REAL time: 2 mins 4 secs 

Phase 11: 0 unrouted; (145076)      REAL time: 2 mins 17 secs 

WARNING:Route:466 - Unusually high hold time violation detected among 44 connections. The top 20 such instances are
   printed below. The router will continue and try to fix it
	nf2_core/user_data_path/ids/in_fifo_data(10):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(72):BY -4108
	nf2_core/user_data_path/ids/in_fifo_data(30):XQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(94):BY -3940
	nf2_core/user_data_path/ids/in_fifo_data(19):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(83):BY -3883
	nf2_core/user_data_path/ids/in_fifo_data(28):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(92):BY -3838
	nf2_core/user_data_path/ids/in_fifo_data(24):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(90):BX -3745
	nf2_core/user_data_path/ids/in_fifo_data(27):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(90):BY -3634
	nf2_core/user_data_path/ids/in_fifo_data(8):XQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(72):BX -3562
	nf2_core/user_data_path/ids/in_fifo_data(12):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(76):BY -3558
	nf2_core/user_data_path/ids/in_fifo_data(4):XQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(68):BX -3508
	nf2_core/user_data_path/ids/in_fifo_data(4):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(68):BY -3383
	nf2_core/user_data_path/ids/in_fifo_data(8):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(70):BY -3365
	nf2_core/user_data_path/ids/in_fifo_data(22):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(100):BY -3342
	nf2_core/user_data_path/ids/in_fifo_data(6):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(70):BX -3314
	nf2_core/user_data_path/ids/in_fifo_data(33):XQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(97):BX -3303
	nf2_core/user_data_path/ids/in_fifo_data(25):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(89):BY -3288
	nf2_core/user_data_path/ids/in_fifo_data(31):XQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(95):BY -3276
	nf2_core/user_data_path/ids/in_fifo_data(32):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(96):BY -3222
	nf2_core/user_data_path/ids/in_fifo_data(20):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(84):BY -3197
	nf2_core/user_data_path/ids/in_fifo_data(7):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(79):BY -3179
	nf2_core/user_data_path/ids/in_fifo_data(11):YQ -> nf2_core/user_data_path/ids/matcher/XLXN_36(97):BY -3164

Phase 12: 0 unrouted; (4161)      REAL time: 3 mins 14 secs 

WARNING:Route - CLK Net:nf2_core/user_data_path/ids/in_fifo_rd_en is being routed on general routing resources. If you
   are trying to use local clocking techniques, evaluate the placement of the clock's source and loads to ensure it
   meets the guidelines for local clocking. Otherwise, consider placing this clock on a dedicated clock routing
   resource. For more information on clock routing resources, see the target architecture's user guide.

Total REAL time to Router completion: 3 mins 15 secs 
Total CPU time to Router completion: 3 mins 13 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|        cpci_clk_int |     BUFGMUX0S|Yes   |  374 |  0.489     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|        core_clk_int |     BUFGMUX1P|Yes   |10352 |  0.521     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|    tx_rgmii_clk_int |     BUFGMUX2S|Yes   |  574 |  0.513     |  1.542      |
+---------------------+--------------+------+------+------------+-------------+
|  rx_rgmii_0_clk_int |     BUFGMUX4S|Yes   |  218 |  0.509     |  1.539      |
+---------------------+--------------+------+------+------------+-------------+
|  rx_rgmii_1_clk_int |     BUFGMUX6S|Yes   |  215 |  0.485     |  1.529      |
+---------------------+--------------+------+------+------------+-------------+
|  rx_rgmii_2_clk_int |     BUFGMUX5S|Yes   |  218 |  0.481     |  1.541      |
+---------------------+--------------+------+------+------------+-------------+
|  rx_rgmii_3_clk_int |     BUFGMUX7S|Yes   |  218 |  0.286     |  1.497      |
+---------------------+--------------+------+------+------------+-------------+
|  tx_rgmii_clk90_int |     BUFGMUX3P|Yes   |    8 |  0.136     |  1.517      |
+---------------------+--------------+------+------+------------+-------------+
|nf2_core/user_data_p |              |      |      |            |             |
|ath/ids/in_fifo_rd_e |              |      |      |            |             |
|                   n |         Local|      |   45 |  1.313     |  4.251      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 4161

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Try the Design Goal and Strategies for Timing Performance (In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_core_clk_int = PERIOD TIMEGRP "core_cl | SETUP   |    -2.189ns|    10.189ns|       2|        3737
  k_int" 8 ns HIGH 50%                      | HOLD    |    -0.323ns|            |       2|         424
------------------------------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 n | SETUP   |     0.046ns|     7.954ns|       0|           0
  s HIGH 50%                                | HOLD    |     0.220ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | SETUP   |     0.058ns|     7.942ns|       0|           0
  _gmii" 8 ns HIGH 50%                      | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_ADDR" OFFSET = IN 4 ns BEFO | SETUP   |     1.135ns|     2.865ns|       0|           0
  RE COMP "cpci_clk"                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_WR_DATA" OFFSET = IN 4 ns B | SETUP   |     1.147ns|     2.853ns|       0|           0
  EFORE COMP "cpci_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_DMA_INOUT" OFFSET = IN 4 ns | SETUP   |     1.233ns|     2.767ns|       0|           0
   BEFORE COMP "cpci_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_DMA_IN" OFFSET = IN 4 ns BE | SETUP   |     1.272ns|     2.728ns|       0|           0
  FORE COMP "cpci_clk"                      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_REQ" OFFSET = IN 4 ns BEFOR | SETUP   |     1.316ns|     2.684ns|       0|           0
  E COMP "cpci_clk"                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_rgmii_falling_to_rising = MAXDELAY FRO | SETUP   |     1.380ns|     1.820ns|       0|           0
  M TIMEGRP "rgmii_falling" TO TIMEGRP      |         |            |            |        |            
      "rgmii_rising" 3.2 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM1_DATA" OFFSET = OUT 4 ns AF | MAXDELAY|     1.701ns|     2.299ns|       0|           0
  TER COMP "core_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM2_DATA" OFFSET = OUT 4 ns AF | MAXDELAY|     1.717ns|     2.283ns|       0|           0
  TER COMP "core_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM1_OUT" OFFSET = OUT 4 ns AFT | MAXDELAY|     1.740ns|     2.260ns|       0|           0
  ER COMP "core_clk"                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM2_OUT" OFFSET = OUT 4 ns AFT | MAXDELAY|     1.775ns|     2.225ns|       0|           0
  ER COMP "core_clk"                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "rgmii_0_rxc_ibuf" MAXDELAY = 2.5 ns  | MAXDELAY|     1.897ns|     0.603ns|       0|           0
------------------------------------------------------------------------------------------------------
  NET "rgmii_2_rxc_ibuf" MAXDELAY = 2.5 ns  | MAXDELAY|     1.912ns|     0.588ns|       0|           0
------------------------------------------------------------------------------------------------------
  NET "rgmii_3_rxc_ibuf" MAXDELAY = 2.5 ns  | MAXDELAY|     2.034ns|     0.466ns|       0|           0
------------------------------------------------------------------------------------------------------
  NET "rgmii_1_rxc_ibuf" MAXDELAY = 2.5 ns  | MAXDELAY|     2.034ns|     0.466ns|       0|           0
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM2_DATA" OFFSET = IN 4 ns BEF | SETUP   |     2.266ns|     1.734ns|       0|           0
  ORE COMP "core_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM1_DATA" OFFSET = IN 4 ns BEF | SETUP   |     2.269ns|     1.731ns|       0|           0
  ORE COMP "core_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_DMA_INOUT" OFFSET = OUT 7 n | MAXDELAY|     2.311ns|     4.689ns|       0|           0
  s AFTER COMP "cpci_clk"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_RDY" OFFSET = OUT 8 ns AFTE | MAXDELAY|     3.350ns|     4.650ns|       0|           0
  R COMP "cpci_clk"                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_DMA_OUT" OFFSET = OUT 8 ns  | MAXDELAY|     3.359ns|     4.641ns|       0|           0
  AFTER COMP "cpci_clk"                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_cpci_clk = PERIOD TIMEGRP "cpci_clk" 1 | SETUP   |     4.849ns|    11.151ns|       0|           0
  6 ns HIGH 50%                             | HOLD    |     0.473ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TIMEGRP "CPCI_DATA" OFFSET = OUT 10 ns AF | MAXDELAY|     5.370ns|     4.630ns|       0|           0
  TER COMP "cpci_clk"                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


1 constraint not met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 mins 20 secs 
Total CPU time to PAR completion: 3 mins 18 secs 

Peak Memory Usage:  1428 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 4 errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 1

Writing design to file nf2_top_par.ncd



PAR done!
