Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep 15 03:00:14 2019
| Host         : DESKTOP-18L2VEF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pipeline_timing_summary_routed.rpt -pb pipeline_timing_summary_routed.pb -rpx pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.338        0.000                      0                22416        0.053        0.000                      0                22416        9.220        0.000                       0                  2661  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.338        0.000                      0                22416        0.053        0.000                      0                22416        9.220        0.000                       0                  2661  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 qt0/memory_array_reg_mux_sel__94/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.766ns  (logic 0.488ns (2.911%)  route 16.278ns (97.089%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 25.150 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.854     5.325    qt0/clk_IBUF_BUFG
    SLICE_X68Y59         FDRE                                         r  qt0/memory_array_reg_mux_sel__94/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y59         FDRE (Prop_fdre_C_Q)         0.308     5.633 r  qt0/memory_array_reg_mux_sel__94/Q
                         net (fo=64, routed)         16.278    21.910    qt0/memory_array_reg_mux_sel__94_n_0
    SLICE_X149Y25        LUT6 (Prop_lut6_I2_O)        0.053    21.963 r  qt0/q[3]_i_2/O
                         net (fo=1, routed)           0.000    21.963    qt0/q[3]_i_2_n_0
    SLICE_X149Y25        MUXF7 (Prop_muxf7_I0_O)      0.127    22.090 r  qt0/q_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    22.090    data_out_q[3]
    SLICE_X149Y25        FDRE                                         r  q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AL31                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    20.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.929    25.150    clk_IBUF_BUFG
    SLICE_X149Y25        FDRE                                         r  q_reg[3]/C
                         clock pessimism              0.264    25.414    
                         clock uncertainty           -0.035    25.378    
    SLICE_X149Y25        FDRE (Setup_fdre_C_D)        0.050    25.428    q_reg[3]
  -------------------------------------------------------------------
                         required time                         25.428    
                         arrival time                         -22.090    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 qt0/memory_array_reg_mux_sel__94/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.403ns  (logic 0.490ns (2.987%)  route 15.913ns (97.013%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 24.886 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.854     5.325    qt0/clk_IBUF_BUFG
    SLICE_X68Y59         FDRE                                         r  qt0/memory_array_reg_mux_sel__94/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y59         FDRE (Prop_fdre_C_Q)         0.308     5.633 r  qt0/memory_array_reg_mux_sel__94/Q
                         net (fo=64, routed)         15.913    21.546    qt0/memory_array_reg_mux_sel__94_n_0
    SLICE_X117Y67        LUT6 (Prop_lut6_I2_O)        0.053    21.599 r  qt0/q[1]_i_3/O
                         net (fo=1, routed)           0.000    21.599    qt0/q[1]_i_3_n_0
    SLICE_X117Y67        MUXF7 (Prop_muxf7_I1_O)      0.129    21.728 r  qt0/q_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    21.728    data_out_q[1]
    SLICE_X117Y67        FDRE                                         r  q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AL31                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    20.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.665    24.886    clk_IBUF_BUFG
    SLICE_X117Y67        FDRE                                         r  q_reg[1]/C
                         clock pessimism              0.264    25.150    
                         clock uncertainty           -0.035    25.114    
    SLICE_X117Y67        FDRE (Setup_fdre_C_D)        0.050    25.164    q_reg[1]
  -------------------------------------------------------------------
                         required time                         25.164    
                         arrival time                         -21.728    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 sum_part3a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.199ns  (logic 4.615ns (28.490%)  route 11.584ns (71.510%))
  Logic Levels:           36  (CARRY4=18 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 25.102 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.991     5.462    clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  sum_part3a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.282     5.744 r  sum_part3a_reg[11]/Q
                         net (fo=6, routed)           1.170     6.914    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[11]
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.157     7.071 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     7.071    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[5].lut_op_reg
    SLICE_X48Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.381 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.381    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.441 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     7.449    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.509 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          0.985     8.494    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.065     8.559 f  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5__0/O
                         net (fo=1, routed)           0.304     8.863    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5__0_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.170     9.033 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=2, routed)           0.414     9.447    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I0_O)        0.053     9.500 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000     9.500    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12[1]
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     9.824 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.568    10.392    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3_0[3]
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.053    10.445 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15/O
                         net (fo=1, routed)           0.457    10.902    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.053    10.955 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12/O
                         net (fo=1, routed)           0.475    11.430    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I5_O)        0.053    11.483 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    11.483    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_I1_O)      0.140    11.623 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    11.623    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X50Y71         MUXF8 (Prop_muxf8_I0_O)      0.057    11.680 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=3, routed)           0.646    12.327    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/zeros
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.480    12.807 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.807    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.865 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.865    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.923 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.923    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.981 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.981    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.039 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.039    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.097 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.097    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.276 f  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=2, routed)           0.937    14.212    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/Q[9]
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.142    14.354 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    14.354    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    14.667 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=33, routed)          0.886    15.554    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.053    15.607 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.367    15.973    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.065    16.038 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_5/O
                         net (fo=39, routed)          0.881    16.919    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_2__3_1
    SLICE_X45Y67         LUT5 (Prop_lut5_I1_O)        0.182    17.101 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.728    17.828    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.170    17.998 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__3/O
                         net (fo=2, routed)           0.463    18.461    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3_0
    SLICE_X48Y66         LUT3 (Prop_lut3_I2_O)        0.053    18.514 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    18.514    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/RESULT_REG.NORMAL.mant_op_reg[11][4]
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    18.730 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.730    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.790 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.790    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.850 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.850    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.910 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.910    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.970 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.970    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    19.107 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=4, routed)           0.847    19.954    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[10].C_MUX.CARRY_MUX_0[11]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.152    20.106 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/RESULT_REG.NORMAL.exp_op[3]_i_2/O
                         net (fo=3, routed)           0.473    20.579    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.053    20.632 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[7]_i_4/O
                         net (fo=3, routed)           0.468    21.100    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[7]_i_4_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.053    21.153 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[6]_i_1/O
                         net (fo=2, routed)           0.508    21.661    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[6]
    SLICE_X41Y77         FDRE                                         r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AL31                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    20.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.881    25.102    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X41Y77         FDRE                                         r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]_lopt_replica/C
                         clock pessimism              0.336    25.438    
                         clock uncertainty           -0.035    25.402    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)       -0.034    25.368    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                         -21.661    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 sum_part3a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.132ns  (logic 4.615ns (28.608%)  route 11.517ns (71.392%))
  Logic Levels:           36  (CARRY4=18 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 25.099 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.991     5.462    clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  sum_part3a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.282     5.744 r  sum_part3a_reg[11]/Q
                         net (fo=6, routed)           1.170     6.914    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[11]
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.157     7.071 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     7.071    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[5].lut_op_reg
    SLICE_X48Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.381 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.381    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.441 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     7.449    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.509 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          0.985     8.494    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.065     8.559 f  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5__0/O
                         net (fo=1, routed)           0.304     8.863    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5__0_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.170     9.033 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=2, routed)           0.414     9.447    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I0_O)        0.053     9.500 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000     9.500    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12[1]
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     9.824 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.568    10.392    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3_0[3]
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.053    10.445 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15/O
                         net (fo=1, routed)           0.457    10.902    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.053    10.955 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12/O
                         net (fo=1, routed)           0.475    11.430    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I5_O)        0.053    11.483 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    11.483    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_I1_O)      0.140    11.623 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    11.623    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X50Y71         MUXF8 (Prop_muxf8_I0_O)      0.057    11.680 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=3, routed)           0.646    12.327    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/zeros
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.480    12.807 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.807    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.865 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.865    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.923 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.923    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.981 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.981    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.039 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.039    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.097 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.097    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.276 f  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=2, routed)           0.937    14.212    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/Q[9]
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.142    14.354 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    14.354    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    14.667 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=33, routed)          0.886    15.554    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.053    15.607 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.367    15.973    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.065    16.038 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_5/O
                         net (fo=39, routed)          0.881    16.919    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_2__3_1
    SLICE_X45Y67         LUT5 (Prop_lut5_I1_O)        0.182    17.101 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.728    17.828    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.170    17.998 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__3/O
                         net (fo=2, routed)           0.463    18.461    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3_0
    SLICE_X48Y66         LUT3 (Prop_lut3_I2_O)        0.053    18.514 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    18.514    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/RESULT_REG.NORMAL.mant_op_reg[11][4]
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    18.730 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.730    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.790 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.790    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.850 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.850    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.910 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.910    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.970 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.970    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    19.107 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=4, routed)           0.847    19.954    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[10].C_MUX.CARRY_MUX_0[11]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.152    20.106 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/RESULT_REG.NORMAL.exp_op[3]_i_2/O
                         net (fo=3, routed)           0.473    20.579    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.053    20.632 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[7]_i_4/O
                         net (fo=3, routed)           0.468    21.100    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[7]_i_4_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.053    21.153 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[6]_i_1/O
                         net (fo=2, routed)           0.441    21.594    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[6]
    SLICE_X41Y74         FDRE                                         r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AL31                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    20.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.878    25.099    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X41Y74         FDRE                                         r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
                         clock pessimism              0.336    25.435    
                         clock uncertainty           -0.035    25.399    
    SLICE_X41Y74         FDRE (Setup_fdre_C_D)       -0.034    25.365    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]
  -------------------------------------------------------------------
                         required time                         25.365    
                         arrival time                         -21.594    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 qt0/memory_array_reg_mux_sel__158/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.340ns  (logic 0.490ns (2.999%)  route 15.850ns (97.001%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.250ns = ( 25.250 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.855     5.326    qt0/clk_IBUF_BUFG
    SLICE_X70Y57         FDRE                                         r  qt0/memory_array_reg_mux_sel__158/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y57         FDRE (Prop_fdre_C_Q)         0.308     5.634 r  qt0/memory_array_reg_mux_sel__158/Q
                         net (fo=64, routed)         15.850    21.484    qt0/memory_array_reg_mux_sel__158_n_0
    SLICE_X177Y45        LUT6 (Prop_lut6_I4_O)        0.053    21.537 r  qt0/q[31]_i_3/O
                         net (fo=1, routed)           0.000    21.537    qt0/q[31]_i_3_n_0
    SLICE_X177Y45        MUXF7 (Prop_muxf7_I1_O)      0.129    21.666 r  qt0/q_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    21.666    data_out_q[31]
    SLICE_X177Y45        FDRE                                         r  q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AL31                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    20.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        2.029    25.250    clk_IBUF_BUFG
    SLICE_X177Y45        FDRE                                         r  q_reg[31]/C
                         clock pessimism              0.264    25.514    
                         clock uncertainty           -0.035    25.478    
    SLICE_X177Y45        FDRE (Setup_fdre_C_D)        0.050    25.528    q_reg[31]
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -21.666    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 sum_part3a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.046ns  (logic 4.615ns (28.760%)  route 11.431ns (71.240%))
  Logic Levels:           36  (CARRY4=18 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 25.102 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.991     5.462    clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  sum_part3a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.282     5.744 r  sum_part3a_reg[11]/Q
                         net (fo=6, routed)           1.170     6.914    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[11]
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.157     7.071 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     7.071    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[5].lut_op_reg
    SLICE_X48Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.381 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.381    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.441 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     7.449    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.509 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          0.985     8.494    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.065     8.559 f  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5__0/O
                         net (fo=1, routed)           0.304     8.863    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5__0_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.170     9.033 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=2, routed)           0.414     9.447    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I0_O)        0.053     9.500 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000     9.500    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12[1]
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     9.824 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.568    10.392    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3_0[3]
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.053    10.445 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15/O
                         net (fo=1, routed)           0.457    10.902    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.053    10.955 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12/O
                         net (fo=1, routed)           0.475    11.430    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I5_O)        0.053    11.483 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    11.483    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_I1_O)      0.140    11.623 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    11.623    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X50Y71         MUXF8 (Prop_muxf8_I0_O)      0.057    11.680 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=3, routed)           0.646    12.327    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/zeros
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.480    12.807 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.807    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.865 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.865    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.923 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.923    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.981 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.981    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.039 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.039    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.097 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.097    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.276 f  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=2, routed)           0.937    14.212    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/Q[9]
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.142    14.354 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    14.354    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    14.667 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=33, routed)          0.886    15.554    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.053    15.607 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.367    15.973    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.065    16.038 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_5/O
                         net (fo=39, routed)          0.881    16.919    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_2__3_1
    SLICE_X45Y67         LUT5 (Prop_lut5_I1_O)        0.182    17.101 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.728    17.828    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.170    17.998 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__3/O
                         net (fo=2, routed)           0.463    18.461    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3_0
    SLICE_X48Y66         LUT3 (Prop_lut3_I2_O)        0.053    18.514 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    18.514    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/RESULT_REG.NORMAL.mant_op_reg[11][4]
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    18.730 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.730    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.790 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.790    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.850 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.850    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.910 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.910    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.970 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.970    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    19.107 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=4, routed)           0.847    19.954    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[10].C_MUX.CARRY_MUX_0[11]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.152    20.106 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/RESULT_REG.NORMAL.exp_op[3]_i_2/O
                         net (fo=3, routed)           0.363    20.468    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.053    20.521 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[4]_i_2/O
                         net (fo=1, routed)           0.548    21.069    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[4]_i_2_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.053    21.122 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[4]_i_1/O
                         net (fo=2, routed)           0.386    21.508    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[4]
    SLICE_X40Y77         FDRE                                         r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AL31                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    20.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.881    25.102    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X40Y77         FDRE                                         r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]_lopt_replica/C
                         clock pessimism              0.336    25.438    
                         clock uncertainty           -0.035    25.402    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)       -0.018    25.384    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                         -21.508    
  -------------------------------------------------------------------
                         slack                                  3.876    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 sum_part3a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.046ns  (logic 4.615ns (28.760%)  route 11.431ns (71.240%))
  Logic Levels:           36  (CARRY4=18 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 25.102 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.991     5.462    clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  sum_part3a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.282     5.744 r  sum_part3a_reg[11]/Q
                         net (fo=6, routed)           1.170     6.914    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[11]
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.157     7.071 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     7.071    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[5].lut_op_reg
    SLICE_X48Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.381 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.381    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.441 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     7.449    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.509 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          0.985     8.494    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.065     8.559 f  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5__0/O
                         net (fo=1, routed)           0.304     8.863    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5__0_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.170     9.033 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=2, routed)           0.414     9.447    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I0_O)        0.053     9.500 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000     9.500    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12[1]
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     9.824 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.568    10.392    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3_0[3]
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.053    10.445 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15/O
                         net (fo=1, routed)           0.457    10.902    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.053    10.955 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12/O
                         net (fo=1, routed)           0.475    11.430    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I5_O)        0.053    11.483 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    11.483    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_I1_O)      0.140    11.623 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    11.623    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X50Y71         MUXF8 (Prop_muxf8_I0_O)      0.057    11.680 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=3, routed)           0.646    12.327    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/zeros
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.480    12.807 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.807    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.865 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.865    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.923 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.923    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.981 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.981    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.039 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.039    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.097 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.097    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.276 f  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=2, routed)           0.937    14.212    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/Q[9]
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.142    14.354 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    14.354    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    14.667 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=33, routed)          0.886    15.554    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.053    15.607 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.367    15.973    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.065    16.038 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_5/O
                         net (fo=39, routed)          0.881    16.919    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_2__3_1
    SLICE_X45Y67         LUT5 (Prop_lut5_I1_O)        0.182    17.101 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.728    17.828    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.170    17.998 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__3/O
                         net (fo=2, routed)           0.463    18.461    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3_0
    SLICE_X48Y66         LUT3 (Prop_lut3_I2_O)        0.053    18.514 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    18.514    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/RESULT_REG.NORMAL.mant_op_reg[11][4]
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    18.730 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.730    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.790 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.790    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.850 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.850    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.910 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.910    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.970 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.970    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    19.107 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=4, routed)           0.847    19.954    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[10].C_MUX.CARRY_MUX_0[11]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.152    20.106 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/RESULT_REG.NORMAL.exp_op[3]_i_2/O
                         net (fo=3, routed)           0.363    20.468    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.053    20.521 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[4]_i_2/O
                         net (fo=1, routed)           0.548    21.069    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[4]_i_2_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.053    21.122 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[4]_i_1/O
                         net (fo=2, routed)           0.386    21.508    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[4]
    SLICE_X40Y77         FDRE                                         r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AL31                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    20.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.881    25.102    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X40Y77         FDRE                                         r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                         clock pessimism              0.336    25.438    
                         clock uncertainty           -0.035    25.402    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)       -0.009    25.393    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]
  -------------------------------------------------------------------
                         required time                         25.393    
                         arrival time                         -21.508    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 qt0/memory_array_reg_mux_sel__158/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.944ns  (logic 0.490ns (3.073%)  route 15.454ns (96.927%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.855     5.326    qt0/clk_IBUF_BUFG
    SLICE_X70Y57         FDRE                                         r  qt0/memory_array_reg_mux_sel__158/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y57         FDRE (Prop_fdre_C_Q)         0.308     5.634 r  qt0/memory_array_reg_mux_sel__158/Q
                         net (fo=64, routed)         15.454    21.088    qt0/memory_array_reg_mux_sel__158_n_0
    SLICE_X117Y95        LUT6 (Prop_lut6_I4_O)        0.053    21.141 r  qt0/q[30]_i_3/O
                         net (fo=1, routed)           0.000    21.141    qt0/q[30]_i_3_n_0
    SLICE_X117Y95        MUXF7 (Prop_muxf7_I1_O)      0.129    21.270 r  qt0/q_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    21.270    data_out_q[30]
    SLICE_X117Y95        FDRE                                         r  q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AL31                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    20.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.671    24.892    clk_IBUF_BUFG
    SLICE_X117Y95        FDRE                                         r  q_reg[30]/C
                         clock pessimism              0.264    25.156    
                         clock uncertainty           -0.035    25.120    
    SLICE_X117Y95        FDRE (Setup_fdre_C_D)        0.050    25.170    q_reg[30]
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                         -21.270    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 sum_part3a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.938ns  (logic 4.615ns (28.956%)  route 11.323ns (71.044%))
  Logic Levels:           36  (CARRY4=18 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 25.099 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.991     5.462    clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  sum_part3a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.282     5.744 r  sum_part3a_reg[11]/Q
                         net (fo=6, routed)           1.170     6.914    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[11]
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.157     7.071 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     7.071    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[5].lut_op_reg
    SLICE_X48Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.381 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.381    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.441 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     7.449    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.509 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=61, routed)          0.985     8.494    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.065     8.559 f  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5__0/O
                         net (fo=1, routed)           0.304     8.863    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5__0_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.170     9.033 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=2, routed)           0.414     9.447    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__4_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I0_O)        0.053     9.500 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000     9.500    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12[1]
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     9.824 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.568    10.392    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3_0[3]
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.053    10.445 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15/O
                         net (fo=1, routed)           0.457    10.902    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I0_O)        0.053    10.955 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12/O
                         net (fo=1, routed)           0.475    11.430    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I5_O)        0.053    11.483 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    11.483    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_I1_O)      0.140    11.623 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    11.623    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X50Y71         MUXF8 (Prop_muxf8_I0_O)      0.057    11.680 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=3, routed)           0.646    12.327    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/zeros
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.480    12.807 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.807    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.865 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.865    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.923 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.923    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.981 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.981    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.039 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.039    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.097 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.097    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.276 f  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=2, routed)           0.937    14.212    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/Q[9]
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.142    14.354 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000    14.354    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    14.667 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=33, routed)          0.886    15.554    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.053    15.607 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.367    15.973    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.065    16.038 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/i__carry_i_5/O
                         net (fo=39, routed)          0.881    16.919    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_2__3_1
    SLICE_X45Y67         LUT5 (Prop_lut5_I1_O)        0.182    17.101 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.728    17.828    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.170    17.998 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__3/O
                         net (fo=2, routed)           0.463    18.461    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_3_0
    SLICE_X48Y66         LUT3 (Prop_lut3_I2_O)        0.053    18.514 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    18.514    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/RESULT_REG.NORMAL.mant_op_reg[11][4]
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    18.730 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.730    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.790 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.790    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.850 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.850    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.910 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.910    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.970 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.970    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    19.107 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=4, routed)           0.847    19.954    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[10].C_MUX.CARRY_MUX_0[11]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.152    20.106 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/RESULT_REG.NORMAL.exp_op[3]_i_2/O
                         net (fo=3, routed)           0.473    20.579    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.053    20.632 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[7]_i_4/O
                         net (fo=3, routed)           0.293    20.925    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[7]_i_4_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I1_O)        0.053    20.978 r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/RESULT_REG.NORMAL.exp_op[5]_i_1/O
                         net (fo=2, routed)           0.422    21.400    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[5]
    SLICE_X41Y75         FDRE                                         r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AL31                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    20.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.878    25.099    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X41Y75         FDRE                                         r  sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.336    25.435    
                         clock uncertainty           -0.035    25.399    
    SLICE_X41Y75         FDRE (Setup_fdre_C_D)       -0.034    25.365    sum23/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                         25.365    
                         arrival time                         -21.400    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 addrw_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_9_26/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.556ns  (logic 0.361ns (2.321%)  route 15.195ns (97.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 24.963 - 20.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.790     5.261    clk_IBUF_BUFG
    SLICE_X76Y71         FDRE                                         r  addrw_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.308     5.569 f  addrw_q_reg[16]/Q
                         net (fo=552, routed)        14.930    20.499    qt0/addrw_q[16]
    SLICE_X186Y142       LUT4 (Prop_lut4_I1_O)        0.053    20.552 r  qt0/memory_array_reg_9_26_ENARDEN_cooolgate_en_gate_889_LOPT_REMAP/O
                         net (fo=1, routed)           0.265    20.816    qt0/memory_array_reg_9_26_ENARDEN_cooolgate_en_sig_441
    RAMB36_X12Y28        RAMB36E1                                     r  qt0/memory_array_reg_9_26/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AL31                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    20.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.742    24.963    qt0/clk_IBUF_BUFG
    RAMB36_X12Y28        RAMB36E1                                     r  qt0/memory_array_reg_9_26/CLKARDCLK
                         clock pessimism              0.262    25.224    
                         clock uncertainty           -0.035    25.189    
    RAMB36_X12Y28        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.375    24.814    qt0/memory_array_reg_9_26
  -------------------------------------------------------------------
                         required time                         24.814    
                         arrival time                         -20.816    
  -------------------------------------------------------------------
                         slack                                  3.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 addrr_q_reg[7]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_8_22/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.463%)  route 0.167ns (58.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.603     1.881    clk_IBUF_BUFG
    SLICE_X100Y103       FDRE                                         r  addrr_q_reg[7]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y103       FDRE (Prop_fdre_C_Q)         0.118     1.999 r  addrr_q_reg[7]_rep__5/Q
                         net (fo=21, routed)          0.167     2.166    qt0/memory_array_reg_5_22_0[7]
    RAMB36_X6Y20         RAMB36E1                                     r  qt0/memory_array_reg_8_22/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.858     2.376    qt0/clk_IBUF_BUFG
    RAMB36_X6Y20         RAMB36E1                                     r  qt0/memory_array_reg_8_22/CLKBWRCLK
                         clock pessimism             -0.447     1.930    
    RAMB36_X6Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.113    qt0/memory_array_reg_8_22
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 addrw_q_reg[8]_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_0_23/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.118ns (35.582%)  route 0.214ns (64.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.688     1.966    clk_IBUF_BUFG
    SLICE_X146Y87        FDRE                                         r  addrw_q_reg[8]_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y87        FDRE (Prop_fdre_C_Q)         0.118     2.084 r  addrw_q_reg[8]_rep__21/Q
                         net (fo=16, routed)          0.214     2.298    qt0/memory_array_reg_14_23_0[8]
    RAMB36_X9Y17         RAMB36E1                                     r  qt0/memory_array_reg_0_23/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.966     2.484    qt0/clk_IBUF_BUFG
    RAMB36_X9Y17         RAMB36E1                                     r  qt0/memory_array_reg_0_23/CLKARDCLK
                         clock pessimism             -0.449     2.036    
    RAMB36_X9Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.219    qt0/memory_array_reg_0_23
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 addrr_q_reg[0]_rep__26/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_0_27/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.211%)  route 0.210ns (67.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.727     2.005    clk_IBUF_BUFG
    SLICE_X167Y90        FDRE                                         r  addrr_q_reg[0]_rep__26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y90        FDRE (Prop_fdre_C_Q)         0.100     2.105 r  addrr_q_reg[0]_rep__26/Q
                         net (fo=16, routed)          0.210     2.316    qt0/memory_array_reg_14_27_1[0]
    RAMB36_X10Y18        RAMB36E1                                     r  qt0/memory_array_reg_0_27/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.002     2.520    qt0/clk_IBUF_BUFG
    RAMB36_X10Y18        RAMB36E1                                     r  qt0/memory_array_reg_0_27/CLKBWRCLK
                         clock pessimism             -0.468     2.053    
    RAMB36_X10Y18        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.236    qt0/memory_array_reg_0_27
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 addrw_q_reg[0]__0_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_0_23/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.022%)  route 0.219ns (64.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.687     1.965    clk_IBUF_BUFG
    SLICE_X146Y85        FDRE                                         r  addrw_q_reg[0]__0_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y85        FDRE (Prop_fdre_C_Q)         0.118     2.083 r  addrw_q_reg[0]__0_rep__21/Q
                         net (fo=16, routed)          0.219     2.302    qt0/memory_array_reg_14_23_0[0]
    RAMB36_X9Y17         RAMB36E1                                     r  qt0/memory_array_reg_0_23/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.966     2.484    qt0/clk_IBUF_BUFG
    RAMB36_X9Y17         RAMB36E1                                     r  qt0/memory_array_reg_0_23/CLKARDCLK
                         clock pessimism             -0.449     2.036    
    RAMB36_X9Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.219    qt0/memory_array_reg_0_23
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 addrw_q_reg[4]_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_0_23/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (34.982%)  route 0.219ns (65.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.687     1.965    clk_IBUF_BUFG
    SLICE_X146Y85        FDRE                                         r  addrw_q_reg[4]_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y85        FDRE (Prop_fdre_C_Q)         0.118     2.083 r  addrw_q_reg[4]_rep__21/Q
                         net (fo=16, routed)          0.219     2.302    qt0/memory_array_reg_14_23_0[4]
    RAMB36_X9Y17         RAMB36E1                                     r  qt0/memory_array_reg_0_23/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.966     2.484    qt0/clk_IBUF_BUFG
    RAMB36_X9Y17         RAMB36E1                                     r  qt0/memory_array_reg_0_23/CLKARDCLK
                         clock pessimism             -0.449     2.036    
    RAMB36_X9Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.219    qt0/memory_array_reg_0_23
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 addrw_q_reg[0]__0_rep__27/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_10_29/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.118ns (35.380%)  route 0.216ns (64.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.687     1.965    clk_IBUF_BUFG
    SLICE_X146Y65        FDRE                                         r  addrw_q_reg[0]__0_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y65        FDRE (Prop_fdre_C_Q)         0.118     2.083 r  addrw_q_reg[0]__0_rep__27/Q
                         net (fo=16, routed)          0.216     2.299    qt0/memory_array_reg_14_29_0[0]
    RAMB36_X9Y13         RAMB36E1                                     r  qt0/memory_array_reg_10_29/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.959     2.477    qt0/clk_IBUF_BUFG
    RAMB36_X9Y13         RAMB36E1                                     r  qt0/memory_array_reg_10_29/CLKARDCLK
                         clock pessimism             -0.449     2.029    
    RAMB36_X9Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.212    qt0/memory_array_reg_10_29
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 addrr_q_reg[11]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_8_22/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.118ns (35.248%)  route 0.217ns (64.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.605     1.883    clk_IBUF_BUFG
    SLICE_X98Y101        FDRE                                         r  addrr_q_reg[11]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.118     2.001 r  addrr_q_reg[11]_rep__6/Q
                         net (fo=21, routed)          0.217     2.218    qt0/memory_array_reg_5_22_0[11]
    RAMB36_X6Y20         RAMB36E1                                     r  qt0/memory_array_reg_8_22/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.858     2.376    qt0/clk_IBUF_BUFG
    RAMB36_X6Y20         RAMB36E1                                     r  qt0/memory_array_reg_8_22/CLKBWRCLK
                         clock pessimism             -0.429     1.948    
    RAMB36_X6Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.131    qt0/memory_array_reg_8_22
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 addrr_q_reg[4]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_9_9/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.357%)  route 0.219ns (68.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.858     2.136    clk_IBUF_BUFG
    SLICE_X16Y34         FDRE                                         r  addrr_q_reg[4]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.100     2.236 r  addrr_q_reg[4]_rep__15/Q
                         net (fo=21, routed)          0.219     2.455    qt0/memory_array_reg_3_9_0[4]
    RAMB36_X1Y7          RAMB36E1                                     r  qt0/memory_array_reg_9_9/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.154     2.672    qt0/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  qt0/memory_array_reg_9_9/CLKBWRCLK
                         clock pessimism             -0.490     2.183    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.366    qt0/memory_array_reg_9_9
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 addrr_q_reg[0]_rep__27/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_5_28/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.542%)  route 0.217ns (68.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.724     2.002    clk_IBUF_BUFG
    SLICE_X167Y64        FDRE                                         r  addrr_q_reg[0]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y64        FDRE (Prop_fdre_C_Q)         0.100     2.102 r  addrr_q_reg[0]_rep__27/Q
                         net (fo=16, routed)          0.217     2.319    qt0/memory_array_reg_12_29_0[0]
    RAMB36_X10Y13        RAMB36E1                                     r  qt0/memory_array_reg_5_28/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.996     2.514    qt0/clk_IBUF_BUFG
    RAMB36_X10Y13        RAMB36E1                                     r  qt0/memory_array_reg_5_28/CLKBWRCLK
                         clock pessimism             -0.468     2.047    
    RAMB36_X10Y13        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.230    qt0/memory_array_reg_5_28
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 addrw_q_reg[6]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qt0/memory_array_reg_0_31/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.733%)  route 0.203ns (63.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        0.779     2.057    clk_IBUF_BUFG
    SLICE_X166Y42        FDRE                                         r  addrw_q_reg[6]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y42        FDRE (Prop_fdre_C_Q)         0.118     2.175 r  addrw_q_reg[6]_rep__29/Q
                         net (fo=16, routed)          0.203     2.378    qt0/memory_array_reg_14_31_0[6]
    RAMB36_X10Y8         RAMB36E1                                     r  qt0/memory_array_reg_0_31/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=2669, routed)        1.075     2.593    qt0/clk_IBUF_BUFG
    RAMB36_X10Y8         RAMB36E1                                     r  qt0/memory_array_reg_0_31/CLKARDCLK
                         clock pessimism             -0.488     2.106    
    RAMB36_X10Y8         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.289    qt0/memory_array_reg_0_31
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X0Y15   qmaxt0/memory_array_reg_1_26/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X0Y27   qt0/memory_array_reg_10_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X0Y9    qt0/memory_array_reg_11_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X12Y15  qt0/memory_array_reg_13_28/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X2Y43   qt0/memory_array_reg_15_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X7Y14   qt0/memory_array_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X8Y6    qt0/memory_array_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X4Y33   qt0/memory_array_reg_5_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X3Y15   qt0/memory_array_reg_7_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.850         20.000      17.150     RAMB36_X11Y8   qt0/memory_array_reg_8_31/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X100Y71  current_s2_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X100Y71  current_s2_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X100Y71  current_s2_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X100Y71  current_s2_reg[13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X100Y71  current_s2_reg[14]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X100Y71  current_s2_reg[15]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X100Y71  current_s2_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X100Y71  current_s2_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X100Y71  current_s2_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X100Y71  current_s2_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X66Y55   current_a3_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X66Y55   current_a3_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X66Y55   current_a3_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y58  current_s2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y58  current_s2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y58  current_s2_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y58  current_s2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y58  current_s2_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y58  current_s2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         10.000      9.220      SLICE_X136Y58  current_s2_reg[3]_srl2/CLK



