diff --git a/ls1046apscb/Makefile b/ls1046apscb/Makefile
new file mode 100644
index 0000000..f77e46b
--- /dev/null
+++ b/ls1046apscb/Makefile
@@ -0,0 +1 @@
+include ../Makefile.inc
diff --git a/ls1046apscb/README b/ls1046apscb/README
new file mode 100644
index 0000000..349d0b3
--- /dev/null
+++ b/ls1046apscb/README
@@ -0,0 +1,97 @@
+The RCW directories names for the LS1046ARDB boards conform to the following
+naming convention:
+
+ab_cdefghij_k_l:
+
+a = 'R' indicates RGMII1@DTSEC3 is supported
+b = 'R' indicates RGMII2@DTSEC4 is supported
+    'N' indicates not available/not used
+
+c = What is available in SerDes1 Lane0
+d = What is available in SerDes1 Lane1
+e = What is available in SerDes1 Lane2
+f = What is available in SerDes1 Lane3
+g = What is available in SerDes2 Lane0
+h = What is available in SerDes2 Lane1
+i = What is available in SerDes2 Lane2
+j = What is available in SerDes2 Lane3
+
+For the Slots (c..j):
+ 'N' is NULL, not available/not used
+ 'P' is PCIe
+ 'X' is XAUI
+ 'S' is SGMII
+ 'Q' if QSGMII
+ 'F' is XFI
+ 'H' is SATA
+ 'A' is AURORA
+
+Serdes1 protocol (k):
+k = 'hex value of serdes1 protocol value'
+
+Serdes2 protocol (l):
+l = 'hex value of serdes2 protocol value'
+
+BIN   Core/Platform/FMan/DDR
+Bin1: 1600MHz/600MHz/700MHz/2100MT/s
+Bin2: 1200MHz/400MHz/500MHz/1600MT/s
+
+Serdes ptotocol:
+================
+RR_FFSSPPPH_1133_5559 means:
+ - RGMII1@DTSEC3 on board
+ - RGMII2@DTSEC4 on board
+ - XFI9@TGEC1 on board
+ - XFI10@TGEC2 on SFP cage
+ - SGMII5@DTSEC5 on board
+ - SGMII6@DTSEC6 on board
+ - PCIe1 on Slot 1, mPCIe
+ - PCIe2 on Slot 2
+ - PCIe3 on Slot 3
+ - SATA
+ - SERDES1 Protocol is 0x1133
+ - SERDES2 Protocol is 0x5559
+
+RR_FFSSPPPN_1133_5506 means:
+ - RGMII1@DTSEC3 on board
+ - RGMII2@DTSEC4 on board
+ - XFI9@TGEC1 on board
+ - XFI10@TGEC2 on SFP cage
+ - SGMII5@DTSEC5 on board
+ - SGMII6@DTSEC6 on board
+ - PCIe1 on Slot 1, mPCIe
+ - PCIe2 on Slot 2
+ - PCIe3 on Slot 3
+ - SERDES1 Protocol is 0x1133
+ - SERDES2 Protocol is 0x5506
+
+Files naming convention
+=============================
+rcw_x.rcw
+rcw_x_bootmode.rcw
+rcw_x_specialsetting.rcw
+x = Core frequency
+bootmode = bootmode:qspiboot and so on.
+specialsetting = special setting:
+			sben:Secure boot
+For example,
+	rcw_1600_qspiboot.rcw means rcw for core frequency of 1600MHz with QSPI boot.
+
+For more information please refer to the comments in rcw file.
+
+Errata Workaround Implemented
+=============================
+A-008851:
+	Invalid transmitter/receiver preset values are used in Gen3 equalization
+	phases during link training for RC mode
+	This errata is valid only for PCI gen3.
+	Workaround:
+		write 0x00000001 to MISC_CONTROL_1_OFF
+		write 0x4747 to Lane Equalization Control register for each lane
+
+A-010477:
+	The PCI Express controller may not be able to establish the link at Gen3
+	speed successfully with some Gen3-capable link partner. The link will be
+	down-trained to either Gen1 or Gen2 speed.
+	Workaround:
+		Write 0x00800401 to GEN3 Control Register (GEN3_RELATED_OFF)
diff --git a/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1200_qspiboot.rcw b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1200_qspiboot.rcw
new file mode 100644
index 0000000..9657766
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1200_qspiboot.rcw
@@ -0,0 +1,113 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1200 MHz (Mul 12)
+ * Platform	-- 400 MHz (Mul 4)
+ * DDR		-- 1600 MT/s (Mul 16)
+ * FMan		-- 500 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1000 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+%littleendian64b=1
+%dont64bswapcrc=1
+
+SYS_PLL_RAT=4
+MEM_PLL_RAT=16
+CGA_PLL1_RAT=12
+CGA_PLL2_RAT=10
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=21849
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+SRDS_DIV_PEX_S1=1
+SRDS_DIV_PEX_S2=1
+DDR_FDBK_MULT=2
+DDR_REFCLK_SEL=1
+PBI_SRC=4
+IFC_MODE=37
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+SPI_EXT=1
+UART_BASE=7
+IFC_GRP_A_EXT=1
+IFC_GRP_D_EXT=1
+IFC_GRP_E1_EXT=1
+IFC_GRP_F_EXT=1
+IRQ_OUT=1
+TVDD_VSEL=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+write 0x570600, 0x00000000
+write 0x570604, 0x40100000
+.end
+
+/* Modify QSPI flash clock divisor */
+#include <qspi_divisor_20.rcw>
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <a009531.rcw>
+#include <qspi_endianness.rcw>
diff --git a/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1400_qspiboot.rcw b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1400_qspiboot.rcw
new file mode 100644
index 0000000..30cb039
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1400_qspiboot.rcw
@@ -0,0 +1,113 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1400 MHz (Mul 14)
+ * Platform	-- 600 MHz (Mul 6)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 600 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1200 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+%littleendian64b=1
+%dont64bswapcrc=1
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=14
+CGA_PLL2_RAT=12
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=21849
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+SRDS_DIV_PEX_S1=1
+SRDS_DIV_PEX_S2=1
+DDR_FDBK_MULT=2
+DDR_REFCLK_SEL=1
+PBI_SRC=4
+IFC_MODE=37
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+SPI_EXT=1
+UART_BASE=7
+IFC_GRP_A_EXT=1
+IFC_GRP_D_EXT=1
+IFC_GRP_E1_EXT=1
+IFC_GRP_F_EXT=1
+IRQ_OUT=1
+TVDD_VSEL=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+write 0x570600, 0x00000000
+write 0x570604, 0x40100000
+.end
+
+/* Modify QSPI flash clock divisor */
+#include <qspi_divisor_24.rcw>
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <a009531.rcw>
+#include <qspi_endianness.rcw>
diff --git a/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_emu_qspiboot.rcw b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_emu_qspiboot.rcw
new file mode 100644
index 0000000..016b3d8
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_emu_qspiboot.rcw
@@ -0,0 +1,111 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1600 MHz (Mul 16)
+ * Platform	-- 600 MHz (Mul 6)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 700 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'00
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+%littleendian64b=1
+%dont64bswapcrc=1
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=21849
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+SRDS_DIV_PEX_S1=1
+SRDS_DIV_PEX_S2=1
+DDR_FDBK_MULT=2
+DDR_REFCLK_SEL=1
+PBI_SRC=4
+IFC_MODE=37
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+SPI_EXT=1
+UART_BASE=7
+IFC_GRP_A_EXT=1
+IFC_GRP_D_EXT=1
+IFC_GRP_E1_EXT=1
+IFC_GRP_F_EXT=1
+IRQ_OUT=1
+TVDD_VSEL=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+write 0x570600, 0x00000000
+write 0x570604, 0x40100000
+.end
+
+/* Modify QSPI flash clock divisor */
+#include <qspi_divisor_32.rcw>
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
diff --git a/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_qspiboot.rcw b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_qspiboot.rcw
new file mode 100644
index 0000000..227b0e0
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_qspiboot.rcw
@@ -0,0 +1,113 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1600 MHz (Mul 16)
+ * Platform	-- 600 MHz (Mul 6)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 700 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+%littleendian64b=1
+%dont64bswapcrc=1
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=21849
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+SRDS_DIV_PEX_S1=1
+SRDS_DIV_PEX_S2=1
+DDR_FDBK_MULT=2
+DDR_REFCLK_SEL=1
+PBI_SRC=4
+IFC_MODE=37
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+SPI_EXT=1
+UART_BASE=7
+IFC_GRP_A_EXT=1
+IFC_GRP_D_EXT=1
+IFC_GRP_E1_EXT=1
+IFC_GRP_F_EXT=1
+IRQ_OUT=1
+TVDD_VSEL=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+write 0x570600, 0x00000000
+write 0x570604, 0x40100000
+.end
+
+/* Modify QSPI flash clock divisor */
+#include <qspi_divisor_32.rcw>
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <a009531.rcw>
+#include <qspi_endianness.rcw>
diff --git a/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_qspiboot_emmc.rcw b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_qspiboot_emmc.rcw
new file mode 100644
index 0000000..5831a1d
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_qspiboot_emmc.rcw
@@ -0,0 +1,113 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1600 MHz (Mul 16)
+ * Platform	-- 600 MHz (Mul 6)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 700 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+%littleendian64b=1
+%dont64bswapcrc=1
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=21849
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+SRDS_DIV_PEX_S1=1
+SRDS_DIV_PEX_S2=1
+DDR_FDBK_MULT=2
+DDR_REFCLK_SEL=1
+PBI_SRC=4
+IFC_MODE=37
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+SPI_EXT=1
+UART_BASE=7
+IFC_GRP_A_EXT=1
+IFC_GRP_D_EXT=1
+IFC_GRP_E1_EXT=1
+IFC_GRP_F_EXT=1
+IRQ_OUT=1
+TVDD_VSEL=1
+DVDD_VSEL=2
+EVDD_VSEL=0
+IIC2_EXT=0
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+write 0x570600, 0x00000000
+write 0x570604, 0x40100000
+.end
+
+/* Modify QSPI flash clock divisor */
+#include <qspi_divisor_32.rcw>
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <a009531.rcw>
+#include <qspi_endianness.rcw>
diff --git a/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_qspiboot_ep.rcw b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_qspiboot_ep.rcw
new file mode 100644
index 0000000..bba6d36
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_qspiboot_ep.rcw
@@ -0,0 +1,114 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1600 MHz (Mul 16)
+ * Platform	-- 600 MHz (Mul 6)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 700 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+%littleendian64b=1
+%dont64bswapcrc=1
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=21849
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+SRDS_DIV_PEX_S1=1
+SRDS_DIV_PEX_S2=1
+DDR_FDBK_MULT=2
+DDR_REFCLK_SEL=1
+HOST_AGT_PEX=5
+PBI_SRC=4
+IFC_MODE=37
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+SPI_EXT=1
+UART_BASE=7
+IFC_GRP_A_EXT=1
+IFC_GRP_D_EXT=1
+IFC_GRP_E1_EXT=1
+IFC_GRP_F_EXT=1
+IRQ_OUT=1
+TVDD_VSEL=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+write 0x570600, 0x00000000
+write 0x570604, 0x40100000
+.end
+
+/* Modify QSPI clock divisor value */
+#include <qspi_divisor_32.rcw>
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <a009531.rcw>
+#include <qspi_endianness.rcw>
diff --git a/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_qspiboot_sben.rcw b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_qspiboot_sben.rcw
new file mode 100644
index 0000000..34447a2
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1600_qspiboot_sben.rcw
@@ -0,0 +1,115 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1600 MHz (Mul 16)
+ * Platform	-- 600 MHz (Mul 6)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 700 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+%littleendian64b=1
+%dont64bswapcrc=1
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=21849
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+SRDS_DIV_PEX_S1=1
+SRDS_DIV_PEX_S2=1
+DDR_FDBK_MULT=2
+DDR_REFCLK_SEL=1
+PBI_SRC=4
+SB_EN=1
+BOOT_HO=1
+IFC_MODE=37
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+SPI_EXT=1
+UART_BASE=7
+IFC_GRP_A_EXT=1
+IFC_GRP_D_EXT=1
+IFC_GRP_E1_EXT=1
+IFC_GRP_F_EXT=1
+IRQ_OUT=1
+TVDD_VSEL=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+// U-boot header address
+write 0xee0200, 0x406c0000
+.end
+
+/* Modify QSPI flash clock divisor */
+#include <qspi_divisor_32.rcw>
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <a009531.rcw>
+#include <qspi_endianness.rcw>
diff --git a/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_emmcboot.rcw b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_emmcboot.rcw
new file mode 100644
index 0000000..b0e6c2b
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_emmcboot.rcw
@@ -0,0 +1,118 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1800 MHz (Mul 16)
+ * Platform	-- 700 MHz (Mul 7)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 800 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=18
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=21849
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+SRDS_DIV_PEX_S1=0
+SRDS_DIV_PEX_S2=0
+DDR_FDBK_MULT=2
+DDR_REFCLK_SEL=1
+PBI_SRC=6
+IFC_MODE=64
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+SPI_EXT=1
+UART_BASE=7
+IFC_GRP_A_EXT=1
+IFC_GRP_D_EXT=1
+IFC_GRP_E1_EXT=1
+IFC_GRP_F_EXT=1
+IRQ_OUT=1
+TVDD_VSEL=1
+DVDD_VSEL=2
+EVDD_VSEL=0
+IIC2_EXT=0
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+// Set the BOOTLOCPTR
+write 0x570600, 0x00000000
+write 0x570604, 0x10000000
+.end
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <a009531.rcw>
+
+.pbi
+// Alt base register
+write 0x570158, 0x00001000
+flush
+.end
+
+.pbi
+// flush PBI data
+write 0x6100c0, 0x000fffff
+.end
diff --git a/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_emmcboot_sben.rcw b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_emmcboot_sben.rcw
new file mode 100644
index 0000000..5c89c63
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_emmcboot_sben.rcw
@@ -0,0 +1,120 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1800 MHz (Mul 16)
+ * Platform	-- 700 MHz (Mul 7)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 800 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=18
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=21849
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+SRDS_DIV_PEX_S1=0
+SRDS_DIV_PEX_S2=0
+DDR_FDBK_MULT=2
+DDR_REFCLK_SEL=1
+PBI_SRC=6
+SB_EN=1
+BOOT_HO=1
+IFC_MODE=64
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+SPI_EXT=1
+UART_BASE=7
+IFC_GRP_A_EXT=1
+IFC_GRP_D_EXT=1
+IFC_GRP_E1_EXT=1
+IFC_GRP_F_EXT=1
+IRQ_OUT=1
+TVDD_VSEL=1
+DVDD_VSEL=2
+EVDD_VSEL=0
+IIC2_EXT=0
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+// Set the BOOTLOCPTR
+write 0x570600, 0x00000000
+write 0x570604, 0x10000000
+.end
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <a009531.rcw>
+
+.pbi
+// Alt base register
+write 0x570158, 0x00001000
+flush
+.end
+
+.pbi
+// flush PBI data
+write 0x6100c0, 0x000fffff
+.end
diff --git a/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_qspiboot.rcw b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_qspiboot.rcw
new file mode 100644
index 0000000..e2364d1
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_qspiboot.rcw
@@ -0,0 +1,113 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1800 MHz (Mul 16)
+ * Platform	-- 700 MHz (Mul 7)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 800 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+%littleendian64b=1
+%dont64bswapcrc=1
+
+SYS_PLL_RAT=7
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=18
+CGA_PLL2_RAT=16
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=21849
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+SRDS_DIV_PEX_S1=1
+SRDS_DIV_PEX_S2=1
+DDR_FDBK_MULT=2
+DDR_REFCLK_SEL=1
+PBI_SRC=4
+IFC_MODE=37
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+SPI_EXT=1
+UART_BASE=7
+IFC_GRP_A_EXT=1
+IFC_GRP_D_EXT=1
+IFC_GRP_E1_EXT=1
+IFC_GRP_F_EXT=1
+IRQ_OUT=1
+TVDD_VSEL=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+write 0x570600, 0x00000000
+write 0x570604, 0x40100000
+.end
+
+/* Modify QSPI flash clock divisor */
+#include <qspi_divisor_32.rcw>
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <a009531.rcw>
+#include <qspi_endianness.rcw>
diff --git a/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_sdboot.rcw b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_sdboot.rcw
new file mode 100644
index 0000000..a87cf00
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_sdboot.rcw
@@ -0,0 +1,128 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1800 MHz (Mul 16)
+ * Platform	-- 700 MHz (Mul 7)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 800 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=34952
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+DDR_REFCLK_SEL=1
+SRDS_REFCLK_SEL_S1=0
+SRDS_REFCLK_SEL_S2=1
+DDR_FDBK_MULT=2
+PBI_SRC=6
+IFC_MODE=64
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+UART_BASE=5
+RTC=1
+IRQ_OUT=1
+IRQ_BASE=1
+IFC_GRP_A_EXT=1
+IFC_GRP_F_EXT=1
+IFC_GRP_E1_BASE=1
+IFC_GRP_D_BASE=1
+IFC_GRP_A_BASE=1
+EC1=1
+EC2=2
+EM2=1
+EMI2_DMODE=1
+EMI2_CMODE=1
+USB_DRVVBUS=1
+USB_PWRFAULT=1
+DVDD_VSEL=2
+EMI1_DMODE=1
+EVDD_VSEL=2
+EMI1_CMODE=1
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+// Set the BOOTLOCPTR
+write 0x570600, 0x00000000
+write 0x570604, 0x10000000
+.end
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <a009531.rcw>
+
+.pbi
+// Alt base register
+write 0x570158, 0x00001000
+flush
+.end
+
+.pbi
+// flush PBI data
+write 0x6100c0, 0x000fffff
+.end
diff --git a/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_sdboot_ep.rcw b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_sdboot_ep.rcw
new file mode 100644
index 0000000..3c9ee1b
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_sdboot_ep.rcw
@@ -0,0 +1,119 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1800 MHz (Mul 16)
+ * Platform	-- 700 MHz (Mul 7)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 800 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=18
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=21849
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+SRDS_DIV_PEX_S1=1
+SRDS_DIV_PEX_S2=1
+DDR_FDBK_MULT=2
+DDR_REFCLK_SEL=1
+PBI_SRC=6
+IFC_MODE=64
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+SPI_EXT=1
+UART_BASE=7
+IFC_GRP_A_EXT=1
+IFC_GRP_D_EXT=1
+IFC_GRP_E1_EXT=1
+IFC_GRP_F_EXT=1
+IRQ_OUT=1
+TVDD_VSEL=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+HOST_AGT_PEX=5
+
+.pbi
+// Set the BOOTLOCPTR
+write 0x570600, 0x00000000
+write 0x570604, 0x10000000
+.end
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <a009531.rcw>
+
+.pbi
+// Alt base register
+write 0x570158, 0x00001000
+flush
+.end
+
+.pbi
+// flush PBI data
+write 0x6100c0, 0x000fffff
+.end
diff --git a/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_sdboot_sben.rcw b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_sdboot_sben.rcw
new file mode 100644
index 0000000..8296f4c
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPH_1133_5559/rcw_1800_sdboot_sben.rcw
@@ -0,0 +1,120 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1800 MHz (Mul 16)
+ * Platform	-- 700 MHz (Mul 7)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 800 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=18
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=21849
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+SRDS_DIV_PEX_S1=1
+SRDS_DIV_PEX_S2=1
+DDR_FDBK_MULT=2
+DDR_REFCLK_SEL=1
+PBI_SRC=6
+SB_EN=1
+BOOT_HO=1
+IFC_MODE=64
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+SPI_EXT=1
+UART_BASE=7
+IFC_GRP_A_EXT=1
+IFC_GRP_D_EXT=1
+IFC_GRP_E1_EXT=1
+IFC_GRP_F_EXT=1
+IRQ_OUT=1
+TVDD_VSEL=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+// Set the BOOTLOCPTR
+write 0x570600, 0x00000000
+write 0x570604, 0x10000000
+.end
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <a009531.rcw>
+
+.pbi
+// Alt base register
+write 0x570158, 0x00001000
+flush
+.end
+
+.pbi
+// flush PBI data
+write 0x6100c0, 0x000fffff
+.end
diff --git a/ls1046apscb/RR_FFSSPPPN_1133_5506/rcw_1600_qspiboot.rcw b/ls1046apscb/RR_FFSSPPPN_1133_5506/rcw_1600_qspiboot.rcw
new file mode 100644
index 0000000..fb93ae0
--- /dev/null
+++ b/ls1046apscb/RR_FFSSPPPN_1133_5506/rcw_1600_qspiboot.rcw
@@ -0,0 +1,114 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5506
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1600 MHz (Mul 16)
+ * Platform	-- 600 MHz (Mul 6)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 700 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_1111
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 1111
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'00
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <ls1046a.rcwi>
+
+%littleendian64b=1
+%dont64bswapcrc=1
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=21766
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+SRDS_DIV_PEX_S1=0
+SRDS_DIV_PEX_S2=0
+DDR_FDBK_MULT=2
+DDR_REFCLK_SEL=1
+PBI_SRC=4
+IFC_MODE=37
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+SPI_EXT=1
+UART_BASE=7
+IFC_GRP_A_EXT=1
+IFC_GRP_D_EXT=1
+IFC_GRP_E1_EXT=1
+IFC_GRP_F_EXT=1
+IRQ_OUT=1
+TVDD_VSEL=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+write 0x570600, 0x00000000
+write 0x570604, 0x40100000
+.end
+
+/* Modify QSPI flash clock divisor */
+#include <qspi_divisor_32.rcw>
+
+#include <cci_barrier_disable.rcw>
+#include <usb_phy_freq.rcw>
+#include <a008851.rcw>
+#include <a010477.rcw>
+#include <a009531.rcw>
+#include <qspi_endianness.rcw>
diff --git a/ls1046apscb/a008851.rcw b/ls1046apscb/a008851.rcw
new file mode 100644
index 0000000..739c398
--- /dev/null
+++ b/ls1046apscb/a008851.rcw
@@ -0,0 +1,30 @@
+/*
+ * Work-around for erratum A-008851
+ *
+ * A-008851: Invalid transmitter/receiver preset values are used
+ * in Gen3 equalization phases during link training for RC mode
+ * Workaround:
+ *  write 0x00000001 to MISC_CONTROL_1_OFF
+ *  write 0x4747 to Lane Equalization Control register for each lane
+ *
+ * ALTCBAR Register (SCFG_ALTCBAR): 0x0157_0158 big endian
+ * PBL is also big endian block on LS1046A
+ */
+
+.pbi
+write 0x570158, 0x00000300
+flush
+
+awrite 0x4008bc, 0x01000000
+awrite 0x400154, 0x47474747
+awrite 0x400158, 0x47474747
+awrite 0x4008bc, 0x00000000
+
+awrite 0x5008bc, 0x01000000
+awrite 0x500154, 0x00004747
+awrite 0x5008bc, 0x00000000
+
+awrite 0x6008bc, 0x01000000
+awrite 0x600154, 0x47474747
+awrite 0x6008bc, 0x00000000
+.end
diff --git a/ls1046apscb/a009531.rcw b/ls1046apscb/a009531.rcw
new file mode 100644
index 0000000..980cc43
--- /dev/null
+++ b/ls1046apscb/a009531.rcw
@@ -0,0 +1,28 @@
+/*
+ * Work-around for erratum A-009531
+ *
+ * Description:
+ * As defined in section 2.2.6.4, Relaxed Ordering and ID-Based Ordering (IDO)
+ * Attributes of the PCI Express Base Specification Rev 3.1, “A Completer
+ * is permitted to set IDO only if the IDO Completion Enable bit in the Device
+ * Control 2 Register is set. It is not required to copy the value of IDO from
+ * the Request into the Completion(s) for that Request".
+ *
+ * However, the PCI Express controller as the completer sets the IDO bit in the
+ * completion packet header, in response to non-posted requests (memory read) with
+ * IDO bit set in the packet header, even if the IDO Completion Enable bit in the
+ * Device Control 2 Register is not set.
+ *
+ * Impact:
+ * The PCI Express controller as the completer sends completion packets with IDO
+ * bit set in packet header even when the IDO Completion Enable bit is cleared in
+ * the controller’s Device Control 2 Register.
+ */
+
+.pbi
+write 0x570158, 0x00000300
+flush
+awrite 0x400098, 0x00000000
+awrite 0x500098, 0x00000000
+awrite 0x600098, 0x00000000
+.end
diff --git a/ls1046apscb/a010477.rcw b/ls1046apscb/a010477.rcw
new file mode 100644
index 0000000..8540395
--- /dev/null
+++ b/ls1046apscb/a010477.rcw
@@ -0,0 +1,33 @@
+/*
+ * Work-around for erratum A-010477
+ *
+ * Description:
+ * The PCI Express controller core implementation follows a newer version
+ * of the PIPE (PHY Interface for PCI Express) specification. With the
+ * controller's default configuration, the Gen3 equalization negotiation
+ * handshake signaling works slightly differently from what the device's
+ * PCI Express PHY expects. As such, the controller may fail the Gen3 link
+ * training with some Gen3-capable link partner and down-train to either
+ * Gen1 or Gen2.
+ *
+ * Impact:
+ * The PCI Express controller may not be able to establish the link at
+ * Gen3 speed successfully with some Gen3-capable link partner. The link
+ * will be down-trained to either Gen1 or Gen2 speed. However, the link
+ * width negotiation is not impacted.
+ *
+ * Workaround:
+ * Write the value of 0x0080_0401 to the GEN3 Control Register
+ * (GEN3_RELATED_OFF) located at each PCI Express controller’s
+ * configuration space offset 0x890 during the pre-boot initialization
+ * (PBI) stage.
+ */
+
+.pbi
+write 0x570158, 0x00000300
+flush
+
+awrite 0x400890, 0x01048000
+awrite 0x500890, 0x01048000
+awrite 0x600890, 0x01048000
+.end
diff --git a/ls1046apscb/cci_barrier_disable.rcw b/ls1046apscb/cci_barrier_disable.rcw
new file mode 100644
index 0000000..2fa9629
--- /dev/null
+++ b/ls1046apscb/cci_barrier_disable.rcw
@@ -0,0 +1,9 @@
+/*
+ * PBI Commands for LS1046AQDS and LS1046ARDB
+ * The same setting of LS1043A
+ */
+
+.pbi
+write 0x570178, 0x0000e010
+write 0x180000, 0x00000008
+.end
diff --git a/ls1046apscb/ls1046a.rcwi b/ls1046apscb/ls1046a.rcwi
new file mode 100644
index 0000000..a1dc700
--- /dev/null
+++ b/ls1046apscb/ls1046a.rcwi
@@ -0,0 +1,85 @@
+%size=512
+%sysaddr=ee0100
+%pbladdr=610000
+
+SYS_PLL_CFG[0:1]
+SYS_PLL_RAT[2:6]
+MEM_PLL_CFG[8:9]
+MEM_PLL_RAT[10:15]
+CGA_PLL1_CFG[24:25]
+CGA_PLL1_RAT[26:31]
+CGA_PLL2_CFG[32:33]
+CGA_PLL2_RAT[34:39]
+C1_PLL_SEL[96:99]
+SRDS_PRTCL_S1[128:143]
+SRDS_PRTCL_S2[144:159]
+SRDS_PLL_REF_CLK_SEL_S1[160:161]
+SRDS_PLL_REF_CLK_SEL_S2[162:163]
+SRDS_PLL_PD_S1[168:169]
+SRDS_PLL_PD_S2[170:171]
+SRDS_DIV_PEX_S1[176:177]
+SRDS_DIV_PEX_S2[178:179]
+DDR_REFCLK_SEL[186:187]
+SRDS_REFCLK_SEL_S1[188]
+SRDS_REFCLK_SEL_S2[189]
+DDR_FDBK_MULT[190:191]
+PBI_SRC[192:195]
+BOOT_HO[201]
+SB_EN[202]
+IFC_MODE[203:211]
+HWA_CGA_M1_CLK_SEL[224:226]
+DRAM_LAT[230:231]
+DDR_RATE[232]
+DDR_RSV0[234]
+SYS_PLL_SPD[242]
+MEM_PLL_SPD[243]
+CGA_PLL1_SPD[244]
+CGA_PLL2_SPD[245]
+HOST_AGT_PEX[264:266]
+GP_INFO[288:319]
+LVDS_TERM_SEL_OVRD[323]
+LVDS_TERM_SEL_VALUE[324:326]
+UART_EXT[354:356]
+IRQ_EXT[357:359]
+SPI_EXT[360:362]
+SDHC_EXT[363:365]
+UART_BASE[366:368]
+ASLEEP[369]
+RTC[370]
+SDHC_BASE[371]
+IRQ_OUT[372]
+IRQ_BASE[373:381]
+SPI_BASE[382:383]
+IFC_GRP_A_EXT[384:386]
+IFC_GRP_B_EXT[387:389]
+IFC_GRP_C_EXT[390:392]
+IFC_GRP_D_EXT[393:395]
+IFC_GRP_E1_EXT[396:398]
+IFC_GRP_F_EXT[399:401]
+IFC_GRP_G_EXT[402:404]
+IFC_GRP_E1_BASE[405]
+IFC_GRP_E2_BASE[406]
+IFC_GRP_D_BASE[407]
+IFC_GRP_C_BASE[409]
+IFC_GRP_B_BASE[410:411]
+IFC_GRP_A_BASE[412:413]
+IFC_A_22_24[415]
+EC1[416:418]
+EC2[419:421]
+LVDD_VSEL[422:423]
+EM1[425]
+EM2[426]
+EMI2_DMODE[427]
+EMI2_CMODE[428]
+USB_DRVVBUS[429]
+USB_PWRFAULT[430]
+TVDD_VSEL[433:434]
+DVDD_VSEL[435:436]
+QE_CLK_OVRRIDE[437]
+EMI1_DMODE[438]
+EVDD_VSEL[439:440]
+IIC2_BASE[441:443]
+EMI1_CMODE[444]
+IIC2_EXT[445:447]
+SYSCLK_FREQ[472:481]
+HWA_CGA_M2_CLK_SEL[509:511]
diff --git a/ls1046apscb/qspi_divisor_20.rcw b/ls1046apscb/qspi_divisor_20.rcw
new file mode 100644
index 0000000..0c882d5
--- /dev/null
+++ b/ls1046apscb/qspi_divisor_20.rcw
@@ -0,0 +1,37 @@
+/* Increase the QSPI controller speed, rather than using default speed
+ *
+ * The QuadSPI configuration register contains the bits for QuadSPI configuration. This
+ * register is reset at HRESET.
+ * Address: 157_0000h base + 15Ch offset = 157_015Ch.
+ * boot from hardwareROM/bootROM will happen at default speed, but once QSPI driver is init
+ * increased speed can be observed.
+ *
+ * Top 4-bits are for CLK_SEL
+ * These bits control the division of CGA1/CGA2 PLL clock to generate QuadSPI interface clocks.
+ * 0000 Divide by 256
+ * 0001 Divide by 64 (default) as per RM
+ * 0010 Divide by 32
+ * 0011 Divide by 24
+ * 0100 Divide by 20 (set to this now)
+ * 0101 Divide by 16
+ * 0110 Divide by 12
+ * 0111 Divide by 8
+ *
+ * ----------------------------------------------
+ * |Core Freq(Mhz)	| QSPI Freq(with divisor 20)|
+ * ----------------------------------------------
+ * |          800	|		40Mhz				|
+ * ----------------------------------------------
+ * |          1200	|		60Mhz				|
+ * ----------------------------------------------
+ * |          1400	|		70Mhz				|
+ * ----------------------------------------------
+ * |          1600	|		80Mhz				|
+ * ----------------------------------------------
+ * |          1800	|		90Mhz				|
+ * ----------------------------------------------
+ */
+
+.pbi
+write 0x57015C, 0x40100000
+.end
diff --git a/ls1046apscb/qspi_divisor_24.rcw b/ls1046apscb/qspi_divisor_24.rcw
new file mode 100644
index 0000000..87504cf
--- /dev/null
+++ b/ls1046apscb/qspi_divisor_24.rcw
@@ -0,0 +1,37 @@
+/* Increase the QSPI controller speed, rather than using default speed
+ *
+ * The QuadSPI configuration register contains the bits for QuadSPI configuration. This
+ * register is reset at HRESET.
+ * Address: 157_0000h base + 15Ch offset = 157_015Ch.
+ * boot from hardwareROM/bootROM will happen at default speed, but once QSPI driver is init
+ * increased speed can be observed.
+ *
+ * Top 4-bits are for CLK_SEL
+ * These bits control the division of CGA1/CGA2 PLL clock to generate QuadSPI interface clocks.
+ * 0000 Divide by 256
+ * 0001 Divide by 64 (default) as per RM
+ * 0010 Divide by 32
+ * 0011 Divide by 24 (set to this now)
+ * 0100 Divide by 20
+ * 0101 Divide by 16
+ * 0110 Divide by 12
+ * 0111 Divide by 8
+ *
+ * ----------------------------------------------
+ * |Core Freq(Mhz)	| QSPI Freq(with divisor 24)|
+ * ----------------------------------------------
+ * |          800	|		33.33Mhz			|
+ * ----------------------------------------------
+ * |          1200	|		50Mhz				|
+ * ----------------------------------------------
+ * |          1400	|		58.33Mhz			|
+ * ----------------------------------------------
+ * |          1600	|		66.66Mhz			|
+ * ----------------------------------------------
+ * |          1800	|		75Mhz				|
+ * ----------------------------------------------
+ */
+
+.pbi
+write 0x57015C, 0x30100000
+.end
diff --git a/ls1046apscb/qspi_divisor_32.rcw b/ls1046apscb/qspi_divisor_32.rcw
new file mode 100644
index 0000000..dd95203
--- /dev/null
+++ b/ls1046apscb/qspi_divisor_32.rcw
@@ -0,0 +1,37 @@
+/* Increase the QSPI controller speed, rather than using default speed
+ *
+ * The QuadSPI configuration register contains the bits for QuadSPI configuration. This
+ * register is reset at HRESET.
+ * Address: 157_0000h base + 15Ch offset = 157_015Ch.
+ * boot from hardwareROM/bootROM will happen at default speed, but once QSPI driver is init
+ * increased speed can be observed.
+ *
+ * Top 4-bits are for CLK_SEL
+ * These bits control the division of CGA1/CGA2 PLL clock to generate QuadSPI interface clocks.
+ * 0000 Divide by 256
+ * 0001 Divide by 64 (default) as per RM
+ * 0010 Divide by 32 (set to this now)
+ * 0011 Divide by 24
+ * 0100 Divide by 20
+ * 0101 Divide by 16
+ * 0110 Divide by 12
+ * 0111 Divide by 8
+ *
+ * ----------------------------------------------
+ * |Core Freq(Mhz)	| QSPI Freq(with divisor 32)|
+ * ----------------------------------------------
+ * |	800Mhz		|		25Mhz				|
+ * ----------------------------------------------
+ * |	1200Mhz		|		37.5Mhz				|
+ * ----------------------------------------------
+ * |	1400Mhz		|		43.75Mhz			|
+ * ----------------------------------------------
+ * |	1600Mhz		|		50Mhz				|
+ * ----------------------------------------------
+ * |	1800Mhz		|		56.25Mhz			|
+ * ----------------------------------------------
+ */
+
+.pbi
+write 0x57015C, 0x20100000
+.end
diff --git a/ls1046apscb/qspi_endianness.rcw b/ls1046apscb/qspi_endianness.rcw
new file mode 100644
index 0000000..a4dcd4b
--- /dev/null
+++ b/ls1046apscb/qspi_endianness.rcw
@@ -0,0 +1,4 @@
+.pbi
+/* QSPI END_CFG 64 bit LE */
+write 0x550000, 0x000f400c
+.end
diff --git a/ls1046apscb/serdes_sata.rcw b/ls1046apscb/serdes_sata.rcw
new file mode 100644
index 0000000..4c4d49a
--- /dev/null
+++ b/ls1046apscb/serdes_sata.rcw
@@ -0,0 +1,9 @@
+
+/*
+ * Clear SerDes RxBoost on SD2 lane D
+ */
+
+.pbi
+write 0xeb1300, 0x80104e20
+write 0xeb08dc, 0x00502880
+.end
diff --git a/ls1046apscb/uboot_address.rcw b/ls1046apscb/uboot_address.rcw
new file mode 100644
index 0000000..7e1c493
--- /dev/null
+++ b/ls1046apscb/uboot_address.rcw
@@ -0,0 +1,8 @@
+/*
+ * PBI Commands for LS1046AQDS and LS1046ARDB
+ */
+
+.pbi
+write 0x570600, 0x00000000
+write 0x570604, 0x60100000
+.end
diff --git a/ls1046apscb/uboot_hdr_addr.rcw b/ls1046apscb/uboot_hdr_addr.rcw
new file mode 100644
index 0000000..931dbe7
--- /dev/null
+++ b/ls1046apscb/uboot_hdr_addr.rcw
@@ -0,0 +1,7 @@
+/*
+ * PBI Commands for LS1046AQDS and LS1046ARDB
+ */
+
+.pbi
+write 0xee0200, 0x606c0000
+.end
diff --git a/ls1046apscb/usb_phy_freq.rcw b/ls1046apscb/usb_phy_freq.rcw
new file mode 100644
index 0000000..38b923b
--- /dev/null
+++ b/ls1046apscb/usb_phy_freq.rcw
@@ -0,0 +1,9 @@
+/*
+ * PBI Commands for LS1046A
+ */
+
+.pbi
+write 0x570418, 0x0000009e
+write 0x57041c, 0x0000009e
+write 0x570420, 0x0000009e
+.end
