INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/PE_5x5_test - 복사본/PE_5x5_test.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/PE_5x5_test - 복사본/PE_5x5_test.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/PE_5x5_test - 복사본/PE_5x5_test.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CCDC/PE_5x5_test - 복사본/PE_5x5_test.srcs/sim_1/new/tb_PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PE_Array
