--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mis603_soc_top.twx mis603_soc_top.ncd -o
mis603_soc_top.twr mis603_soc_top.pcf -ucf mis603_soc_top.ucf

Design file:              mis603_soc_top.ncd
Physical constraint file: mis603_soc_top.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X8Y24.D2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.896ns (data path - clock path skew + uncertainty)
  Source:               mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.737ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.308 - 0.365)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y16.AQ       Tcko                  0.476   mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en
                                                       mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X8Y24.D2       net (fanout=1)        2.040   mis603_soc_i/proc_sys_reset_0_MB_Reset
    SLICE_X8Y24.CLK      Tas                   0.221   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (0.697ns logic, 2.040ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X8Y24.D1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.868ns (data path - clock path skew + uncertainty)
  Source:               mis603_soc_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.833ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mis603_soc_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.AQ      Tcko                  0.430   mis603_soc_i/microblaze_0_debug_Debug_Rst
                                                       mis603_soc_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X8Y24.D1       net (fanout=1)        2.182   mis603_soc_i/microblaze_0_debug_Debug_Rst
    SLICE_X8Y24.CLK      Tas                   0.221   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (0.651ns logic, 2.182ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X8Y24.D3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.033ns (data path - clock path skew + uncertainty)
  Source:               mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.901ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.308 - 0.338)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.476   mis603_soc_i/microblaze_0_dlmb_LMB_Rst
                                                       mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X8Y24.D3       net (fanout=2)        1.204   mis603_soc_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X8Y24.CLK      Tas                   0.221   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (0.697ns logic, 1.204ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X8Y24.D3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.946ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      0.937ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.089 - 0.098)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.200   mis603_soc_i/microblaze_0_dlmb_LMB_Rst
                                                       mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X8Y24.D3       net (fanout=2)        0.616   mis603_soc_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X8Y24.CLK      Tah         (-Th)    -0.121   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (0.321ns logic, 0.616ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X8Y24.D1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.446ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mis603_soc_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.AQ      Tcko                  0.198   mis603_soc_i/microblaze_0_debug_Debug_Rst
                                                       mis603_soc_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X8Y24.D1       net (fanout=1)        1.162   mis603_soc_i/microblaze_0_debug_Debug_Rst
    SLICE_X8Y24.CLK      Tah         (-Th)    -0.121   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (0.319ns logic, 1.162ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X8Y24.D2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.491ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.089 - 0.125)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y16.AQ       Tcko                  0.200   mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en
                                                       mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X8Y24.D2       net (fanout=1)        1.134   mis603_soc_i/proc_sys_reset_0_MB_Reset
    SLICE_X8Y24.CLK      Tah         (-Th)    -0.121   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res33
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.455ns (0.321ns logic, 1.134ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X0Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.284ns (data path)
  Source:               CLK (PAD)
  Destination:          mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      6.284ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 1.557   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp315.IMUX
    BUFIO2_X1Y6.I        net (fanout=1)        0.676   CLK_IBUF
    BUFIO2_X1Y6.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.825   mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           1.214   mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.482   mis603_soc_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X0Y45.CLK      net (fanout=536)      1.131   mis603_soc_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (3.170ns logic, 3.114ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X0Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.284ns (data path)
  Source:               CLK (PAD)
  Destination:          mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      6.284ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 1.557   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp315.IMUX
    BUFIO2_X1Y6.I        net (fanout=1)        0.676   CLK_IBUF
    BUFIO2_X1Y6.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.825   mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           1.214   mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.482   mis603_soc_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X0Y45.CLK      net (fanout=536)      1.131   mis603_soc_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (3.170ns logic, 3.114ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X0Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.284ns (data path)
  Source:               CLK (PAD)
  Destination:          mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      6.284ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 1.557   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp315.IMUX
    BUFIO2_X1Y6.I        net (fanout=1)        0.676   CLK_IBUF
    BUFIO2_X1Y6.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.825   mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           1.214   mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.482   mis603_soc_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X0Y45.CLK      net (fanout=536)      1.131   mis603_soc_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (3.170ns logic, 3.114ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X0Y45.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.564ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.564ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y45.BQ       Tcko                  0.200   mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X0Y45.CX       net (fanout=1)        0.316   mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X0Y45.CLK      Tckdi       (-Th)    -0.048   mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.564ns (0.248ns logic, 0.316ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X0Y45.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.697ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.697ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y45.AQ       Tcko                  0.200   mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X0Y45.BX       net (fanout=1)        0.449   mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X0Y45.CLK      Tckdi       (-Th)    -0.048   mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.697ns (0.248ns logic, 0.449ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X0Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.988ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      0.995ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.125 - 0.118)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.AQ       Tcko                  0.198   mis603_soc_i/proc_sys_reset_0_Interconnect_aresetn
                                                       mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X0Y45.B6       net (fanout=1)        0.380   mis603_soc_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X0Y45.B        Tilo                  0.142   mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mis603_soc_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X0Y45.SR       net (fanout=1)        0.158   mis603_soc_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X0Y45.CLK      Tremck      (-Th)    -0.117   mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mis603_soc_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.995ns (0.457ns logic, 0.538ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X8Y16.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.722ns (data path - clock path skew + uncertainty)
  Source:               mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.589ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.321 - 0.352)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.DQ       Tcko                  0.525   mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X8Y16.SR       net (fanout=2)        0.673   mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X8Y16.CLK      Tsrck                 0.391   mis603_soc_i/microblaze_0_dlmb_LMB_Rst
                                                       mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.916ns logic, 0.673ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X8Y16.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.610ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      0.600ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.102 - 0.112)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.DQ       Tcko                  0.234   mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X8Y16.SR       net (fanout=2)        0.336   mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X8Y16.CLK      Tcksr       (-Th)    -0.030   mis603_soc_i/microblaze_0_dlmb_LMB_Rst
                                                       mis603_soc_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.264ns logic, 0.336ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X24Y15.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.636ns (data path - clock path skew + uncertainty)
  Source:               mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      2.487ns (Levels of Logic = 0)
  Clock Path Skew:      -0.047ns (0.432 - 0.479)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.DQ       Tcko                  0.525   mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X24Y15.SR      net (fanout=2)        1.571   mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X24Y15.CLK     Tsrck                 0.391   mis603_soc_i/microblaze_0_ilmb_LMB_Rst
                                                       mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (0.916ns logic, 1.571ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X24Y15.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.161ns (datapath - clock path skew - uncertainty)
  Source:               mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      1.144ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.132 - 0.149)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.DQ       Tcko                  0.234   mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mis603_soc_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X24Y15.SR      net (fanout=2)        0.880   mis603_soc_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X24Y15.CLK     Tcksr       (-Th)    -0.030   mis603_soc_i/microblaze_0_ilmb_LMB_Rst
                                                       mis603_soc_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.264ns logic, 0.880ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Logical resource: mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: mis603_soc_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: mis603_soc_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0 =        
 PERIOD TIMEGRP         
"mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0"         
TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 193469 paths analyzed, 6970 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.734ns.
--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7 (SLICE_X17Y34.C3), 243 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.573ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (0.506 - 0.565)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y20.CQ       Tcko                  0.525   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<31>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X30Y19.D2      net (fanout=14)       2.554   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i<31>
    SLICE_X30Y19.COUT    Topcyd                0.312   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y20.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y20.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<3>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y21.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y21.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<8>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y22.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y22.COUT    Tbyp                  0.093   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y23.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y23.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<16>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y24.CIN     net (fanout=1)        0.082   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y24.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<20>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y25.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y25.DMUX    Tcind                 0.320   mis603_soc_i/axi4lite_0_S_ARADDR<24>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X16Y25.D4      net (fanout=2)        1.556   mis603_soc_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<7>
    SLICE_X16Y25.D       Tilo                  0.235   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<7>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd30
    SLICE_X17Y34.C3      net (fanout=3)        2.136   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<7>
    SLICE_X17Y34.CLK     Tas                   0.373   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<7>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op260
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7
    -------------------------------------------------  ---------------------------
    Total                                      8.573ns (2.230ns logic, 6.343ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17 (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.522ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.506 - 0.544)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17 to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.CQ      Tcko                  0.476   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<17>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17
    SLICE_X30Y23.B2      net (fanout=14)       2.765   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i<17>
    SLICE_X30Y23.COUT    Topcyb                0.483   mis603_soc_i/axi4lite_0_S_ARADDR<16>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y24.CIN     net (fanout=1)        0.082   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y24.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<20>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y25.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y25.DMUX    Tcind                 0.320   mis603_soc_i/axi4lite_0_S_ARADDR<24>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X16Y25.D4      net (fanout=2)        1.556   mis603_soc_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<7>
    SLICE_X16Y25.D       Tilo                  0.235   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<7>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd30
    SLICE_X17Y34.C3      net (fanout=3)        2.136   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<7>
    SLICE_X17Y34.CLK     Tas                   0.373   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<7>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op260
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7
    -------------------------------------------------  ---------------------------
    Total                                      8.522ns (1.980ns logic, 6.542ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.368ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (0.506 - 0.540)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.CQ      Tcko                  0.525   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<28>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X30Y20.C2      net (fanout=14)       2.429   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i<28>
    SLICE_X30Y20.COUT    Topcyc                0.328   mis603_soc_i/axi4lite_0_S_ARADDR<3>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y21.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y21.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<8>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y22.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y22.COUT    Tbyp                  0.093   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y23.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y23.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<16>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y24.CIN     net (fanout=1)        0.082   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y24.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<20>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y25.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y25.DMUX    Tcind                 0.320   mis603_soc_i/axi4lite_0_S_ARADDR<24>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X16Y25.D4      net (fanout=2)        1.556   mis603_soc_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<7>
    SLICE_X16Y25.D       Tilo                  0.235   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<7>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd30
    SLICE_X17Y34.C3      net (fanout=3)        2.136   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<7>
    SLICE_X17Y34.CLK     Tas                   0.373   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<7>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op260
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7
    -------------------------------------------------  ---------------------------
    Total                                      8.368ns (2.153ns logic, 6.215ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7 (SLICE_X17Y33.D2), 243 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.527ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.507 - 0.565)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y20.CQ       Tcko                  0.525   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<31>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X30Y19.D2      net (fanout=14)       2.554   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i<31>
    SLICE_X30Y19.COUT    Topcyd                0.312   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y20.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y20.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<3>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y21.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y21.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<8>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y22.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y22.COUT    Tbyp                  0.093   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y23.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y23.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<16>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y24.CIN     net (fanout=1)        0.082   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y24.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<20>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y25.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y25.DMUX    Tcind                 0.320   mis603_soc_i/axi4lite_0_S_ARADDR<24>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X16Y25.D4      net (fanout=2)        1.556   mis603_soc_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<7>
    SLICE_X16Y25.D       Tilo                  0.235   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<7>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd30
    SLICE_X17Y33.D2      net (fanout=3)        2.090   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<7>
    SLICE_X17Y33.CLK     Tas                   0.373   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3<7>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3301
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7
    -------------------------------------------------  ---------------------------
    Total                                      8.527ns (2.230ns logic, 6.297ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17 (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.476ns (Levels of Logic = 5)
  Clock Path Skew:      -0.037ns (0.507 - 0.544)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17 to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.CQ      Tcko                  0.476   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<17>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17
    SLICE_X30Y23.B2      net (fanout=14)       2.765   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i<17>
    SLICE_X30Y23.COUT    Topcyb                0.483   mis603_soc_i/axi4lite_0_S_ARADDR<16>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y24.CIN     net (fanout=1)        0.082   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y24.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<20>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y25.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y25.DMUX    Tcind                 0.320   mis603_soc_i/axi4lite_0_S_ARADDR<24>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X16Y25.D4      net (fanout=2)        1.556   mis603_soc_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<7>
    SLICE_X16Y25.D       Tilo                  0.235   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<7>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd30
    SLICE_X17Y33.D2      net (fanout=3)        2.090   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<7>
    SLICE_X17Y33.CLK     Tas                   0.373   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3<7>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3301
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7
    -------------------------------------------------  ---------------------------
    Total                                      8.476ns (1.980ns logic, 6.496ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.322ns (Levels of Logic = 8)
  Clock Path Skew:      -0.033ns (0.507 - 0.540)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.CQ      Tcko                  0.525   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<28>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X30Y20.C2      net (fanout=14)       2.429   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i<28>
    SLICE_X30Y20.COUT    Topcyc                0.328   mis603_soc_i/axi4lite_0_S_ARADDR<3>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y21.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y21.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<8>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y22.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y22.COUT    Tbyp                  0.093   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y23.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y23.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<16>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y24.CIN     net (fanout=1)        0.082   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y24.COUT    Tbyp                  0.093   mis603_soc_i/axi4lite_0_S_ARADDR<20>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X30Y25.CIN     net (fanout=1)        0.003   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X30Y25.DMUX    Tcind                 0.320   mis603_soc_i/axi4lite_0_S_ARADDR<24>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X16Y25.D4      net (fanout=2)        1.556   mis603_soc_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<7>
    SLICE_X16Y25.D       Tilo                  0.235   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<7>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd30
    SLICE_X17Y33.D2      net (fanout=3)        2.090   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<7>
    SLICE_X17Y33.CLK     Tas                   0.373   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3<7>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3301
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7
    -------------------------------------------------  ---------------------------
    Total                                      8.322ns (2.153ns logic, 6.169ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (SLICE_X15Y18.A2), 207 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21 (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.525ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.197 - 0.195)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21 to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.CQ      Tcko                  0.525   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<21>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21
    SLICE_X18Y18.B3      net (fanout=12)       1.607   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i<21>
    SLICE_X18Y18.CMUX    Topbc                 0.640   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable/O
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[1].Compare_All_Bits.sel_I1
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable
    SLICE_X6Y18.B1       net (fanout=7)        1.561   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O
    SLICE_X6Y18.B        Tilo                  0.254   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode<5>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res26
    SLICE_X6Y18.D1       net (fanout=1)        0.598   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
    SLICE_X6Y18.CMUX     Topdc                 0.456   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode<5>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4
    SLICE_X10Y19.D3      net (fanout=1)        0.908   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result<30>
    SLICE_X10Y19.DMUX    Tilo                  0.326   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<31>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241
    SLICE_X15Y18.A2      net (fanout=4)        1.277   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<30>
    SLICE_X15Y18.CLK     Tas                   0.373   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<31>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op248
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    -------------------------------------------------  ---------------------------
    Total                                      8.525ns (2.574ns logic, 5.951ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6 (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.306 - 0.327)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6 to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.CQ      Tcko                  0.525   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<6>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6
    SLICE_X18Y17.B4      net (fanout=12)       2.917   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i<6>
    SLICE_X18Y17.B       Tilo                  0.254   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_SWAP_BYTE_Instr
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res21
    SLICE_X6Y18.D3       net (fanout=1)        1.309   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res2
    SLICE_X6Y18.CMUX     Topdc                 0.456   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode<5>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4
    SLICE_X10Y19.D3      net (fanout=1)        0.908   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result<30>
    SLICE_X10Y19.DMUX    Tilo                  0.326   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<31>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241
    SLICE_X15Y18.A2      net (fanout=4)        1.277   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<30>
    SLICE_X15Y18.CLK     Tas                   0.373   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<31>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op248
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    -------------------------------------------------  ---------------------------
    Total                                      8.345ns (1.934ns logic, 6.411ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19 (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.257ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.426 - 0.443)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19 to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.CQ      Tcko                  0.430   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<19>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19
    SLICE_X18Y18.B2      net (fanout=4)        1.434   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<19>
    SLICE_X18Y18.CMUX    Topbc                 0.640   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable/O
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[1].Compare_All_Bits.sel_I1
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable
    SLICE_X6Y18.B1       net (fanout=7)        1.561   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O
    SLICE_X6Y18.B        Tilo                  0.254   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode<5>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res26
    SLICE_X6Y18.D1       net (fanout=1)        0.598   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res25
    SLICE_X6Y18.CMUX     Topdc                 0.456   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode<5>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res27
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4
    SLICE_X10Y19.D3      net (fanout=1)        0.908   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result<30>
    SLICE_X10Y19.DMUX    Tilo                  0.326   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<31>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd241
    SLICE_X15Y18.A2      net (fanout=4)        1.277   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<30>
    SLICE_X15Y18.CLK     Tas                   0.373   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<31>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op248
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    -------------------------------------------------  ---------------------------
    Total                                      8.257ns (2.479ns logic, 5.778ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0 =
        PERIOD TIMEGRP
        "mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23 (SLICE_X23Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.090 - 0.081)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.DQ      Tcko                  0.198   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op
    SLICE_X23Y17.SR      net (fanout=14)       0.325   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op
    SLICE_X23Y17.CLK     Tcksr       (-Th)     0.138   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[22].Wb_Mux_I1/Data_Bits<2>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.060ns logic, 0.325ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22 (SLICE_X23Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.090 - 0.081)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.DQ      Tcko                  0.198   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op
    SLICE_X23Y17.SR      net (fanout=14)       0.325   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op
    SLICE_X23Y17.CLK     Tcksr       (-Th)     0.131   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[22].Wb_Mux_I1/Data_Bits<2>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.067ns logic, 0.325ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12 (SLICE_X13Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset (FF)
  Destination:          mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.079 - 0.085)
  Source Clock:         mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    mis603_soc_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset to mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.AQ       Tcko                  0.198   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
    SLICE_X13Y24.SR      net (fanout=315)      0.317   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
    SLICE_X13Y24.CLK     Tcksr       (-Th)     0.131   mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg<15>
                                                       mis603_soc_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.067ns logic, 0.317ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0 =
        PERIOD TIMEGRP
        "mis603_soc_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mis603_soc_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Logical resource: mis603_soc_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: mis603_soc_i/clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mis603_soc_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Logical resource: mis603_soc_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: mis603_soc_i/clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mis603_soc_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Logical resource: mis603_soc_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: mis603_soc_i/clk_100_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|     17.468ns|            0|            0|            0|       193469|
| TS_mis603_soc_i_clock_generato|     10.000ns|      8.734ns|          N/A|            0|            0|       193469|            0|
| r_0_clock_generator_0_SIG_PLL0|             |             |             |             |             |             |             |
| _CLKOUT0_0                    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.734|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 193482 paths, 0 nets, and 8995 connections

Design statistics:
   Minimum period:   8.734ns{1}   (Maximum frequency: 114.495MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 20 18:45:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 261 MB



