Analysis & Synthesis report for DE1_SoC_ADC
Fri Nov 22 17:46:24 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Nov 22 17:46:24 2024           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; DE1_SoC_ADC                                 ;
; Top-level Entity Name       ; DE1_SoC_Basic_Nios2_SOC                     ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                  ;
+---------------------------------------------------------------------------------+-------------------------+--------------------+
; Option                                                                          ; Setting                 ; Default Value      ;
+---------------------------------------------------------------------------------+-------------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6            ;                    ;
; Top-level entity name                                                           ; DE1_SoC_Basic_Nios2_SOC ; DE1_SoC_ADC        ;
; Family name                                                                     ; Cyclone V               ; Cyclone V          ;
; Use smart compilation                                                           ; Off                     ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                 ;
; Enable compact report table                                                     ; Off                     ; Off                ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                     ; Off                ;
; Preserve fewer node names                                                       ; On                      ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                    ; Auto               ;
; Safe State Machine                                                              ; Off                     ; Off                ;
; Extract Verilog State Machines                                                  ; On                      ; On                 ;
; Extract VHDL State Machines                                                     ; On                      ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                     ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                      ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                 ;
; Parallel Synthesis                                                              ; On                      ; On                 ;
; DSP Block Balancing                                                             ; Auto                    ; Auto               ;
; NOT Gate Push-Back                                                              ; On                      ; On                 ;
; Power-Up Don't Care                                                             ; On                      ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                ;
; Remove Duplicate Registers                                                      ; On                      ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                     ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                     ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                     ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                ;
; Ignore SOFT Buffers                                                             ; On                      ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                     ; Off                ;
; Optimization Technique                                                          ; Balanced                ; Balanced           ;
; Carry Chain Length                                                              ; 70                      ; 70                 ;
; Auto Carry Chains                                                               ; On                      ; On                 ;
; Auto Open-Drain Pins                                                            ; On                      ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                ;
; Auto ROM Replacement                                                            ; On                      ; On                 ;
; Auto RAM Replacement                                                            ; On                      ; On                 ;
; Auto DSP Block Replacement                                                      ; On                      ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                 ;
; Strict RAM Replacement                                                          ; Off                     ; Off                ;
; Allow Synchronous Control Signals                                               ; On                      ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                ;
; Auto Resource Sharing                                                           ; Off                     ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                     ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                      ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                ;
; Timing-Driven Synthesis                                                         ; On                      ; On                 ;
; Report Parameter Settings                                                       ; On                      ; On                 ;
; Report Source Assignments                                                       ; On                      ; On                 ;
; Report Connectivity Checks                                                      ; On                      ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation ;
; HDL message level                                                               ; Level2                  ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                     ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                ;
; Clock MUX Protection                                                            ; On                      ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                ;
; Block Design Naming                                                             ; Auto                    ; Auto               ;
; SDC constraint protection                                                       ; Off                     ; Off                ;
; Synthesis Effort                                                                ; Auto                    ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                     ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                ;
+---------------------------------------------------------------------------------+-------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 22 17:46:13 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_ADC -c DE1_SoC_ADC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.vhd
    Info (12022): Found design unit 1: DE1_SoC_QSYS-rtl File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 32
    Info (12023): Found entity 1: DE1_SoC_QSYS File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller.vhd
    Info (12022): Found design unit 1: de1_soc_qsys_rst_controller-rtl File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: de1_soc_qsys_rst_controller File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_001.vhd
    Info (12022): Found design unit 1: de1_soc_qsys_rst_controller_001-rtl File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: de1_soc_qsys_rst_controller_001 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_002.vhd
    Info (12022): Found design unit 1: de1_soc_qsys_rst_controller_002-rtl File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd Line: 75
    Info (12023): Found entity 1: de1_soc_qsys_rst_controller_002 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_003.vhd
    Info (12022): Found design unit 1: de1_soc_qsys_rst_controller_003-rtl File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_003.vhd Line: 75
    Info (12023): Found entity 1: de1_soc_qsys_rst_controller_003 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_003.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_irq_mapper File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_005.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_007 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_002 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_sysid_qsys File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sw.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_sw File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1-soc_sevensegs.vhd
    Info (12022): Found design unit 1: DE1_SoC_sevensegs-RTL File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd Line: 30
    Info (12023): Found entity 1: DE1_SoC_sevensegs File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/avalon_pwm_4_channels.vhd
    Info (12022): Found design unit 1: avalon_pwm_4_channels-RTL File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/avalon_pwm_4_channels.vhd Line: 18
    Info (12023): Found entity 1: avalon_pwm_4_channels File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/avalon_pwm_4_channels.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_pll_sys File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_onchip_memory2.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_onchip_memory2 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v Line: 21
Info (12021): Found 27 design units, including 27 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys_ic_data_module File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 21
    Info (12023): Found entity 2: DE1_SoC_QSYS_nios2_qsys_ic_tag_module File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 89
    Info (12023): Found entity 3: DE1_SoC_QSYS_nios2_qsys_bht_module File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 158
    Info (12023): Found entity 4: DE1_SoC_QSYS_nios2_qsys_register_bank_a_module File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 227
    Info (12023): Found entity 5: DE1_SoC_QSYS_nios2_qsys_register_bank_b_module File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 293
    Info (12023): Found entity 6: DE1_SoC_QSYS_nios2_qsys_dc_tag_module File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 359
    Info (12023): Found entity 7: DE1_SoC_QSYS_nios2_qsys_dc_data_module File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 425
    Info (12023): Found entity 8: DE1_SoC_QSYS_nios2_qsys_dc_victim_module File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 490
    Info (12023): Found entity 9: DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 558
    Info (12023): Found entity 10: DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 700
    Info (12023): Found entity 11: DE1_SoC_QSYS_nios2_qsys_nios2_ocimem File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 764
    Info (12023): Found entity 12: DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 948
    Info (12023): Found entity 13: DE1_SoC_QSYS_nios2_qsys_nios2_oci_break File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 1041
    Info (12023): Found entity 14: DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 1336
    Info (12023): Found entity 15: DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 1597
    Info (12023): Found entity 16: DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 1786
    Info (12023): Found entity 17: DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 2170
    Info (12023): Found entity 18: DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 2238
    Info (12023): Found entity 19: DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 2333
    Info (12023): Found entity 20: DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 2405
    Info (12023): Found entity 21: DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 2448
    Info (12023): Found entity 22: DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 2495
    Info (12023): Found entity 23: DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 2997
    Info (12023): Found entity 24: DE1_SoC_QSYS_nios2_qsys_nios2_oci_im File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 3066
    Info (12023): Found entity 25: DE1_SoC_QSYS_nios2_qsys_nios2_performance_monitors File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 3183
    Info (12023): Found entity 26: DE1_SoC_QSYS_nios2_qsys_nios2_oci File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 3200
    Info (12023): Found entity 27: DE1_SoC_QSYS_nios2_qsys File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v Line: 3776
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_tck.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_mult_cell.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys_mult_cell File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_oci_test_bench.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys_oci_test_bench File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_test_bench.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_nios2_qsys_test_bench File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE1_SoC_QSYS_jtag_uart File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v Line: 331
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/avalon_pwm.vhd
    Info (12022): Found design unit 1: avalon_pwm-RTL File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/avalon_pwm.vhd Line: 18
    Info (12023): Found entity 1: avalon_pwm File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/avalon_pwm.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_ltc2308_fifo.v
    Info (12023): Found entity 1: adc_ltc2308_fifo File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_ltc2308.v
    Info (12023): Found entity 1: adc_ltc2308 File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_data_fifo.v
    Info (12023): Found entity 1: adc_data_fifo File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_KEY File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_KEY.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_interval_timer.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_Interval_timer File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_Interval_timer.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file de1_soc_basic_nios2_soc.vhd
    Info (12022): Found design unit 1: DE1_SoC_Basic_Nios2_SOC-struct File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_Basic_Nios2_SOC.vhd Line: 25
    Info (12023): Found entity 1: DE1_SoC_Basic_Nios2_SOC File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_Basic_Nios2_SOC.vhd Line: 4
Error (10465): VHDL error at DE1_SoC_Basic_Nios2_SOC.vhd(51): name "sw_external_connection_export" cannot be used because it is already used for a previously declared item File: D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_Basic_Nios2_SOC.vhd Line: 51
Info (144001): Generated suppressed messages file D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_ADC.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 4864 megabytes
    Error: Processing ended: Fri Nov 22 17:46:25 2024
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_ADC.map.smsg.


