# Digital IC Design

Design of transistor level schematic and layout of 8-bit Carry Save Multiplier.

The following topologies are used:
- **Dadda Tree Adder** - reduction of partial products
- **Kogge Stone Adder** - variant of the carry lookahead adder used for vector merge

The file [Demo.jelib](Demo.jelib) is the library file which contains all the schematics and layouts

Guide: Prof. Ramprasath, Department of EE, IIT Madras