{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759184951916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759184951917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 19:29:11 2025 " "Processing started: Mon Sep 29 19:29:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759184951917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184951917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reaction_game -c reaction_time " "Command: quartus_map --read_settings_files=on --write_settings_files=off reaction_game -c reaction_time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184951917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759184952099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759184952099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reaction_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reaction_time-Behavioral " "Found design unit 1: reaction_time-Behavioral" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957195 ""} { "Info" "ISGN_ENTITY_NAME" "1 reaction_time " "Found entity 1: reaction_time" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_debouncer-Behavioral " "Found design unit 1: button_debouncer-Behavioral" {  } { { "button_debouncer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/button_debouncer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957196 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/button_debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_delay-Behavioral " "Found design unit 1: random_delay-Behavioral" {  } { { "random_delay.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/random_delay.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957196 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_delay " "Found entity 1: random_delay" {  } { { "random_delay.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/random_delay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reaction_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reaction_timer-Behavioral " "Found design unit 1: reaction_timer-Behavioral" {  } { { "reaction_timer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957196 ""} { "Info" "ISGN_ENTITY_NAME" "1 reaction_timer " "Found entity 1: reaction_timer" {  } { { "reaction_timer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_driver-Behavioral " "Found design unit 1: seven_segment_driver-Behavioral" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957197 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_driver " "Found entity 1: seven_segment_driver" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reaction_time " "Elaborating entity \"reaction_time\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759184957222 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "winner reaction_time.vhd(68) " "VHDL Process Statement warning at reaction_time.vhd(68): inferring latch(es) for signal or variable \"winner\", which holds its previous value in one or more paths through the process" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759184957224 "|reaction_time"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hold_counter reaction_time.vhd(68) " "VHDL Process Statement warning at reaction_time.vhd(68): inferring latch(es) for signal or variable \"hold_counter\", which holds its previous value in one or more paths through the process" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759184957224 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[0\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[0\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957224 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[1\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[1\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[2\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[2\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[3\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[3\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[4\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[4\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[5\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[5\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[6\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[6\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[7\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[7\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[8\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[8\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[9\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[9\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[10\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[10\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[11\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[11\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[12\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[12\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[13\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[13\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[14\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[14\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[15\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[15\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[16\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[16\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[17\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[17\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[18\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[18\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[19\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[19\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[20\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[20\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[21\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[21\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[22\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[22\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[23\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[23\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[24\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[24\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[25\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[25\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957225 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[26\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[26\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957226 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[27\] reaction_time.vhd(68) " "Inferred latch for \"hold_counter\[27\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957226 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner\[0\] reaction_time.vhd(68) " "Inferred latch for \"winner\[0\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957226 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner\[1\] reaction_time.vhd(68) " "Inferred latch for \"winner\[1\]\" at reaction_time.vhd(68)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957226 "|reaction_time"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:debouncer_start " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:debouncer_start\"" {  } { { "reaction_time.vhd" "debouncer_start" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184957233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_delay random_delay:random_gen " "Elaborating entity \"random_delay\" for hierarchy \"random_delay:random_gen\"" {  } { { "reaction_time.vhd" "random_gen" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184957234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reaction_timer reaction_timer:timer " "Elaborating entity \"reaction_timer\" for hierarchy \"reaction_timer:timer\"" {  } { { "reaction_time.vhd" "timer" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184957234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_driver seven_segment_driver:display_driver " "Elaborating entity \"seven_segment_driver\" for hierarchy \"seven_segment_driver:display_driver\"" {  } { { "reaction_time.vhd" "display_driver" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184957235 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Mod0\"" {  } { { "seven_segment_driver.vhd" "Mod0" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184957538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Div0\"" {  } { { "seven_segment_driver.vhd" "Div0" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184957538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Mod1\"" {  } { { "seven_segment_driver.vhd" "Mod1" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184957538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Div1\"" {  } { { "seven_segment_driver.vhd" "Div1" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184957538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Mod2\"" {  } { { "seven_segment_driver.vhd" "Mod2" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184957538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Div2\"" {  } { { "seven_segment_driver.vhd" "Div2" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184957538 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Mod3\"" {  } { { "seven_segment_driver.vhd" "Mod3" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184957538 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1759184957538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_driver:display_driver\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seven_segment_driver:display_driver\|lpm_divide:Mod0\"" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184957562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_driver:display_driver\|lpm_divide:Mod0 " "Instantiated megafunction \"seven_segment_driver:display_driver\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957562 ""}  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759184957562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/lpm_divide_a5m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/alt_u_div_03f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_driver:display_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seven_segment_driver:display_driver\|lpm_divide:Div0\"" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184957602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_driver:display_driver\|lpm_divide:Div0 " "Instantiated megafunction \"seven_segment_driver:display_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957602 ""}  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759184957602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/lpm_divide_kbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_driver:display_driver\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seven_segment_driver:display_driver\|lpm_divide:Div1\"" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184957642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_driver:display_driver\|lpm_divide:Div1 " "Instantiated megafunction \"seven_segment_driver:display_driver\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957642 ""}  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759184957642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/lpm_divide_nbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/alt_u_div_00f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_driver:display_driver\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seven_segment_driver:display_driver\|lpm_divide:Div2\"" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184957677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_driver:display_driver\|lpm_divide:Div2 " "Instantiated megafunction \"seven_segment_driver:display_driver\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184957677 ""}  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759184957677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/lpm_divide_1dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184957710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184957710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner\[0\] " "Latch winner\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_debouncer:\\debouncers_player:3:debouncer_inst\|button_out " "Ports D and ENA on the latch are fed by the same signal button_debouncer:\\debouncers_player:3:debouncer_inst\|button_out" {  } { { "button_debouncer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/button_debouncer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759184957980 ""}  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759184957980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner\[1\] " "Latch winner\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_debouncer:\\debouncers_player:2:debouncer_inst\|button_out " "Ports D and ENA on the latch are fed by the same signal button_debouncer:\\debouncers_player:2:debouncer_inst\|button_out" {  } { { "button_debouncer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/button_debouncer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759184957980 ""}  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759184957980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759184959116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759184959574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184959574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1712 " "Implemented 1712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759184959653 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759184959653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1693 " "Implemented 1693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759184959653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759184959653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759184959660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 19:29:19 2025 " "Processing ended: Mon Sep 29 19:29:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759184959660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759184959660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759184959660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184959660 ""}
