#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7a66af6c10 .scope module, "memory_fsm_tb" "memory_fsm_tb" 2 5;
 .timescale -9 -11;
P_0x7a66b362e0 .param/l "BYTE" 1 2 46, C4<00>;
P_0x7a66b36320 .param/l "HW" 1 2 45, C4<01>;
P_0x7a66b36360 .param/l "INIT" 1 2 10, +C4<00000000000000000000000000000000>;
P_0x7a66b363a0 .param/l "LOAD_HW_TEST" 1 2 11, C4<00001>;
P_0x7a66b363e0 .param/l "LOAD_HW_TEST2" 1 2 12, C4<00010>;
P_0x7a66b36420 .param/l "LOAD_HW_TEST3" 1 2 13, C4<00011>;
P_0x7a66b36460 .param/l "LOAD_W_TEST" 1 2 15, C4<00101>;
P_0x7a66b364a0 .param/l "RESET_AFTER_HW" 1 2 14, C4<00100>;
P_0x7a66b364e0 .param/l "WORD" 1 2 44, C4<10>;
P_0x7a66b36520 .param/str "output_file" 1 2 7, "memory_control_fsm_tb.vcd";
v0x7a66b6fec0_0 .net "added_or_delayed_address", 0 0, v0x7a66b4f4f0_0;  1 drivers
v0x7a66b6ff60_0 .var "clk", 0 0;
v0x7a66b70000_0 .net "direct_or_delayed_din", 1 0, v0x7a66b6ed50_0;  1 drivers
v0x7a66b70100_0 .var "display", 4 0;
v0x7a66b701a0_0 .net "first_two_bytes_out_select", 1 0, v0x7a66b6ee40_0;  1 drivers
v0x7a66b70240_0 .var "is_signed", 0 0;
v0x7a66b70310_0 .var "load", 0 0;
v0x7a66b703e0_0 .net "mem_enable", 0 0, v0x7a66b6f0f0_0;  1 drivers
v0x7a66b704b0_0 .net "mem_read_enable", 0 0, v0x7a66b6f1b0_0;  1 drivers
v0x7a66b70610_0 .net "mem_write_enable", 0 0, v0x7a66b6f270_0;  1 drivers
v0x7a66b706e0_0 .net "modified_or_original_address", 0 0, v0x7a66b6f3c0_0;  1 drivers
v0x7a66b707b0_0 .net "old_or_new_byte_remainder", 0 0, v0x7a66b6f560_0;  1 drivers
o0x7fc8105f56d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7a66b70880_0 .net "output_valid", 0 0, o0x7fc8105f56d8;  0 drivers
v0x7a66b70920_0 .var "reset", 0 0;
v0x7a66b709f0_0 .var "store", 0 0;
v0x7a66b70ac0_0 .net "third_byte_out_select", 1 0, v0x7a66b6f940_0;  1 drivers
v0x7a66b70b90_0 .var "word_type", 1 0;
RS_0x7fc8105f5258 .resolv tri, v0x7a66b6f620_0, v0x7a66b6fb90_0;
v0x7a66b70d40_0 .net8 "write_ready", 0 0, RS_0x7fc8105f5258;  2 drivers
S_0x7a66af6d90 .scope module, "dut" "memory_control_fsm" 2 76, 3 33 0, S_0x7a66af6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_signed"
    .port_info 1 /INPUT 2 "word_type"
    .port_info 2 /OUTPUT 1 "output_valid"
    .port_info 3 /OUTPUT 1 "write_ready"
    .port_info 4 /INPUT 1 "load"
    .port_info 5 /INPUT 1 "store"
    .port_info 6 /OUTPUT 2 "direct_or_delayed_din"
    .port_info 7 /OUTPUT 1 "old_or_new_byte_remainder"
    .port_info 8 /OUTPUT 1 "modified_or_original_address"
    .port_info 9 /OUTPUT 1 "added_or_delayed_address"
    .port_info 10 /OUTPUT 2 "first_two_bytes_out_select"
    .port_info 11 /OUTPUT 2 "third_byte_out_select"
    .port_info 12 /OUTPUT 1 "mem_read_enable"
    .port_info 13 /OUTPUT 1 "mem_write_enable"
    .port_info 14 /OUTPUT 1 "mem_enable"
    .port_info 15 /INPUT 1 "clk"
    .port_info 16 /INPUT 1 "reset"
P_0x7a66b4f0c0 .param/l "IDLE" 1 3 79, C4<0000>;
P_0x7a66b4f100 .param/l "LOAD_BYTE" 1 3 81, C4<0010>;
P_0x7a66b4f140 .param/l "LOAD_HW" 1 3 80, C4<0001>;
P_0x7a66b4f180 .param/l "LOAD_WORD_A" 1 3 82, C4<0011>;
P_0x7a66b4f1c0 .param/l "LOAD_WORD_B" 1 3 83, C4<0100>;
P_0x7a66b4f200 .param/l "STORE_BYTE_A" 1 3 86, C4<1011>;
P_0x7a66b4f240 .param/l "STORE_BYTE_B" 1 3 87, C4<1010>;
P_0x7a66b4f280 .param/l "STORE_HW" 1 3 85, C4<1111>;
P_0x7a66b4f2c0 .param/l "STORE_WORD_A" 1 3 88, C4<1101>;
P_0x7a66b4f300 .param/l "STORE_WORD_B" 1 3 89, C4<1100>;
v0x7a66b4f4f0_0 .var "added_or_delayed_address", 0 0;
v0x7a66b6ec90_0 .net "clk", 0 0, v0x7a66b6ff60_0;  1 drivers
v0x7a66b6ed50_0 .var "direct_or_delayed_din", 1 0;
v0x7a66b6ee40_0 .var "first_two_bytes_out_select", 1 0;
v0x7a66b6ef20_0 .net "is_signed", 0 0, v0x7a66b70240_0;  1 drivers
v0x7a66b6f030_0 .net "load", 0 0, v0x7a66b70310_0;  1 drivers
v0x7a66b6f0f0_0 .var "mem_enable", 0 0;
v0x7a66b6f1b0_0 .var "mem_read_enable", 0 0;
v0x7a66b6f270_0 .var "mem_write_enable", 0 0;
v0x7a66b6f3c0_0 .var "modified_or_original_address", 0 0;
v0x7a66b6f480_0 .var "nextstate", 3 0;
v0x7a66b6f560_0 .var "old_or_new_byte_remainder", 0 0;
v0x7a66b6f620_0 .var "output_valid", 0 0;
v0x7a66b6f6e0_0 .net "reset", 0 0, v0x7a66b70920_0;  1 drivers
v0x7a66b6f7a0_0 .var "state", 3 0;
v0x7a66b6f880_0 .net "store", 0 0, v0x7a66b709f0_0;  1 drivers
v0x7a66b6f940_0 .var "third_byte_out_select", 1 0;
v0x7a66b6faf0_0 .net "word_type", 1 0, v0x7a66b70b90_0;  1 drivers
v0x7a66b6fb90_0 .var "write_ready", 0 0;
E_0x7a66b37dd0 .event edge, v0x7a66b6f7a0_0;
E_0x7a66b38580 .event edge, v0x7a66b6f7a0_0, v0x7a66b6f030_0, v0x7a66b6faf0_0, v0x7a66b6f880_0;
E_0x7a66b389e0 .event posedge, v0x7a66b6ec90_0;
    .scope S_0x7a66af6d90;
T_0 ;
    %wait E_0x7a66b389e0;
    %load/vec4 v0x7a66b6f6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7a66b6f480_0;
    %assign/vec4 v0x7a66b6f7a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7a66b6f7a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7a66af6d90;
T_1 ;
    %wait E_0x7a66b38580;
    %load/vec4 v0x7a66b6f7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.0 ;
    %load/vec4 v0x7a66b6f030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v0x7a66b6faf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7a66b6f480_0, 0, 4;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7a66b6f480_0, 0, 4;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7a66b6f480_0, 0, 4;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v0x7a66b6f880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0x7a66b6faf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %jmp T_1.22;
T_1.19 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7a66b6f480_0, 0, 4;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7a66b6f480_0, 0, 4;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7a66b6f480_0, 0, 4;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7a66b6f480_0, 0, 4;
T_1.18 ;
T_1.12 ;
    %jmp T_1.10;
T_1.1 ;
    %jmp T_1.10;
T_1.2 ;
    %jmp T_1.10;
T_1.3 ;
    %jmp T_1.10;
T_1.4 ;
    %jmp T_1.10;
T_1.5 ;
    %jmp T_1.10;
T_1.6 ;
    %jmp T_1.10;
T_1.7 ;
    %jmp T_1.10;
T_1.8 ;
    %jmp T_1.10;
T_1.9 ;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7a66af6d90;
T_2 ;
    %wait E_0x7a66b37dd0;
    %load/vec4 v0x7a66b6f7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.0 ;
    %jmp T_2.10;
T_2.1 ;
    %jmp T_2.10;
T_2.2 ;
    %jmp T_2.10;
T_2.3 ;
    %jmp T_2.10;
T_2.4 ;
    %jmp T_2.10;
T_2.5 ;
    %jmp T_2.10;
T_2.6 ;
    %jmp T_2.10;
T_2.7 ;
    %jmp T_2.10;
T_2.8 ;
    %jmp T_2.10;
T_2.9 ;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7a66af6c10;
T_3 ;
    %vpi_call 2 97 "$dumpfile", P_0x7a66b36520 {0 0 0};
    %vpi_call 2 98 "$dumpvars" {0 0 0};
    %vpi_call 2 101 "$monitor", "%d, \011%b, \011%b, \011%b, \011%b, \011%b, \011%b, \011%b, \011%b, \011%b, \011%b, \011%b, \011%b, \011%b, \011%b, \011%b, \011%b, \011%b, \011%b", $time, v0x7a66b70880_0, v0x7a66b70d40_0, v0x7a66b707b0_0, v0x7a66b706e0_0, v0x7a66b6fec0_0, v0x7a66b704b0_0, v0x7a66b70610_0, v0x7a66b703e0_0, v0x7a66b701a0_0, v0x7a66b70ac0_0, v0x7a66b70000_0, v0x7a66b70240_0, v0x7a66b70b90_0, v0x7a66b70310_0, v0x7a66b709f0_0, v0x7a66b6ff60_0, v0x7a66b70920_0, v0x7a66b70100_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7a66af6c10;
T_4 ;
    %delay 500, 0;
    %load/vec4 v0x7a66b6ff60_0;
    %inv;
    %store/vec4 v0x7a66b6ff60_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7a66af6c10;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7a66b6ff60_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7a66b70100_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70240_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7a66b70b90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b709f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7a66b70920_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7a66b70100_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70240_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7a66b70b90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b709f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70920_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7a66b70100_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70240_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7a66b70b90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7a66b70310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b709f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70920_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7a66b70100_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7a66b70240_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7a66b70b90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7a66b70310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b709f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70920_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7a66b70100_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7a66b70240_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7a66b70b90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7a66b70310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b709f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70920_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7a66b70100_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70240_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7a66b70b90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b709f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7a66b70920_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7a66b70100_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70240_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7a66b70b90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b709f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7a66b70920_0, 0, 1;
    %delay 30000, 0;
    %vpi_call 2 201 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "memory_control_fsm_tb.v";
    "memory_control_fsm.v";
