---
title: "Chapter 1 â€” Python Baseline Model"
layout: default
nav_order: 1
description: "AITL Silicon Pathway Chapter 1: Python baseline implementation of PID Ã— FSM Ã— LLM hybrid control architecture"
---

# ðŸ§© Chapter 1 â€” Python Baseline Model  
## *AITL Architecture: PID Ã— FSM Ã— LLM*

This chapter provides the **foundational behavioral model** used throughout the AITL Silicon Pathway.  
The Python implementation here defines the golden reference used for RTL, OpenLane, GDSII, and SPICE stages.

---

# ðŸ“˜ What You Will Learn

- Structure of the AITL 3-Layer Architecture  
- Behavior of PID controller, FSM, and supervisory LLM logic  
- How Python simulation becomes hardware specifications  
- Step response & fault response simulation  
- How Chapter 1 connects to ASIC implementation

---

# ðŸ“‚ Chapter 1 Contents

| File | Description |
|------|-------------|
| [README.md](README.md) | Folder-level overview & usage guide |
| [overview.md](../docs/chapter1/overview.md) | Conceptual explanation of control architecture |
| [python_model.md](../docs/chapter1/python_model.md) | Detailed explanation of the PID/FSM/Controller code |
| [fsm.md](../docs/chapter1/fsm.md) | Canonical AITL FSM specification (used for RTL) |
| [api.md](../docs/chapter1/api.md) | API reference for the Python model |
| [getting_started.md](../docs/chapter1/getting_started.md) | Installation & execution guide |

---

# ðŸ—‚ Directory Map

```
chapter1_python_model/
â”œâ”€ example/                # Jupyter notebooks
â”œâ”€ plots/                  # Generated plots
â”œâ”€ sim/                    # Simulation scripts
â”œâ”€ src/                    # PID / FSM / Controller code
â”œâ”€ tests/                  # Unit tests
â”œâ”€ main.py                 # Entry example
â””â”€ requirements.txt        # Dependencies
```

---

# ðŸŽ¯ Role of Chapter 1 in the Full Silicon Pathway

This chapter is the **starting point** of the end-to-end hardware education pipeline:

```
Python â†’ Verilog (RTL) â†’ OpenLane â†’ GDSII â†’ Magic RC Extraction â†’ SPICE
```

### âœ” Behavioral correctness is established here  
All downstream steps rely on the Python model as the reference.

### âœ” FSM rules defined here become RTL (Chapter 2)

### âœ” Controller timing and transitions influence ASIC design (Ch.3â€“5)

---

# ðŸ§ª Simulations

## Step Response

Produces controller output, PID action, and FSM transitions.

## Fault Scenario

Simulates transient fault injection and automated recovery.

Images are stored here:

```
docs/chapter1/images/
```

---

# ðŸ–¼ Key Diagrams (GitHub Pages absolute paths)

### FSM Overview
<img src="https://raw.githubusercontent.com/Samizo-AITL/aitl-silicon-pathway/main/docs/chapter1/images/fsm_state_diagram.png" width="80%"/>

### Controller Data Flow
<img src="https://raw.githubusercontent.com/Samizo-AITL/aitl-silicon-pathway/main/docs/chapter1/images/controller_data_flow.png" width="80%"/>

### Step Response Simulation
<img src="https://raw.githubusercontent.com/Samizo-AITL/aitl-silicon-pathway/main/docs/chapter1/images/step_response_timeline.png" width="80%"/>

---

# ðŸ”— Continue Reading

ðŸ‘‰ **Next: [overview.md](../docs/chapter1/overview.md)**  
ðŸ‘‰ or jump to **[python_model.md](../docs/chapter1/python_model.md)**

---

# Â© AITL Silicon Pathway Project
