{
    "SchLayout": "# # String gsaved with Nlview 7.6.3 2022-11-21 7196 VDI=42 GEI=38 GUI=QT:5.15.2\n#  -string -flagsOSRD\npreplace port ddr_ca_o -pg 1 -lvl 10 -x 3370 -y 230 -defaultsOSRD\npreplace port ddr_ck_o -pg 1 -lvl 10 -x 3370 -y 250 -defaultsOSRD\npreplace port ddr_cke_o -pg 1 -lvl 10 -x 3370 -y 270 -defaultsOSRD\npreplace port ddr_cs_o -pg 1 -lvl 10 -x 3370 -y 290 -defaultsOSRD\npreplace port ddr_dmi_io -pg 1 -lvl 10 -x 3370 -y 310 -defaultsOSRD\npreplace port ddr_dq_io -pg 1 -lvl 10 -x 3370 -y 330 -defaultsOSRD\npreplace port ddr_dqs_io -pg 1 -lvl 10 -x 3370 -y 350 -defaultsOSRD\npreplace port rgmii_rxd_i -pg 1 -lvl 0 -x -80 -y 830 -defaultsOSRD\npreplace port rgmii_txd_o -pg 1 -lvl 10 -x 3370 -y 700 -defaultsOSRD\npreplace port s0_gpio -pg 1 -lvl 10 -x 3370 -y 1850 -defaultsOSRD\npreplace port SPI_CLK -pg 1 -lvl 10 -x 3370 -y 160 -defaultsOSRD\npreplace port SPI_CSS -pg 1 -lvl 10 -x 3370 -y 60 -defaultsOSRD\npreplace port SPI_D2 -pg 1 -lvl 10 -x 3370 -y 120 -defaultsOSRD\npreplace port SPI_D3 -pg 1 -lvl 10 -x 3370 -y 140 -defaultsOSRD\npreplace port SPI_MISO -pg 1 -lvl 10 -x 3370 -y 100 -defaultsOSRD\npreplace port SPI_MOSI -pg 1 -lvl 10 -x 3370 -y 80 -defaultsOSRD\npreplace port clk_125_in -pg 1 -lvl 0 -x -80 -y 1840 -defaultsOSRD\npreplace port config_active_o -pg 1 -lvl 10 -x 3370 -y 1710 -defaultsOSRD\npreplace port ddr_reset_n_o -pg 1 -lvl 10 -x 3370 -y 370 -defaultsOSRD\npreplace port init_done_o -pg 1 -lvl 10 -x 3370 -y 410 -defaultsOSRD\npreplace port irq_o -pg 1 -lvl 10 -x 3370 -y 440 -defaultsOSRD\npreplace port phy_resetn_o -pg 1 -lvl 10 -x 3370 -y 1920 -defaultsOSRD\npreplace port pll_lock_o -pg 1 -lvl 10 -x 3370 -y 480 -defaultsOSRD\npreplace port pll_refclk_i -pg 1 -lvl 0 -x -80 -y 310 -defaultsOSRD\npreplace port rgmii_mdc_o -pg 1 -lvl 10 -x 3370 -y 580 -defaultsOSRD\npreplace port rgmii_mdio_o -pg 1 -lvl 10 -x 3370 -y 720 -defaultsOSRD\npreplace port rgmii_rxc_i -pg 1 -lvl 0 -x -80 -y 850 -defaultsOSRD\npreplace port rgmii_rxctl_i -pg 1 -lvl 0 -x -80 -y 870 -defaultsOSRD\npreplace port rgmii_txc_o -pg 1 -lvl 10 -x 3370 -y 1500 -defaultsOSRD\npreplace port rgmii_txctl_o -pg 1 -lvl 10 -x 3370 -y 740 -defaultsOSRD\npreplace port rstn_i -pg 1 -lvl 0 -x -80 -y 1910 -defaultsOSRD\npreplace port s1_uart_rxd_i -pg 1 -lvl 0 -x -80 -y 2030 -defaultsOSRD\npreplace port s1_uart_txd_o -pg 1 -lvl 10 -x 3370 -y 2010 -defaultsOSRD\npreplace port sclk_o -pg 1 -lvl 10 -x 3370 -y 510 -defaultsOSRD\npreplace port trn_err_o -pg 1 -lvl 10 -x 3370 -y 550 -defaultsOSRD\npreplace inst and0_inst -pg 1 -lvl 3 -x 290 -y 1810 -swap {0 2 1} -defaultsOSRD\npreplace inst apb_interconnect0_inst -pg 1 -lvl 7 -x 1730 -y 1780 -swap {36 1 2 3 4 5 6 7 8 27 10 11 12 13 14 15 16 17 0 19 20 21 22 23 24 25 26 18 28 29 30 31 32 33 34 35 9 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 55 54} -defaultsOSRD\npreplace inst axi2apb0_inst -pg 1 -lvl 6 -x 1320 -y 1800 -defaultsOSRD\npreplace inst axi4_interconnect0_inst -pg 1 -lvl 5 -x 980 -y 1500 -swap {65 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 110 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 155 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 0 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 20 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 245 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 290 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 200 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 337 336 335 338} -defaultsOSRD\npreplace inst axi4_interconnect1_inst -pg 1 -lvl 4 -x 620 -y 1400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 135 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 90 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181} -defaultsOSRD\npreplace inst axi_register_slice0_inst -pg 1 -lvl 7 -x 1730 -y 1570 -defaultsOSRD\npreplace inst concat -pg 1 -lvl 6 -x 1320 -y 1280 -defaultsOSRD\npreplace inst concat_1 -pg 1 -lvl 4 -x 620 -y 1740 -defaultsOSRD\npreplace inst concat_2 -pg 1 -lvl 4 -x 620 -y 1770 -defaultsOSRD\npreplace inst cpu0_inst -pg 1 -lvl 4 -x 620 -y 1620 -swap {40 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 88 81 90 83 86 85 80 87 82 89 84 91 94 92 93 95} -defaultsOSRD\npreplace inst gpio0_inst -pg 1 -lvl 8 -x 2540 -y 1840 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD\npreplace inst inv0 -pg 1 -lvl 9 -x 3300 -y 410 -defaultsOSRD\npreplace inst inv1 -pg 1 -lvl 9 -x 3300 -y 480 -defaultsOSRD\npreplace inst inv2 -pg 1 -lvl 9 -x 3300 -y 550 -defaultsOSRD\npreplace inst lpddr4_mc_contr0_inst -pg 1 -lvl 8 -x 2540 -y 460 -swap {9 1 2 3 4 5 6 7 8 0 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 56 49 50 51 52 58 54 48 57 53 55 59 60} -defaultsOSRD\npreplace inst mbconfig0_inst -pg 1 -lvl 8 -x 2540 -y 1710 -swap {0 1 2 3 4 5 6 7 8 9 11 10} -defaultsOSRD\npreplace inst mpmc0_inst -pg 1 -lvl 7 -x 1730 -y 1290 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 90 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 45 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 138 136 139 137 140} -defaultsOSRD\npreplace inst osc0_inst -pg 1 -lvl 8 -x 2540 -y 680 -defaultsOSRD\npreplace inst pll0_inst -pg 1 -lvl 2 -x 150 -y 1850 -swap {0 1 3 4 2 5} -defaultsOSRD\npreplace inst qspi0_inst -pg 1 -lvl 8 -x 2540 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 40 39 41 42 43 44 45} -defaultsOSRD\npreplace inst rst_sync0_inst -pg 1 -lvl 1 -x 10 -y 1900 -defaultsOSRD\npreplace inst sgdma0_inst -pg 1 -lvl 8 -x 2540 -y 1440 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 76 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 36 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 118 117 116 119 122 120 123 121} -defaultsOSRD\npreplace inst split -pg 1 -lvl 9 -x 3300 -y 50 -defaultsOSRD\npreplace inst tse_mac0_inst -pg 1 -lvl 8 -x 2540 -y 1110 -swap {0 1 2 3 4 5 6 7 8 21 10 11 12 13 14 15 16 17 18 19 20 9 22 34 25 32 37 33 51 39 35 24 28 29 27 36 30 40 31 41 43 44 47 45 46 26 23 38 48 42 50 49} -defaultsOSRD\npreplace inst tse_to_rgmii_bridge0_inst -pg 1 -lvl 7 -x 1730 -y 830 -swap {8 1 9 7 16 2 10 14 15 5 17 12 13 11 6 4 3 0} -defaultsOSRD\npreplace inst uart0_inst -pg 1 -lvl 8 -x 2540 -y 2000 -swap {0 1 2 3 4 5 6 7 8 9 10 12 11 13 14} -defaultsOSRD\npreplace inst sysmem0_inst -pg 1 -lvl 8 -x 2540 -y 1580 -defaultsOSRD\npreplace netloc and0_inst_O_net 1 3 1 390 1680n\npreplace netloc cpu0_inst_system_resetn_o_net 1 3 7 490 1800 730 1860 1190 1730 1570 1010 2070 1920 NJ 1920 NJ\npreplace netloc inv0_O_net 1 9 1 NJ 410\npreplace netloc inv1_O_net 1 9 1 NJ 480\npreplace netloc inv2_O_net 1 9 1 NJ 550\npreplace netloc lpddr4_mc_contr0_inst_ddr_reset_n_o_net 1 8 2 3050J 370 NJ\npreplace netloc lpddr4_mc_contr0_inst_init_done_o_net 1 8 1 3090J 410n\npreplace netloc lpddr4_mc_contr0_inst_irq_o_net 1 8 2 3110J 440 NJ\npreplace netloc lpddr4_mc_contr0_inst_pll_lock_o_net 1 8 1 3130J 480n\npreplace netloc lpddr4_mc_contr0_inst_sclk_o_net 1 8 2 3150J 510 NJ\npreplace netloc lpddr4_mc_contr0_inst_trn_err_o_net 1 8 1 3170J 550n\npreplace netloc mbconfig0_inst_config_active_net 1 8 2 NJ 1710 NJ\npreplace netloc osc0_inst_clk_out_o_net 1 7 3 2330 890 3190 580 NJ\npreplace netloc pll0_inst_clkop_o_net 1 2 8 240J 1770 370 1470 770 1620 1210 1620 1430 1400 2170 210 3070J 1500 NJ\npreplace netloc pll0_inst_clkos2_o_net 1 2 6 NJ 1860 450 1860 850J 1840 1230 1860 1610 1860 2230\npreplace netloc pll0_inst_clkos_o_net 1 2 2 NJ 1880 430\npreplace netloc pll0_inst_lock_o_net 1 2 5 260 1750 410J 1820 770J 1800 1130J 1690 1470\npreplace netloc qspi0_inst_qspi_io0_net 1 8 2 NJ 80 NJ\npreplace netloc qspi0_inst_qspi_io1_net 1 8 2 NJ 100 NJ\npreplace netloc qspi0_inst_qspi_io2_net 1 8 2 NJ 120 NJ\npreplace netloc qspi0_inst_qspi_io3_net 1 8 2 NJ 140 NJ\npreplace netloc qspi0_inst_sclk_o_net 1 8 2 NJ 160 NJ\npreplace netloc rst_sync0_inst_pb_out_net 1 1 7 80 1770 220 1840 NJ 1840 810J 1820 1150J 1710 1590J 1690 2130\npreplace netloc soc_golden_gsrd_clk_125_in_net 1 0 2 -60 1840 NJ\npreplace netloc soc_golden_gsrd_pll_refclk_i_net 1 0 8 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 2310J\npreplace netloc soc_golden_gsrd_rgmii_rxc_i_net 1 0 7 NJ 850 NJ 850 NJ 850 NJ 850 NJ 850 NJ 850 NJ\npreplace netloc soc_golden_gsrd_rgmii_rxctl_i_net 1 0 7 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ\npreplace netloc soc_golden_gsrd_rstn_i_net 1 0 1 NJ 1910\npreplace netloc soc_golden_gsrd_s1_uart_rxd_i_net 1 0 8 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ\npreplace netloc split_A_net 1 9 1 NJ 60\npreplace netloc tse_mac0_inst_mdio_en_o_net 1 6 3 1430 620 2270J 750 2790\npreplace netloc tse_mac0_inst_mdo_o_net 1 6 3 1470 640 2250J 770 2770\npreplace netloc tse_mac0_inst_tx_en_o_net 1 6 3 1570 660 2210J 790 2750\npreplace netloc tse_mac0_inst_tx_er_o_net 1 6 3 1590 680 2190J 810 2710\npreplace netloc tse_to_rgmii_bridge0_inst_rgmii_mdio_o_net 1 7 3 2090J 850 3210J 720 NJ\npreplace netloc tse_to_rgmii_bridge0_inst_rgmii_txctl_o_net 1 7 3 2030J 870 3230J 740 NJ\npreplace netloc tse_to_rgmii_bridge0_inst_rx_dv_o_net 1 7 1 1930 870n\npreplace netloc tse_to_rgmii_bridge0_inst_rx_er_o_net 1 7 1 1850 890n\npreplace netloc tse_to_rgmii_bridge0_inst_tse_mdi_i_o_net 1 7 1 1990 850n\npreplace netloc uart0_inst_txd_o_net 1 8 2 NJ 2010 NJ\npreplace netloc concat_1_BUS_netbus 1 4 3 830 1600 NJ 1600 1550\npreplace netloc concat_2_BUS_netbus 1 4 1 850J 1540n\npreplace netloc concat_BUS_netbus 1 6 1 1590 1260n\npreplace netloc gpio0_inst_gpio_io_netbus 1 8 2 NJ 1850 NJ\npreplace netloc lpddr4_mc_contr0_inst_ddr_ca_o_netbus 1 8 2 2910J 230 NJ\npreplace netloc lpddr4_mc_contr0_inst_ddr_ck_o_netbus 1 8 2 2930J 250 NJ\npreplace netloc lpddr4_mc_contr0_inst_ddr_cke_o_netbus 1 8 2 2950J 270 NJ\npreplace netloc lpddr4_mc_contr0_inst_ddr_cs_o_netbus 1 8 2 2970J 290 NJ\npreplace netloc lpddr4_mc_contr0_inst_ddr_dmi_io_netbus 1 8 2 2990J 310 NJ\npreplace netloc lpddr4_mc_contr0_inst_ddr_dq_io_netbus 1 8 2 3010J 330 NJ\npreplace netloc lpddr4_mc_contr0_inst_ddr_dqs_io_netbus 1 8 2 3030J 350 NJ\npreplace netloc qspi0_inst_ss_n_o_netbus 1 8 1 NJ 60\npreplace netloc soc_golden_gsrd_rgmii_rxd_i_netbus 1 0 7 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ\npreplace netloc tse_mac0_inst_txd_o_netbus 1 6 3 1410 600 2290J 730 2810\npreplace netloc tse_to_rgmii_bridge0_inst_rgmii_txd_o_netbus 1 7 3 2150J 830 3170J 700 NJ\npreplace netloc tse_to_rgmii_bridge0_inst_rxd_o_netbus 1 7 1 2010 830n\npreplace netloc apb_interconnect0_inst_APB_M00_interconnect 1 7 1 1850 1820n\npreplace netloc apb_interconnect0_inst_APB_M01_interconnect 1 7 1 1890 1800n\npreplace netloc apb_interconnect0_inst_APB_M02_interconnect 1 7 1 2110 400n\npreplace netloc apb_interconnect0_inst_APB_M03_interconnect 1 7 1 2310 1690n\npreplace netloc apb_interconnect0_inst_APB_M04_interconnect 1 7 1 2210 970n\npreplace netloc axi2apb0_inst_APB3_M_interconnect 1 6 1 1590 1760n\npreplace netloc axi4_interconnect0_inst_AXIL_M04_interconnect 1 5 3 NJ 1500 NJ 1500 2190\npreplace netloc axi4_interconnect0_inst_AXI_M00_interconnect 1 5 2 NJ 1520 1450\npreplace netloc axi4_interconnect0_inst_AXI_M01_interconnect 1 5 1 1110 1540n\npreplace netloc axi4_interconnect0_inst_AXI_M02_interconnect 1 5 3 1110 80 NJ 80 NJ\npreplace netloc axi4_interconnect0_inst_AXI_M03_interconnect 1 5 2 1130 1220 NJ\npreplace netloc axi4_interconnect1_inst_AXI_M00_interconnect 1 4 3 NJ 1390 NJ 1390 1410\npreplace netloc axi4_interconnect1_inst_AXI_M01_interconnect 1 4 1 850 1410n\npreplace netloc cpu0_inst_AXI_M_DATA_interconnect 1 4 1 810 1480n\npreplace netloc cpu0_inst_AXI_M_INSTR_interconnect 1 4 1 790 1460n\npreplace netloc gpio0_inst_INTR_interconnect 1 3 6 510 1880 NJ 1880 NJ 1880 NJ 1880 2330J 1770 2730\npreplace netloc mpmc0_inst_AXI_M00_interconnect 1 7 1 1910 380n\npreplace netloc qspi0_inst_INTR_interconnect 1 3 6 390 1170 NJ 1170 NJ 1170 NJ 1170 1850J 1320 2690\npreplace netloc sgdma0_inst_AXI4S_TX_interconnect 1 7 2 2350 1340 2690\npreplace netloc sgdma0_inst_AXI4_BD_M0_interconnect 1 3 6 490 1300 NJ 1300 1170J 1350 1490J 1460 1870J 230 2890\npreplace netloc sgdma0_inst_AXI4_M0_interconnect 1 3 6 510 1320 NJ 1320 1150J 1370 1510J 1480 1950J 250 2870\npreplace netloc sgdma0_inst_MM2S_IRQ_interconnect 1 3 6 410 1260 NJ 1260 1230J 1310 1450J 1420 1890J 270 2850\npreplace netloc sgdma0_inst_S2MM_IRQ_interconnect 1 3 6 470 1280 NJ 1280 1190J 1330 1530J 1440 1970J 290 2830\npreplace netloc tse_mac0_inst_AXIS_M0_interconnect 1 7 2 2310 620 2730\npreplace netloc tse_mac0_inst_INTR_interconnect 1 3 6 510 1490 750J 1640 NJ 1640 NJ 1640 NJ 1640 2910\npreplace netloc uart0_inst_INT_M0_interconnect 1 3 6 470 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 2710\npreplace netloc axi_register_slice0_inst_AXI4_M_interconnect 1 7 1 2150 1560n\nlevelinfo -pg 1 -80 10 150 290 620 980 1320 1730 2540 3300 3370\npagesize -pg 1 -db -bbox -sgen -210 0 3500 2070\n",
    "comments": {
    }
}
