#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May  3 19:00:47 2020
# Process ID: 32452
# Current directory: /home/silvio/PosDoc/Ultra96/GrayScale
# Command line: vivado
# Log file: /home/silvio/PosDoc/Ultra96/GrayScale/vivado.log
# Journal file: /home/silvio/PosDoc/Ultra96/GrayScale/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd}
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name GrayScale_Accel_v1_0_project -directory /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.tmp/GrayScale_Accel_v1_0_project /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0/component.xml
update_compile_order -fileset sources_1
close_project
upgrade_ip -vlnv user.org:user:GrayScale_Accel:1.0 [get_ips  resizer_GrayScale_Accel_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips resizer_GrayScale_Accel_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd]
catch { config_ip_cache -export [get_ips -all resizer_GrayScale_Accel_0_0] }
catch { config_ip_cache -export [get_ips -all resizer_auto_us_0] }
catch { config_ip_cache -export [get_ips -all resizer_auto_us_1] }
catch { config_ip_cache -export [get_ips -all resizer_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all resizer_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd]
launch_runs -jobs 2 resizer_GrayScale_Accel_0_0_synth_1
export_simulation -of_objects [get_files /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.srcs/sources_1/bd/resizer/resizer.bd] -directory /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.ip_user_files/sim_scripts -ip_user_files_dir /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.ip_user_files -ipstatic_source_dir /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.cache/compile_simlib/modelsim} {questa=/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.cache/compile_simlib/questa} {ies=/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.cache/compile_simlib/ies} {xcelium=/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.cache/compile_simlib/xcelium} {vcs=/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.cache/compile_simlib/vcs} {riviera=/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_bd_tcl -force /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/resizer.tcl
file copy -force /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/GrayScale.runs/impl_1/resizer_wrapper.bit /home/silvio/PosDoc/Ultra96/Pynq/GrayScale/resizer.bit
close_project
open_project /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.xpr
open_bd_design {/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:GrayScale_Accel:1.0 [get_ips  design_1_GrayScale_Accel_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_GrayScale_Accel_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_GrayScale_Accel_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_GrayScale_Accel_0_0_synth_1
export_simulation -of_objects [get_files /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.ip_user_files/sim_scripts -ip_user_files_dir /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.ip_user_files -ipstatic_source_dir /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/modelsim} {questa=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/questa} {ies=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/ies} {xcelium=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/xcelium} {vcs=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/vcs} {riviera=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name GrayScale_Accel_v1_0_project -directory /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.tmp/GrayScale_Accel_v1_0_project /home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0/component.xml
update_compile_order -fileset sources_1
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_bd_tcl -force /home/silvio/PosDoc/Ultra96/GrayScale/design_1.tcl
file copy -force /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.runs/impl_1/design_1_wrapper.bit /home/silvio/PosDoc/Ultra96/GrayScale/design_1.bit
ipx::edit_ip_in_project -upgrade true -name GrayScale_Accel_v1_0_project -directory /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.tmp/GrayScale_Accel_v1_0_project /home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/silvio/PosDoc/Ultra96/GrayScale/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:GrayScale_Accel:1.0 [get_ips  design_1_GrayScale_Accel_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_GrayScale_Accel_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_GrayScale_Accel_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_GrayScale_Accel_0_0_synth_1
export_simulation -of_objects [get_files /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.ip_user_files/sim_scripts -ip_user_files_dir /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.ip_user_files -ipstatic_source_dir /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/modelsim} {questa=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/questa} {ies=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/ies} {xcelium=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/xcelium} {vcs=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/vcs} {riviera=/home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_bd_tcl -force /home/silvio/PosDoc/Ultra96/GrayScale/design_1.tcl
file copy -force /home/silvio/PosDoc/Ultra96/GrayScale/GrayScale.runs/impl_1/design_1_wrapper.bit /home/silvio/PosDoc/Ultra96/GrayScale/design_1.bit
