# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_microblaze_0_1/sim/mb_usb_microblaze_0_1.vhd" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_dlmb_v10_1/sim/mb_usb_dlmb_v10_1.vhd" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_ilmb_v10_1/sim/mb_usb_ilmb_v10_1.vhd" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_1/sim/mb_usb_dlmb_bram_if_cntlr_1.vhd" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_1/sim/mb_usb_ilmb_bram_if_cntlr_1.vhd" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_1/sim/mb_usb_microblaze_0_axi_intc_1.vhd" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_mdm_1_1/sim/mb_usb_mdm_1_1.vhd" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_1/sim/mb_usb_rst_clk_wiz_1_100M_1.vhd" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_axi_gpio_0_3/sim/mb_usb_axi_gpio_0_3.vhd" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_axi_gpio_0_4/sim/mb_usb_axi_gpio_0_4.vhd" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_axi_gpio_0_5/sim/mb_usb_axi_gpio_0_5.vhd" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_axi_uartlite_0_1/sim/mb_usb_axi_uartlite_0_1.vhd" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_axi_timer_0_1/sim/mb_usb_axi_timer_0_1.vhd" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_1/sim/mb_usb_axi_quad_spi_0_1.vhd" \

# Do not sort compile order
nosort
