// Seed: 1475791228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
program module_1 #(
    parameter id_7 = 32'd26,
    parameter id_8 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  always begin : LABEL_0
    id_3 <= id_3;
    id_2 = 1;
    id_3 <= 1 & 1 == 1;
  end
  wire id_6;
  assign id_1 = 1;
  defparam id_7.id_8 = 1 + id_2;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_2
  );
endprogram
