

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Mon Apr 24 20:36:14 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_2b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  49273|  49273|  49274|  49274|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_col   |  49271|  49271|       168|         48|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1702|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     445|    442|
|Memory           |       32|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1869|
|Register         |        -|      -|    2693|    173|
+-----------------+---------+-------+--------+-------+
|Total            |       32|      5|    3138|   4186|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       11|      2|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32dEe_U1  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fmul_32eOg_U2  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    |matmul_hw_urem_7nfYi_U3  |matmul_hw_urem_7nfYi  |        0|      0|   97|   97|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  445|  442|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |b_copy_0_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_1_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_2_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_3_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_4_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_5_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_6_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_7_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_8_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_9_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_10_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_11_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_12_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_13_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_14_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_15_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_16_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_17_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_18_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_19_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_20_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_21_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_22_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_23_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_24_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_25_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_26_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_27_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_28_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_29_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_30_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_31_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                    |       32|  0|   0|  1024| 1024|    32|        32768|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_1718_p2                  |     +    |      0|  0|   6|           6|           1|
    |indvar_flatten_next_fu_1712_p2  |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_3018_p2                  |     +    |      0|  0|   6|           6|           1|
    |tmp_100_fu_2218_p2              |     +    |      0|  0|  10|          10|           9|
    |tmp_101_fu_3065_p2              |     +    |      0|  0|  12|          12|          12|
    |tmp_72_fu_1814_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_74_fu_1937_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_76_fu_2055_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_78_fu_2167_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_80_fu_2267_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_82_fu_2345_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_84_fu_2423_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_86_fu_2501_p2               |     +    |      0|  0|  11|          11|          11|
    |tmp_87_fu_1795_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_89_fu_1870_p2               |     +    |      0|  0|   8|           8|           7|
    |tmp_91_fu_1927_p2               |     +    |      0|  0|   8|           8|           8|
    |tmp_93_fu_1988_p2               |     +    |      0|  0|   9|           9|           8|
    |tmp_95_fu_2045_p2               |     +    |      0|  0|   9|           9|           9|
    |tmp_97_fu_2103_p2               |     +    |      0|  0|   9|           9|           9|
    |exitcond_flatten_fu_1706_p2     |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_1724_p2             |   icmp   |      0|  0|   3|           6|           7|
    |tmp1_fu_1744_p2                 |   icmp   |      0|  0|   3|           6|           1|
    |tmp_5_fu_1806_p2                |   icmp   |      0|  0|   3|           6|           1|
    |tmp_mid1_fu_1738_p2             |   icmp   |      0|  0|   3|           6|           1|
    |tmp_10_fu_1900_p2               |    or    |      0|  0|  15|          11|           2|
    |tmp_12_fu_1958_p2               |    or    |      0|  0|  15|          11|           2|
    |tmp_14_fu_2018_p2               |    or    |      0|  0|  15|          11|           3|
    |tmp_16_fu_2076_p2               |    or    |      0|  0|  15|          11|           3|
    |tmp_18_fu_2132_p2               |    or    |      0|  0|  15|          11|           3|
    |tmp_20_fu_2188_p2               |    or    |      0|  0|  15|          11|           3|
    |tmp_22_fu_2240_p2               |    or    |      0|  0|  15|          11|           4|
    |tmp_24_fu_2280_p2               |    or    |      0|  0|  15|          11|           4|
    |tmp_26_fu_2318_p2               |    or    |      0|  0|  15|          11|           4|
    |tmp_28_fu_2358_p2               |    or    |      0|  0|  15|          11|           4|
    |tmp_30_fu_2396_p2               |    or    |      0|  0|  15|          11|           4|
    |tmp_32_fu_2436_p2               |    or    |      0|  0|  15|          11|           4|
    |tmp_34_fu_2474_p2               |    or    |      0|  0|  15|          11|           4|
    |tmp_36_fu_2514_p2               |    or    |      0|  0|  15|          11|           4|
    |tmp_38_fu_2541_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_40_fu_2558_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_42_fu_2588_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_44_fu_2618_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_46_fu_2648_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_48_fu_2678_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_50_fu_2708_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_52_fu_2751_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_54_fu_2781_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_56_fu_2811_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_58_fu_2841_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_60_fu_2871_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_62_fu_2901_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_64_fu_2931_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_66_fu_2961_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_68_fu_2991_p2               |    or    |      0|  0|  15|          11|           5|
    |tmp_6_fu_1840_p2                |    or    |      0|  0|  15|          11|           1|
    |a_row_load_10_fu_2372_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_11_fu_2410_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_12_fu_2450_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_13_fu_2488_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_14_fu_2528_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_15_fu_2572_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_16_fu_2602_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_17_fu_2632_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_18_fu_2662_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_19_fu_2692_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_1_fu_1914_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_20_fu_2735_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_21_fu_2765_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_22_fu_2795_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_23_fu_2825_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_24_fu_2855_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_25_fu_2885_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_26_fu_2915_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_27_fu_2945_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_28_fu_2975_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_29_fu_3005_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_2_fu_1972_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_30_fu_3044_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_31_fu_3037_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_3_fu_2032_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_4_fu_2090_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_5_fu_2146_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_6_fu_2202_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_7_fu_2254_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_8_fu_2294_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_9_fu_2332_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_fu_1854_p3           |  select  |      0|  0|  32|           1|          32|
    |i2_mid2_v_fu_1758_p3            |  select  |      0|  0|   6|           1|           6|
    |j_mid2_fu_1730_p3               |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_fu_1750_p3             |  select  |      0|  0|   1|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|1702|         594|        1342|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |a_0_Addr_A_orig                |  480|         49|   32|       1568|
    |a_1_Addr_A_orig                |  160|         18|   32|        576|
    |a_1_WEN_A                      |    4|          2|    4|          8|
    |ap_NS_fsm                      |   90|         51|    1|         51|
    |ap_enable_reg_pp0_iter3        |    1|          2|    1|          2|
    |b_copy_0_address0              |    5|          3|    5|         15|
    |b_copy_10_address0             |    5|          3|    5|         15|
    |b_copy_11_address0             |    5|          3|    5|         15|
    |b_copy_12_address0             |    5|          3|    5|         15|
    |b_copy_13_address0             |    5|          3|    5|         15|
    |b_copy_14_address0             |    5|          3|    5|         15|
    |b_copy_15_address0             |    5|          3|    5|         15|
    |b_copy_16_address0             |    5|          3|    5|         15|
    |b_copy_17_address0             |    5|          3|    5|         15|
    |b_copy_18_address0             |    5|          3|    5|         15|
    |b_copy_19_address0             |    5|          3|    5|         15|
    |b_copy_1_address0              |    5|          3|    5|         15|
    |b_copy_20_address0             |    5|          3|    5|         15|
    |b_copy_21_address0             |    5|          3|    5|         15|
    |b_copy_22_address0             |    5|          3|    5|         15|
    |b_copy_23_address0             |    5|          3|    5|         15|
    |b_copy_24_address0             |    5|          3|    5|         15|
    |b_copy_25_address0             |    5|          3|    5|         15|
    |b_copy_26_address0             |    5|          3|    5|         15|
    |b_copy_27_address0             |    5|          3|    5|         15|
    |b_copy_28_address0             |    5|          3|    5|         15|
    |b_copy_29_address0             |    5|          3|    5|         15|
    |b_copy_2_address0              |    5|          3|    5|         15|
    |b_copy_30_address0             |    5|          3|    5|         15|
    |b_copy_31_address0             |    5|          3|    5|         15|
    |b_copy_3_address0              |    5|          3|    5|         15|
    |b_copy_4_address0              |    5|          3|    5|         15|
    |b_copy_5_address0              |    5|          3|    5|         15|
    |b_copy_6_address0              |    5|          3|    5|         15|
    |b_copy_7_address0              |    5|          3|    5|         15|
    |b_copy_8_address0              |    5|          3|    5|         15|
    |b_copy_9_address0              |    5|          3|    5|         15|
    |grp_fu_1625_p0                 |   32|          6|   32|        192|
    |grp_fu_1625_p1                 |  256|         31|   32|        992|
    |grp_fu_1630_p0                 |  320|         33|   32|       1056|
    |grp_fu_1630_p1                 |  320|         33|   32|       1056|
    |i_phi_fu_1607_p4               |    6|          2|    6|         12|
    |i_reg_1603                     |    6|          2|    6|         12|
    |indvar_flatten_phi_fu_1596_p4  |   11|          2|   11|         22|
    |indvar_flatten_reg_1592        |   11|          2|   11|         22|
    |j_phi_fu_1618_p4               |    6|          2|    6|         12|
    |j_reg_1614                     |    6|          2|    6|         12|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 1869|        333|  404|       6073|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |a_row_load_018_fu_200                         |  32|   0|   32|          0|
    |a_row_load_31_reg_4378                        |  32|   0|   32|          0|
    |a_row_load_32_fu_320                          |  32|   0|   32|          0|
    |a_row_load_33_fu_316                          |  32|   0|   32|          0|
    |a_row_load_34_fu_312                          |  32|   0|   32|          0|
    |a_row_load_35_fu_308                          |  32|   0|   32|          0|
    |a_row_load_36_fu_304                          |  32|   0|   32|          0|
    |a_row_load_37_fu_300                          |  32|   0|   32|          0|
    |a_row_load_38_fu_296                          |  32|   0|   32|          0|
    |a_row_load_39_fu_292                          |  32|   0|   32|          0|
    |a_row_load_40_fu_288                          |  32|   0|   32|          0|
    |a_row_load_41_fu_284                          |  32|   0|   32|          0|
    |a_row_load_42_fu_280                          |  32|   0|   32|          0|
    |a_row_load_43_fu_276                          |  32|   0|   32|          0|
    |a_row_load_44_fu_272                          |  32|   0|   32|          0|
    |a_row_load_45_fu_268                          |  32|   0|   32|          0|
    |a_row_load_46_fu_264                          |  32|   0|   32|          0|
    |a_row_load_47_fu_260                          |  32|   0|   32|          0|
    |a_row_load_48_fu_256                          |  32|   0|   32|          0|
    |a_row_load_49_fu_252                          |  32|   0|   32|          0|
    |a_row_load_50_fu_248                          |  32|   0|   32|          0|
    |a_row_load_51_fu_244                          |  32|   0|   32|          0|
    |a_row_load_52_fu_240                          |  32|   0|   32|          0|
    |a_row_load_53_fu_236                          |  32|   0|   32|          0|
    |a_row_load_54_fu_232                          |  32|   0|   32|          0|
    |a_row_load_55_fu_228                          |  32|   0|   32|          0|
    |a_row_load_56_fu_224                          |  32|   0|   32|          0|
    |a_row_load_57_fu_220                          |  32|   0|   32|          0|
    |a_row_load_58_fu_216                          |  32|   0|   32|          0|
    |a_row_load_59_fu_212                          |  32|   0|   32|          0|
    |a_row_load_60_fu_208                          |  32|   0|   32|          0|
    |a_row_load_61_fu_204                          |  32|   0|   32|          0|
    |a_row_load_s_fu_324                           |  32|   0|   32|          0|
    |ap_CS_fsm                                     |  50|   0|   50|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_15_reg_4098  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_16_reg_4128  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_17_reg_4153  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_18_reg_4178  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_19_reg_4203  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_20_reg_4228  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_21_reg_4253  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_22_reg_4278  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_23_reg_4303  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_24_reg_4328  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_25_reg_4353  |  32|   0|   32|          0|
    |b_copy_31_load_reg_4403                       |  32|   0|   32|          0|
    |exitcond_flatten_reg_3267                     |   1|   0|    1|          0|
    |i2_mid2_v_reg_3307                            |   6|   0|    6|          0|
    |i_reg_1603                                    |   6|   0|    6|          0|
    |indvar_flatten_next_reg_3271                  |  11|   0|   11|          0|
    |indvar_flatten_reg_1592                       |  11|   0|   11|          0|
    |j_1_reg_4373                                  |   6|   0|    6|          0|
    |j_mid2_reg_3276                               |   6|   0|    6|          0|
    |j_reg_1614                                    |   6|   0|    6|          0|
    |reg_1665                                      |  32|   0|   32|          0|
    |reg_1669                                      |  32|   0|   32|          0|
    |reg_1675                                      |  32|   0|   32|          0|
    |reg_1680                                      |  32|   0|   32|          0|
    |reg_1685                                      |  32|   0|   32|          0|
    |reg_1690                                      |  32|   0|   32|          0|
    |reg_1695                                      |  32|   0|   32|          0|
    |reg_1700                                      |  32|   0|   32|          0|
    |tmp_101_reg_4388                              |  12|   0|   12|          0|
    |tmp_11_10_reg_3928                            |  32|   0|   32|          0|
    |tmp_11_11_reg_3958                            |  32|   0|   32|          0|
    |tmp_11_12_reg_3988                            |  32|   0|   32|          0|
    |tmp_11_13_reg_4028                            |  32|   0|   32|          0|
    |tmp_11_14_reg_4073                            |  32|   0|   32|          0|
    |tmp_11_15_reg_4098                            |  32|   0|   32|          0|
    |tmp_11_16_reg_4128                            |  32|   0|   32|          0|
    |tmp_11_17_reg_4153                            |  32|   0|   32|          0|
    |tmp_11_18_reg_4178                            |  32|   0|   32|          0|
    |tmp_11_19_reg_4203                            |  32|   0|   32|          0|
    |tmp_11_20_reg_4228                            |  32|   0|   32|          0|
    |tmp_11_21_reg_4253                            |  32|   0|   32|          0|
    |tmp_11_22_reg_4278                            |  32|   0|   32|          0|
    |tmp_11_23_reg_4303                            |  32|   0|   32|          0|
    |tmp_11_24_reg_4328                            |  32|   0|   32|          0|
    |tmp_11_25_reg_4353                            |  32|   0|   32|          0|
    |tmp_11_26_reg_4393                            |  32|   0|   32|          0|
    |tmp_11_27_reg_4408                            |  32|   0|   32|          0|
    |tmp_11_28_reg_4413                            |  32|   0|   32|          0|
    |tmp_11_29_reg_4418                            |  32|   0|   32|          0|
    |tmp_11_30_reg_4423                            |  32|   0|   32|          0|
    |tmp_11_4_reg_3723                             |  32|   0|   32|          0|
    |tmp_11_6_reg_3783                             |  32|   0|   32|          0|
    |tmp_11_7_reg_3813                             |  32|   0|   32|          0|
    |tmp_11_9_reg_3868                             |  32|   0|   32|          0|
    |tmp_11_s_reg_3898                             |  32|   0|   32|          0|
    |tmp_1_reg_3360                                |   6|   0|   11|          5|
    |tmp_5_reg_3405                                |   1|   0|    1|          0|
    |tmp_7_reg_3462                                |   6|   0|   64|         58|
    |tmp_8_cast7_cast_reg_3512                     |   6|   0|    8|          2|
    |tmp_8_cast7_reg_3592                          |   6|   0|    9|          3|
    |tmp_8_cast_reg_3441                           |   6|   0|   11|          5|
    |tmp_8_reg_3314                                |   6|   0|   64|         58|
    |tmp_91_reg_3552                               |   8|   0|    8|          0|
    |tmp_mid2_reg_3303                             |   1|   0|    1|          0|
    |exitcond_flatten_reg_3267                     |   0|   1|    1|          0|
    |tmp_101_reg_4388                              |   0|  12|   12|          0|
    |tmp_11_26_reg_4393                            |   0|  32|   32|          0|
    |tmp_11_27_reg_4408                            |   0|  32|   32|          0|
    |tmp_11_28_reg_4413                            |   0|  32|   32|          0|
    |tmp_11_29_reg_4418                            |   0|  32|   32|          0|
    |tmp_11_30_reg_4423                            |   0|  32|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |2693| 173| 2997|        131|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
+------------+-----+-----+------------+--------------+--------------+

