<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Alex Clunan | Engineer</title>
    <meta name="description" content="Portfolio of Alex Clunan - Electrical Engineer & Hardware Designer">
    <link rel="stylesheet" href="styles.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css">
</head>
<body>

    <nav class="navbar">
        <div class="container nav-container">
            <a href="#" class="logo">Start / Alex Clunan</a>
            <ul class="nav-links">
                <li><a href="#about"><u>A</u>bout</a></li>
                <li><a href="#experience"><u>E</u>xperience</a></li>
                <li><a href="#projects"><u>P</u>rojects</a></li>
                <li><a href="resume.pdf" target="_blank"><u>R</u>esume</a></li>
            </ul>
        </div>
    </nav>

    <header class="hero">
        <div class="container hero-content">
            <p class="greeting">C:\Users\Alex></p>
            <h1>ALEX CLUNAN</h1>
            <h2 class="subtitle">Hardware Design & Architecture</h2>
            <p class="hero-text">
                Electrical Engineering student at the University of Virginia (GPA 3.94). Specializing in VLSI, FPGA, and Embedded Systems.
            </p>
            <div class="cta-buttons">
                <a href="#projects" class="btn primary">View Projects</a>
                <a href="resume.pdf" target="_blank" class="btn secondary"><i class="fas fa-file-pdf"></i> Resume.pdf</a>
            </div>
        </div>
    </header>

    <section id="about" class="section">
        <div class="container">
            <h2 class="section-title">System Properties: About Me</h2>
            <div class="about-grid">
                <div class="about-text">
                    <p>
                        I am currently a senior at the <strong>University of Virginia</strong>, pursuing a B.S. in Electrical Engineering (May 2026).
                    </p>
                    <p>
                        My background combines low-level hardware design (Custom SRAM, RISC-V) with high-level software engineering (C++ STL allocators). I serve as a <strong>Head Teaching Assistant</strong> for Applied Physics and have experience as an <strong>EMT</strong> and Audio Engineer.
                    </p>
                    <ul class="skills-list">
                        <li>Verilog / SystemVerilog</li>
                        <li>C / C++ / Linux</li>
                        <li>Cadence Virtuoso</li>
                        <li>Vivado / Vitis</li>
                        <li>Python (PyTorch)</li>
                        <li>MATLAB</li>
                    </ul>
                </div>
                <div class="about-img">
                    <div class="img-wrapper">
                        <img src="profile.jpg" alt="Alex Clunan" onerror="this.src='https://via.placeholder.com/300'">
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section id="experience" class="section">
        <div class="container">
            <h2 class="section-title">Work Experience.exe</h2>
            <div class="jobs-container">
                
                <div class="job">
                    <h3>Software Engineering Intern <span class="company">@ Ultrata LLC</span></h3>
                    <p class="job-date">June 2025 - Present | Remote</p>
                    <ul>
                        <li>Developed a functional Linux FUSE filesystem in C/C++ for Intelligent Memory Fabric (IMF).</li>
                        <li>Modified C standard library and created C++ allocators for STL Vector compatibility.</li>
                        <li>Benchmarked Ultrata S3 interface vs. MinIO performance.</li>
                    </ul>
                </div>

                <div class="job">
                    <h3>Undergraduate Researcher <span class="company">@ Swami Lab (UVa)</span></h3>
                    <p class="job-date">Jan 2025 - Present</p>
                    <ul>
                        <li>Developing low-latency (<70 ms) Raspberry Pi system for cell sorting via impedance signals.</li>
                        <li>Achieved <1 ms timing variation for valve triggers.</li>
                    </ul>
                </div>

                <div class="job">
                    <h3>NREIP Intern <span class="company">@ NSWC Philadelphia</span></h3>
                    <p class="job-date">Oct 2025 - Dec 2025</p>
                    <ul>
                        <li>Authored whitepaper on Condition Based Maintenance for naval hydraulic systems using AI.</li>
                    </ul>
                </div>

                <div class="job">
                    <h3>Head Teaching Assistant <span class="company">@ University of Virginia</span></h3>
                    <p class="job-date">Aug 2023 - Present</p>
                    <ul>
                        <li>Manage 15 TAs for Applied Physics (480+ students). Nominated for Best ECE TA Award.</li>
                    </ul>
                </div>

            </div>
        </div>
    </section>

    <section id="projects" class="section">
        <div class="container">
            <h2 class="section-title">My Documents / Projects</h2>
            <div class="projects-grid">
                
                <div class="project-card">
                    <div class="project-header">
                        <span class="project-title">VLSI_SRAM_Cache.sch</span>
                        <div class="project-links">
                            <a href="vlsi_report.pdf" target="_blank" title="Read Report"><i class="fas fa-file-pdf"></i> PDF</a>
                        </div>
                    </div>
                    <div class="project-content">
                        <div class="project-desc">
                            Designed a custom 64kb SRAM array in FreePDK 45nm using Cadence Virtuoso. Features 6T bitcells, Strongarm sense amps, and overvolted wordlines. Optimized for Energy-Delay-Area.
                        </div>
                        <ul class="project-tech">
                            <li>Cadence Virtuoso</li>
                            <li>VLSI</li>
                            <li>FreePDK45</li>
                        </ul>
                    </div>
                </div>

                <div class="project-card">
                    <div class="project-header">
                        <span class="project-title">Encrypted_Radio.v</span>
                        <div class="project-links">
                            <a href="https://github.com/hplp/2025-fpga-design-projects-EncryptedRadio" target="_blank"><i class="fab fa-github"></i> GIT</a>
                        </div>
                    </div>
                    <div class="project-content">
                        <div class="project-desc">
                            Two-way text-based encrypted radio communication system on PYNQ-Z1 boards using AES-128. Utilized Vitis HLS for hardware IP generation.
                        </div>
                        <ul class="project-tech">
                            <li>SystemVerilog</li>
                            <li>Vitis HLS</li>
                            <li>PYNQ-Z1</li>
                        </ul>
                    </div>
                </div>

                <div class="project-card">
                    <div class="project-header">
                        <span class="project-title">Akida_SNN.py</span>
                        <div class="project-links">
                            <a href="https://github.com/Mircea-s-classes/ai-hardware-project-proposal-antimony-pentafluoride-enjoyers/tree/main" target="_blank"><i class="fab fa-github"></i> GIT</a>
                        </div>
                    </div>
                    <div class="project-content">
                        <div class="project-desc">
                            Converted a CNN trained on MNIST to a Spiking Neural Network (SNN). Benchmarked latency and energy efficiency on Akida neuromorphic hardware.
                        </div>
                        <ul class="project-tech">
                            <li>Python</li>
                            <li>Akida</li>
                            <li>Neuromorphic</li>
                        </ul>
                    </div>
                </div>

                <div class="project-card">
                    <div class="project-header">
                        <span class="project-title">RISCV_CPU.v</span>
                        <div class="project-links">
                            <a href="https://github.com/alexclunan/RISCV_CPU" target="_blank"><i class="fab fa-github"></i> GIT</a>
                        </div>
                    </div>
                    <div class="project-content">
                        <div class="project-desc">
                            Combined RISC-V CPU and UART Transceiver. Supports arithmetic, logic, memory, and branch instructions. Verified with ModelSim testbenches.
                        </div>
                        <ul class="project-tech">
                            <li>Verilog</li>
                            <li>RISC-V</li>
                            <li>ModelSim</li>
                        </ul>
                    </div>
                </div>

                <div class="project-card">
                    <div class="project-header">
                        <span class="project-title">Audio_Synth.v</span>
                        <div class="project-links">
                            <a href="https://github.com/alexclunan/FPGA_Synth" target="_blank"><i class="fab fa-github"></i> GIT</a>
                        </div>
                    </div>
                    <div class="project-content">
                        <div class="project-desc">
                            FPGA-based synthesizer with LFO, mixer, waveform settings, and a delta-sigma 1-bit DAC output.
                        </div>
                        <ul class="project-tech">
                            <li>Verilog</li>
                            <li>DSP</li>
                            <li>DAC Design</li>
                        </ul>
                    </div>
                </div>

            </div>
        </div>
    </section>

    <section id="contact" class="section text-center">
        <div class="container">
            <h2 class="section-title">Mail To:</h2>
            <div class="contact-text">
                <p>
                    I am actively seeking full-time roles in Hardware Engineering and VLSI Design.
                </p>
                <a href="mailto:alexclunan@gmail.com" class="btn primary"><i class="fas fa-envelope"></i> Send Email</a>
            </div>
            
            <div style="margin-top: 20px;">
                <a href="https://github.com/alexclunan" target="_blank" class="btn"><i class="fab fa-github"></i> GitHub</a>
                <a href="https://www.linkedin.com/in/alex-clunan-92a653360/" target="_blank" class="btn"><i class="fab fa-linkedin"></i> LinkedIn</a>
            </div>
        </div>
    </section>

    <footer class="footer">
        <p>Â© 2026 Alex Clunan | Designed in Charlottesville, VA</p>
    </footer>

    <script src="script.js"></script>
</body>
</html>