vendor_name = ModelSim
source_file = 1, /home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd
source_file = 1, /home/borg/intelFPGA/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/borg/intelFPGA/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/borg/intelFPGA/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/borg/intelFPGA/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/conceitoA/db/FlipFlopJK.cbx.xml
design_name = FlipFlopJK
instance = comp, \q~output , q~output, FlipFlopJK, 1
instance = comp, \notq~output , notq~output, FlipFlopJK, 1
instance = comp, \K~input , K~input, FlipFlopJK, 1
instance = comp, \J~input , J~input, FlipFlopJK, 1
instance = comp, \clock~input , clock~input, FlipFlopJK, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, FlipFlopJK, 1
