#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14262e030 .scope module, "debug_test" "debug_test" 2 9;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sys_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_tck";
    .port_info 3 /INPUT 1 "i_tms";
    .port_info 4 /INPUT 1 "i_tdi";
    .port_info 5 /OUTPUT 1 "o_tdo";
    .port_info 6 /INPUT 1 "i_trst_n";
    .port_info 7 /INPUT 8 "i_dbg_addr";
    .port_info 8 /INPUT 32 "i_dbg_wdata";
    .port_info 9 /INPUT 1 "i_dbg_write";
    .port_info 10 /OUTPUT 32 "o_dbg_rdata";
    .port_info 11 /INPUT 4 "i_current_state";
    .port_info 12 /INPUT 1 "i_sda_in";
    .port_info 13 /INPUT 1 "i_sda_out";
    .port_info 14 /INPUT 1 "i_scl_in";
    .port_info 15 /INPUT 1 "i_scl_out";
    .port_info 16 /INPUT 8 "i_shift_reg";
    .port_info 17 /INPUT 1 "i_busy";
    .port_info 18 /OUTPUT 1 "o_dbg_mode_en";
    .port_info 19 /OUTPUT 1 "o_force_sda";
    .port_info 20 /OUTPUT 1 "o_force_scl";
    .port_info 21 /OUTPUT 1 "o_inject_error";
P_0x14280f000 .param/l "DBG_BREAK" 1 2 47, C4<00001100>;
P_0x14280f040 .param/l "DBG_CTRL" 1 2 44, C4<00000000>;
P_0x14280f080 .param/l "DBG_DATA" 1 2 46, C4<00001000>;
P_0x14280f0c0 .param/l "DBG_LOG" 1 2 48, C4<00010000>;
P_0x14280f100 .param/l "DBG_PROBE" 1 2 49, C4<00010100>;
P_0x14280f140 .param/l "DBG_STATUS" 1 2 45, C4<00000100>;
P_0x14280f180 .param/l "TAP_DR_CAPTURE" 1 2 63, C4<0011>;
P_0x14280f1c0 .param/l "TAP_DR_EXIT1" 1 2 65, C4<0101>;
P_0x14280f200 .param/l "TAP_DR_EXIT2" 1 2 67, C4<0111>;
P_0x14280f240 .param/l "TAP_DR_PAUSE" 1 2 66, C4<0110>;
P_0x14280f280 .param/l "TAP_DR_SELECT" 1 2 62, C4<0010>;
P_0x14280f2c0 .param/l "TAP_DR_SHIFT" 1 2 64, C4<0100>;
P_0x14280f300 .param/l "TAP_DR_UPDATE" 1 2 68, C4<1000>;
P_0x14280f340 .param/l "TAP_IDLE" 1 2 61, C4<0001>;
P_0x14280f380 .param/l "TAP_IR_CAPTURE" 1 2 70, C4<1010>;
P_0x14280f3c0 .param/l "TAP_IR_EXIT1" 1 2 72, C4<1100>;
P_0x14280f400 .param/l "TAP_IR_EXIT2" 1 2 74, C4<1110>;
P_0x14280f440 .param/l "TAP_IR_PAUSE" 1 2 73, C4<1101>;
P_0x14280f480 .param/l "TAP_IR_SELECT" 1 2 69, C4<1001>;
P_0x14280f4c0 .param/l "TAP_IR_SHIFT" 1 2 71, C4<1011>;
P_0x14280f500 .param/l "TAP_IR_UPDATE" 1 2 75, C4<1111>;
P_0x14280f540 .param/l "TAP_RESET" 1 2 60, C4<0000>;
L_0x6000035de6f0 .functor BUFZ 32, v0x600002cd7b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148088010 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x600002cd73c0_0 .net/2u *"_ivl_0", 3 0, L_0x148088010;  1 drivers
v0x600002cd7450_0 .net *"_ivl_11", 0 0, L_0x600002fd4e60;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002cd74e0_0 .net/2u *"_ivl_12", 0 0, L_0x1480880a0;  1 drivers
v0x600002cd7570_0 .net *"_ivl_14", 0 0, L_0x600002fd4aa0;  1 drivers
v0x600002cd7600_0 .net *"_ivl_2", 0 0, L_0x600002fd5040;  1 drivers
v0x600002cd7690_0 .net *"_ivl_5", 0 0, L_0x600002fd50e0;  1 drivers
L_0x148088058 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x600002cd7720_0 .net/2u *"_ivl_6", 3 0, L_0x148088058;  1 drivers
v0x600002cd77b0_0 .net *"_ivl_8", 0 0, L_0x600002fd4dc0;  1 drivers
v0x600002cd7840_0 .var "dbg_break_reg", 31 0;
v0x600002cd78d0_0 .var "dbg_ctrl_reg", 31 0;
v0x600002cd7960_0 .var "dbg_data_reg", 31 0;
v0x600002cd79f0_0 .var "dbg_log_reg", 31 0;
v0x600002cd7a80_0 .var "dbg_probe_reg", 31 0;
v0x600002cd7b10_0 .var "dbg_read_data", 31 0;
v0x600002cd7ba0_0 .var "dbg_status_reg", 31 0;
o0x1480502e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cd7c30_0 .net "i_busy", 0 0, o0x1480502e0;  0 drivers
o0x148050310 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x600002cd7cc0_0 .net "i_current_state", 3 0, o0x148050310;  0 drivers
o0x148050340 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600002cd7d50_0 .net "i_dbg_addr", 7 0, o0x148050340;  0 drivers
o0x148050370 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600002cd7de0_0 .net "i_dbg_wdata", 31 0, o0x148050370;  0 drivers
o0x1480503a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cd7e70_0 .net "i_dbg_write", 0 0, o0x1480503a0;  0 drivers
o0x1480503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cd7f00_0 .net "i_rst_n", 0 0, o0x1480503d0;  0 drivers
o0x148050400 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cd0000_0 .net "i_scl_in", 0 0, o0x148050400;  0 drivers
o0x148050430 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cd0090_0 .net "i_scl_out", 0 0, o0x148050430;  0 drivers
o0x148050460 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cd0120_0 .net "i_sda_in", 0 0, o0x148050460;  0 drivers
o0x148050490 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cd01b0_0 .net "i_sda_out", 0 0, o0x148050490;  0 drivers
o0x1480504c0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600002cd0240_0 .net "i_shift_reg", 7 0, o0x1480504c0;  0 drivers
o0x1480504f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cd02d0_0 .net "i_sys_clk", 0 0, o0x1480504f0;  0 drivers
o0x148050520 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cd0360_0 .net "i_tck", 0 0, o0x148050520;  0 drivers
o0x148050550 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cd03f0_0 .net "i_tdi", 0 0, o0x148050550;  0 drivers
o0x148050580 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cd0480_0 .net "i_tms", 0 0, o0x148050580;  0 drivers
o0x1480505b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cd0510_0 .net "i_trst_n", 0 0, o0x1480505b0;  0 drivers
v0x600002cd05a0_0 .var "jtag_ir", 7 0;
v0x600002cd0630_0 .var "jtag_shift_reg", 31 0;
v0x600002cd06c0_0 .var "o_dbg_mode_en", 0 0;
v0x600002cd0750_0 .net "o_dbg_rdata", 31 0, L_0x6000035de6f0;  1 drivers
v0x600002cd07e0_0 .var "o_force_scl", 0 0;
v0x600002cd0870_0 .var "o_force_sda", 0 0;
v0x600002cd0900_0 .var "o_inject_error", 0 0;
v0x600002cd0990_0 .net "o_tdo", 0 0, L_0x600002fd4b40;  1 drivers
v0x600002cd0a20_0 .var "tap_state", 3 0;
E_0x600000bc3d00/0 .event anyedge, v0x600002cd7d50_0, v0x600002cd78d0_0, v0x600002cd7ba0_0, v0x600002cd7960_0;
E_0x600000bc3d00/1 .event anyedge, v0x600002cd7840_0, v0x600002cd79f0_0, v0x600002cd7a80_0;
E_0x600000bc3d00 .event/or E_0x600000bc3d00/0, E_0x600000bc3d00/1;
E_0x600000bc3d80/0 .event negedge, v0x600002cd7f00_0;
E_0x600000bc3d80/1 .event posedge, v0x600002cd02d0_0;
E_0x600000bc3d80 .event/or E_0x600000bc3d80/0, E_0x600000bc3d80/1;
E_0x600000bc3dc0 .event posedge, v0x600002cd0360_0;
E_0x600000bc3e00/0 .event negedge, v0x600002cd0510_0;
E_0x600000bc3e00/1 .event posedge, v0x600002cd0360_0;
E_0x600000bc3e00 .event/or E_0x600000bc3e00/0, E_0x600000bc3e00/1;
L_0x600002fd5040 .cmp/eq 4, v0x600002cd0a20_0, L_0x148088010;
L_0x600002fd50e0 .part v0x600002cd0630_0, 0, 1;
L_0x600002fd4dc0 .cmp/eq 4, v0x600002cd0a20_0, L_0x148088058;
L_0x600002fd4e60 .part v0x600002cd05a0_0, 0, 1;
L_0x600002fd4aa0 .functor MUXZ 1, L_0x1480880a0, L_0x600002fd4e60, L_0x600002fd4dc0, C4<>;
L_0x600002fd4b40 .functor MUXZ 1, L_0x600002fd4aa0, L_0x600002fd50e0, L_0x600002fd5040, C4<>;
S_0x142609c10 .scope module, "i2c_top" "i2c_top" 3 10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCLK";
    .port_info 1 /INPUT 1 "PRESETn";
    .port_info 2 /INPUT 32 "PADDR";
    .port_info 3 /INPUT 1 "PSEL";
    .port_info 4 /INPUT 1 "PENABLE";
    .port_info 5 /INPUT 1 "PWRITE";
    .port_info 6 /INPUT 32 "PWDATA";
    .port_info 7 /OUTPUT 32 "PRDATA";
    .port_info 8 /OUTPUT 1 "PREADY";
    .port_info 9 /OUTPUT 1 "PSLVERR";
    .port_info 10 /INPUT 1 "i_sda_in";
    .port_info 11 /INPUT 1 "i_scl_in";
    .port_info 12 /OUTPUT 1 "o_sda_out";
    .port_info 13 /OUTPUT 1 "o_sda_oe";
    .port_info 14 /OUTPUT 1 "o_scl_out";
    .port_info 15 /OUTPUT 1 "o_scl_oe";
    .port_info 16 /OUTPUT 1 "o_irq";
P_0x1426083b0 .param/l "APB_ACCESS" 1 3 80, C4<10>;
P_0x1426083f0 .param/l "APB_IDLE" 1 3 78, C4<00>;
P_0x142608430 .param/l "APB_SETUP" 1 3 79, C4<01>;
P_0x142608470 .param/l "CLK_DIV" 0 3 11, +C4<00000000000000000000000001100100>;
P_0x1426084b0 .param/l "DATA_WIDTH" 0 3 13, +C4<00000000000000000000000000001000>;
P_0x1426084f0 .param/l "SHIFT_DIR" 0 3 14, +C4<00000000000000000000000000000000>;
P_0x142608530 .param/l "STRETCH_EN" 0 3 12, +C4<00000000000000000000000000000001>;
L_0x6000035de060 .functor BUFZ 32, v0x600002cdd9e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000035de0d0 .functor AND 1, v0x600002cdda70_0, L_0x600002fd46e0, C4<1>, C4<1>;
L_0x6000035de1b0 .functor AND 1, L_0x6000035de0d0, L_0x600002fd4780, C4<1>, C4<1>;
L_0x6000035de920 .functor BUFZ 32, v0x600002cd3b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000035de990 .functor BUFZ 1, v0x600002cdd830_0, C4<0>, C4<0>, C4<0>;
L_0x6000035dea00 .functor BUFZ 1, v0x600002cdd8c0_0, C4<0>, C4<0>, C4<0>;
o0x148050ca0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000035deca0 .functor AND 1, o0x148050ca0, L_0x600002fd57c0, C4<1>, C4<1>;
L_0x6000035defb0 .functor OR 1, v0x600002cd25b0_0, v0x600002cd2010_0, C4<0>, C4<0>;
L_0x6000035df020 .functor OR 1, L_0x6000035defb0, v0x600002cd1c20_0, C4<0>, C4<0>;
L_0x6000035df090 .functor OR 1, L_0x6000035df020, v0x600002cd1ef0_0, C4<0>, C4<0>;
L_0x6000035df100 .functor OR 1, L_0x6000035df090, v0x600002cd1cb0_0, C4<0>, C4<0>;
L_0x6000035df170 .functor OR 1, L_0x6000035df100, v0x600002cd2400_0, C4<0>, C4<0>;
L_0x6000035df1e0 .functor OR 1, L_0x6000035df170, v0x600002cd2490_0, C4<0>, C4<0>;
L_0x6000035df2c0 .functor AND 1, L_0x600002fd55e0, L_0x6000035df1e0, C4<1>, C4<1>;
o0x1480529b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600002cdca20_0 .net "PADDR", 31 0, o0x1480529b0;  0 drivers
o0x148050d30 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdcab0_0 .net "PCLK", 0 0, o0x148050d30;  0 drivers
o0x1480529e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdcb40_0 .net "PENABLE", 0 0, o0x1480529e0;  0 drivers
v0x600002cdcbd0_0 .net "PRDATA", 31 0, L_0x6000035de920;  1 drivers
v0x600002cdcc60_0 .net "PREADY", 0 0, L_0x6000035de990;  1 drivers
v0x600002cdccf0_0 .net "PRESETn", 0 0, o0x148050ca0;  0 drivers
o0x148052a70 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdcd80_0 .net "PSEL", 0 0, o0x148052a70;  0 drivers
v0x600002cdce10_0 .net "PSLVERR", 0 0, L_0x6000035dea00;  1 drivers
o0x148052ad0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600002cdcea0_0 .net "PWDATA", 31 0, o0x148052ad0;  0 drivers
o0x148052b00 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdcf30_0 .net "PWRITE", 0 0, o0x148052b00;  0 drivers
v0x600002cdcfc0_0 .net *"_ivl_11", 0 0, L_0x600002fd4780;  1 drivers
v0x600002cdd050_0 .net *"_ivl_25", 0 0, L_0x600002fd57c0;  1 drivers
v0x600002cdd0e0_0 .net *"_ivl_29", 0 0, L_0x6000035defb0;  1 drivers
v0x600002cdd170_0 .net *"_ivl_31", 0 0, L_0x6000035df020;  1 drivers
v0x600002cdd200_0 .net *"_ivl_33", 0 0, L_0x6000035df090;  1 drivers
v0x600002cdd290_0 .net *"_ivl_35", 0 0, L_0x6000035df100;  1 drivers
v0x600002cdd320_0 .net *"_ivl_37", 0 0, L_0x6000035df170;  1 drivers
v0x600002cdd3b0_0 .net *"_ivl_39", 0 0, L_0x6000035df1e0;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x600002cdd440_0 .net/2u *"_ivl_4", 1 0, L_0x1480880e8;  1 drivers
v0x600002cdd4d0_0 .net *"_ivl_6", 0 0, L_0x600002fd46e0;  1 drivers
v0x600002cdd560_0 .net *"_ivl_9", 0 0, L_0x6000035de0d0;  1 drivers
v0x600002cdd5f0_0 .net "ack_en", 0 0, L_0x600002fd54a0;  1 drivers
v0x600002cdd680_0 .net "ack_received", 0 0, L_0x6000035dee60;  1 drivers
v0x600002cdd710_0 .net "addr_reg", 6 0, L_0x6000035deb50;  1 drivers
v0x600002cdd7a0_0 .var "apb_addr_reg", 31 0;
v0x600002cdd830_0 .var "apb_ready_reg", 0 0;
v0x600002cdd8c0_0 .var "apb_slverr_reg", 0 0;
v0x600002cdd950_0 .var "apb_state", 1 0;
v0x600002cdd9e0_0 .var "apb_wdata_reg", 31 0;
v0x600002cdda70_0 .var "apb_write_reg", 0 0;
v0x600002cddb00_0 .net "arb_lost", 0 0, v0x600002cd1c20_0;  1 drivers
v0x600002cddb90_0 .net "bus_err", 0 0, v0x600002cd1cb0_0;  1 drivers
v0x600002cddc20_0 .net "busy", 0 0, v0x600002cd1d40_0;  1 drivers
v0x600002cddcb0_0 .net "config_reg", 31 0, v0x600002cd2ac0_0;  1 drivers
RS_0x148051330 .resolv tri, v0x600002cd1dd0_0, L_0x6000035ded10;
v0x600002cddd40_0 .net8 "data_out", 7 0, RS_0x148051330;  2 drivers
v0x600002cdddd0_0 .net "data_reg_out", 7 0, L_0x6000035deae0;  1 drivers
v0x600002cdde60_0 .net "data_valid", 0 0, v0x600002cd1e60_0;  1 drivers
v0x600002cddef0_0 .net "divider", 15 0, L_0x600002fd4820;  1 drivers
v0x600002cddf80_0 .net "enable", 0 0, L_0x600002fd4a00;  1 drivers
o0x148051180 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cde010_0 .net "i_scl_in", 0 0, o0x148051180;  0 drivers
o0x1480511b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cde0a0_0 .net "i_sda_in", 0 0, o0x1480511b0;  0 drivers
v0x600002cde130_0 .net "int_en", 0 0, L_0x600002fd55e0;  1 drivers
v0x600002cde1c0_0 .net "mode", 1 0, L_0x600002fd5540;  1 drivers
v0x600002cde250_0 .net "nack", 0 0, v0x600002cd1ef0_0;  1 drivers
v0x600002cde2e0_0 .net "o_irq", 0 0, L_0x6000035df2c0;  1 drivers
v0x600002cde370_0 .net "o_scl_oe", 0 0, v0x600002cd20a0_0;  1 drivers
v0x600002cde400_0 .net "o_scl_out", 0 0, v0x600002cd2130_0;  1 drivers
v0x600002cde490_0 .net "o_sda_oe", 0 0, v0x600002cd21c0_0;  1 drivers
v0x600002cde520_0 .net "o_sda_out", 0 0, v0x600002cd2250_0;  1 drivers
v0x600002cde5b0_0 .net "reg_addr", 3 0, L_0x600002fd4640;  1 drivers
v0x600002cde640_0 .net "reg_rdata", 31 0, v0x600002cd3b10_0;  1 drivers
v0x600002cde6d0_0 .net "reg_wdata", 31 0, L_0x6000035de060;  1 drivers
v0x600002cde760_0 .net "reg_write", 0 0, L_0x6000035de1b0;  1 drivers
v0x600002cde7f0_0 .net "rw_mode", 0 0, v0x600002cd1f80_0;  1 drivers
v0x600002cde880_0 .net "rx_done", 0 0, v0x600002cd2010_0;  1 drivers
v0x600002cde910_0 .net "shift_done", 0 0, L_0x6000035ded80;  1 drivers
v0x600002cde9a0_0 .net "shift_en", 0 0, v0x600002cd22e0_0;  1 drivers
v0x600002cdea30_0 .net "shift_load", 0 0, v0x600002cd2370_0;  1 drivers
v0x600002cdeac0_0 .net "speed_mode", 1 0, L_0x600002fd4960;  1 drivers
v0x600002cdeb50_0 .net "start_det", 0 0, v0x600002cd2400_0;  1 drivers
v0x600002cdebe0_0 .net "start_tx", 0 0, L_0x600002fd5360;  1 drivers
v0x600002cdec70_0 .net "stop_det", 0 0, v0x600002cd2490_0;  1 drivers
v0x600002cded00_0 .net "stop_tx", 0 0, L_0x600002fd5400;  1 drivers
v0x600002cded90_0 .net "stretch_req", 0 0, v0x600002cd2520_0;  1 drivers
v0x600002cdee20_0 .net "sw_rst", 0 0, L_0x600002fd5680;  1 drivers
v0x600002cdeeb0_0 .net "timing_reg", 31 0, v0x600002cd3cc0_0;  1 drivers
v0x600002cdef40_0 .net "tx_done", 0 0, v0x600002cd25b0_0;  1 drivers
L_0x600002fd4640 .part v0x600002cdd7a0_0, 0, 4;
L_0x600002fd46e0 .cmp/eq 2, v0x600002cdd950_0, L_0x1480880e8;
L_0x600002fd4780 .reduce/nor v0x600002cdd8c0_0;
L_0x600002fd4820 .part v0x600002cd3cc0_0, 0, 16;
L_0x600002fd4960 .part v0x600002cd2ac0_0, 0, 2;
L_0x600002fd57c0 .reduce/nor L_0x600002fd5680;
S_0x142618900 .scope module, "u_clock_manager" "clock_manager" 3 261, 4 10 0, S_0x142609c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sys_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_enable";
    .port_info 3 /INPUT 1 "i_stretch_req";
    .port_info 4 /OUTPUT 1 "o_scl_out";
    .port_info 5 /OUTPUT 1 "o_scl_oe";
    .port_info 6 /OUTPUT 1 "o_timing_valid";
    .port_info 7 /INPUT 16 "i_divider";
    .port_info 8 /INPUT 2 "i_speed_mode";
P_0x142618a70 .param/l "CLK_DIV" 0 4 11, +C4<00000000000000000000000001100100>;
P_0x142618ab0 .param/l "DIV_FAST" 1 4 39, C4<0000000000011001>;
P_0x142618af0 .param/l "DIV_FAST_PLUS" 1 4 40, C4<0000000000001010>;
P_0x142618b30 .param/l "DIV_HIGH_SPEED" 1 4 41, C4<0000000000000011>;
P_0x142618b70 .param/l "DIV_STANDARD" 1 4 38, C4<0000000001100100>;
P_0x142618bb0 .param/l "STRETCH_EN" 0 4 12, +C4<00000000000000000000000000000001>;
L_0x6000035def40 .functor AND 1, L_0x600002fd59a0, L_0x600002fd4a00, C4<1>, C4<1>;
v0x600002cd0ab0_0 .net *"_ivl_1", 0 0, L_0x600002fd59a0;  1 drivers
v0x600002cd0b40_0 .var "clk_counter", 15 0;
v0x600002cd0bd0_0 .var "divider_reg", 15 0;
v0x600002cd0c60_0 .net "i_divider", 15 0, L_0x600002fd4820;  alias, 1 drivers
v0x600002cd0cf0_0 .net "i_enable", 0 0, L_0x600002fd4a00;  alias, 1 drivers
v0x600002cd0d80_0 .net "i_rst_n", 0 0, o0x148050ca0;  alias, 0 drivers
v0x600002cd0e10_0 .net "i_speed_mode", 1 0, L_0x600002fd4960;  alias, 1 drivers
v0x600002cd0ea0_0 .net "i_stretch_req", 0 0, v0x600002cd2520_0;  alias, 1 drivers
v0x600002cd0f30_0 .net "i_sys_clk", 0 0, o0x148050d30;  alias, 0 drivers
v0x600002cd0fc0_0 .var "o_scl_oe", 0 0;
v0x600002cd1050_0 .var "o_scl_out", 0 0;
v0x600002cd10e0_0 .net "o_timing_valid", 0 0, L_0x6000035def40;  1 drivers
v0x600002cd1170_0 .var "scl_toggle", 0 0;
v0x600002cd1200_0 .var "stretch_active", 0 0;
v0x600002cd1290_0 .var "timing_error", 0 0;
E_0x600000bc3fc0/0 .event negedge, v0x600002cd0d80_0;
E_0x600000bc3fc0/1 .event posedge, v0x600002cd0f30_0;
E_0x600000bc3fc0 .event/or E_0x600000bc3fc0/0, E_0x600000bc3fc0/1;
E_0x600000bd7640 .event anyedge, v0x600002cd0e10_0, v0x600002cd0c60_0;
L_0x600002fd59a0 .reduce/nor v0x600002cd1290_0;
S_0x14260c5e0 .scope module, "u_control_fsm" "control_fsm" 3 193, 5 10 0, S_0x142609c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sys_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_enable";
    .port_info 3 /INPUT 2 "i_mode";
    .port_info 4 /INPUT 1 "i_start_tx";
    .port_info 5 /INPUT 1 "i_stop_tx";
    .port_info 6 /INPUT 1 "i_ack_en";
    .port_info 7 /INPUT 1 "i_sda_in";
    .port_info 8 /INPUT 1 "i_scl_in";
    .port_info 9 /OUTPUT 1 "o_sda_out";
    .port_info 10 /OUTPUT 1 "o_sda_oe";
    .port_info 11 /OUTPUT 1 "o_scl_out";
    .port_info 12 /OUTPUT 1 "o_scl_oe";
    .port_info 13 /OUTPUT 1 "o_shift_load";
    .port_info 14 /OUTPUT 1 "o_shift_en";
    .port_info 15 /OUTPUT 1 "o_rw_mode";
    .port_info 16 /INPUT 1 "i_shift_done";
    .port_info 17 /INPUT 1 "i_ack_received";
    .port_info 18 /INPUT 8 "i_data_reg";
    .port_info 19 /INPUT 7 "i_addr_reg";
    .port_info 20 /OUTPUT 1 "o_data_valid";
    .port_info 21 /OUTPUT 8 "o_data_out";
    .port_info 22 /OUTPUT 1 "o_busy";
    .port_info 23 /OUTPUT 1 "o_tx_done";
    .port_info 24 /OUTPUT 1 "o_rx_done";
    .port_info 25 /OUTPUT 1 "o_arb_lost";
    .port_info 26 /OUTPUT 1 "o_nack";
    .port_info 27 /OUTPUT 1 "o_bus_err";
    .port_info 28 /OUTPUT 1 "o_start_det";
    .port_info 29 /OUTPUT 1 "o_stop_det";
    .port_info 30 /OUTPUT 1 "o_stretch_req";
P_0x142606770 .param/l "STATE_ACK_ADDR" 1 5 67, C4<1001>;
P_0x1426067b0 .param/l "STATE_ACK_RX" 1 5 64, C4<0110>;
P_0x1426067f0 .param/l "STATE_ACK_TX" 1 5 63, C4<0101>;
P_0x142606830 .param/l "STATE_ADDR" 1 5 60, C4<0010>;
P_0x142606870 .param/l "STATE_ARB_LOST" 1 5 66, C4<1000>;
P_0x1426068b0 .param/l "STATE_IDLE" 1 5 58, C4<0000>;
P_0x1426068f0 .param/l "STATE_RX_DATA" 1 5 62, C4<0100>;
P_0x142606930 .param/l "STATE_SEND_ACK" 1 5 69, C4<1011>;
P_0x142606970 .param/l "STATE_START" 1 5 59, C4<0001>;
P_0x1426069b0 .param/l "STATE_STOP" 1 5 65, C4<0111>;
P_0x1426069f0 .param/l "STATE_TX_DATA" 1 5 61, C4<0011>;
P_0x142606a30 .param/l "STATE_WAIT_ACK" 1 5 68, C4<1010>;
v0x600002cd1320_0 .var "addr_buffer", 6 0;
v0x600002cd13b0_0 .var "current_state", 3 0;
v0x600002cd1440_0 .net "i_ack_en", 0 0, L_0x600002fd54a0;  alias, 1 drivers
v0x600002cd14d0_0 .net "i_ack_received", 0 0, L_0x6000035dee60;  alias, 1 drivers
v0x600002cd1560_0 .net "i_addr_reg", 6 0, L_0x6000035deb50;  alias, 1 drivers
v0x600002cd15f0_0 .net "i_data_reg", 7 0, L_0x6000035deae0;  alias, 1 drivers
v0x600002cd1680_0 .net "i_enable", 0 0, L_0x600002fd4a00;  alias, 1 drivers
v0x600002cd1710_0 .net "i_mode", 1 0, L_0x600002fd5540;  alias, 1 drivers
v0x600002cd17a0_0 .net "i_rst_n", 0 0, o0x148050ca0;  alias, 0 drivers
v0x600002cd1830_0 .net "i_scl_in", 0 0, o0x148051180;  alias, 0 drivers
v0x600002cd18c0_0 .net "i_sda_in", 0 0, o0x1480511b0;  alias, 0 drivers
v0x600002cd1950_0 .net "i_shift_done", 0 0, L_0x6000035ded80;  alias, 1 drivers
v0x600002cd19e0_0 .net "i_start_tx", 0 0, L_0x600002fd5360;  alias, 1 drivers
v0x600002cd1a70_0 .net "i_stop_tx", 0 0, L_0x600002fd5400;  alias, 1 drivers
v0x600002cd1b00_0 .net "i_sys_clk", 0 0, o0x148050d30;  alias, 0 drivers
v0x600002cd1b90_0 .var "next_state", 3 0;
v0x600002cd1c20_0 .var "o_arb_lost", 0 0;
v0x600002cd1cb0_0 .var "o_bus_err", 0 0;
v0x600002cd1d40_0 .var "o_busy", 0 0;
v0x600002cd1dd0_0 .var "o_data_out", 7 0;
v0x600002cd1e60_0 .var "o_data_valid", 0 0;
v0x600002cd1ef0_0 .var "o_nack", 0 0;
v0x600002cd1f80_0 .var "o_rw_mode", 0 0;
v0x600002cd2010_0 .var "o_rx_done", 0 0;
v0x600002cd20a0_0 .var "o_scl_oe", 0 0;
v0x600002cd2130_0 .var "o_scl_out", 0 0;
v0x600002cd21c0_0 .var "o_sda_oe", 0 0;
v0x600002cd2250_0 .var "o_sda_out", 0 0;
v0x600002cd22e0_0 .var "o_shift_en", 0 0;
v0x600002cd2370_0 .var "o_shift_load", 0 0;
v0x600002cd2400_0 .var "o_start_det", 0 0;
v0x600002cd2490_0 .var "o_stop_det", 0 0;
v0x600002cd2520_0 .var "o_stretch_req", 0 0;
v0x600002cd25b0_0 .var "o_tx_done", 0 0;
v0x600002cd2640_0 .var "rw_bit", 0 0;
v0x600002cd26d0_0 .var "scl_prev", 0 0;
v0x600002cd2760_0 .var "sda_prev", 0 0;
v0x600002cd27f0_0 .var "start_detected", 0 0;
v0x600002cd2880_0 .var "stop_detected", 0 0;
v0x600002cd2910_0 .var "tx_data_buffer", 7 0;
E_0x600000bcc300/0 .event anyedge, v0x600002cd13b0_0, v0x600002cd1710_0, v0x600002cd27f0_0, v0x600002cd19e0_0;
E_0x600000bcc300/1 .event anyedge, v0x600002cd1950_0, v0x600002cd14d0_0, v0x600002cd2640_0;
E_0x600000bcc300 .event/or E_0x600000bcc300/0, E_0x600000bcc300/1;
S_0x142630bb0 .scope module, "u_register_bank" "register_bank" 3 158, 6 10 0, S_0x142609c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sys_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 4 "i_reg_addr";
    .port_info 3 /INPUT 32 "i_reg_wdata";
    .port_info 4 /INPUT 1 "i_reg_write";
    .port_info 5 /OUTPUT 32 "o_reg_rdata";
    .port_info 6 /OUTPUT 1 "o_enable";
    .port_info 7 /OUTPUT 1 "o_start_tx";
    .port_info 8 /OUTPUT 1 "o_stop_tx";
    .port_info 9 /OUTPUT 1 "o_ack_en";
    .port_info 10 /OUTPUT 2 "o_mode";
    .port_info 11 /OUTPUT 1 "o_int_en";
    .port_info 12 /OUTPUT 1 "o_sw_rst";
    .port_info 13 /INPUT 1 "i_busy";
    .port_info 14 /INPUT 1 "i_tx_done";
    .port_info 15 /INPUT 1 "i_rx_done";
    .port_info 16 /INPUT 1 "i_arb_lost";
    .port_info 17 /INPUT 1 "i_nack";
    .port_info 18 /INPUT 1 "i_bus_err";
    .port_info 19 /INPUT 1 "i_start_det";
    .port_info 20 /INPUT 1 "i_stop_det";
    .port_info 21 /OUTPUT 8 "o_data_reg";
    .port_info 22 /INPUT 8 "i_data_reg";
    .port_info 23 /OUTPUT 7 "o_addr_reg";
    .port_info 24 /OUTPUT 32 "o_config_reg";
    .port_info 25 /OUTPUT 32 "o_timing_reg";
P_0x14260c750 .param/l "REG_ADDR" 1 6 54, C4<0011>;
P_0x14260c790 .param/l "REG_CONFIG" 1 6 55, C4<0100>;
P_0x14260c7d0 .param/l "REG_CTRL" 1 6 51, C4<0000>;
P_0x14260c810 .param/l "REG_DATA" 1 6 53, C4<0010>;
P_0x14260c850 .param/l "REG_STATUS" 1 6 52, C4<0001>;
P_0x14260c890 .param/l "REG_TIMING" 1 6 56, C4<0101>;
L_0x6000035deae0 .functor BUFZ 8, v0x600002cd2be0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000035deb50 .functor BUFZ 7, v0x600002cd2a30_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x148088130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002cd29a0_0 .net/2u *"_ivl_16", 23 0, L_0x148088130;  1 drivers
v0x600002cd2a30_0 .var "addr_reg", 6 0;
v0x600002cd2ac0_0 .var "config_reg", 31 0;
v0x600002cd2b50_0 .var "ctrl_reg", 31 0;
v0x600002cd2be0_0 .var "data_reg", 7 0;
v0x600002cd2c70_0 .net "i_arb_lost", 0 0, v0x600002cd1c20_0;  alias, 1 drivers
v0x600002cd2d00_0 .net "i_bus_err", 0 0, v0x600002cd1cb0_0;  alias, 1 drivers
v0x600002cd2d90_0 .net "i_busy", 0 0, v0x600002cd1d40_0;  alias, 1 drivers
v0x600002cd2e20_0 .net8 "i_data_reg", 7 0, RS_0x148051330;  alias, 2 drivers
v0x600002cd2eb0_0 .net "i_nack", 0 0, v0x600002cd1ef0_0;  alias, 1 drivers
v0x600002cd2f40_0 .net "i_reg_addr", 3 0, L_0x600002fd4640;  alias, 1 drivers
v0x600002cd2fd0_0 .net "i_reg_wdata", 31 0, L_0x6000035de060;  alias, 1 drivers
v0x600002cd3060_0 .net "i_reg_write", 0 0, L_0x6000035de1b0;  alias, 1 drivers
v0x600002cd30f0_0 .net "i_rst_n", 0 0, L_0x6000035deca0;  1 drivers
v0x600002cd3180_0 .net "i_rx_done", 0 0, v0x600002cd2010_0;  alias, 1 drivers
v0x600002cd3210_0 .net "i_start_det", 0 0, v0x600002cd2400_0;  alias, 1 drivers
v0x600002cd32a0_0 .net "i_stop_det", 0 0, v0x600002cd2490_0;  alias, 1 drivers
v0x600002cd3330_0 .net "i_sys_clk", 0 0, o0x148050d30;  alias, 0 drivers
v0x600002cd33c0_0 .net "i_tx_done", 0 0, v0x600002cd25b0_0;  alias, 1 drivers
v0x600002cd3450_0 .net "o_ack_en", 0 0, L_0x600002fd54a0;  alias, 1 drivers
v0x600002cd34e0_0 .net "o_addr_reg", 6 0, L_0x6000035deb50;  alias, 1 drivers
v0x600002cd3570_0 .net "o_config_reg", 31 0, v0x600002cd2ac0_0;  alias, 1 drivers
v0x600002cd3600_0 .net "o_data_reg", 7 0, L_0x6000035deae0;  alias, 1 drivers
v0x600002cd3690_0 .net "o_enable", 0 0, L_0x600002fd4a00;  alias, 1 drivers
v0x600002cd3720_0 .net "o_int_en", 0 0, L_0x600002fd55e0;  alias, 1 drivers
v0x600002cd37b0_0 .net "o_mode", 1 0, L_0x600002fd5540;  alias, 1 drivers
v0x600002cd3840_0 .net "o_reg_rdata", 31 0, v0x600002cd3b10_0;  alias, 1 drivers
v0x600002cd38d0_0 .net "o_start_tx", 0 0, L_0x600002fd5360;  alias, 1 drivers
v0x600002cd3960_0 .net "o_stop_tx", 0 0, L_0x600002fd5400;  alias, 1 drivers
v0x600002cd39f0_0 .net "o_sw_rst", 0 0, L_0x600002fd5680;  alias, 1 drivers
v0x600002cd3a80_0 .net "o_timing_reg", 31 0, v0x600002cd3cc0_0;  alias, 1 drivers
v0x600002cd3b10_0 .var "read_data", 31 0;
v0x600002cd3ba0_0 .net "status_bits", 31 0, L_0x600002fd5720;  1 drivers
v0x600002cd3c30_0 .var "status_reg", 31 0;
v0x600002cd3cc0_0 .var "timing_reg", 31 0;
E_0x600000bcc500/0 .event anyedge, v0x600002cd2f40_0, v0x600002cd2b50_0, v0x600002cd3c30_0, v0x600002cd2be0_0;
E_0x600000bcc500/1 .event anyedge, v0x600002cd2a30_0, v0x600002cd2ac0_0, v0x600002cd3cc0_0;
E_0x600000bcc500 .event/or E_0x600000bcc500/0, E_0x600000bcc500/1;
E_0x600000bcc580/0 .event negedge, v0x600002cd30f0_0;
E_0x600000bcc580/1 .event posedge, v0x600002cd0f30_0;
E_0x600000bcc580 .event/or E_0x600000bcc580/0, E_0x600000bcc580/1;
L_0x600002fd4a00 .part v0x600002cd2b50_0, 0, 1;
L_0x600002fd5360 .part v0x600002cd2b50_0, 1, 1;
L_0x600002fd5400 .part v0x600002cd2b50_0, 2, 1;
L_0x600002fd54a0 .part v0x600002cd2b50_0, 3, 1;
L_0x600002fd5540 .part v0x600002cd2b50_0, 4, 2;
L_0x600002fd55e0 .part v0x600002cd2b50_0, 6, 1;
L_0x600002fd5680 .part v0x600002cd2b50_0, 7, 1;
LS_0x600002fd5720_0_0 .concat [ 1 1 1 1], v0x600002cd1d40_0, v0x600002cd25b0_0, v0x600002cd2010_0, v0x600002cd1c20_0;
LS_0x600002fd5720_0_4 .concat [ 1 1 1 1], v0x600002cd1ef0_0, v0x600002cd1cb0_0, v0x600002cd2400_0, v0x600002cd2490_0;
LS_0x600002fd5720_0_8 .concat [ 24 0 0 0], L_0x148088130;
L_0x600002fd5720 .concat [ 4 4 24 0], LS_0x600002fd5720_0_0, LS_0x600002fd5720_0_4, LS_0x600002fd5720_0_8;
S_0x14262ec10 .scope module, "u_shift_register" "shift_register" 3 237, 7 10 0, S_0x142609c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sys_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_load_data";
    .port_info 3 /INPUT 1 "i_shift_en";
    .port_info 4 /INPUT 1 "i_rw_mode";
    .port_info 5 /INPUT 1 "i_ack_en";
    .port_info 6 /INPUT 8 "i_parallel_in";
    .port_info 7 /OUTPUT 8 "o_parallel_out";
    .port_info 8 /INPUT 1 "i_serial_in";
    .port_info 9 /OUTPUT 1 "o_serial_out";
    .port_info 10 /OUTPUT 1 "o_ack_bit";
    .port_info 11 /OUTPUT 1 "o_shift_done";
    .port_info 12 /OUTPUT 1 "o_data_valid";
    .port_info 13 /OUTPUT 1 "o_ack_received";
P_0x14262ed80 .param/l "DATA_WIDTH" 0 7 11, +C4<00000000000000000000000000001000>;
P_0x14262edc0 .param/l "SHIFT_DIR" 0 7 12, +C4<00000000000000000000000000000000>;
P_0x14262ee00 .param/l "STATE_ACK" 1 7 49, C4<11>;
P_0x14262ee40 .param/l "STATE_IDLE" 1 7 46, C4<00>;
P_0x14262ee80 .param/l "STATE_LOAD" 1 7 47, C4<01>;
P_0x14262eec0 .param/l "STATE_SHIFT" 1 7 48, C4<10>;
L_0x6000035ded10 .functor BUFZ 8, v0x600002cdc990_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000035ded80 .functor BUFZ 1, v0x600002cdc900_0, C4<0>, C4<0>, C4<0>;
L_0x6000035dedf0 .functor BUFZ 1, v0x600002cdc090_0, C4<0>, C4<0>, C4<0>;
L_0x6000035dee60 .functor BUFZ 1, v0x600002cd3e70_0, C4<0>, C4<0>, C4<0>;
L_0x6000035deed0 .functor BUFZ 1, v0x600002cd3de0_0, C4<0>, C4<0>, C4<0>;
v0x600002cd3d50_0 .net *"_ivl_1", 0 0, L_0x600002fd5860;  1 drivers
v0x600002cd3de0_0 .var "ack_bit_reg", 0 0;
v0x600002cd3e70_0 .var "ack_received_reg", 0 0;
v0x600002cd3f00_0 .var "bit_counter", 3 0;
v0x600002cdc000_0 .var "current_state", 1 0;
v0x600002cdc090_0 .var "data_valid_reg", 0 0;
v0x600002cdc120_0 .net "i_ack_en", 0 0, L_0x600002fd54a0;  alias, 1 drivers
v0x600002cdc1b0_0 .net "i_load_data", 0 0, v0x600002cd2370_0;  alias, 1 drivers
v0x600002cdc240_0 .net "i_parallel_in", 7 0, L_0x6000035deae0;  alias, 1 drivers
v0x600002cdc2d0_0 .net "i_rst_n", 0 0, o0x148050ca0;  alias, 0 drivers
v0x600002cdc360_0 .net "i_rw_mode", 0 0, v0x600002cd1f80_0;  alias, 1 drivers
v0x600002cdc3f0_0 .net "i_serial_in", 0 0, o0x1480511b0;  alias, 0 drivers
v0x600002cdc480_0 .net "i_shift_en", 0 0, v0x600002cd22e0_0;  alias, 1 drivers
v0x600002cdc510_0 .net "i_sys_clk", 0 0, o0x148050d30;  alias, 0 drivers
v0x600002cdc5a0_0 .net "o_ack_bit", 0 0, L_0x6000035deed0;  1 drivers
v0x600002cdc630_0 .net "o_ack_received", 0 0, L_0x6000035dee60;  alias, 1 drivers
v0x600002cdc6c0_0 .net "o_data_valid", 0 0, L_0x6000035dedf0;  1 drivers
v0x600002cdc750_0 .net8 "o_parallel_out", 7 0, RS_0x148051330;  alias, 2 drivers
v0x600002cdc7e0_0 .net "o_serial_out", 0 0, L_0x600002fd5900;  1 drivers
v0x600002cdc870_0 .net "o_shift_done", 0 0, L_0x6000035ded80;  alias, 1 drivers
v0x600002cdc900_0 .var "shift_done_reg", 0 0;
v0x600002cdc990_0 .var "shift_reg", 7 0;
L_0x600002fd5860 .part v0x600002cdc990_0, 0, 1;
L_0x600002fd5900 .functor MUXZ 1, L_0x600002fd5860, v0x600002cd3de0_0, v0x600002cd1f80_0, C4<>;
S_0x142614bd0 .scope module, "pec_module" "pec_module" 8 9;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sys_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_pec_en";
    .port_info 3 /INPUT 1 "i_pec_start";
    .port_info 4 /INPUT 1 "i_pec_valid";
    .port_info 5 /INPUT 8 "i_pec_data";
    .port_info 6 /OUTPUT 8 "o_pec_byte";
    .port_info 7 /OUTPUT 1 "o_pec_error";
    .port_info 8 /OUTPUT 1 "o_pec_done";
P_0x600000bc3ac0 .param/l "CRC_POLY" 1 8 27, C4<00000111>;
v0x600002cdf330_0 .var "calculating", 0 0;
v0x600002cdf3c0_0 .var "crc_reg", 7 0;
o0x148053310 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600002cdf450_0 .net "i_pec_data", 7 0, o0x148053310;  0 drivers
o0x148053340 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdf4e0_0 .net "i_pec_en", 0 0, o0x148053340;  0 drivers
o0x148053370 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdf570_0 .net "i_pec_start", 0 0, o0x148053370;  0 drivers
o0x1480533a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdf600_0 .net "i_pec_valid", 0 0, o0x1480533a0;  0 drivers
o0x1480533d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdf690_0 .net "i_rst_n", 0 0, o0x1480533d0;  0 drivers
o0x148053400 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdf720_0 .net "i_sys_clk", 0 0, o0x148053400;  0 drivers
v0x600002cdf7b0_0 .var "o_pec_byte", 7 0;
v0x600002cdf840_0 .var "o_pec_done", 0 0;
v0x600002cdf8d0_0 .var "o_pec_error", 0 0;
v0x600002cdf960_0 .var "received_pec", 7 0;
v0x600002cdf9f0_0 .var "validate_mode", 0 0;
E_0x600000bccd40/0 .event negedge, v0x600002cdf690_0;
E_0x600000bccd40/1 .event posedge, v0x600002cdf720_0;
E_0x600000bccd40 .event/or E_0x600000bccd40/0, E_0x600000bccd40/1;
S_0x14262ef00 .scope function.vec4.s8, "crc8_calc" "crc8_calc" 8 36, 8 36 0, S_0x142614bd0;
 .timescale 0 0;
v0x600002cdf060_0 .var "crc", 7 0;
; Variable crc8_calc is vec4 return value of scope S_0x14262ef00
v0x600002cdf180_0 .var "current_crc", 7 0;
v0x600002cdf210_0 .var "data", 7 0;
v0x600002cdf2a0_0 .var/i "i", 31 0;
TD_pec_module.crc8_calc ;
    %load/vec4 v0x600002cdf180_0;
    %store/vec4 v0x600002cdf060_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cdf2a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600002cdf2a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x600002cdf060_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x600002cdf210_0;
    %load/vec4 v0x600002cdf2a0_0;
    %part/s 1;
    %xor;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x600002cdf060_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %xor;
    %store/vec4 v0x600002cdf060_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x600002cdf060_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x600002cdf060_0, 0, 8;
T_0.3 ;
    %load/vec4 v0x600002cdf2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002cdf2a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x600002cdf060_0;
    %ret/vec4 0, 0, 8;  Assign to crc8_calc (store_vec4_to_lval)
    %end;
S_0x142614d40 .scope module, "power_mgmt" "power_mgmt" 9 9;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sys_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 2 "i_power_state_req";
    .port_info 3 /INPUT 1 "i_wake_up_en";
    .port_info 4 /OUTPUT 2 "o_power_state_ack";
    .port_info 5 /OUTPUT 1 "o_wake_up_event";
    .port_info 6 /INPUT 1 "i_bus_activity";
    .port_info 7 /INPUT 1 "i_reg_access";
    .port_info 8 /OUTPUT 1 "o_core_clk_en";
    .port_info 9 /OUTPUT 1 "o_reg_clk_en";
    .port_info 10 /OUTPUT 1 "o_fsm_clk_en";
    .port_info 11 /OUTPUT 1 "o_in_low_power";
P_0x142612bc0 .param/l "IDLE_TIMEOUT" 0 9 10, +C4<00000000000000000000001111101000>;
P_0x142612c00 .param/l "PWR_ACTIVE" 1 9 38, C4<00>;
P_0x142612c40 .param/l "PWR_IDLE" 1 9 39, C4<01>;
P_0x142612c80 .param/l "PWR_OFF" 1 9 41, C4<11>;
P_0x142612cc0 .param/l "PWR_SLEEP" 1 9 40, C4<10>;
P_0x142612d00 .param/l "SLEEP_EN" 0 9 11, +C4<00000000000000000000000000000001>;
P_0x142612d40 .param/l "WAKE_ON_BUS" 0 9 12, +C4<00000000000000000000000000000001>;
L_0x148088178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002cdfa80_0 .net/2u *"_ivl_0", 1 0, L_0x148088178;  1 drivers
v0x600002cdfb10_0 .var "activity_detected", 0 0;
v0x600002cdfba0_0 .var "current_state", 1 0;
o0x148053760 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdfc30_0 .net "i_bus_activity", 0 0, o0x148053760;  0 drivers
o0x148053790 .functor BUFZ 2, C4<zz>; HiZ drive
v0x600002cdfcc0_0 .net "i_power_state_req", 1 0, o0x148053790;  0 drivers
o0x1480537c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdfd50_0 .net "i_reg_access", 0 0, o0x1480537c0;  0 drivers
o0x1480537f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdfde0_0 .net "i_rst_n", 0 0, o0x1480537f0;  0 drivers
o0x148053820 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdfe70_0 .net "i_sys_clk", 0 0, o0x148053820;  0 drivers
o0x148053850 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002cdff00_0 .net "i_wake_up_en", 0 0, o0x148053850;  0 drivers
v0x600002cd4000_0 .var "idle_counter", 15 0;
v0x600002cd8000_0 .var "o_core_clk_en", 0 0;
v0x600002cd8090_0 .var "o_fsm_clk_en", 0 0;
v0x600002cd8120_0 .net "o_in_low_power", 0 0, L_0x600002fd5a40;  1 drivers
v0x600002cd81b0_0 .var "o_power_state_ack", 1 0;
v0x600002cd8240_0 .var "o_reg_clk_en", 0 0;
v0x600002cd82d0_0 .var "o_wake_up_event", 0 0;
v0x600002cd8360_0 .var "wake_up_pending", 0 0;
E_0x600000bccdc0 .event anyedge, v0x600002cdfba0_0;
E_0x600000bcce00/0 .event negedge, v0x600002cdfde0_0;
E_0x600000bcce00/1 .event posedge, v0x600002cdfe70_0;
E_0x600000bcce00 .event/or E_0x600000bcce00/0, E_0x600000bcce00/1;
L_0x600002fd5a40 .cmp/ne 2, v0x600002cdfba0_0, L_0x148088178;
    .scope S_0x14262e030;
T_1 ;
    %wait E_0x600000bc3e00;
    %load/vec4 v0x600002cd0510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd05a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600002cd0a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.19;
T_1.2 ;
    %load/vec4 v0x600002cd0480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.20 ;
    %jmp T_1.19;
T_1.3 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.23 ;
    %jmp T_1.19;
T_1.4 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.25 ;
    %jmp T_1.19;
T_1.5 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.27;
T_1.26 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.27 ;
    %jmp T_1.19;
T_1.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.19;
T_1.7 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x600002cd05a0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.19;
T_1.8 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.29;
T_1.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.29 ;
    %jmp T_1.19;
T_1.9 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.31;
T_1.30 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.31 ;
    %jmp T_1.19;
T_1.10 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.32, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.33;
T_1.32 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.33 ;
    %jmp T_1.19;
T_1.11 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.34, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.35;
T_1.34 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.35 ;
    %jmp T_1.19;
T_1.12 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.36, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.37;
T_1.36 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.37 ;
    %jmp T_1.19;
T_1.13 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.38, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.39;
T_1.38 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.39 ;
    %jmp T_1.19;
T_1.14 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.40, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.41;
T_1.40 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.41 ;
    %jmp T_1.19;
T_1.15 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.42, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.43;
T_1.42 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.43 ;
    %jmp T_1.19;
T_1.16 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.44, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.45;
T_1.44 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.45 ;
    %jmp T_1.19;
T_1.17 ;
    %load/vec4 v0x600002cd0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.46, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
    %jmp T_1.47;
T_1.46 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002cd0a20_0, 0;
T_1.47 ;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14262e030;
T_2 ;
    %wait E_0x600000bc3dc0;
    %load/vec4 v0x600002cd0a20_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x600002cd03f0_0;
    %load/vec4 v0x600002cd0630_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002cd0630_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002cd0a20_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x600002cd03f0_0;
    %load/vec4 v0x600002cd05a0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002cd05a0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14262e030;
T_3 ;
    %wait E_0x600000bc3d80;
    %load/vec4 v0x600002cd7f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd78d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd7ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd7960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd7840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd79f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd7a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd06c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd0870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd07e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd0900_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002cd7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600002cd7d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x600002cd7de0_0;
    %assign/vec4 v0x600002cd78d0_0, 0;
    %load/vec4 v0x600002cd7de0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600002cd06c0_0, 0;
    %load/vec4 v0x600002cd7de0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x600002cd0870_0, 0;
    %load/vec4 v0x600002cd7de0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x600002cd07e0_0, 0;
    %load/vec4 v0x600002cd7de0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x600002cd0900_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x600002cd7de0_0;
    %assign/vec4 v0x600002cd7960_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x600002cd7de0_0;
    %assign/vec4 v0x600002cd7840_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x600002cd7c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002cd7cc0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x600002cd7ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x600002cd0090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002cd0000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002cd01b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002cd0120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002cd0240_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x600002cd7a80_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14262e030;
T_4 ;
    %wait E_0x600000bc3d00;
    %load/vec4 v0x600002cd7d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cd7b10_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x600002cd78d0_0;
    %store/vec4 v0x600002cd7b10_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x600002cd7ba0_0;
    %store/vec4 v0x600002cd7b10_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x600002cd7960_0;
    %store/vec4 v0x600002cd7b10_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x600002cd7840_0;
    %store/vec4 v0x600002cd7b10_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x600002cd79f0_0;
    %store/vec4 v0x600002cd7b10_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x600002cd7a80_0;
    %store/vec4 v0x600002cd7b10_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x142630bb0;
T_5 ;
    %wait E_0x600000bcc580;
    %load/vec4 v0x600002cd30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd2b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd3c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd2be0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600002cd2a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd2ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cd3cc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002cd3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x600002cd2f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x600002cd2fd0_0;
    %assign/vec4 v0x600002cd2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002cd2b50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002cd2b50_0, 4, 5;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x600002cd2fd0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x600002cd2be0_0, 0;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x600002cd2fd0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x600002cd2a30_0, 0;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x600002cd2fd0_0;
    %assign/vec4 v0x600002cd2ac0_0, 0;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x600002cd2fd0_0;
    %assign/vec4 v0x600002cd3cc0_0, 0;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x600002cd3ba0_0;
    %assign/vec4 v0x600002cd3c30_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x142630bb0;
T_6 ;
    %wait E_0x600000bcc500;
    %load/vec4 v0x600002cd2f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002cd3b10_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x600002cd2b50_0;
    %store/vec4 v0x600002cd3b10_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x600002cd3c30_0;
    %store/vec4 v0x600002cd3b10_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x600002cd2be0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600002cd3b10_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x600002cd2a30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600002cd3b10_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x600002cd2ac0_0;
    %store/vec4 v0x600002cd3b10_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x600002cd3cc0_0;
    %store/vec4 v0x600002cd3b10_0, 0, 32;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14260c5e0;
T_7 ;
    %wait E_0x600000bc3fc0;
    %load/vec4 v0x600002cd17a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd2760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd26d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd27f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd2880_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002cd18c0_0;
    %assign/vec4 v0x600002cd2760_0, 0;
    %load/vec4 v0x600002cd1830_0;
    %assign/vec4 v0x600002cd26d0_0, 0;
    %load/vec4 v0x600002cd26d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.6, 11;
    %load/vec4 v0x600002cd1830_0;
    %nor/r;
    %and;
T_7.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.5, 10;
    %load/vec4 v0x600002cd2760_0;
    %and;
T_7.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x600002cd18c0_0;
    %nor/r;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd27f0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd27f0_0, 0;
T_7.3 ;
    %load/vec4 v0x600002cd26d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.11, 11;
    %load/vec4 v0x600002cd1830_0;
    %nor/r;
    %and;
T_7.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.10, 10;
    %load/vec4 v0x600002cd2760_0;
    %nor/r;
    %and;
T_7.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.9, 9;
    %load/vec4 v0x600002cd18c0_0;
    %and;
T_7.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd2880_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd2880_0, 0;
T_7.8 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14260c5e0;
T_8 ;
    %wait E_0x600000bc3fc0;
    %load/vec4 v0x600002cd17a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002cd13b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002cd1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600002cd1b90_0;
    %assign/vec4 v0x600002cd13b0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002cd13b0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14260c5e0;
T_9 ;
    %wait E_0x600000bcc300;
    %load/vec4 v0x600002cd13b0_0;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
    %load/vec4 v0x600002cd13b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v0x600002cd1710_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.15, 9;
    %load/vec4 v0x600002cd27f0_0;
    %and;
T_9.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0x600002cd1710_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_9.19, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x600002cd1710_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 9;
T_9.19;
    %flag_get/vec4 4;
    %jmp/0 T_9.18, 4;
    %load/vec4 v0x600002cd19e0_0;
    %and;
T_9.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
T_9.16 ;
T_9.14 ;
    %jmp T_9.12;
T_9.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0x600002cd1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %load/vec4 v0x600002cd14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %load/vec4 v0x600002cd1710_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.24, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_9.25, 8;
T_9.24 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_9.25, 8;
 ; End of false expr.
    %blend;
T_9.25;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
    %jmp T_9.23;
T_9.22 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
T_9.23 ;
T_9.20 ;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v0x600002cd1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.26, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
T_9.26 ;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x600002cd1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.28, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
T_9.28 ;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x600002cd14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
    %jmp T_9.31;
T_9.30 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
T_9.31 ;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x600002cd1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.32, 8;
    %load/vec4 v0x600002cd2640_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.34, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_9.35, 8;
T_9.34 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_9.35, 8;
 ; End of false expr.
    %blend;
T_9.35;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
T_9.32 ;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x600002cd14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
    %jmp T_9.37;
T_9.36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
T_9.37 ;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002cd1b90_0, 0, 4;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14260c5e0;
T_10 ;
    %wait E_0x600000bc3fc0;
    %load/vec4 v0x600002cd17a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd2250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd21c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd2130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd20a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd2370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd22e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd1dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd25b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd2010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd2400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd2490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd2520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cd2910_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x600002cd1320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd2640_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd2370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd22e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd25b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd2010_0, 0;
    %load/vec4 v0x600002cd27f0_0;
    %assign/vec4 v0x600002cd2400_0, 0;
    %load/vec4 v0x600002cd2880_0;
    %assign/vec4 v0x600002cd2490_0, 0;
    %load/vec4 v0x600002cd13b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %jmp T_10.13;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd2250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd21c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd2130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd20a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd2520_0, 0;
    %jmp T_10.13;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd1d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd2250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd21c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd2130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd20a0_0, 0;
    %load/vec4 v0x600002cd1560_0;
    %assign/vec4 v0x600002cd1320_0, 0;
    %load/vec4 v0x600002cd1710_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %assign/vec4 v0x600002cd2640_0, 0;
    %jmp T_10.13;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd2370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd22e0_0, 0;
    %load/vec4 v0x600002cd1320_0;
    %load/vec4 v0x600002cd2640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002cd2910_0, 0;
    %jmp T_10.13;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd2370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd22e0_0, 0;
    %load/vec4 v0x600002cd15f0_0;
    %assign/vec4 v0x600002cd2910_0, 0;
    %jmp T_10.13;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd1f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd2370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd22e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd21c0_0, 0;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x600002cd14d0_0;
    %inv;
    %assign/vec4 v0x600002cd1ef0_0, 0;
    %load/vec4 v0x600002cd14d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd25b0_0, 0;
T_10.16 ;
    %jmp T_10.13;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd1e60_0, 0;
    %load/vec4 v0x600002cd2910_0;
    %assign/vec4 v0x600002cd1dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd2010_0, 0;
    %jmp T_10.13;
T_10.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd2250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd21c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd2130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd20a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd25b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1d40_0, 0;
    %jmp T_10.13;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd1f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd2370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd22e0_0, 0;
    %jmp T_10.13;
T_10.11 ;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x600002cd1440_0;
    %inv;
    %assign/vec4 v0x600002cd2250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd21c0_0, 0;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14262ec10;
T_11 ;
    %wait E_0x600000bc3fc0;
    %load/vec4 v0x600002cdc2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdc990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002cd3f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdc900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdc090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd3e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd3de0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cdc000_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002cdc000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cdc000_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdc900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdc090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd3e70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002cd3f00_0, 0;
    %load/vec4 v0x600002cdc1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002cdc000_0, 0;
T_11.8 ;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x600002cdc240_0;
    %assign/vec4 v0x600002cdc990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002cd3f00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002cdc000_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x600002cdc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x600002cd3f00_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_11.12, 5;
    %load/vec4 v0x600002cdc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0x600002cdc3f0_0;
    %load/vec4 v0x600002cdc990_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002cdc990_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600002cdc990_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002cdc990_0, 0;
T_11.15 ;
    %load/vec4 v0x600002cd3f00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600002cd3f00_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cdc090_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600002cdc000_0, 0;
T_11.13 ;
T_11.10 ;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x600002cdc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x600002cdc120_0;
    %inv;
    %assign/vec4 v0x600002cd3de0_0, 0;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v0x600002cdc3f0_0;
    %inv;
    %assign/vec4 v0x600002cd3e70_0, 0;
T_11.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cdc900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cdc000_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x142618900;
T_12 ;
    %wait E_0x600000bd7640;
    %load/vec4 v0x600002cd0e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x600002cd0bd0_0, 0, 16;
    %jmp T_12.5;
T_12.0 ;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x600002cd0bd0_0, 0, 16;
    %jmp T_12.5;
T_12.1 ;
    %pushi/vec4 25, 0, 16;
    %store/vec4 v0x600002cd0bd0_0, 0, 16;
    %jmp T_12.5;
T_12.2 ;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x600002cd0bd0_0, 0, 16;
    %jmp T_12.5;
T_12.3 ;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x600002cd0bd0_0, 0, 16;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %load/vec4 v0x600002cd0c60_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x600002cd0c60_0;
    %store/vec4 v0x600002cd0bd0_0, 0, 16;
T_12.6 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x142618900;
T_13 ;
    %wait E_0x600000bc3fc0;
    %load/vec4 v0x600002cd0d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cd0b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd1050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd0fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1290_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002cd0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.7, 10;
    %load/vec4 v0x600002cd0ea0_0;
    %and;
T_13.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0x600002cd1200_0;
    %nor/r;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd1200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd0fc0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x600002cd1200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.10, 9;
    %load/vec4 v0x600002cd0ea0_0;
    %nor/r;
    %and;
T_13.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd0fc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cd0b40_0, 0;
T_13.8 ;
T_13.5 ;
    %load/vec4 v0x600002cd1200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %load/vec4 v0x600002cd0bd0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002cd0b40_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.13, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cd0b40_0, 0;
    %load/vec4 v0x600002cd1170_0;
    %inv;
    %assign/vec4 v0x600002cd1170_0, 0;
    %load/vec4 v0x600002cd1170_0;
    %assign/vec4 v0x600002cd1050_0, 0;
    %jmp T_13.14;
T_13.13 ;
    %load/vec4 v0x600002cd0b40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002cd0b40_0, 0;
T_13.14 ;
T_13.11 ;
    %load/vec4 v0x600002cd0bd0_0;
    %cmpi/u 2, 0, 16;
    %jmp/0xz  T_13.15, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd1290_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1290_0, 0;
T_13.16 ;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd0fc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cd0b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd1200_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x142609c10;
T_14 ;
    %wait E_0x600000bc3fc0;
    %load/vec4 v0x600002cdccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cdd950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cdd7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002cdd9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdda70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cdd830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdd8c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002cdd950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cdd950_0, 0;
    %jmp T_14.6;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cdd830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdd8c0_0, 0;
    %load/vec4 v0x600002cdcd80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.9, 9;
    %load/vec4 v0x600002cdcb40_0;
    %nor/r;
    %and;
T_14.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002cdd950_0, 0;
    %load/vec4 v0x600002cdca20_0;
    %assign/vec4 v0x600002cdd7a0_0, 0;
    %load/vec4 v0x600002cdcea0_0;
    %assign/vec4 v0x600002cdd9e0_0, 0;
    %load/vec4 v0x600002cdcf30_0;
    %assign/vec4 v0x600002cdda70_0, 0;
T_14.7 ;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x600002cdcd80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.12, 9;
    %load/vec4 v0x600002cdcb40_0;
    %and;
T_14.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002cdd950_0, 0;
    %load/vec4 v0x600002cdd7a0_0;
    %parti/s 8, 0, 2;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.13, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cdd8c0_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdd8c0_0, 0;
T_14.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cdd830_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x600002cdcd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.15, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cdd950_0, 0;
T_14.15 ;
T_14.11 ;
    %jmp T_14.6;
T_14.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cdd950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cdd830_0, 0;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x142614bd0;
T_15 ;
    %wait E_0x600000bccd40;
    %load/vec4 v0x600002cdf690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdf330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdf7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdf8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdf840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdf960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdf9f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002cdf4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002cdf570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdf3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cdf330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdf840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdf8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdf9f0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x600002cdf330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.8, 9;
    %load/vec4 v0x600002cdf600_0;
    %and;
T_15.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002cdf450_0;
    %load/vec4 v0x600002cdf3c0_0;
    %store/vec4 v0x600002cdf180_0, 0, 8;
    %store/vec4 v0x600002cdf210_0, 0, 8;
    %callf/vec4 TD_pec_module.crc8_calc, S_0x14262ef00;
    %assign/vec4 v0x600002cdf3c0_0, 0;
    %load/vec4 v0x600002cdf9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.9, 8;
    %load/vec4 v0x600002cdf450_0;
    %assign/vec4 v0x600002cdf960_0, 0;
    %load/vec4 v0x600002cdf3c0_0;
    %load/vec4 v0x600002cdf450_0;
    %cmp/e;
    %jmp/0xz  T_15.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdf8d0_0, 0;
    %jmp T_15.12;
T_15.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cdf8d0_0, 0;
T_15.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cdf840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdf330_0, 0;
T_15.9 ;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600002cdf600_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.15, 9;
    %load/vec4 v0x600002cdf330_0;
    %and;
T_15.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.13, 8;
    %load/vec4 v0x600002cdf3c0_0;
    %assign/vec4 v0x600002cdf7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cdf840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdf330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cdf9f0_0, 0;
T_15.13 ;
T_15.7 ;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002cdf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdf330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdf840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdf8d0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x142614d40;
T_16 ;
    %wait E_0x600000bcce00;
    %load/vec4 v0x600002cdfde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cdfb10_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002cdfc30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_16.2, 8;
    %load/vec4 v0x600002cdfd50_0;
    %or;
T_16.2;
    %assign/vec4 v0x600002cdfb10_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x142614d40;
T_17 ;
    %wait E_0x600000bcce00;
    %load/vec4 v0x600002cdfde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cdfba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cd81b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cd4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd8360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd82d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002cdfba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cdfba0_0, 0;
    %jmp T_17.7;
T_17.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cd81b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cd4000_0, 0;
    %load/vec4 v0x600002cdfcc0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_17.10, 4;
    %pushi/vec4 1000, 0, 32;
    %load/vec4 v0x600002cd4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_17.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002cdfba0_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x600002cdfcc0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_17.13, 4;
    %pushi/vec4 1, 0, 1;
    %and;
T_17.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002cdfba0_0, 0;
    %jmp T_17.12;
T_17.11 ;
    %load/vec4 v0x600002cdfcc0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_17.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600002cdfba0_0, 0;
T_17.14 ;
T_17.12 ;
T_17.9 ;
    %jmp T_17.7;
T_17.3 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002cd81b0_0, 0;
    %load/vec4 v0x600002cdfb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cdfba0_0, 0;
    %jmp T_17.17;
T_17.16 ;
    %load/vec4 v0x600002cdfcc0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_17.20, 4;
    %pushi/vec4 1, 0, 1;
    %and;
T_17.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002cdfba0_0, 0;
    %jmp T_17.19;
T_17.18 ;
    %load/vec4 v0x600002cdfcc0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_17.21, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600002cdfba0_0, 0;
T_17.21 ;
T_17.19 ;
T_17.17 ;
    %jmp T_17.7;
T_17.4 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002cd81b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.27, 9;
    %load/vec4 v0x600002cdfc30_0;
    %and;
T_17.27;
    %flag_set/vec4 8;
    %jmp/1 T_17.26, 8;
    %load/vec4 v0x600002cdfd50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.26;
    %jmp/1 T_17.25, 8;
    %load/vec4 v0x600002cd8360_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.25;
    %jmp/0xz  T_17.23, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002cdfba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd82d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd8360_0, 0;
    %jmp T_17.24;
T_17.23 ;
    %load/vec4 v0x600002cdfcc0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_17.28, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600002cdfba0_0, 0;
T_17.28 ;
T_17.24 ;
    %jmp T_17.7;
T_17.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600002cd81b0_0, 0;
    %load/vec4 v0x600002cdff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002cd8360_0, 0;
T_17.30 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
    %load/vec4 v0x600002cdfba0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_17.34, 4;
    %load/vec4 v0x600002cdfb10_0;
    %nor/r;
    %and;
T_17.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.32, 8;
    %load/vec4 v0x600002cd4000_0;
    %pad/u 32;
    %cmpi/u 1000, 0, 32;
    %jmp/0xz  T_17.35, 5;
    %load/vec4 v0x600002cd4000_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002cd4000_0, 0;
T_17.35 ;
    %jmp T_17.33;
T_17.32 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002cd4000_0, 0;
T_17.33 ;
    %load/vec4 v0x600002cd82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002cd82d0_0, 0;
T_17.37 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x142614d40;
T_18 ;
    %wait E_0x600000bccdc0;
    %load/vec4 v0x600002cdfba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002cd8000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002cd8240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002cd8090_0, 0, 1;
    %jmp T_18.5;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002cd8000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002cd8240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002cd8090_0, 0, 1;
    %jmp T_18.5;
T_18.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002cd8000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cd8240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cd8090_0, 0, 1;
    %jmp T_18.5;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cd8000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cd8240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cd8090_0, 0, 1;
    %jmp T_18.5;
T_18.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cd8000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cd8240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002cd8090_0, 0, 1;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "debug_test.v";
    "i2c_top.v";
    "clock_manager.v";
    "control_fsm.v";
    "register_bank.v";
    "shift_register.v";
    "pec_module.v";
    "power_mgmt.v";
