Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 17 13:14:51 2023
| Host         : PTO1001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (84)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (168)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (84)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: PS2CLK (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: divball/enciende_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hsyncb_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (168)
--------------------------------------------------
 There are 168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.508        0.000                      0                   89        0.241        0.000                      0                   89        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.508        0.000                      0                   89        0.241        0.000                      0                   89        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 bar_v_fin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_estado_bar_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 2.164ns (39.895%)  route 3.260ns (60.105%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    clkFPGA_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  bar_v_fin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  bar_v_fin_reg[1]/Q
                         net (fo=8, routed)           0.649     6.260    in11[1]
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.124     6.384 r  FSM_sequential_estado_bar[0]_i_7/O
                         net (fo=1, routed)           0.464     6.847    FSM_sequential_estado_bar[0]_i_7_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.427 r  FSM_sequential_estado_bar_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.427    FSM_sequential_estado_bar_reg[0]_i_5_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.698 r  FSM_sequential_estado_bar_reg[0]_i_4/CO[0]
                         net (fo=3, routed)           1.322     9.020    tec/CO[0]
    SLICE_X9Y36          LUT4 (Prop_lut4_I0_O)        0.401     9.421 f  tec/FSM_sequential_estado_bar[0]_i_2/O
                         net (fo=1, routed)           0.825    10.247    tec/FSM_sequential_estado_bar[0]_i_2_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.332    10.579 r  tec/FSM_sequential_estado_bar[0]_i_1/O
                         net (fo=1, routed)           0.000    10.579    tec_n_1
    SLICE_X8Y34          FDCE                                         r  FSM_sequential_estado_bar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.444    14.785    clkFPGA_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  FSM_sequential_estado_bar_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          FDCE (Setup_fdce_C_D)        0.077    15.087    FSM_sequential_estado_bar_reg[0]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 bar_v_fin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_estado_bar_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 2.052ns (39.157%)  route 3.188ns (60.843%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    clkFPGA_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  bar_v_fin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  bar_v_fin_reg[1]/Q
                         net (fo=8, routed)           0.649     6.260    in11[1]
    SLICE_X7Y41          LUT1 (Prop_lut1_I0_O)        0.124     6.384 r  FSM_sequential_estado_bar[0]_i_7/O
                         net (fo=1, routed)           0.464     6.847    FSM_sequential_estado_bar[0]_i_7_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.427 r  FSM_sequential_estado_bar_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.427    FSM_sequential_estado_bar_reg[0]_i_5_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.698 f  FSM_sequential_estado_bar_reg[0]_i_4/CO[0]
                         net (fo=3, routed)           1.122     8.820    tec/CO[0]
    SLICE_X9Y36          LUT6 (Prop_lut6_I3_O)        0.373     9.193 r  tec/FSM_sequential_estado_bar[1]_i_8/O
                         net (fo=1, routed)           0.650     9.843    tec/FSM_sequential_estado_bar[1]_i_8_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.124     9.967 r  tec/FSM_sequential_estado_bar[1]_i_4/O
                         net (fo=1, routed)           0.303    10.271    tec/FSM_sequential_estado_bar[1]_i_4_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I3_O)        0.124    10.395 r  tec/FSM_sequential_estado_bar[1]_i_1/O
                         net (fo=1, routed)           0.000    10.395    tec_n_0
    SLICE_X8Y34          FDCE                                         r  FSM_sequential_estado_bar_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.444    14.785    clkFPGA_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  FSM_sequential_estado_bar_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          FDCE (Setup_fdce_C_D)        0.081    15.091    FSM_sequential_estado_bar_reg[1]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 hcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 2.462ns (49.591%)  route 2.503ns (50.409%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  hcnt_reg[4]/Q
                         net (fo=20, routed)          1.620     7.235    hcnt_reg[4]
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     7.359 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.359    hcnt[0]_i_17_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.757 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.757    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.914 r  hcnt_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.882     8.797    ltOp
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.329     9.126 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.126    hcnt[0]_i_5_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.676 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.676    hcnt_reg[0]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.790    hcnt_reg[4]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.124 r  hcnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.124    hcnt_reg[8]_i_1_n_6
    SLICE_X0Y45          FDCE                                         r  hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    clkFPGA_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  hcnt_reg[9]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y45          FDCE (Setup_fdce_C_D)        0.062    15.161    hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 hcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 2.441ns (49.376%)  route 2.503ns (50.624%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  hcnt_reg[4]/Q
                         net (fo=20, routed)          1.620     7.235    hcnt_reg[4]
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     7.359 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.359    hcnt[0]_i_17_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.757 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.757    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.914 r  hcnt_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.882     8.797    ltOp
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.329     9.126 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.126    hcnt[0]_i_5_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.676 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.676    hcnt_reg[0]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.790    hcnt_reg[4]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.103 r  hcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.103    hcnt_reg[8]_i_1_n_4
    SLICE_X0Y45          FDCE                                         r  hcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    clkFPGA_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  hcnt_reg[11]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y45          FDCE (Setup_fdce_C_D)        0.062    15.161    hcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 hcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 2.367ns (48.607%)  route 2.503ns (51.393%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  hcnt_reg[4]/Q
                         net (fo=20, routed)          1.620     7.235    hcnt_reg[4]
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     7.359 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.359    hcnt[0]_i_17_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.757 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.757    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.914 r  hcnt_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.882     8.797    ltOp
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.329     9.126 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.126    hcnt[0]_i_5_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.676 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.676    hcnt_reg[0]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.790    hcnt_reg[4]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.029 r  hcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.029    hcnt_reg[8]_i_1_n_5
    SLICE_X0Y45          FDCE                                         r  hcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    clkFPGA_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  hcnt_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y45          FDCE (Setup_fdce_C_D)        0.062    15.161    hcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 hcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 2.351ns (48.438%)  route 2.503ns (51.562%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  hcnt_reg[4]/Q
                         net (fo=20, routed)          1.620     7.235    hcnt_reg[4]
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     7.359 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.359    hcnt[0]_i_17_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.757 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.757    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.914 r  hcnt_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.882     8.797    ltOp
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.329     9.126 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.126    hcnt[0]_i_5_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.676 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.676    hcnt_reg[0]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.790    hcnt_reg[4]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.013 r  hcnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.013    hcnt_reg[8]_i_1_n_7
    SLICE_X0Y45          FDCE                                         r  hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    clkFPGA_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  hcnt_reg[8]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y45          FDCE (Setup_fdce_C_D)        0.062    15.161    hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 hcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 2.482ns (51.229%)  route 2.363ns (48.771%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  hcnt_reg[0]/Q
                         net (fo=15, routed)          1.480     7.096    hcnt_reg[0]
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.124     7.220 r  hcnt[0]_i_19/O
                         net (fo=1, routed)           0.000     7.220    hcnt[0]_i_19_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.752 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.752    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.909 r  hcnt_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.882     8.791    ltOp
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.329     9.120 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.120    hcnt[0]_i_5_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.670 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    hcnt_reg[0]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.004 r  hcnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.004    hcnt_reg[4]_i_1_n_6
    SLICE_X0Y44          FDCE                                         r  hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    clkFPGA_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  hcnt_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.062    15.161    hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 hcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 2.461ns (51.016%)  route 2.363ns (48.984%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  hcnt_reg[0]/Q
                         net (fo=15, routed)          1.480     7.096    hcnt_reg[0]
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.124     7.220 r  hcnt[0]_i_19/O
                         net (fo=1, routed)           0.000     7.220    hcnt[0]_i_19_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.752 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.752    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.909 r  hcnt_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.882     8.791    ltOp
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.329     9.120 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.120    hcnt[0]_i_5_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.670 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    hcnt_reg[0]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.983 r  hcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.983    hcnt_reg[4]_i_1_n_4
    SLICE_X0Y44          FDCE                                         r  hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    clkFPGA_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  hcnt_reg[7]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.062    15.161    hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 divball/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 2.264ns (47.633%)  route 2.489ns (52.367%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.563     5.084    divball/CLK
    SLICE_X35Y42         FDCE                                         r  divball/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  divball/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.206     6.746    divball/cuenta_reg[0]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.870 r  divball/enciende_i_4/O
                         net (fo=1, routed)           0.868     7.738    divball/enciende_i_4_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.862 r  divball/enciende_i_2/O
                         net (fo=4, routed)           0.415     8.277    divball/enciende_i_2_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.401 r  divball/cuenta[0]_i_2/O
                         net (fo=1, routed)           0.000     8.401    divball/cuenta[0]_i_2_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.933 r  divball/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.933    divball/cuenta_reg[0]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  divball/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    divball/cuenta_reg[4]_i_1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  divball/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.161    divball/cuenta_reg[8]_i_1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.275 r  divball/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.275    divball/cuenta_reg[12]_i_1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  divball/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.389    divball/cuenta_reg[16]_i_1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  divball/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.503    divball/cuenta_reg[20]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.837 r  divball/cuenta_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.837    divball/cuenta_reg[24]_i_1_n_6
    SLICE_X35Y48         FDCE                                         r  divball/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.445    14.786    divball/CLK
    SLICE_X35Y48         FDCE                                         r  divball/cuenta_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.062    15.088    divball/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 hcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 2.387ns (50.253%)  route 2.363ns (49.747%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.638     5.159    clkFPGA_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  hcnt_reg[0]/Q
                         net (fo=15, routed)          1.480     7.096    hcnt_reg[0]
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.124     7.220 r  hcnt[0]_i_19/O
                         net (fo=1, routed)           0.000     7.220    hcnt[0]_i_19_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.752 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.752    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.909 r  hcnt_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.882     8.791    ltOp
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.329     9.120 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.120    hcnt[0]_i_5_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.670 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    hcnt_reg[0]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.909 r  hcnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.909    hcnt_reg[4]_i_1_n_5
    SLICE_X0Y44          FDCE                                         r  hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.519    14.860    clkFPGA_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  hcnt_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.062    15.161    hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  5.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.561     1.444    divball/CLK
    SLICE_X35Y42         FDCE                                         r  divball/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  divball/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.081     1.666    divball/cuenta_reg[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.790 r  divball/cuenta_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.790    divball/cuenta_reg[0]_i_1_n_6
    SLICE_X35Y42         FDCE                                         r  divball/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.957    divball/CLK
    SLICE_X35Y42         FDCE                                         r  divball/cuenta_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.105     1.549    divball/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    divball/CLK
    SLICE_X35Y44         FDCE                                         r  divball/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divball/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.117     1.703    divball/cuenta_reg[11]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  divball/cuenta_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    divball/cuenta_reg[8]_i_1_n_4
    SLICE_X35Y44         FDCE                                         r  divball/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    divball/CLK
    SLICE_X35Y44         FDCE                                         r  divball/cuenta_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.105     1.550    divball/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    divball/CLK
    SLICE_X35Y46         FDCE                                         r  divball/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divball/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.117     1.703    divball/cuenta_reg[19]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  divball/cuenta_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    divball/cuenta_reg[16]_i_1_n_4
    SLICE_X35Y46         FDCE                                         r  divball/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    divball/CLK
    SLICE_X35Y46         FDCE                                         r  divball/cuenta_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.105     1.550    divball/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.446    divball/CLK
    SLICE_X35Y48         FDCE                                         r  divball/cuenta_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  divball/cuenta_reg[27]/Q
                         net (fo=2, routed)           0.117     1.704    divball/cuenta_reg[27]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  divball/cuenta_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    divball/cuenta_reg[24]_i_1_n_4
    SLICE_X35Y48         FDCE                                         r  divball/cuenta_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.959    divball/CLK
    SLICE_X35Y48         FDCE                                         r  divball/cuenta_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.105     1.551    divball/cuenta_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FSM_sequential_estado_bar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_estado_bar_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    clkFPGA_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  FSM_sequential_estado_bar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  FSM_sequential_estado_bar_reg[0]/Q
                         net (fo=28, routed)          0.175     1.784    tec/estado_bar[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.045     1.829 r  tec/FSM_sequential_estado_bar[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    tec_n_0
    SLICE_X8Y34          FDCE                                         r  FSM_sequential_estado_bar_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.957    clkFPGA_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  FSM_sequential_estado_bar_reg[1]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.121     1.566    FSM_sequential_estado_bar_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.446    divball/CLK
    SLICE_X35Y47         FDCE                                         r  divball/cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  divball/cuenta_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    divball/cuenta_reg[23]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  divball/cuenta_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    divball/cuenta_reg[20]_i_1_n_4
    SLICE_X35Y47         FDCE                                         r  divball/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.959    divball/CLK
    SLICE_X35Y47         FDCE                                         r  divball/cuenta_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105     1.551    divball/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divball/enciende_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/enciende_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    divball/CLK
    SLICE_X34Y46         FDCE                                         r  divball/enciende_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  divball/enciende_reg/Q
                         net (fo=2, routed)           0.175     1.784    divball/ballclk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.829 r  divball/enciende_i_1/O
                         net (fo=1, routed)           0.000     1.829    divball/enciende_i_1_n_0
    SLICE_X34Y46         FDCE                                         r  divball/enciende_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    divball/CLK
    SLICE_X34Y46         FDCE                                         r  divball/enciende_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.120     1.565    divball/enciende_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    divball/CLK
    SLICE_X35Y45         FDCE                                         r  divball/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divball/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.120     1.706    divball/cuenta_reg[15]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  divball/cuenta_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    divball/cuenta_reg[12]_i_1_n_4
    SLICE_X35Y45         FDCE                                         r  divball/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    divball/CLK
    SLICE_X35Y45         FDCE                                         r  divball/cuenta_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.105     1.550    divball/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.561     1.444    divball/CLK
    SLICE_X35Y42         FDCE                                         r  divball/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  divball/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.120     1.705    divball/cuenta_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  divball/cuenta_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    divball/cuenta_reg[0]_i_1_n_4
    SLICE_X35Y42         FDCE                                         r  divball/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.957    divball/CLK
    SLICE_X35Y42         FDCE                                         r  divball/cuenta_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.105     1.549    divball/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divball/cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divball/cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.445    divball/CLK
    SLICE_X35Y43         FDCE                                         r  divball/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divball/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.120     1.706    divball/cuenta_reg[7]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  divball/cuenta_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    divball/cuenta_reg[4]_i_1_n_4
    SLICE_X35Y43         FDCE                                         r  divball/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.958    divball/CLK
    SLICE_X35Y43         FDCE                                         r  divball/cuenta_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.105     1.550    divball/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkFPGA }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clkFPGA_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y34    FSM_sequential_estado_bar_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36    bar_v_fin_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    bar_v_fin_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    bar_v_fin_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38    bar_v_fin_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    bar_v_fin_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35    bar_v_fin_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35    bar_v_fin_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35    bar_v_ini_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    bar_v_ini_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    bar_v_ini_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y34    FSM_sequential_estado_bar_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    bar_v_fin_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    bar_v_fin_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    bar_v_ini_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   divball/cuenta_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   divball/cuenta_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   divball/cuenta_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   divball/cuenta_reg[18]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    bar_v_fin_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    bar_v_fin_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    bar_v_fin_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    bar_v_fin_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    bar_v_fin_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    bar_v_ini_reg[5]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    bar_v_ini_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    bar_v_ini_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    bar_v_ini_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    hcnt_reg[10]/C



