/* **********************************************************
 * Copyright (c) 2014 Google, Inc.  All rights reserved.
 * **********************************************************/

/*
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * * Redistributions of source code must retain the above copyright notice,
 *   this list of conditions and the following disclaimer.
 *
 * * Redistributions in binary form must reproduce the above copyright notice,
 *   this list of conditions and the following disclaimer in the documentation
 *   and/or other materials provided with the distribution.
 *
 * * Neither the name of VMware, Inc. nor the names of its contributors may be
 *   used to endorse or promote products derived from this software without
 *   specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL VMWARE, INC. OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
 * DAMAGE.
 */

/* file "opcode.h" -- opcode definitions and utilities */

#ifndef _OPCODE_H_
#define _OPCODE_H_ 1

/* DR_API EXPORT TOFILE dr_ir_opcodes_arm.h */
/* DR_API EXPORT BEGIN */

/****************************************************************************
 * OPCODES
 */
/**
 * @file dr_ir_opcodes_arm.h
 * @brief Instruction opcode constants for ARM.
 */
#ifdef AVOID_API_EXPORT
/*
 * This enum corresponds with the arrays in table_*.c.
 * They must be kept consistent, using tools/x86opnums.pl.
 * When adding new instructions, be sure to update all of these places:
 *   1) table_* op_instr arrays
 *   2) table_* decoding table entries
 *   3) OP_ enum (here) via x86opnums.pl
 *   4) update OP_LAST at end of enum here
 *   5) instr_create macros
 *   6) suite/tests/api/ir* tests
 */
/* XXX: add "x86" vs "ARM" to doxygen comments? */
#endif
/** Opcode constants for use in the instr_t data structure. */
enum {
/*   0 */     OP_INVALID,  /* NULL, */ /**< INVALID opcode */
/*   1 */     OP_UNDECODED,  /* NULL, */ /**< UNDECODED opcode */
/*   2 */     OP_CONTD,    /* NULL, */ /**< CONTD opcode */
/*   3 */     OP_LABEL,    /* NULL, */ /**< LABEL opcode */

/* FIXME i#1551: add doxygen comments to these */
    OP_adc,
    OP_adcs,
    OP_add,
    OP_adds,
    OP_aesd_8,
    OP_aese_8,
    OP_aesimc_8,
    OP_aesmc_8,
    OP_and,
    OP_ands,
    OP_asr,
    OP_asrs,
    OP_b,
    OP_bfc,
    OP_bfi,
    OP_bic,
    OP_bics,
    OP_bkpt,
    OP_bl,
    OP_blx,
    OP_blx_ind,
    OP_bx,
    OP_bxj,
    OP_cbnz,
    OP_cdp,
    OP_cdp2,
    OP_clrex,
    OP_clz,
    OP_cmn,
    OP_cmp,
    OP_cps,
    OP_cpsid,
    OP_cpsie,
    OP_crc32,
    OP_crc32c,
    OP_dbg,
    OP_dcps1,
    OP_dcps2,
    OP_dcps3,
    OP_dmb,
    OP_dsb,
    OP_eor,
    OP_eors,
    OP_eret,
    OP_hlt,
    OP_hvc,
    OP_isb,
    OP_it,
    OP_lda,
    OP_ldab,
    OP_ldaex,
    OP_ldaexb,
    OP_ldaexd,
    OP_ldaexh,
    OP_ldah,
    OP_ldc,
    OP_ldc2,
    OP_ldc2l,
    OP_ldcl,
    OP_ldm,
    OP_ldm_priv,
    OP_ldmda,
    OP_ldmda_priv,
    OP_ldmdb,
    OP_ldmdb_priv,
    OP_ldmia_priv,
    OP_ldmib,
    OP_ldr,
    OP_ldrb,
    OP_ldrbt,
    OP_ldrd,
    OP_ldrex,
    OP_ldrexb,
    OP_ldrexd,
    OP_ldrexh,
    OP_ldrh,
    OP_ldrht,
    OP_ldrsb,
    OP_ldrsbt,
    OP_ldrsh,
    OP_ldrsht,
    OP_ldrt,
    OP_lsl,
    OP_lsls,
    OP_lsr,
    OP_lsrs,
    OP_mcr,
    OP_mcr2,
    OP_mcrr,
    OP_mcrr2,
    OP_mla,
    OP_mlas,
    OP_mls,
    OP_mov,
    OP_movs,
    OP_movt,
    OP_movw,
    OP_mrc,
    OP_mrc2,
    OP_mrrc,
    OP_mrrc2,
    OP_mrs,
    OP_msr,
    OP_mul,
    OP_muls,
    OP_mvn,
    OP_mvns,
    OP_nop,
    OP_orn,
    OP_orr,
    OP_orrs,
    OP_pkhbt,
    OP_pld,
    OP_pldw,
    OP_pli,
    OP_qadd,
    OP_qadd16,
    OP_qadd8,
    OP_qasx,
    OP_qdadd,
    OP_qdsub,
    OP_qsax,
    OP_qsub,
    OP_qsub16,
    OP_qsub8,
    OP_rbit,
    OP_rev,
    OP_rev16,
    OP_revsh,
    OP_rfeda,
    OP_rfedb,
    OP_rfeia,
    OP_rfeib,
    OP_ror,
    OP_rors,
    OP_rrx,
    OP_rrxs,
    OP_rsb,
    OP_rsbs,
    OP_rsc,
    OP_rscs,
    OP_sadd16,
    OP_sadd8,
    OP_sasx,
    OP_sbc,
    OP_sbcs,
    OP_sbfx,
    OP_sdiv,
    OP_sel,
    OP_setend,
    OP_sev,
    OP_sevl,
    OP_sha1c_32,
    OP_sha1h_32,
    OP_sha1m_32,
    OP_sha1p_32,
    OP_sha1su0_32,
    OP_sha1su1_32,
    OP_sha256h2_32,
    OP_sha256h_32,
    OP_sha256su0_32,
    OP_sha256su1_32,
    OP_shadd16,
    OP_shadd8,
    OP_shasx,
    OP_shsax,
    OP_shsub16,
    OP_shsub8,
    OP_smc,
    OP_smlabb,
    OP_smlabt,
    OP_smlad,
    OP_smladx,
    OP_smlal,
    OP_smlalbb,
    OP_smlalbt,
    OP_smlald,
    OP_smlaldx,
    OP_smlals,
    OP_smlaltb,
    OP_smlaltt,
    OP_smlatb,
    OP_smlatt,
    OP_smlawb,
    OP_smlawt,
    OP_smlsd,
    OP_smlsdx,
    OP_smlsld,
    OP_smlsldx,
    OP_smmla,
    OP_smmlar,
    OP_smmls,
    OP_smmlsr,
    OP_smulbb,
    OP_smulbt,
    OP_smull,
    OP_smulls,
    OP_smultb,
    OP_smultt,
    OP_smulwb,
    OP_smulwt,
    OP_srsda,
    OP_srsdb,
    OP_srsia,
    OP_srsib,
    OP_ssat,
    OP_ssat16,
    OP_ssax,
    OP_ssub16,
    OP_ssub8,
    OP_stc,
    OP_stc2,
    OP_stc2l,
    OP_stcl,
    OP_stl,
    OP_stlb,
    OP_stlex,
    OP_stlexb,
    OP_stlexd,
    OP_stlexh,
    OP_stlh,
    OP_stm,
    OP_stm_priv,
    OP_stmda,
    OP_stmda_priv,
    OP_stmdb,
    OP_stmdb_priv,
    OP_stmib,
    OP_str,
    OP_strb,
    OP_strbt,
    OP_strd,
    OP_strex,
    OP_strexb,
    OP_strexd,
    OP_strexh,
    OP_strh,
    OP_strht,
    OP_strt,
    OP_sub,
    OP_subs,
    OP_svc,
    OP_sxtab,
    OP_sxtab16,
    OP_sxtah,
    OP_tbb,
    OP_tbh,
    OP_teq,
    OP_tst,
    OP_uadd16,
    OP_uadd8,
    OP_uasx,
    OP_ubfx,
    OP_udf,
    OP_udiv,
    OP_uhadd16,
    OP_uhadd8,
    OP_uhasx,
    OP_uhsax,
    OP_uhsub16,
    OP_uhsub8,
    OP_umaal,
    OP_umlal,
    OP_umlals,
    OP_umull,
    OP_umulls,
    OP_uqadd16,
    OP_uqadd8,
    OP_uqasx,
    OP_uqsax,
    OP_uqsub16,
    OP_uqsub8,
    OP_usada8,
    OP_usat,
    OP_usat16,
    OP_usax,
    OP_usub16,
    OP_usub8,
    OP_uxtab,
    OP_uxtab16,
    OP_uxtah,
    OP_vaba_s16,
    OP_vaba_s32,
    OP_vaba_s8,
    OP_vaba_u16,
    OP_vaba_u32,
    OP_vaba_u8,
    OP_vabal_s16,
    OP_vabal_s32,
    OP_vabal_s8,
    OP_vabal_u16,
    OP_vabal_u32,
    OP_vabal_u8,
    OP_vabd_s16,
    OP_vabd_s32,
    OP_vabd_s8,
    OP_vabd_u16,
    OP_vabd_u32,
    OP_vabd_u8,
    OP_vabdl_s16,
    OP_vabdl_s32,
    OP_vabdl_s8,
    OP_vabdl_u16,
    OP_vabdl_u32,
    OP_vabdl_u8,
    OP_vabs_f32,
    OP_vabs_f64,
    OP_vabs_s16,
    OP_vabs_s32,
    OP_vabs_s8,
    OP_vacge_f32,
    OP_vacgt_f32,
    OP_vadd_f32,
    OP_vadd_f64,
    OP_vadd_i16,
    OP_vadd_i32,
    OP_vadd_i64,
    OP_vadd_i8,
    OP_vaddhn_i16,
    OP_vaddhn_i32,
    OP_vaddhn_i64,
    OP_vaddl_s16,
    OP_vaddl_s32,
    OP_vaddl_s8,
    OP_vaddl_u16,
    OP_vaddl_u32,
    OP_vaddl_u8,
    OP_vaddw_s16,
    OP_vaddw_s32,
    OP_vaddw_s8,
    OP_vaddw_u16,
    OP_vaddw_u32,
    OP_vaddw_u8,
    OP_vand,
    OP_vbic,
    OP_vbic_i16,
    OP_vbic_i32,
    OP_vbif,
    OP_vbit,
    OP_vbsl,
    OP_vceq_f32,
    OP_vceq_i16,
    OP_vceq_i32,
    OP_vceq_i8,
    OP_vcge_f32,
    OP_vcge_s16,
    OP_vcge_s32,
    OP_vcge_s8,
    OP_vcge_u16,
    OP_vcge_u32,
    OP_vcge_u8,
    OP_vcgt_f32,
    OP_vcgt_s16,
    OP_vcgt_s32,
    OP_vcgt_s8,
    OP_vcgt_u16,
    OP_vcgt_u32,
    OP_vcgt_u8,
    OP_vcle_f32,
    OP_vcle_s16,
    OP_vcle_s32,
    OP_vcle_s8,
    OP_vcls_s16,
    OP_vcls_s32,
    OP_vcls_s8,
    OP_vclt_f32,
    OP_vclt_s16,
    OP_vclt_s32,
    OP_vclt_s8,
    OP_vclz_i16,
    OP_vclz_i32,
    OP_vclz_i8,
    OP_vcmp_f32,
    OP_vcmp_f64,
    OP_vcmpe_f32,
    OP_vcmpe_f64,
    OP_vcnt_8,
    OP_vcvt_f16_f32,
    OP_vcvt_f32_f16,
    OP_vcvt_f32_f64,
    OP_vcvt_f32_s16,
    OP_vcvt_f32_s32,
    OP_vcvt_f32_u16,
    OP_vcvt_f32_u32,
    OP_vcvt_f64_f32,
    OP_vcvt_f64_s16,
    OP_vcvt_f64_s32,
    OP_vcvt_f64_u16,
    OP_vcvt_f64_u32,
    OP_vcvt_s16_f32,
    OP_vcvt_s16_f64,
    OP_vcvt_s32_f32,
    OP_vcvt_s32_f64,
    OP_vcvt_u16_f32,
    OP_vcvt_u16_f64,
    OP_vcvt_u32_f32,
    OP_vcvt_u32_f64,
    OP_vcvta_s32_f32,
    OP_vcvta_s32_f64,
    OP_vcvta_u32_f32,
    OP_vcvta_u32_f64,
    OP_vcvtb_f16_f32,
    OP_vcvtb_f16_f64,
    OP_vcvtb_f32_f16,
    OP_vcvtb_f64_f16,
    OP_vcvtm_s32_f32,
    OP_vcvtm_s32_f64,
    OP_vcvtm_u32_f32,
    OP_vcvtm_u32_f64,
    OP_vcvtn_s32_f32,
    OP_vcvtn_s32_f64,
    OP_vcvtn_u32_f32,
    OP_vcvtn_u32_f64,
    OP_vcvtp_s32_f32,
    OP_vcvtp_s32_f64,
    OP_vcvtp_u32_f32,
    OP_vcvtp_u32_f64,
    OP_vcvtr_s32_f32,
    OP_vcvtr_s32_f64,
    OP_vcvtr_u32_f32,
    OP_vcvtr_u32_f64,
    OP_vcvtt_f16_f32,
    OP_vcvtt_f16_f64,
    OP_vcvtt_f32_f16,
    OP_vcvtt_f64_f16,
    OP_vdiv_f32,
    OP_vdiv_f64,
    OP_vdup_16,
    OP_vdup_32,
    OP_vdup_8,
    OP_veor,
    OP_vext,
    OP_vfma_f32,
    OP_vfma_f64,
    OP_vfms_f32,
    OP_vfms_f64,
    OP_vfnma_f32,
    OP_vfnma_f64,
    OP_vfnms_f32,
    OP_vfnms_f64,
    OP_vhadd_s16,
    OP_vhadd_s32,
    OP_vhadd_s8,
    OP_vhadd_u16,
    OP_vhadd_u32,
    OP_vhadd_u8,
    OP_vhsub_s16,
    OP_vhsub_s32,
    OP_vhsub_s8,
    OP_vhsub_u16,
    OP_vhsub_u32,
    OP_vhsub_u8,
    OP_vld1_16,
    OP_vld1_32,
    OP_vld1_64,
    OP_vld1_8,
    OP_vld1_dup_16,
    OP_vld1_dup_32,
    OP_vld1_dup_8,
    OP_vld1_lane_16,
    OP_vld1_lane_32,
    OP_vld1_lane_8,
    OP_vld2_16,
    OP_vld2_32,
    OP_vld2_8,
    OP_vld2_dup_16,
    OP_vld2_dup_32,
    OP_vld2_dup_8,
    OP_vld2_lane_16,
    OP_vld2_lane_32,
    OP_vld2_lane_8,
    OP_vld3_16,
    OP_vld3_32,
    OP_vld3_8,
    OP_vld3_dup_16,
    OP_vld3_dup_32,
    OP_vld3_dup_8,
    OP_vld3_lane_16,
    OP_vld3_lane_32,
    OP_vld3_lane_8,
    OP_vld4_16,
    OP_vld4_32,
    OP_vld4_8,
    OP_vld4_dup_16,
    OP_vld4_dup_32,
    OP_vld4_dup_8,
    OP_vld4_lane_16,
    OP_vld4_lane_32,
    OP_vld4_lane_8,
    OP_vldmdb,
    OP_vldmia,
    OP_vldr,
    OP_vmax_f32,
    OP_vmax_s16,
    OP_vmax_s32,
    OP_vmax_s8,
    OP_vmax_u16,
    OP_vmax_u32,
    OP_vmax_u8,
    OP_vmaxnm_f32,
    OP_vmaxnm_f64,
    OP_vmin_f32,
    OP_vmin_s16,
    OP_vmin_s32,
    OP_vmin_s8,
    OP_vmin_u16,
    OP_vmin_u32,
    OP_vmin_u8,
    OP_vminnm_f32,
    OP_vminnm_f64,
    OP_vmla_f32,
    OP_vmla_f64,
    OP_vmla_i16,
    OP_vmla_i32,
    OP_vmla_i8,
    OP_vmlal_s16,
    OP_vmlal_s32,
    OP_vmlal_s8,
    OP_vmlal_u16,
    OP_vmlal_u32,
    OP_vmlal_u8,
    OP_vmls_f32,
    OP_vmls_f64,
    OP_vmls_i16,
    OP_vmls_i32,
    OP_vmls_i8,
    OP_vmlsl_s16,
    OP_vmlsl_s32,
    OP_vmlsl_s8,
    OP_vmlsl_u16,
    OP_vmlsl_u32,
    OP_vmlsl_u8,
    OP_vmov,
    OP_vmov_16,
    OP_vmov_32,
    OP_vmov_8,
    OP_vmov_f32,
    OP_vmov_f64,
    OP_vmov_i16,
    OP_vmov_i32,
    OP_vmov_i64,
    OP_vmov_i8,
    OP_vmov_s16,
    OP_vmov_s8,
    OP_vmov_u16,
    OP_vmov_u8,
    OP_vmovl_s16,
    OP_vmovl_s32,
    OP_vmovl_s8,
    OP_vmovl_u16,
    OP_vmovl_u32,
    OP_vmovl_u8,
    OP_vmovn_i16,
    OP_vmovn_i32,
    OP_vmovn_i64,
    OP_vmrs,
    OP_vmrs_apsr,
    OP_vmsr,
    OP_vmul_f32,
    OP_vmul_f64,
    OP_vmul_i16,
    OP_vmul_i32,
    OP_vmul_i8,
    OP_vmul_p32,
    OP_vmul_p8,
    OP_vmull_p32,
    OP_vmull_p8,
    OP_vmull_s16,
    OP_vmull_s32,
    OP_vmull_s8,
    OP_vmull_u16,
    OP_vmull_u32,
    OP_vmull_u8,
    OP_vmvn,
    OP_vmvn_i16,
    OP_vmvn_i32,
    OP_vneg_f32,
    OP_vneg_f64,
    OP_vneg_s16,
    OP_vneg_s32,
    OP_vneg_s8,
    OP_vnmla_f32,
    OP_vnmla_f64,
    OP_vnmls_f32,
    OP_vnmls_f64,
    OP_vnmul_f32,
    OP_vnmul_f64,
    OP_vorn,
    OP_vorr,
    OP_vorr_i16,
    OP_vorr_i32,
    OP_vpadal_s16,
    OP_vpadal_s32,
    OP_vpadal_s8,
    OP_vpadal_u16,
    OP_vpadal_u32,
    OP_vpadal_u8,
    OP_vpadd_f32,
    OP_vpadd_i16,
    OP_vpadd_i32,
    OP_vpadd_i8,
    OP_vpaddl_s16,
    OP_vpaddl_s32,
    OP_vpaddl_s8,
    OP_vpaddl_u16,
    OP_vpaddl_u32,
    OP_vpaddl_u8,
    OP_vpmax_f32,
    OP_vpmax_s16,
    OP_vpmax_s32,
    OP_vpmax_s8,
    OP_vpmax_u16,
    OP_vpmax_u32,
    OP_vpmax_u8,
    OP_vpmin_f32,
    OP_vpmin_s16,
    OP_vpmin_s32,
    OP_vpmin_s8,
    OP_vpmin_u16,
    OP_vpmin_u32,
    OP_vpmin_u8,
    OP_vqabs_s16,
    OP_vqabs_s32,
    OP_vqabs_s8,
    OP_vqadd_s16,
    OP_vqadd_s32,
    OP_vqadd_s64,
    OP_vqadd_s8,
    OP_vqadd_u16,
    OP_vqadd_u32,
    OP_vqadd_u64,
    OP_vqadd_u8,
    OP_vqdmlal_s16,
    OP_vqdmlal_s32,
    OP_vqdmlsl_s16,
    OP_vqdmlsl_s32,
    OP_vqdmulh_s16,
    OP_vqdmulh_s32,
    OP_vqdmull_s16,
    OP_vqdmull_s32,
    OP_vqmovn_s16,
    OP_vqmovn_s32,
    OP_vqmovn_s64,
    OP_vqmovn_u16,
    OP_vqmovn_u32,
    OP_vqmovn_u64,
    OP_vqmovun_s16,
    OP_vqmovun_s32,
    OP_vqmovun_s64,
    OP_vqneg_s16,
    OP_vqneg_s32,
    OP_vqneg_s8,
    OP_vqrdmulh_s16,
    OP_vqrdmulh_s32,
    OP_vqrshl_s16,
    OP_vqrshl_s32,
    OP_vqrshl_s64,
    OP_vqrshl_s8,
    OP_vqrshl_u16,
    OP_vqrshl_u32,
    OP_vqrshl_u64,
    OP_vqrshl_u8,
    OP_vqrshrn_s16,
    OP_vqrshrn_s32,
    OP_vqrshrn_s64,
    OP_vqrshrn_u16,
    OP_vqrshrn_u32,
    OP_vqrshrn_u64,
    OP_vqrshrun_s16,
    OP_vqrshrun_s32,
    OP_vqrshrun_s64,
    OP_vqshl_s16,
    OP_vqshl_s32,
    OP_vqshl_s64,
    OP_vqshl_s8,
    OP_vqshl_u16,
    OP_vqshl_u32,
    OP_vqshl_u64,
    OP_vqshl_u8,
    OP_vqshlu_s16,
    OP_vqshlu_s32,
    OP_vqshlu_s64,
    OP_vqshlu_s8,
    OP_vqshrn_s16,
    OP_vqshrn_s32,
    OP_vqshrn_s64,
    OP_vqshrn_u16,
    OP_vqshrn_u32,
    OP_vqshrn_u64,
    OP_vqshrun_s16,
    OP_vqshrun_s32,
    OP_vqshrun_s64,
    OP_vqsub_s16,
    OP_vqsub_s32,
    OP_vqsub_s64,
    OP_vqsub_s8,
    OP_vqsub_u16,
    OP_vqsub_u32,
    OP_vqsub_u64,
    OP_vqsub_u8,
    OP_vraddhn_i16,
    OP_vraddhn_i32,
    OP_vraddhn_i64,
    OP_vrecpe_f32,
    OP_vrecpe_u32,
    OP_vrecps_f32,
    OP_vrev16_16,
    OP_vrev16_8,
    OP_vrev32_16,
    OP_vrev32_32,
    OP_vrev32_8,
    OP_vrev64_16,
    OP_vrev64_32,
    OP_vrev64_8,
    OP_vrhadd_s16,
    OP_vrhadd_s32,
    OP_vrhadd_s8,
    OP_vrhadd_u16,
    OP_vrhadd_u32,
    OP_vrhadd_u8,
    OP_vrinta_f32_f32,
    OP_vrinta_f64_f64,
    OP_vrintm_f32_f32,
    OP_vrintm_f64_f64,
    OP_vrintn_f32_f32,
    OP_vrintn_f64_f64,
    OP_vrintp_f32_f32,
    OP_vrintp_f64_f64,
    OP_vrintr_f32,
    OP_vrintr_f64,
    OP_vrintx_f32,
    OP_vrintx_f32_f32,
    OP_vrintx_f64,
    OP_vrintz_f32,
    OP_vrintz_f32_f32,
    OP_vrintz_f64,
    OP_vrshl_s16,
    OP_vrshl_s32,
    OP_vrshl_s64,
    OP_vrshl_s8,
    OP_vrshl_u16,
    OP_vrshl_u32,
    OP_vrshl_u64,
    OP_vrshl_u8,
    OP_vrshr_s16,
    OP_vrshr_s32,
    OP_vrshr_s64,
    OP_vrshr_s8,
    OP_vrshr_u16,
    OP_vrshr_u32,
    OP_vrshr_u64,
    OP_vrshr_u8,
    OP_vrshrn_i16,
    OP_vrshrn_i32,
    OP_vrshrn_i8,
    OP_vrsqrte_f32,
    OP_vrsqrte_u32,
    OP_vrsqrts_f32,
    OP_vrsra_s16,
    OP_vrsra_s32,
    OP_vrsra_s64,
    OP_vrsra_s8,
    OP_vrsra_u16,
    OP_vrsra_u32,
    OP_vrsra_u64,
    OP_vrsra_u8,
    OP_vrsubhn_i16,
    OP_vrsubhn_i32,
    OP_vrsubhn_i64,
    OP_vsel_eq_f32,
    OP_vsel_eq_f64,
    OP_vsel_ge_f32,
    OP_vsel_ge_f64,
    OP_vsel_gt_f32,
    OP_vsel_gt_f64,
    OP_vsel_vs_f32,
    OP_vsel_vs_f64,
    OP_vshl_i16,
    OP_vshl_i32,
    OP_vshl_i64,
    OP_vshl_i8,
    OP_vshl_s16,
    OP_vshl_s32,
    OP_vshl_s64,
    OP_vshl_s8,
    OP_vshl_u16,
    OP_vshl_u32,
    OP_vshl_u64,
    OP_vshl_u8,
    OP_vshll_i16,
    OP_vshll_i32,
    OP_vshll_i8,
    OP_vshll_s16,
    OP_vshll_s32,
    OP_vshll_s8,
    OP_vshll_u16,
    OP_vshll_u32,
    OP_vshll_u8,
    OP_vshr_s16,
    OP_vshr_s32,
    OP_vshr_s64,
    OP_vshr_s8,
    OP_vshr_u16,
    OP_vshr_u32,
    OP_vshr_u64,
    OP_vshr_u8,
    OP_vshrn_i16,
    OP_vshrn_i32,
    OP_vshrn_i8,
    OP_vsli_16,
    OP_vsli_32,
    OP_vsli_64,
    OP_vsli_8,
    OP_vsqrt_f32,
    OP_vsqrt_f64,
    OP_vsra_s16,
    OP_vsra_s32,
    OP_vsra_s64,
    OP_vsra_s8,
    OP_vsra_u16,
    OP_vsra_u32,
    OP_vsra_u64,
    OP_vsra_u8,
    OP_vsri_16,
    OP_vsri_32,
    OP_vsri_64,
    OP_vsri_8,
    OP_vst1_16,
    OP_vst1_32,
    OP_vst1_64,
    OP_vst1_8,
    OP_vst1_lane_16,
    OP_vst1_lane_32,
    OP_vst1_lane_8,
    OP_vst2_16,
    OP_vst2_32,
    OP_vst2_8,
    OP_vst2_lane_16,
    OP_vst2_lane_32,
    OP_vst2_lane_8,
    OP_vst3_16,
    OP_vst3_32,
    OP_vst3_8,
    OP_vst3_lane_16,
    OP_vst3_lane_32,
    OP_vst3_lane_8,
    OP_vst4_16,
    OP_vst4_32,
    OP_vst4_8,
    OP_vst4_lane_16,
    OP_vst4_lane_32,
    OP_vst4_lane_8,
    OP_vstmdb,
    OP_vstmia,
    OP_vstr,
    OP_vsub_f32,
    OP_vsub_f64,
    OP_vsub_i16,
    OP_vsub_i32,
    OP_vsub_i64,
    OP_vsub_i8,
    OP_vsubhn_i16,
    OP_vsubhn_i32,
    OP_vsubhn_i64,
    OP_vsubl_s16,
    OP_vsubl_s32,
    OP_vsubl_s8,
    OP_vsubl_u16,
    OP_vsubl_u32,
    OP_vsubl_u8,
    OP_vsubw_s16,
    OP_vsubw_s32,
    OP_vsubw_s8,
    OP_vsubw_u16,
    OP_vsubw_u32,
    OP_vsubw_u8,
    OP_vswp,
    OP_vtbl_8,
    OP_vtbx_8,
    OP_vtrn_16,
    OP_vtrn_32,
    OP_vtrn_8,
    OP_vtst_16,
    OP_vtst_32,
    OP_vtst_8,
    OP_vuzp_16,
    OP_vuzp_32,
    OP_vuzp_8,
    OP_vzip_16,
    OP_vzip_32,
    OP_vzip_8,
    OP_wfe,
    OP_wfi,
    OP_yield,

    OP_AFTER_LAST,
    OP_FIRST = OP_adc,            /**< First real opcode. */
    OP_LAST  = OP_AFTER_LAST - 1, /**< Last real opcode. */
};

/* alternative names */
#define OP_pop       OP_ldr    /**< Alternative opcode name for ldr. */
#define OP_push      OP_stmdb  /**< Alternative opcode name for stmdb. */
#define OP_vpop      OP_vldmia /**< Alternative opcode name for vldmia. */
#define OP_vpush     OP_vstmdb /**< Alternative opcode name for vstmdb. */
#define OP_adr       OP_sub    /**< Alternative opcode name for sub. */
#define OP_neg       OP_rsbs   /**< Alternative opcode name for rsbs. */
#define OP_cpy       OP_mov    /**< Alternative opcode name for reg-reg mov. */
#define OP_smmul     OP_smmla  /**< Alternative opcode name for smmla on pc. */
#define OP_smmulr    OP_smmlar /**< Alternative opcode name for smmlar on pc. */
#define OP_smuad     OP_smlad  /**< Alternative opcode name for smlad on pc. */
#define OP_smuadx    OP_smladx /**< Alternative opcode name for smladx on pc. */
#define OP_smusd     OP_smlsd  /**< Alternative opcode name for smlsd on pc. */
#define OP_smusdx    OP_smlsdx /**< Alternative opcode name for smlsdx on pc. */
#define OP_sxtb      OP_sxtab  /**< Alternative opcode name for sxtab on pc. */
#define OP_sxtb16    OP_sxtab16 /**< Alternative opcode name for sxtab16 on pc. */
#define OP_sxth      OP_sxtah  /**< Alternative opcode name for sxtah on pc. */
#define OP_usad8     OP_usada8 /**< Alternative opcode name for usada8 on pc. */
#define OP_uxtb      OP_uxtab  /**< Alternative opcode name for uxtab on pc. */
#define OP_uxtb16    OP_uxtab16 /**< Alternative opcode name for uxtab16 on pc. */
#define OP_uxth      OP_uxtah  /**< Alternative opcode name for uxtah on pc. */

#define OP_jmp       OP_b      /**< Platform-independent opcode name for jump. */
#define OP_load      OP_ldr    /**< Platform-independent opcode name for load. */
#define OP_store     OP_str    /**< Platform-independent opcode name for store. */

/****************************************************************************/
/* DR_API EXPORT END */

#endif /* _OPCODE_H_ */
