

================================================================
== Vivado HLS Report for 'cnn_xcel'
================================================================
* Date:           Sat Jun  9 17:03:31 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.21|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  124576|  124576|  124576|  124576|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    49|    49|         1|          -|          -|    49|    no    |
        |- Loop 2  |  6336|  6336|        11|          -|          -|   576|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond5)
	2  / (!exitcond5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	8  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mem_conv1_0_V = alloca [267 x i13], align 2" [cnn.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mem_conv1_1_V = alloca [267 x i13], align 2" [cnn.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mem_conv1_2_V = alloca [266 x i13], align 2" [cnn.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mem_conv2_0_V = alloca [160 x i14], align 2" [cnn.cpp:48]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mem_conv2_1_V = alloca [160 x i14], align 2" [cnn.cpp:48]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mem_conv2_2_V = alloca [160 x i14], align 2" [cnn.cpp:48]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mem_conv2_3_V = alloca [160 x i14], align 2" [cnn.cpp:48]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mem_conv2_4_V = alloca [160 x i14], align 2" [cnn.cpp:48]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mem_conv3_V = alloca [576 x i14], align 2" [cnn.cpp:49]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reshape_output_V = alloca [576 x i14], align 2"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn.cpp:58]

 <State 2> : 4.44ns
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i6 [ %i, %1 ], [ 0, %arrayctor.loop3.preheader ]"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ %next_mul, %1 ], [ 0, %arrayctor.loop3.preheader ]"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%phi_urem = phi i6 [ %idx_urem, %1 ], [ 0, %arrayctor.loop3.preheader ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%index_assign_cast3 = zext i6 %bvh_d_index to i32" [cnn.cpp:58]
ST_2 : Operation 35 [1/1] (1.42ns)   --->   "%exitcond5 = icmp eq i6 %bvh_d_index, -15" [cnn.cpp:58]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%i = add i6 %bvh_d_index, 1" [cnn.cpp:58]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %2, label %0" [cnn.cpp:58]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %input_V_read, i32 %index_assign_cast3)" [cnn.cpp:58]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i1.i12(i1 %tmp, i12 0)" [cnn.cpp:58]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i6 %phi_urem to i3"
ST_2 : Operation 42 [1/1] (1.67ns)   --->   "%next_mul = add i13 86, %phi_mul"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_63 = call i5 @_ssdm_op_PartSelect.i5.i13.i32.i32(i13 %phi_mul, i32 8, i32 12)"
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%newIndex1 = zext i5 %tmp_63 to i64"
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%mem_conv1_0_V_addr = getelementptr [267 x i13]* %mem_conv1_0_V, i64 0, i64 %newIndex1" [cnn.cpp:58]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%mem_conv1_1_V_addr = getelementptr [267 x i13]* %mem_conv1_1_V, i64 0, i64 %newIndex1" [cnn.cpp:58]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%mem_conv1_2_V_addr = getelementptr [266 x i13]* %mem_conv1_2_V, i64 0, i64 %newIndex1" [cnn.cpp:58]
ST_2 : Operation 48 [1/1] (1.13ns)   --->   "switch i3 %tmp_62, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [cnn.cpp:58]
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "store i13 %tmp_s, i13* %mem_conv1_1_V_addr, align 2" [cnn.cpp:58]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [cnn.cpp:58]
ST_2 : Operation 51 [1/1] (3.25ns)   --->   "store i13 %tmp_s, i13* %mem_conv1_0_V_addr, align 2" [cnn.cpp:58]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [cnn.cpp:58]
ST_2 : Operation 53 [1/1] (3.25ns)   --->   "store i13 %tmp_s, i13* %mem_conv1_2_V_addr, align 2" [cnn.cpp:58]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [cnn.cpp:58]
ST_2 : Operation 55 [1/1] (1.82ns)   --->   "%next_urem = add i6 %phi_urem, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.42ns)   --->   "%tmp_73 = icmp ult i6 %next_urem, 3"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.18ns)   --->   "%idx_urem = select i1 %tmp_73, i6 %next_urem, i6 0"   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn.cpp:58]
ST_2 : Operation 59 [2/2] (0.00ns)   --->   "call fastcc void @perform_conv.1([267 x i13]* %mem_conv1_0_V, [267 x i13]* %mem_conv1_1_V, [266 x i13]* %mem_conv1_2_V, [160 x i14]* %mem_conv2_0_V, [160 x i14]* %mem_conv2_1_V, [160 x i14]* %mem_conv2_2_V, [160 x i14]* %mem_conv2_3_V, [160 x i14]* %mem_conv2_4_V)" [cnn.cpp:66]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 60 [1/2] (0.00ns)   --->   "call fastcc void @perform_conv.1([267 x i13]* %mem_conv1_0_V, [267 x i13]* %mem_conv1_1_V, [266 x i13]* %mem_conv1_2_V, [160 x i14]* %mem_conv2_0_V, [160 x i14]* %mem_conv2_1_V, [160 x i14]* %mem_conv2_2_V, [160 x i14]* %mem_conv2_3_V, [160 x i14]* %mem_conv2_4_V)" [cnn.cpp:66]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 61 [2/2] (0.00ns)   --->   "call fastcc void @perform_conv([160 x i14]* %mem_conv2_0_V, [160 x i14]* %mem_conv2_1_V, [160 x i14]* %mem_conv2_2_V, [160 x i14]* %mem_conv2_3_V, [160 x i14]* %mem_conv2_4_V, [576 x i14]* %mem_conv3_V)" [cnn.cpp:68]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @perform_conv([160 x i14]* %mem_conv2_0_V, [160 x i14]* %mem_conv2_1_V, [160 x i14]* %mem_conv2_2_V, [160 x i14]* %mem_conv2_3_V, [160 x i14]* %mem_conv2_4_V, [576 x i14]* %mem_conv3_V)" [cnn.cpp:68]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 63 [2/2] (0.00ns)   --->   "call fastcc void @reshape([576 x i14]* %mem_conv3_V, [576 x i14]* %reshape_output_V)" [cnn.cpp:70]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 1.77ns
ST_7 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @reshape([576 x i14]* %mem_conv3_V, [576 x i14]* %reshape_output_V)" [cnn.cpp:70]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 65 [1/1] (1.76ns)   --->   "br label %3" [cnn.cpp:75]

 <State 8> : 3.25ns
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%i4 = phi i10 [ 0, %2 ], [ %i_3, %_ifconv ]"
ST_8 : Operation 67 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %i4, -448" [cnn.cpp:75]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"
ST_8 : Operation 69 [1/1] (1.73ns)   --->   "%i_3 = add i10 %i4, 1" [cnn.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %_ifconv" [cnn.cpp:75]
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_22 = zext i10 %i4 to i64" [cnn.cpp:78]
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%reshape_output_V_add = getelementptr [576 x i14]* %reshape_output_V, i64 0, i64 %tmp_22" [cnn.cpp:78]
ST_8 : Operation 73 [2/2] (3.25ns)   --->   "%p_Val2_s = load i14* %reshape_output_V_add, align 2" [cnn.cpp:78]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [cnn.cpp:82]

 <State 9> : 3.25ns
ST_9 : Operation 75 [1/2] (3.25ns)   --->   "%p_Val2_s = load i14* %reshape_output_V_add, align 2" [cnn.cpp:78]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 13)" [cnn.cpp:78]

 <State 10> : 8.46ns
ST_10 : Operation 77 [1/1] (2.20ns)   --->   "%tmp_23 = icmp eq i14 %p_Val2_s, 0" [cnn.cpp:78]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (1.81ns)   --->   "%tmp_24 = sub i14 0, %p_Val2_s" [cnn.cpp:78]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.70ns)   --->   "%p_Val2_5 = select i1 %is_neg, i14 %tmp_24, i14 %p_Val2_s" [cnn.cpp:78]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_3 = call i14 @llvm.part.select.i14(i14 %p_Val2_5, i32 13, i32 0) nounwind" [cnn.cpp:78]
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_3)" [cnn.cpp:78]
ST_10 : Operation 82 [1/1] (3.39ns)   --->   "%num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_4, i1 true) nounwind" [cnn.cpp:78]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (2.55ns)   --->   "%msb_idx = sub nsw i32 13, %num_zeros" [cnn.cpp:78]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i32 %msb_idx to i31" [cnn.cpp:78]
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)" [cnn.cpp:78]

 <State 11> : 7.68ns
ST_11 : Operation 86 [1/1] (0.73ns)   --->   "%msb_idx_1 = select i1 %tmp_66, i31 0, i31 %tmp_65" [cnn.cpp:78]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%msb_idx_1_cast = zext i31 %msb_idx_1 to i32" [cnn.cpp:78]
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_67 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_1, i32 5, i32 30)" [cnn.cpp:78]
ST_11 : Operation 89 [1/1] (2.45ns)   --->   "%icmp = icmp eq i26 %tmp_67, 0" [cnn.cpp:78]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp32_V = zext i14 %p_Val2_5 to i32" [cnn.cpp:78]
ST_11 : Operation 91 [1/1] (2.52ns)   --->   "%tmp_27 = sub nsw i32 31, %msb_idx_1_cast" [cnn.cpp:78]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp32_V_1 = shl i32 %tmp32_V, %tmp_27" [cnn.cpp:78]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i31 %msb_idx_1 to i4" [cnn.cpp:78]
ST_11 : Operation 94 [1/1] (1.73ns)   --->   "%tmp_69 = add i4 1, %tmp_68" [cnn.cpp:78]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp_70 = zext i4 %tmp_69 to i14" [cnn.cpp:78]
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%p_Result_s = lshr i14 %p_Val2_5, %tmp_70" [cnn.cpp:78]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp32_V_2 = zext i14 %p_Result_s to i32" [cnn.cpp:78]
ST_11 : Operation 98 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp32_V_3 = select i1 %icmp, i32 %tmp32_V_1, i32 %tmp32_V_2" [cnn.cpp:78]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 12> : 6.41ns
ST_12 : Operation 99 [6/6] (6.41ns)   --->   "%f = uitofp i32 %tmp32_V_3 to float" [cnn.cpp:78]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 13> : 6.41ns
ST_13 : Operation 100 [5/6] (6.41ns)   --->   "%f = uitofp i32 %tmp32_V_3 to float" [cnn.cpp:78]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 14> : 6.41ns
ST_14 : Operation 101 [4/6] (6.41ns)   --->   "%f = uitofp i32 %tmp32_V_3 to float" [cnn.cpp:78]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 15> : 6.41ns
ST_15 : Operation 102 [3/6] (6.41ns)   --->   "%f = uitofp i32 %tmp32_V_3 to float" [cnn.cpp:78]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 16> : 6.41ns
ST_16 : Operation 103 [2/6] (6.41ns)   --->   "%f = uitofp i32 %tmp32_V_3 to float" [cnn.cpp:78]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 17> : 7.96ns
ST_17 : Operation 104 [1/6] (6.41ns)   --->   "%f = uitofp i32 %tmp32_V_3 to float" [cnn.cpp:78]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%tmp32_V_6 = bitcast float %f to i32" [cnn.cpp:78]
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_6, i32 23, i32 30)" [cnn.cpp:78]
ST_17 : Operation 107 [1/1] (1.55ns)   --->   "%tmp_29 = icmp ne i8 %p_Result_8, -98" [cnn.cpp:78]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 5.87ns
ST_18 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_72 = trunc i32 %msb_idx to i8" [cnn.cpp:78]
ST_18 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp1_cast_cast = select i1 %tmp_29, i8 116, i8 115" [cnn.cpp:78]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 110 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Repl2_2_trunc = add i8 %tmp1_cast_cast, %tmp_72" [cnn.cpp:78]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_31 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_2_trunc)" [cnn.cpp:78]
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_5 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_6, i9 %tmp_31, i32 23, i32 31)" [cnn.cpp:78]
ST_18 : Operation 113 [1/1] (0.69ns)   --->   "%val_assign = select i1 %tmp_23, i32 0, i32 %p_Result_5" [cnn.cpp:79]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [576 x i32]* %output_V, i64 0, i64 %tmp_22" [cnn.cpp:79]
ST_18 : Operation 115 [1/1] (3.25ns)   --->   "store i32 %val_assign, i32* %output_V_addr, align 4" [cnn.cpp:79]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "br label %3" [cnn.cpp:75]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn.cpp:58) [20]  (1.77 ns)

 <State 2>: 4.44ns
The critical path consists of the following:
	'phi' operation ('phi_urem') with incoming values : ('idx_urem') [22]  (0 ns)
	'add' operation ('next_urem') [49]  (1.83 ns)
	'icmp' operation ('tmp_73') [50]  (1.43 ns)
	'select' operation ('idx_urem') [51]  (1.19 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn.cpp:75) [59]  (1.77 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn.cpp:75) [59]  (0 ns)
	'getelementptr' operation ('reshape_output_V_add', cnn.cpp:78) [66]  (0 ns)
	'load' operation ('__Val2__', cnn.cpp:78) on array 'reshape_output_V' [67]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn.cpp:78) on array 'reshape_output_V' [67]  (3.25 ns)

 <State 10>: 8.46ns
The critical path consists of the following:
	'sub' operation ('tmp_24', cnn.cpp:78) [70]  (1.81 ns)
	'select' operation ('__Val2__', cnn.cpp:78) [71]  (0.702 ns)
	'cttz' operation ('num_zeros', cnn.cpp:78) [74]  (3.4 ns)
	'sub' operation ('msb_idx', cnn.cpp:78) [75]  (2.55 ns)

 <State 11>: 7.68ns
The critical path consists of the following:
	'select' operation ('msb_idx', cnn.cpp:78) [78]  (0.733 ns)
	'sub' operation ('tmp_27', cnn.cpp:78) [83]  (2.52 ns)
	'shl' operation ('tmp32.V', cnn.cpp:78) [84]  (0 ns)
	'select' operation ('tmp32.V', cnn.cpp:78) [90]  (4.42 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', cnn.cpp:78) [91]  (6.41 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', cnn.cpp:78) [91]  (6.41 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', cnn.cpp:78) [91]  (6.41 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', cnn.cpp:78) [91]  (6.41 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', cnn.cpp:78) [91]  (6.41 ns)

 <State 17>: 7.96ns
The critical path consists of the following:
	'uitofp' operation ('f', cnn.cpp:78) [91]  (6.41 ns)
	'icmp' operation ('tmp_29', cnn.cpp:78) [94]  (1.55 ns)

 <State 18>: 5.87ns
The critical path consists of the following:
	'add' operation ('p_Repl2_2_trunc', cnn.cpp:78) [97]  (1.92 ns)
	'select' operation ('val', cnn.cpp:79) [100]  (0.698 ns)
	'store' operation (cnn.cpp:79) of variable 'val', cnn.cpp:79 on array 'output_V' [102]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
