// Seed: 3798784026
module module_0 (
    input wand id_0,
    input wire id_1,
    output tri1 id_2
    , id_9,
    input supply0 id_3,
    output tri0 id_4
    , id_10,
    input wire id_5,
    input uwire id_6,
    input wor id_7
);
  assign id_2 = id_6;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wand  id_0,
    output tri0  id_1,
    output tri0  id_2,
    output tri1  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  tri0  id_6,
    output tri1  id_7,
    output tri0  id_8,
    output uwire id_9
);
  logic id_11;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_1,
      id_4,
      id_7,
      id_6,
      id_6,
      id_6
  );
  assign id_2 = 1;
  wire id_12;
  logic id_13, id_14;
endmodule
