
CANalog_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b10  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08004c98  08004c98  00014c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d1c  08004d1c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004d1c  08004d1c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d1c  08004d1c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d1c  08004d1c  00014d1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d20  08004d20  00014d20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004d24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  20000010  08004d30  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200001a0  08004d30  000201a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000119fc  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c77  00000000  00000000  00031a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  000346b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d98  00000000  00000000  000355c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d112  00000000  00000000  00036358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001363b  00000000  00000000  0005346a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7488  00000000  00000000  00066aa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010df2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d5c  00000000  00000000  0010df80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004c80 	.word	0x08004c80

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08004c80 	.word	0x08004c80

080001c8 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80001cc:	4b17      	ldr	r3, [pc, #92]	; (800022c <MX_CAN_Init+0x64>)
 80001ce:	4a18      	ldr	r2, [pc, #96]	; (8000230 <MX_CAN_Init+0x68>)
 80001d0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 80001d2:	4b16      	ldr	r3, [pc, #88]	; (800022c <MX_CAN_Init+0x64>)
 80001d4:	2210      	movs	r2, #16
 80001d6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_SILENT;
 80001d8:	4b14      	ldr	r3, [pc, #80]	; (800022c <MX_CAN_Init+0x64>)
 80001da:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80001de:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80001e0:	4b12      	ldr	r3, [pc, #72]	; (800022c <MX_CAN_Init+0x64>)
 80001e2:	2200      	movs	r2, #0
 80001e4:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 80001e6:	4b11      	ldr	r3, [pc, #68]	; (800022c <MX_CAN_Init+0x64>)
 80001e8:	2200      	movs	r2, #0
 80001ea:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80001ec:	4b0f      	ldr	r3, [pc, #60]	; (800022c <MX_CAN_Init+0x64>)
 80001ee:	2200      	movs	r2, #0
 80001f0:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80001f2:	4b0e      	ldr	r3, [pc, #56]	; (800022c <MX_CAN_Init+0x64>)
 80001f4:	2200      	movs	r2, #0
 80001f6:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80001f8:	4b0c      	ldr	r3, [pc, #48]	; (800022c <MX_CAN_Init+0x64>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80001fe:	4b0b      	ldr	r3, [pc, #44]	; (800022c <MX_CAN_Init+0x64>)
 8000200:	2200      	movs	r2, #0
 8000202:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000204:	4b09      	ldr	r3, [pc, #36]	; (800022c <MX_CAN_Init+0x64>)
 8000206:	2200      	movs	r2, #0
 8000208:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800020a:	4b08      	ldr	r3, [pc, #32]	; (800022c <MX_CAN_Init+0x64>)
 800020c:	2200      	movs	r2, #0
 800020e:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000210:	4b06      	ldr	r3, [pc, #24]	; (800022c <MX_CAN_Init+0x64>)
 8000212:	2200      	movs	r2, #0
 8000214:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000216:	4805      	ldr	r0, [pc, #20]	; (800022c <MX_CAN_Init+0x64>)
 8000218:	f001 f8cc 	bl	80013b4 <HAL_CAN_Init>
 800021c:	4603      	mov	r3, r0
 800021e:	2b00      	cmp	r3, #0
 8000220:	d001      	beq.n	8000226 <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 8000222:	f000 fed3 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000226:	bf00      	nop
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	2000002c 	.word	0x2000002c
 8000230:	40006400 	.word	0x40006400

08000234 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b08a      	sub	sp, #40	; 0x28
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800023c:	f107 0314 	add.w	r3, r7, #20
 8000240:	2200      	movs	r2, #0
 8000242:	601a      	str	r2, [r3, #0]
 8000244:	605a      	str	r2, [r3, #4]
 8000246:	609a      	str	r2, [r3, #8]
 8000248:	60da      	str	r2, [r3, #12]
 800024a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a18      	ldr	r2, [pc, #96]	; (80002b4 <HAL_CAN_MspInit+0x80>)
 8000252:	4293      	cmp	r3, r2
 8000254:	d129      	bne.n	80002aa <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000256:	4b18      	ldr	r3, [pc, #96]	; (80002b8 <HAL_CAN_MspInit+0x84>)
 8000258:	69db      	ldr	r3, [r3, #28]
 800025a:	4a17      	ldr	r2, [pc, #92]	; (80002b8 <HAL_CAN_MspInit+0x84>)
 800025c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000260:	61d3      	str	r3, [r2, #28]
 8000262:	4b15      	ldr	r3, [pc, #84]	; (80002b8 <HAL_CAN_MspInit+0x84>)
 8000264:	69db      	ldr	r3, [r3, #28]
 8000266:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800026a:	613b      	str	r3, [r7, #16]
 800026c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800026e:	4b12      	ldr	r3, [pc, #72]	; (80002b8 <HAL_CAN_MspInit+0x84>)
 8000270:	695b      	ldr	r3, [r3, #20]
 8000272:	4a11      	ldr	r2, [pc, #68]	; (80002b8 <HAL_CAN_MspInit+0x84>)
 8000274:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000278:	6153      	str	r3, [r2, #20]
 800027a:	4b0f      	ldr	r3, [pc, #60]	; (80002b8 <HAL_CAN_MspInit+0x84>)
 800027c:	695b      	ldr	r3, [r3, #20]
 800027e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000282:	60fb      	str	r3, [r7, #12]
 8000284:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000286:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800028a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800028c:	2302      	movs	r3, #2
 800028e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000290:	2300      	movs	r3, #0
 8000292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000294:	2303      	movs	r3, #3
 8000296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 8000298:	2309      	movs	r3, #9
 800029a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800029c:	f107 0314 	add.w	r3, r7, #20
 80002a0:	4619      	mov	r1, r3
 80002a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002a6:	f001 fe0b 	bl	8001ec0 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 80002aa:	bf00      	nop
 80002ac:	3728      	adds	r7, #40	; 0x28
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	bf00      	nop
 80002b4:	40006400 	.word	0x40006400
 80002b8:	40021000 	.word	0x40021000

080002bc <HAL_CAN_MspDeInit>:

void HAL_CAN_MspDeInit(CAN_HandleTypeDef* canHandle)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]

  if(canHandle->Instance==CAN)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a09      	ldr	r2, [pc, #36]	; (80002f0 <HAL_CAN_MspDeInit+0x34>)
 80002ca:	4293      	cmp	r3, r2
 80002cc:	d10b      	bne.n	80002e6 <HAL_CAN_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN CAN_MspDeInit 0 */

  /* USER CODE END CAN_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 80002ce:	4b09      	ldr	r3, [pc, #36]	; (80002f4 <HAL_CAN_MspDeInit+0x38>)
 80002d0:	69db      	ldr	r3, [r3, #28]
 80002d2:	4a08      	ldr	r2, [pc, #32]	; (80002f4 <HAL_CAN_MspDeInit+0x38>)
 80002d4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80002d8:	61d3      	str	r3, [r2, #28]

    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 80002da:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80002de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002e2:	f001 ff5f 	bl	80021a4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN CAN_MspDeInit 1 */

  /* USER CODE END CAN_MspDeInit 1 */
  }
}
 80002e6:	bf00      	nop
 80002e8:	3708      	adds	r7, #8
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	40006400 	.word	0x40006400
 80002f4:	40021000 	.word	0x40021000

080002f8 <can_set_bit_timing>:
		.TimeSeg1 = CAN_BS1_13TQ,
		.TimeSeg2 = CAN_BS2_2TQ
};

/* set the can bit timing based on baud rate in signal handler */
void can_set_bit_timing(Signal_Handle_t *hsignal, CAN_HandleTypeDef *hcan) {
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	6078      	str	r0, [r7, #4]
 8000300:	6039      	str	r1, [r7, #0]
	switch(hsignal->can_baud) {
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	891b      	ldrh	r3, [r3, #8]
 8000306:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800030a:	f000 80b8 	beq.w	800047e <can_set_bit_timing+0x186>
 800030e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000312:	f300 80c3 	bgt.w	800049c <can_set_bit_timing+0x1a4>
 8000316:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800031a:	f000 80a2 	beq.w	8000462 <can_set_bit_timing+0x16a>
 800031e:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8000322:	f300 80bb 	bgt.w	800049c <can_set_bit_timing+0x1a4>
 8000326:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800032a:	f000 808b 	beq.w	8000444 <can_set_bit_timing+0x14c>
 800032e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000332:	f300 80b3 	bgt.w	800049c <can_set_bit_timing+0x1a4>
 8000336:	2bfa      	cmp	r3, #250	; 0xfa
 8000338:	d075      	beq.n	8000426 <can_set_bit_timing+0x12e>
 800033a:	2bfa      	cmp	r3, #250	; 0xfa
 800033c:	f300 80ae 	bgt.w	800049c <can_set_bit_timing+0x1a4>
 8000340:	2b7d      	cmp	r3, #125	; 0x7d
 8000342:	d061      	beq.n	8000408 <can_set_bit_timing+0x110>
 8000344:	2b7d      	cmp	r3, #125	; 0x7d
 8000346:	f300 80a9 	bgt.w	800049c <can_set_bit_timing+0x1a4>
 800034a:	2b64      	cmp	r3, #100	; 0x64
 800034c:	d04d      	beq.n	80003ea <can_set_bit_timing+0xf2>
 800034e:	2b64      	cmp	r3, #100	; 0x64
 8000350:	f300 80a4 	bgt.w	800049c <can_set_bit_timing+0x1a4>
 8000354:	2b53      	cmp	r3, #83	; 0x53
 8000356:	d039      	beq.n	80003cc <can_set_bit_timing+0xd4>
 8000358:	2b53      	cmp	r3, #83	; 0x53
 800035a:	f300 809f 	bgt.w	800049c <can_set_bit_timing+0x1a4>
 800035e:	2b32      	cmp	r3, #50	; 0x32
 8000360:	d025      	beq.n	80003ae <can_set_bit_timing+0xb6>
 8000362:	2b32      	cmp	r3, #50	; 0x32
 8000364:	f300 809a 	bgt.w	800049c <can_set_bit_timing+0x1a4>
 8000368:	2b0a      	cmp	r3, #10
 800036a:	d002      	beq.n	8000372 <can_set_bit_timing+0x7a>
 800036c:	2b14      	cmp	r3, #20
 800036e:	d00f      	beq.n	8000390 <can_set_bit_timing+0x98>
		hcan->Init.SyncJumpWidth 	= bitRate_1000kbps.SyncJumpWidth;
		hcan->Init.TimeSeg1 		= bitRate_1000kbps.TimeSeg1;
		hcan->Init.TimeSeg2 		= bitRate_1000kbps.TimeSeg2;
		break;
	default:
		break;
 8000370:	e094      	b.n	800049c <can_set_bit_timing+0x1a4>
		hcan->Init.Prescaler 		= bitRate_10kbps.Prescaler;
 8000372:	22c8      	movs	r2, #200	; 0xc8
 8000374:	683b      	ldr	r3, [r7, #0]
 8000376:	605a      	str	r2, [r3, #4]
		hcan->Init.SyncJumpWidth 	= bitRate_10kbps.SyncJumpWidth;
 8000378:	2200      	movs	r2, #0
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	60da      	str	r2, [r3, #12]
		hcan->Init.TimeSeg1 		= bitRate_10kbps.TimeSeg1;
 800037e:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000382:	683b      	ldr	r3, [r7, #0]
 8000384:	611a      	str	r2, [r3, #16]
		hcan->Init.TimeSeg2 		= bitRate_10kbps.TimeSeg2;
 8000386:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800038a:	683b      	ldr	r3, [r7, #0]
 800038c:	615a      	str	r2, [r3, #20]
		break;
 800038e:	e086      	b.n	800049e <can_set_bit_timing+0x1a6>
		hcan->Init.Prescaler 		= bitRate_20kbps.Prescaler;
 8000390:	2264      	movs	r2, #100	; 0x64
 8000392:	683b      	ldr	r3, [r7, #0]
 8000394:	605a      	str	r2, [r3, #4]
		hcan->Init.SyncJumpWidth 	= bitRate_20kbps.SyncJumpWidth;
 8000396:	2200      	movs	r2, #0
 8000398:	683b      	ldr	r3, [r7, #0]
 800039a:	60da      	str	r2, [r3, #12]
		hcan->Init.TimeSeg1 		= bitRate_20kbps.TimeSeg1;
 800039c:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80003a0:	683b      	ldr	r3, [r7, #0]
 80003a2:	611a      	str	r2, [r3, #16]
		hcan->Init.TimeSeg2 		= bitRate_20kbps.TimeSeg2;
 80003a4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80003a8:	683b      	ldr	r3, [r7, #0]
 80003aa:	615a      	str	r2, [r3, #20]
		break;
 80003ac:	e077      	b.n	800049e <can_set_bit_timing+0x1a6>
		hcan->Init.Prescaler 		= bitRate_50kbps.Prescaler;
 80003ae:	2228      	movs	r2, #40	; 0x28
 80003b0:	683b      	ldr	r3, [r7, #0]
 80003b2:	605a      	str	r2, [r3, #4]
		hcan->Init.SyncJumpWidth 	= bitRate_50kbps.SyncJumpWidth;
 80003b4:	2200      	movs	r2, #0
 80003b6:	683b      	ldr	r3, [r7, #0]
 80003b8:	60da      	str	r2, [r3, #12]
		hcan->Init.TimeSeg1 		= bitRate_50kbps.TimeSeg1;
 80003ba:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80003be:	683b      	ldr	r3, [r7, #0]
 80003c0:	611a      	str	r2, [r3, #16]
		hcan->Init.TimeSeg2 		= bitRate_50kbps.TimeSeg2;
 80003c2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80003c6:	683b      	ldr	r3, [r7, #0]
 80003c8:	615a      	str	r2, [r3, #20]
		break;
 80003ca:	e068      	b.n	800049e <can_set_bit_timing+0x1a6>
		hcan->Init.Prescaler 		= bitRate_83kbps.Prescaler;
 80003cc:	2218      	movs	r2, #24
 80003ce:	683b      	ldr	r3, [r7, #0]
 80003d0:	605a      	str	r2, [r3, #4]
		hcan->Init.SyncJumpWidth 	= bitRate_83kbps.SyncJumpWidth;
 80003d2:	2200      	movs	r2, #0
 80003d4:	683b      	ldr	r3, [r7, #0]
 80003d6:	60da      	str	r2, [r3, #12]
		hcan->Init.TimeSeg1 		= bitRate_83kbps.TimeSeg1;
 80003d8:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80003dc:	683b      	ldr	r3, [r7, #0]
 80003de:	611a      	str	r2, [r3, #16]
		hcan->Init.TimeSeg2 		= bitRate_83kbps.TimeSeg2;
 80003e0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80003e4:	683b      	ldr	r3, [r7, #0]
 80003e6:	615a      	str	r2, [r3, #20]
		break;
 80003e8:	e059      	b.n	800049e <can_set_bit_timing+0x1a6>
		hcan->Init.Prescaler 		= bitRate_100kbps.Prescaler;
 80003ea:	2214      	movs	r2, #20
 80003ec:	683b      	ldr	r3, [r7, #0]
 80003ee:	605a      	str	r2, [r3, #4]
		hcan->Init.SyncJumpWidth 	= bitRate_100kbps.SyncJumpWidth;
 80003f0:	2200      	movs	r2, #0
 80003f2:	683b      	ldr	r3, [r7, #0]
 80003f4:	60da      	str	r2, [r3, #12]
		hcan->Init.TimeSeg1 		= bitRate_100kbps.TimeSeg1;
 80003f6:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80003fa:	683b      	ldr	r3, [r7, #0]
 80003fc:	611a      	str	r2, [r3, #16]
		hcan->Init.TimeSeg2 		= bitRate_100kbps.TimeSeg2;
 80003fe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000402:	683b      	ldr	r3, [r7, #0]
 8000404:	615a      	str	r2, [r3, #20]
		break;
 8000406:	e04a      	b.n	800049e <can_set_bit_timing+0x1a6>
		hcan->Init.Prescaler 		= bitRate_125kbps.Prescaler;
 8000408:	2210      	movs	r2, #16
 800040a:	683b      	ldr	r3, [r7, #0]
 800040c:	605a      	str	r2, [r3, #4]
		hcan->Init.SyncJumpWidth 	= bitRate_125kbps.SyncJumpWidth;
 800040e:	2200      	movs	r2, #0
 8000410:	683b      	ldr	r3, [r7, #0]
 8000412:	60da      	str	r2, [r3, #12]
		hcan->Init.TimeSeg1 		= bitRate_125kbps.TimeSeg1;
 8000414:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000418:	683b      	ldr	r3, [r7, #0]
 800041a:	611a      	str	r2, [r3, #16]
		hcan->Init.TimeSeg2 		= bitRate_125kbps.TimeSeg2;
 800041c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000420:	683b      	ldr	r3, [r7, #0]
 8000422:	615a      	str	r2, [r3, #20]
		break;
 8000424:	e03b      	b.n	800049e <can_set_bit_timing+0x1a6>
		hcan->Init.Prescaler 		= bitRate_250kbps.Prescaler;
 8000426:	2208      	movs	r2, #8
 8000428:	683b      	ldr	r3, [r7, #0]
 800042a:	605a      	str	r2, [r3, #4]
		hcan->Init.SyncJumpWidth 	= bitRate_250kbps.SyncJumpWidth;
 800042c:	2200      	movs	r2, #0
 800042e:	683b      	ldr	r3, [r7, #0]
 8000430:	60da      	str	r2, [r3, #12]
		hcan->Init.TimeSeg1 		= bitRate_250kbps.TimeSeg1;
 8000432:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000436:	683b      	ldr	r3, [r7, #0]
 8000438:	611a      	str	r2, [r3, #16]
		hcan->Init.TimeSeg2 		= bitRate_250kbps.TimeSeg2;
 800043a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800043e:	683b      	ldr	r3, [r7, #0]
 8000440:	615a      	str	r2, [r3, #20]
		break;
 8000442:	e02c      	b.n	800049e <can_set_bit_timing+0x1a6>
		hcan->Init.Prescaler 		= bitRate_500kbps.Prescaler;
 8000444:	2204      	movs	r2, #4
 8000446:	683b      	ldr	r3, [r7, #0]
 8000448:	605a      	str	r2, [r3, #4]
		hcan->Init.SyncJumpWidth 	= bitRate_500kbps.SyncJumpWidth;
 800044a:	2200      	movs	r2, #0
 800044c:	683b      	ldr	r3, [r7, #0]
 800044e:	60da      	str	r2, [r3, #12]
		hcan->Init.TimeSeg1 		= bitRate_500kbps.TimeSeg1;
 8000450:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000454:	683b      	ldr	r3, [r7, #0]
 8000456:	611a      	str	r2, [r3, #16]
		hcan->Init.TimeSeg2 		= bitRate_500kbps.TimeSeg2;
 8000458:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800045c:	683b      	ldr	r3, [r7, #0]
 800045e:	615a      	str	r2, [r3, #20]
		break;
 8000460:	e01d      	b.n	800049e <can_set_bit_timing+0x1a6>
		hcan->Init.Prescaler 		= bitRate_800kbps.Prescaler;
 8000462:	2204      	movs	r2, #4
 8000464:	683b      	ldr	r3, [r7, #0]
 8000466:	605a      	str	r2, [r3, #4]
		hcan->Init.SyncJumpWidth 	= bitRate_800kbps.SyncJumpWidth;
 8000468:	2200      	movs	r2, #0
 800046a:	683b      	ldr	r3, [r7, #0]
 800046c:	60da      	str	r2, [r3, #12]
		hcan->Init.TimeSeg1 		= bitRate_800kbps.TimeSeg1;
 800046e:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8000472:	683b      	ldr	r3, [r7, #0]
 8000474:	611a      	str	r2, [r3, #16]
		hcan->Init.TimeSeg2 		= bitRate_800kbps.TimeSeg2;
 8000476:	2200      	movs	r2, #0
 8000478:	683b      	ldr	r3, [r7, #0]
 800047a:	615a      	str	r2, [r3, #20]
		break;
 800047c:	e00f      	b.n	800049e <can_set_bit_timing+0x1a6>
		hcan->Init.Prescaler 		= bitRate_1000kbps.Prescaler;
 800047e:	2202      	movs	r2, #2
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	605a      	str	r2, [r3, #4]
		hcan->Init.SyncJumpWidth 	= bitRate_1000kbps.SyncJumpWidth;
 8000484:	2200      	movs	r2, #0
 8000486:	683b      	ldr	r3, [r7, #0]
 8000488:	60da      	str	r2, [r3, #12]
		hcan->Init.TimeSeg1 		= bitRate_1000kbps.TimeSeg1;
 800048a:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	611a      	str	r2, [r3, #16]
		hcan->Init.TimeSeg2 		= bitRate_1000kbps.TimeSeg2;
 8000492:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000496:	683b      	ldr	r3, [r7, #0]
 8000498:	615a      	str	r2, [r3, #20]
		break;
 800049a:	e000      	b.n	800049e <can_set_bit_timing+0x1a6>
		break;
 800049c:	bf00      	nop
	}


}
 800049e:	bf00      	nop
 80004a0:	370c      	adds	r7, #12
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr
	...

080004ac <signal_init>:
							  16, 17, 18, 19, 20, 21, 22, 23,
							   8,  9, 10, 11, 12, 13, 14, 15,
							   0,  1,  2,  3,  4,  5,  6,  7};

/* initialize signal handle with default values at startup */
void signal_init(Signal_Handle_t *hsignal) {
 80004ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80004b0:	b085      	sub	sp, #20
 80004b2:	af00      	add	r7, sp, #0
 80004b4:	6078      	str	r0, [r7, #4]

//	hsignal->sn = calc_sn();
	hsignal->can_baud = CAN_BAUD;
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	22fa      	movs	r2, #250	; 0xfa
 80004ba:	811a      	strh	r2, [r3, #8]
	hsignal->can_id = CAN_ID;
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	4a2c      	ldr	r2, [pc, #176]	; (8000570 <signal_init+0xc4>)
 80004c0:	60da      	str	r2, [r3, #12]
	hsignal->can_type = CAN_ID_TYPE;
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	221d      	movs	r2, #29
 80004c6:	729a      	strb	r2, [r3, #10]
	hsignal->endianness = CAN_SIGNAL_ENDIAN;
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	220c      	movs	r2, #12
 80004cc:	749a      	strb	r2, [r3, #18]
	hsignal->start_bit = CAN_SIGNAL_START_BIT;
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	2200      	movs	r2, #0
 80004d2:	741a      	strb	r2, [r3, #16]
	hsignal->bit_len = CAN_SIGNAL_BIT_LEN;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	2210      	movs	r2, #16
 80004d8:	745a      	strb	r2, [r3, #17]
	hsignal->max = CAN_SIGNAL_MAX;
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	f649 4240 	movw	r2, #40000	; 0x9c40
 80004e0:	829a      	strh	r2, [r3, #20]
	hsignal->min = CAN_SIGNAL_MIN;
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	2200      	movs	r2, #0
 80004e6:	82da      	strh	r2, [r3, #22]
	hsignal->dac_out = 0;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	2200      	movs	r2, #0
 80004ec:	851a      	strh	r2, [r3, #40]	; 0x28
	hsignal->term = TERMINATION_OFF;
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	2200      	movs	r2, #0
 80004f2:	761a      	strb	r2, [r3, #24]

	HAL_GPIO_WritePin(CAN_TERM_GPIO_Port, CAN_TERM_Pin, GPIO_PIN_RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004fe:	f001 ff3d 	bl	800237c <HAL_GPIO_WritePin>

	hsignal->mask = 0;
 8000502:	6879      	ldr	r1, [r7, #4]
 8000504:	f04f 0200 	mov.w	r2, #0
 8000508:	f04f 0300 	mov.w	r3, #0
 800050c:	e9c1 2308 	strd	r2, r3, [r1, #32]
	for (uint8_t i=0; i<hsignal->bit_len; i++) {
 8000510:	2300      	movs	r3, #0
 8000512:	73fb      	strb	r3, [r7, #15]
 8000514:	e021      	b.n	800055a <signal_init+0xae>
		hsignal->mask += 1ULL << i;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800051c:	7bfe      	ldrb	r6, [r7, #15]
 800051e:	f04f 0201 	mov.w	r2, #1
 8000522:	f04f 0300 	mov.w	r3, #0
 8000526:	f1a6 0e20 	sub.w	lr, r6, #32
 800052a:	f1c6 0c20 	rsb	ip, r6, #32
 800052e:	fa03 f506 	lsl.w	r5, r3, r6
 8000532:	fa02 fe0e 	lsl.w	lr, r2, lr
 8000536:	ea45 050e 	orr.w	r5, r5, lr
 800053a:	fa22 fc0c 	lsr.w	ip, r2, ip
 800053e:	ea45 050c 	orr.w	r5, r5, ip
 8000542:	fa02 f406 	lsl.w	r4, r2, r6
 8000546:	eb10 0804 	adds.w	r8, r0, r4
 800054a:	eb41 0905 	adc.w	r9, r1, r5
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	e9c3 8908 	strd	r8, r9, [r3, #32]
	for (uint8_t i=0; i<hsignal->bit_len; i++) {
 8000554:	7bfb      	ldrb	r3, [r7, #15]
 8000556:	3301      	adds	r3, #1
 8000558:	73fb      	strb	r3, [r7, #15]
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	7c5b      	ldrb	r3, [r3, #17]
 800055e:	7bfa      	ldrb	r2, [r7, #15]
 8000560:	429a      	cmp	r2, r3
 8000562:	d3d8      	bcc.n	8000516 <signal_init+0x6a>
	}
}
 8000564:	bf00      	nop
 8000566:	bf00      	nop
 8000568:	3714      	adds	r7, #20
 800056a:	46bd      	mov	sp, r7
 800056c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000570:	18efb400 	.word	0x18efb400

08000574 <signal_update>:

/* new parameters were received, update calculated values */
void signal_update(Signal_Handle_t *hsignal) {
 8000574:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000578:	b085      	sub	sp, #20
 800057a:	af00      	add	r7, sp, #0
 800057c:	6078      	str	r0, [r7, #4]

//	hsignal->sn = calc_sn();	/* esp could send wrong sn so get it again */

	if (hsignal->term == TERMINATION_ON) {
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	7e1b      	ldrb	r3, [r3, #24]
 8000582:	2b01      	cmp	r3, #1
 8000584:	d107      	bne.n	8000596 <signal_update+0x22>
		HAL_GPIO_WritePin(CAN_TERM_GPIO_Port, CAN_TERM_Pin, GPIO_PIN_SET);
 8000586:	2201      	movs	r2, #1
 8000588:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800058c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000590:	f001 fef4 	bl	800237c <HAL_GPIO_WritePin>
 8000594:	e006      	b.n	80005a4 <signal_update+0x30>
	} else {
		HAL_GPIO_WritePin(CAN_TERM_GPIO_Port, CAN_TERM_Pin, GPIO_PIN_RESET);
 8000596:	2200      	movs	r2, #0
 8000598:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800059c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005a0:	f001 feec 	bl	800237c <HAL_GPIO_WritePin>
	}

	hsignal->mask = 0;
 80005a4:	6879      	ldr	r1, [r7, #4]
 80005a6:	f04f 0200 	mov.w	r2, #0
 80005aa:	f04f 0300 	mov.w	r3, #0
 80005ae:	e9c1 2308 	strd	r2, r3, [r1, #32]
	for (uint8_t i=0; i<hsignal->bit_len; i++) {
 80005b2:	2300      	movs	r3, #0
 80005b4:	73fb      	strb	r3, [r7, #15]
 80005b6:	e021      	b.n	80005fc <signal_update+0x88>
		hsignal->mask += 1ULL << i;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80005be:	7bfe      	ldrb	r6, [r7, #15]
 80005c0:	f04f 0201 	mov.w	r2, #1
 80005c4:	f04f 0300 	mov.w	r3, #0
 80005c8:	f1a6 0e20 	sub.w	lr, r6, #32
 80005cc:	f1c6 0c20 	rsb	ip, r6, #32
 80005d0:	fa03 f506 	lsl.w	r5, r3, r6
 80005d4:	fa02 fe0e 	lsl.w	lr, r2, lr
 80005d8:	ea45 050e 	orr.w	r5, r5, lr
 80005dc:	fa22 fc0c 	lsr.w	ip, r2, ip
 80005e0:	ea45 050c 	orr.w	r5, r5, ip
 80005e4:	fa02 f406 	lsl.w	r4, r2, r6
 80005e8:	eb10 0804 	adds.w	r8, r0, r4
 80005ec:	eb41 0905 	adc.w	r9, r1, r5
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	e9c3 8908 	strd	r8, r9, [r3, #32]
	for (uint8_t i=0; i<hsignal->bit_len; i++) {
 80005f6:	7bfb      	ldrb	r3, [r7, #15]
 80005f8:	3301      	adds	r3, #1
 80005fa:	73fb      	strb	r3, [r7, #15]
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	7c5b      	ldrb	r3, [r3, #17]
 8000600:	7bfa      	ldrb	r2, [r7, #15]
 8000602:	429a      	cmp	r2, r3
 8000604:	d3d8      	bcc.n	80005b8 <signal_update+0x44>
	}
}
 8000606:	bf00      	nop
 8000608:	bf00      	nop
 800060a:	3714      	adds	r7, #20
 800060c:	46bd      	mov	sp, r7
 800060e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000612 <map>:

uint32_t map(uint32_t x, uint32_t in_min, uint32_t in_max, uint32_t out_min, uint32_t out_max) {
 8000612:	b480      	push	{r7}
 8000614:	b085      	sub	sp, #20
 8000616:	af00      	add	r7, sp, #0
 8000618:	60f8      	str	r0, [r7, #12]
 800061a:	60b9      	str	r1, [r7, #8]
 800061c:	607a      	str	r2, [r7, #4]
 800061e:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;;
 8000620:	68fa      	ldr	r2, [r7, #12]
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	1ad3      	subs	r3, r2, r3
 8000626:	69b9      	ldr	r1, [r7, #24]
 8000628:	683a      	ldr	r2, [r7, #0]
 800062a:	1a8a      	subs	r2, r1, r2
 800062c:	fb02 f203 	mul.w	r2, r2, r3
 8000630:	6879      	ldr	r1, [r7, #4]
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	1acb      	subs	r3, r1, r3
 8000636:	fbb2 f2f3 	udiv	r2, r2, r3
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	4413      	add	r3, r2
}
 800063e:	4618      	mov	r0, r3
 8000640:	3714      	adds	r7, #20
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr

0800064a <nibble_swap>:

void nibble_swap(uint64_t *val) {
 800064a:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800064e:	b087      	sub	sp, #28
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	uint64_t high_nibbles = (*val >> 4) & 0x0F0F0F0F0F0F0F0F;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	e9d3 0100 	ldrd	r0, r1, [r3]
 800065a:	f04f 0200 	mov.w	r2, #0
 800065e:	f04f 0300 	mov.w	r3, #0
 8000662:	0902      	lsrs	r2, r0, #4
 8000664:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8000668:	090b      	lsrs	r3, r1, #4
 800066a:	f04f 300f 	mov.w	r0, #252645135	; 0xf0f0f0f
 800066e:	f04f 310f 	mov.w	r1, #252645135	; 0xf0f0f0f
 8000672:	ea02 0a00 	and.w	sl, r2, r0
 8000676:	ea03 0b01 	and.w	fp, r3, r1
 800067a:	e9c7 ab04 	strd	sl, fp, [r7, #16]
	uint64_t low_nibbles  = (*val)      & 0x0F0F0F0F0F0F0F0F;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000684:	f04f 300f 	mov.w	r0, #252645135	; 0xf0f0f0f
 8000688:	f04f 310f 	mov.w	r1, #252645135	; 0xf0f0f0f
 800068c:	ea02 0800 	and.w	r8, r2, r0
 8000690:	ea03 0901 	and.w	r9, r3, r1
 8000694:	e9c7 8902 	strd	r8, r9, [r7, #8]

	*val = (low_nibbles << 4) | high_nibbles;
 8000698:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800069c:	f04f 0200 	mov.w	r2, #0
 80006a0:	f04f 0300 	mov.w	r3, #0
 80006a4:	010b      	lsls	r3, r1, #4
 80006a6:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 80006aa:	0102      	lsls	r2, r0, #4
 80006ac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80006b0:	ea42 0400 	orr.w	r4, r2, r0
 80006b4:	ea43 0501 	orr.w	r5, r3, r1
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	e9c3 4500 	strd	r4, r5, [r3]
}
 80006be:	bf00      	nop
 80006c0:	371c      	adds	r7, #28
 80006c2:	46bd      	mov	sp, r7
 80006c4:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80006c8:	4770      	bx	lr
	...

080006cc <signal_calc>:

/* get signal from frame and set DAC output */
void signal_calc(Signal_Handle_t *hsignal) {
 80006cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006d0:	b091      	sub	sp, #68	; 0x44
 80006d2:	af02      	add	r7, sp, #8
 80006d4:	6278      	str	r0, [r7, #36]	; 0x24
	uint64_t temp = 0;
 80006d6:	f04f 0200 	mov.w	r2, #0
 80006da:	f04f 0300 	mov.w	r3, #0
 80006de:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (hsignal->endianness == SIGNAL_LITTLE_ENDIAN) {
 80006e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006e4:	7c9b      	ldrb	r3, [r3, #18]
 80006e6:	2b0c      	cmp	r3, #12
 80006e8:	d14e      	bne.n	8000788 <signal_calc+0xbc>
		for (uint8_t i=0; i<sizeof(hsignal->frame); i++) {
 80006ea:	2300      	movs	r3, #0
 80006ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80006f0:	e02a      	b.n	8000748 <signal_calc+0x7c>
			temp += ((uint64_t) hsignal->frame[i] << (i * 8));
 80006f2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80006f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80006f8:	5cd3      	ldrb	r3, [r2, r3]
 80006fa:	b2da      	uxtb	r2, r3
 80006fc:	f04f 0300 	mov.w	r3, #0
 8000700:	f897 1037 	ldrb.w	r1, [r7, #55]	; 0x37
 8000704:	00c9      	lsls	r1, r1, #3
 8000706:	f1a1 0420 	sub.w	r4, r1, #32
 800070a:	f1c1 0020 	rsb	r0, r1, #32
 800070e:	fa03 fb01 	lsl.w	fp, r3, r1
 8000712:	fa02 f404 	lsl.w	r4, r2, r4
 8000716:	ea4b 0b04 	orr.w	fp, fp, r4
 800071a:	fa22 f000 	lsr.w	r0, r2, r0
 800071e:	ea4b 0b00 	orr.w	fp, fp, r0
 8000722:	fa02 fa01 	lsl.w	sl, r2, r1
 8000726:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800072a:	eb1a 0102 	adds.w	r1, sl, r2
 800072e:	6139      	str	r1, [r7, #16]
 8000730:	eb4b 0303 	adc.w	r3, fp, r3
 8000734:	617b      	str	r3, [r7, #20]
 8000736:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800073a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		for (uint8_t i=0; i<sizeof(hsignal->frame); i++) {
 800073e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000742:	3301      	adds	r3, #1
 8000744:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000748:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800074c:	2b07      	cmp	r3, #7
 800074e:	d9d0      	bls.n	80006f2 <signal_calc+0x26>
		}

		temp = temp >> hsignal->start_bit;
 8000750:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000754:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000756:	7c09      	ldrb	r1, [r1, #16]
 8000758:	f1c1 0420 	rsb	r4, r1, #32
 800075c:	f1a1 0020 	sub.w	r0, r1, #32
 8000760:	fa22 f501 	lsr.w	r5, r2, r1
 8000764:	61bd      	str	r5, [r7, #24]
 8000766:	fa03 f404 	lsl.w	r4, r3, r4
 800076a:	69bd      	ldr	r5, [r7, #24]
 800076c:	4325      	orrs	r5, r4
 800076e:	61bd      	str	r5, [r7, #24]
 8000770:	fa23 f000 	lsr.w	r0, r3, r0
 8000774:	69bc      	ldr	r4, [r7, #24]
 8000776:	4304      	orrs	r4, r0
 8000778:	61bc      	str	r4, [r7, #24]
 800077a:	40cb      	lsrs	r3, r1
 800077c:	61fb      	str	r3, [r7, #28]
 800077e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8000782:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
 8000786:	e055      	b.n	8000834 <signal_calc+0x168>
	} else {
        for(uint8_t i=0; i<sizeof(hsignal->frame); i++) {
 8000788:	2300      	movs	r3, #0
 800078a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800078e:	e02c      	b.n	80007ea <signal_calc+0x11e>
        	temp += ((uint64_t)hsignal->frame[i] << (56 - (i * 8)));
 8000790:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000794:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000796:	5cd3      	ldrb	r3, [r2, r3]
 8000798:	b2da      	uxtb	r2, r3
 800079a:	f04f 0300 	mov.w	r3, #0
 800079e:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 80007a2:	f1c1 0107 	rsb	r1, r1, #7
 80007a6:	00c9      	lsls	r1, r1, #3
 80007a8:	f1a1 0420 	sub.w	r4, r1, #32
 80007ac:	f1c1 0020 	rsb	r0, r1, #32
 80007b0:	fa03 f901 	lsl.w	r9, r3, r1
 80007b4:	fa02 f404 	lsl.w	r4, r2, r4
 80007b8:	ea49 0904 	orr.w	r9, r9, r4
 80007bc:	fa22 f000 	lsr.w	r0, r2, r0
 80007c0:	ea49 0900 	orr.w	r9, r9, r0
 80007c4:	fa02 f801 	lsl.w	r8, r2, r1
 80007c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80007cc:	eb18 0102 	adds.w	r1, r8, r2
 80007d0:	60b9      	str	r1, [r7, #8]
 80007d2:	eb49 0303 	adc.w	r3, r9, r3
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80007dc:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
        for(uint8_t i=0; i<sizeof(hsignal->frame); i++) {
 80007e0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80007e4:	3301      	adds	r3, #1
 80007e6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80007ea:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80007ee:	2b07      	cmp	r3, #7
 80007f0:	d9ce      	bls.n	8000790 <signal_calc+0xc4>
        }

        /* swap nibbles for signals that are not 8 bit aligned */
        nibble_swap(&temp);
 80007f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff ff27 	bl	800064a <nibble_swap>

        /* shift to signal data */
        temp = temp >> be_shift[hsignal->start_bit];
 80007fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000800:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000802:	7c09      	ldrb	r1, [r1, #16]
 8000804:	4608      	mov	r0, r1
 8000806:	4921      	ldr	r1, [pc, #132]	; (800088c <signal_calc+0x1c0>)
 8000808:	5c09      	ldrb	r1, [r1, r0]
 800080a:	f1c1 0420 	rsb	r4, r1, #32
 800080e:	f1a1 0020 	sub.w	r0, r1, #32
 8000812:	fa22 f501 	lsr.w	r5, r2, r1
 8000816:	fa03 f404 	lsl.w	r4, r3, r4
 800081a:	4325      	orrs	r5, r4
 800081c:	fa23 f000 	lsr.w	r0, r3, r0
 8000820:	4305      	orrs	r5, r0
 8000822:	fa23 f601 	lsr.w	r6, r3, r1
 8000826:	e9c7 560a 	strd	r5, r6, [r7, #40]	; 0x28

        /* return nibbles to original position */
        nibble_swap(&temp);
 800082a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800082e:	4618      	mov	r0, r3
 8000830:	f7ff ff0b 	bl	800064a <nibble_swap>
	}

	temp &= hsignal->mask;
 8000834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000836:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800083a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800083e:	ea00 0402 	and.w	r4, r0, r2
 8000842:	603c      	str	r4, [r7, #0]
 8000844:	400b      	ands	r3, r1
 8000846:	607b      	str	r3, [r7, #4]
 8000848:	e9d7 3400 	ldrd	r3, r4, [r7]
 800084c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28

	hsignal->value = (uint16_t) temp;
 8000850:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000854:	b292      	uxth	r2, r2
 8000856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000858:	835a      	strh	r2, [r3, #26]

	hsignal->dac_out = (uint16_t) map(hsignal->value, hsignal->min, hsignal->max, 0, 4095);
 800085a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800085c:	8b5b      	ldrh	r3, [r3, #26]
 800085e:	4618      	mov	r0, r3
 8000860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000862:	8adb      	ldrh	r3, [r3, #22]
 8000864:	4619      	mov	r1, r3
 8000866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000868:	8a9b      	ldrh	r3, [r3, #20]
 800086a:	461a      	mov	r2, r3
 800086c:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000870:	9300      	str	r3, [sp, #0]
 8000872:	2300      	movs	r3, #0
 8000874:	f7ff fecd 	bl	8000612 <map>
 8000878:	4603      	mov	r3, r0
 800087a:	b29a      	uxth	r2, r3
 800087c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800087e:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8000880:	bf00      	nop
 8000882:	373c      	adds	r7, #60	; 0x3c
 8000884:	46bd      	mov	sp, r7
 8000886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800088a:	bf00      	nop
 800088c:	08004cac 	.word	0x08004cac

08000890 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80008a0:	4b0e      	ldr	r3, [pc, #56]	; (80008dc <MX_DAC_Init+0x4c>)
 80008a2:	4a0f      	ldr	r2, [pc, #60]	; (80008e0 <MX_DAC_Init+0x50>)
 80008a4:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80008a6:	480d      	ldr	r0, [pc, #52]	; (80008dc <MX_DAC_Init+0x4c>)
 80008a8:	f001 fa45 	bl	8001d36 <HAL_DAC_Init>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_DAC_Init+0x26>
  {
    Error_Handler();
 80008b2:	f000 fb8b 	bl	8000fcc <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80008b6:	2300      	movs	r3, #0
 80008b8:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80008ba:	2300      	movs	r3, #0
 80008bc:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80008be:	1d3b      	adds	r3, r7, #4
 80008c0:	2200      	movs	r2, #0
 80008c2:	4619      	mov	r1, r3
 80008c4:	4805      	ldr	r0, [pc, #20]	; (80008dc <MX_DAC_Init+0x4c>)
 80008c6:	f001 faae 	bl	8001e26 <HAL_DAC_ConfigChannel>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_DAC_Init+0x44>
  {
    Error_Handler();
 80008d0:	f000 fb7c 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80008d4:	bf00      	nop
 80008d6:	3710      	adds	r7, #16
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	20000054 	.word	0x20000054
 80008e0:	40007400 	.word	0x40007400

080008e4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b08a      	sub	sp, #40	; 0x28
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ec:	f107 0314 	add.w	r3, r7, #20
 80008f0:	2200      	movs	r2, #0
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	605a      	str	r2, [r3, #4]
 80008f6:	609a      	str	r2, [r3, #8]
 80008f8:	60da      	str	r2, [r3, #12]
 80008fa:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a15      	ldr	r2, [pc, #84]	; (8000958 <HAL_DAC_MspInit+0x74>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d124      	bne.n	8000950 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000906:	4b15      	ldr	r3, [pc, #84]	; (800095c <HAL_DAC_MspInit+0x78>)
 8000908:	69db      	ldr	r3, [r3, #28]
 800090a:	4a14      	ldr	r2, [pc, #80]	; (800095c <HAL_DAC_MspInit+0x78>)
 800090c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000910:	61d3      	str	r3, [r2, #28]
 8000912:	4b12      	ldr	r3, [pc, #72]	; (800095c <HAL_DAC_MspInit+0x78>)
 8000914:	69db      	ldr	r3, [r3, #28]
 8000916:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800091a:	613b      	str	r3, [r7, #16]
 800091c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800091e:	4b0f      	ldr	r3, [pc, #60]	; (800095c <HAL_DAC_MspInit+0x78>)
 8000920:	695b      	ldr	r3, [r3, #20]
 8000922:	4a0e      	ldr	r2, [pc, #56]	; (800095c <HAL_DAC_MspInit+0x78>)
 8000924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000928:	6153      	str	r3, [r2, #20]
 800092a:	4b0c      	ldr	r3, [pc, #48]	; (800095c <HAL_DAC_MspInit+0x78>)
 800092c:	695b      	ldr	r3, [r3, #20]
 800092e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000936:	2310      	movs	r3, #16
 8000938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800093a:	2303      	movs	r3, #3
 800093c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000942:	f107 0314 	add.w	r3, r7, #20
 8000946:	4619      	mov	r1, r3
 8000948:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800094c:	f001 fab8 	bl	8001ec0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8000950:	bf00      	nop
 8000952:	3728      	adds	r7, #40	; 0x28
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40007400 	.word	0x40007400
 800095c:	40021000 	.word	0x40021000

08000960 <calc_sn>:
 */

#include "device_sn.h"

/* use the 96bit unique device ID to calculate a device SN for use with SSID unique name */
uint32_t calc_sn(void) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
	uint32_t uid[] = {HAL_GetUIDw0(), HAL_GetUIDw1(), HAL_GetUIDw2()};
 8000966:	f000 fd01 	bl	800136c <HAL_GetUIDw0>
 800096a:	4603      	mov	r3, r0
 800096c:	603b      	str	r3, [r7, #0]
 800096e:	f000 fd09 	bl	8001384 <HAL_GetUIDw1>
 8000972:	4603      	mov	r3, r0
 8000974:	607b      	str	r3, [r7, #4]
 8000976:	f000 fd11 	bl	800139c <HAL_GetUIDw2>
 800097a:	4603      	mov	r3, r0
 800097c:	60bb      	str	r3, [r7, #8]

	selectionSort(uid, 3);
 800097e:	463b      	mov	r3, r7
 8000980:	2103      	movs	r1, #3
 8000982:	4618      	mov	r0, r3
 8000984:	f000 f820 	bl	80009c8 <selectionSort>
	uint32_t sn = uid[2] - uid[1] - uid[0];
 8000988:	68ba      	ldr	r2, [r7, #8]
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	1ad2      	subs	r2, r2, r3
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	1ad3      	subs	r3, r2, r3
 8000992:	60fb      	str	r3, [r7, #12]

	return sn;
 8000994:	68fb      	ldr	r3, [r7, #12]
}
 8000996:	4618      	mov	r0, r3
 8000998:	3710      	adds	r7, #16
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}

0800099e <swap>:

/* below functions modified from https://www.geeksforgeeks.org/c-program-to-sort-an-array-in-ascending-order/ */
void swap(uint32_t* xp, uint32_t* yp) {
 800099e:	b480      	push	{r7}
 80009a0:	b085      	sub	sp, #20
 80009a2:	af00      	add	r7, sp, #0
 80009a4:	6078      	str	r0, [r7, #4]
 80009a6:	6039      	str	r1, [r7, #0]
	uint32_t temp = *xp;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	60fb      	str	r3, [r7, #12]
    *xp = *yp;
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	601a      	str	r2, [r3, #0]
    *yp = temp;
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	68fa      	ldr	r2, [r7, #12]
 80009ba:	601a      	str	r2, [r3, #0]
}
 80009bc:	bf00      	nop
 80009be:	3714      	adds	r7, #20
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr

080009c8 <selectionSort>:

// Function to perform Selection Sort
void selectionSort(uint32_t arr[], uint32_t n) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	6039      	str	r1, [r7, #0]
	uint32_t i, j, min_idx;

    // One by one move boundary of unsorted subarray
    for (i = 0; i < n - 1; i++) {
 80009d2:	2300      	movs	r3, #0
 80009d4:	617b      	str	r3, [r7, #20]
 80009d6:	e028      	b.n	8000a2a <selectionSort+0x62>

        // Find the minimum element in unsorted array
        min_idx = i;
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	60fb      	str	r3, [r7, #12]
        for (j = i + 1; j < n; j++)
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	3301      	adds	r3, #1
 80009e0:	613b      	str	r3, [r7, #16]
 80009e2:	e010      	b.n	8000a06 <selectionSort+0x3e>
            if (arr[j] < arr[min_idx])
 80009e4:	693b      	ldr	r3, [r7, #16]
 80009e6:	009b      	lsls	r3, r3, #2
 80009e8:	687a      	ldr	r2, [r7, #4]
 80009ea:	4413      	add	r3, r2
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	6879      	ldr	r1, [r7, #4]
 80009f4:	440b      	add	r3, r1
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	d201      	bcs.n	8000a00 <selectionSort+0x38>
                min_idx = j;
 80009fc:	693b      	ldr	r3, [r7, #16]
 80009fe:	60fb      	str	r3, [r7, #12]
        for (j = i + 1; j < n; j++)
 8000a00:	693b      	ldr	r3, [r7, #16]
 8000a02:	3301      	adds	r3, #1
 8000a04:	613b      	str	r3, [r7, #16]
 8000a06:	693a      	ldr	r2, [r7, #16]
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	d3ea      	bcc.n	80009e4 <selectionSort+0x1c>

        // Swap the found minimum element
        // with the first element
        swap(&arr[min_idx], &arr[i]);
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	009b      	lsls	r3, r3, #2
 8000a12:	687a      	ldr	r2, [r7, #4]
 8000a14:	18d0      	adds	r0, r2, r3
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	687a      	ldr	r2, [r7, #4]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	4619      	mov	r1, r3
 8000a20:	f7ff ffbd 	bl	800099e <swap>
    for (i = 0; i < n - 1; i++) {
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	3301      	adds	r3, #1
 8000a28:	617b      	str	r3, [r7, #20]
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	3b01      	subs	r3, #1
 8000a2e:	697a      	ldr	r2, [r7, #20]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	d3d1      	bcc.n	80009d8 <selectionSort+0x10>
    }
}
 8000a34:	bf00      	nop
 8000a36:	bf00      	nop
 8000a38:	3718      	adds	r7, #24
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
	...

08000a40 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b088      	sub	sp, #32
 8000a44:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a46:	f107 030c 	add.w	r3, r7, #12
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]
 8000a50:	609a      	str	r2, [r3, #8]
 8000a52:	60da      	str	r2, [r3, #12]
 8000a54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a56:	4b31      	ldr	r3, [pc, #196]	; (8000b1c <MX_GPIO_Init+0xdc>)
 8000a58:	695b      	ldr	r3, [r3, #20]
 8000a5a:	4a30      	ldr	r2, [pc, #192]	; (8000b1c <MX_GPIO_Init+0xdc>)
 8000a5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a60:	6153      	str	r3, [r2, #20]
 8000a62:	4b2e      	ldr	r3, [pc, #184]	; (8000b1c <MX_GPIO_Init+0xdc>)
 8000a64:	695b      	ldr	r3, [r3, #20]
 8000a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a6e:	4b2b      	ldr	r3, [pc, #172]	; (8000b1c <MX_GPIO_Init+0xdc>)
 8000a70:	695b      	ldr	r3, [r3, #20]
 8000a72:	4a2a      	ldr	r2, [pc, #168]	; (8000b1c <MX_GPIO_Init+0xdc>)
 8000a74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a78:	6153      	str	r3, [r2, #20]
 8000a7a:	4b28      	ldr	r3, [pc, #160]	; (8000b1c <MX_GPIO_Init+0xdc>)
 8000a7c:	695b      	ldr	r3, [r3, #20]
 8000a7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_RDY_Pin|CAN_LED_Pin|SPI_LED_Pin|ERROR_LED_Pin, GPIO_PIN_RESET);
 8000a86:	2200      	movs	r2, #0
 8000a88:	f241 0138 	movw	r1, #4152	; 0x1038
 8000a8c:	4824      	ldr	r0, [pc, #144]	; (8000b20 <MX_GPIO_Init+0xe0>)
 8000a8e:	f001 fc75 	bl	800237c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CAN_TERM_Pin|TP1_Pin, GPIO_PIN_RESET);
 8000a92:	2200      	movs	r2, #0
 8000a94:	f44f 4104 	mov.w	r1, #33792	; 0x8400
 8000a98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a9c:	f001 fc6e 	bl	800237c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = V_B0_Pin|V_B1_Pin|V_B2_Pin;
 8000aa0:	2307      	movs	r3, #7
 8000aa2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aac:	f107 030c 	add.w	r3, r7, #12
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	481b      	ldr	r0, [pc, #108]	; (8000b20 <MX_GPIO_Init+0xe0>)
 8000ab4:	f001 fa04 	bl	8001ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SPI2_RDY_Pin|CAN_LED_Pin|SPI_LED_Pin|ERROR_LED_Pin;
 8000ab8:	f241 0338 	movw	r3, #4152	; 0x1038
 8000abc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aca:	f107 030c 	add.w	r3, r7, #12
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4813      	ldr	r0, [pc, #76]	; (8000b20 <MX_GPIO_Init+0xe0>)
 8000ad2:	f001 f9f5 	bl	8001ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000ad6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ada:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000adc:	2300      	movs	r3, #0
 8000ade:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000ae4:	f107 030c 	add.w	r3, r7, #12
 8000ae8:	4619      	mov	r1, r3
 8000aea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aee:	f001 f9e7 	bl	8001ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = CAN_TERM_Pin|TP1_Pin;
 8000af2:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8000af6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af8:	2301      	movs	r3, #1
 8000afa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	2300      	movs	r3, #0
 8000afe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b00:	2300      	movs	r3, #0
 8000b02:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b04:	f107 030c 	add.w	r3, r7, #12
 8000b08:	4619      	mov	r1, r3
 8000b0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b0e:	f001 f9d7 	bl	8001ec0 <HAL_GPIO_Init>

}
 8000b12:	bf00      	nop
 8000b14:	3720      	adds	r7, #32
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40021000 	.word	0x40021000
 8000b20:	48000400 	.word	0x48000400

08000b24 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000b2a:	f000 fbb9 	bl	80012a0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000b2e:	f000 f99d 	bl	8000e6c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000b32:	f7ff ff85 	bl	8000a40 <MX_GPIO_Init>
	MX_CAN_Init();
 8000b36:	f7ff fb47 	bl	80001c8 <MX_CAN_Init>
	MX_DAC_Init();
 8000b3a:	f7ff fea9 	bl	8000890 <MX_DAC_Init>
	MX_SPI2_Init();
 8000b3e:	f000 fa51 	bl	8000fe4 <MX_SPI2_Init>
	MX_TIM16_Init();
 8000b42:	f000 fb37 	bl	80011b4 <MX_TIM16_Init>
	/* USER CODE BEGIN 2 */
	sn = calc_sn();
 8000b46:	f7ff ff0b 	bl	8000960 <calc_sn>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	4aba      	ldr	r2, [pc, #744]	; (8000e38 <main+0x314>)
 8000b4e:	6013      	str	r3, [r2, #0]

	signal_init(&signal); /* initialize signal to default values */
 8000b50:	48ba      	ldr	r0, [pc, #744]	; (8000e3c <main+0x318>)
 8000b52:	f7ff fcab 	bl	80004ac <signal_init>

	can_filter_init(&hcan, &canFilter);
 8000b56:	49ba      	ldr	r1, [pc, #744]	; (8000e40 <main+0x31c>)
 8000b58:	48ba      	ldr	r0, [pc, #744]	; (8000e44 <main+0x320>)
 8000b5a:	f000 f9de 	bl	8000f1a <can_filter_init>

	if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000b5e:	48b9      	ldr	r0, [pc, #740]	; (8000e44 <main+0x320>)
 8000b60:	f000 fe10 	bl	8001784 <HAL_CAN_Start>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <main+0x4a>
		Error_Handler();
 8000b6a:	f000 fa2f 	bl	8000fcc <Error_Handler>
	}

	/* set DAC */
	HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8000b6e:	2300      	movs	r3, #0
 8000b70:	2200      	movs	r2, #0
 8000b72:	2100      	movs	r1, #0
 8000b74:	48b4      	ldr	r0, [pc, #720]	; (8000e48 <main+0x324>)
 8000b76:	f001 f900 	bl	8001d7a <HAL_DAC_SetValue>
	HAL_DAC_Start(&hdac, DAC1_CHANNEL_1);
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	48b2      	ldr	r0, [pc, #712]	; (8000e48 <main+0x324>)
 8000b7e:	f001 f91b 	bl	8001db8 <HAL_DAC_Start>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		/* SPI Check ---------------------------------------------------------*/
		if (HAL_GPIO_ReadPin(SPI2_CS_GPIO_Port, SPI2_CS_Pin) == 0) { /* esp8266 wants to talk */
 8000b82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b8a:	f001 fbdf 	bl	800234c <HAL_GPIO_ReadPin>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	f040 8101 	bne.w	8000d98 <main+0x274>
			HAL_GPIO_WritePin(SPI_LED_GPIO_Port, SPI_LED_Pin, GPIO_PIN_SET);
 8000b96:	2201      	movs	r2, #1
 8000b98:	2110      	movs	r1, #16
 8000b9a:	48ac      	ldr	r0, [pc, #688]	; (8000e4c <main+0x328>)
 8000b9c:	f001 fbee 	bl	800237c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SPI2_RDY_GPIO_Port, SPI2_RDY_Pin, GPIO_PIN_RESET); /* signal to esp8266 we are ready to talk */
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ba6:	48a9      	ldr	r0, [pc, #676]	; (8000e4c <main+0x328>)
 8000ba8:	f001 fbe8 	bl	800237c <HAL_GPIO_WritePin>

			uint8_t command_bit = 0;
 8000bac:	2300      	movs	r3, #0
 8000bae:	71fb      	strb	r3, [r7, #7]
			if (HAL_SPI_Receive(&hspi2, &command_bit, sizeof(command_bit), 2) != HAL_OK) {
 8000bb0:	1df9      	adds	r1, r7, #7
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	48a6      	ldr	r0, [pc, #664]	; (8000e50 <main+0x32c>)
 8000bb8:	f003 f891 	bl	8003cde <HAL_SPI_Receive>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <main+0xa2>
				Error_Handler();
 8000bc2:	f000 fa03 	bl	8000fcc <Error_Handler>
			}

			switch (command_bit) {
 8000bc6:	79fb      	ldrb	r3, [r7, #7]
 8000bc8:	3b3d      	subs	r3, #61	; 0x3d
 8000bca:	2b16      	cmp	r3, #22
 8000bcc:	f200 80c0 	bhi.w	8000d50 <main+0x22c>
 8000bd0:	a201      	add	r2, pc, #4	; (adr r2, 8000bd8 <main+0xb4>)
 8000bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bd6:	bf00      	nop
 8000bd8:	08000c4f 	.word	0x08000c4f
 8000bdc:	08000d51 	.word	0x08000d51
 8000be0:	08000c35 	.word	0x08000c35
 8000be4:	08000d51 	.word	0x08000d51
 8000be8:	08000d51 	.word	0x08000d51
 8000bec:	08000d51 	.word	0x08000d51
 8000bf0:	08000d39 	.word	0x08000d39
 8000bf4:	08000d21 	.word	0x08000d21
 8000bf8:	08000d51 	.word	0x08000d51
 8000bfc:	08000cd9 	.word	0x08000cd9
 8000c00:	08000d51 	.word	0x08000d51
 8000c04:	08000cf1 	.word	0x08000cf1
 8000c08:	08000d51 	.word	0x08000d51
 8000c0c:	08000d51 	.word	0x08000d51
 8000c10:	08000d51 	.word	0x08000d51
 8000c14:	08000d51 	.word	0x08000d51
 8000c18:	08000d51 	.word	0x08000d51
 8000c1c:	08000cc1 	.word	0x08000cc1
 8000c20:	08000d51 	.word	0x08000d51
 8000c24:	08000d51 	.word	0x08000d51
 8000c28:	08000d51 	.word	0x08000d51
 8000c2c:	08000d51 	.word	0x08000d51
 8000c30:	08000d09 	.word	0x08000d09
			case SPI_SIGNAL_SEND: /* esp is requesting parameters */
				if (HAL_SPI_Transmit(&hspi2, (uint8_t*) &signal, sizeof(Signal_Handle_t), 5) != HAL_OK) {
 8000c34:	2305      	movs	r3, #5
 8000c36:	2230      	movs	r2, #48	; 0x30
 8000c38:	4980      	ldr	r1, [pc, #512]	; (8000e3c <main+0x318>)
 8000c3a:	4885      	ldr	r0, [pc, #532]	; (8000e50 <main+0x32c>)
 8000c3c:	f002 fee1 	bl	8003a02 <HAL_SPI_Transmit>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f000 8086 	beq.w	8000d54 <main+0x230>
					Error_Handler();
 8000c48:	f000 f9c0 	bl	8000fcc <Error_Handler>
				}
				break;
 8000c4c:	e082      	b.n	8000d54 <main+0x230>
			case SPI_SIGNAL_RECEIVE: /* esp is sending new parameters*/
				if (HAL_SPI_Receive(&hspi2, (uint8_t*) &signal, sizeof(Signal_Handle_t), 5) != HAL_OK) {
 8000c4e:	2305      	movs	r3, #5
 8000c50:	2230      	movs	r2, #48	; 0x30
 8000c52:	497a      	ldr	r1, [pc, #488]	; (8000e3c <main+0x318>)
 8000c54:	487e      	ldr	r0, [pc, #504]	; (8000e50 <main+0x32c>)
 8000c56:	f003 f842 	bl	8003cde <HAL_SPI_Receive>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <main+0x140>
					Error_Handler();
 8000c60:	f000 f9b4 	bl	8000fcc <Error_Handler>
				}

				signal_update(&signal); /* recalculate signal values */
 8000c64:	4875      	ldr	r0, [pc, #468]	; (8000e3c <main+0x318>)
 8000c66:	f7ff fc85 	bl	8000574 <signal_update>
				/* restart CAN interface with new baud rate -----------------------*/
				if (HAL_CAN_Stop(&hcan) != HAL_OK) {
 8000c6a:	4876      	ldr	r0, [pc, #472]	; (8000e44 <main+0x320>)
 8000c6c:	f000 fdce 	bl	800180c <HAL_CAN_Stop>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <main+0x156>
					Error_Handler();
 8000c76:	f000 f9a9 	bl	8000fcc <Error_Handler>
				}
				/* stop CAN and deinit so we can configure it */
				if (HAL_CAN_DeInit(&hcan) != HAL_OK) {
 8000c7a:	4872      	ldr	r0, [pc, #456]	; (8000e44 <main+0x320>)
 8000c7c:	f000 fc95 	bl	80015aa <HAL_CAN_DeInit>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <main+0x166>
					Error_Handler();
 8000c86:	f000 f9a1 	bl	8000fcc <Error_Handler>
				}
				/* set new bit timing */
				can_set_bit_timing(&signal, &hcan);
 8000c8a:	496e      	ldr	r1, [pc, #440]	; (8000e44 <main+0x320>)
 8000c8c:	486b      	ldr	r0, [pc, #428]	; (8000e3c <main+0x318>)
 8000c8e:	f7ff fb33 	bl	80002f8 <can_set_bit_timing>
				/* reinitialize CAN */
				if (HAL_CAN_Init(&hcan) != HAL_OK) {
 8000c92:	486c      	ldr	r0, [pc, #432]	; (8000e44 <main+0x320>)
 8000c94:	f000 fb8e 	bl	80013b4 <HAL_CAN_Init>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <main+0x17e>
					Error_Handler();
 8000c9e:	f000 f995 	bl	8000fcc <Error_Handler>
				}
				/* restart can */
				if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000ca2:	4868      	ldr	r0, [pc, #416]	; (8000e44 <main+0x320>)
 8000ca4:	f000 fd6e 	bl	8001784 <HAL_CAN_Start>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <main+0x18e>
					Error_Handler();
 8000cae:	f000 f98d 	bl	8000fcc <Error_Handler>
				}
				/* set DAC to zero */
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	4863      	ldr	r0, [pc, #396]	; (8000e48 <main+0x324>)
 8000cba:	f001 f85e 	bl	8001d7a <HAL_DAC_SetValue>
				break;
 8000cbe:	e056      	b.n	8000d6e <main+0x24a>
			case SPI_SEND_SN:
				if (HAL_SPI_Transmit(&hspi2, (uint8_t*) &sn, sizeof(sn), 5) != HAL_OK) {
 8000cc0:	2305      	movs	r3, #5
 8000cc2:	2204      	movs	r2, #4
 8000cc4:	495c      	ldr	r1, [pc, #368]	; (8000e38 <main+0x314>)
 8000cc6:	4862      	ldr	r0, [pc, #392]	; (8000e50 <main+0x32c>)
 8000cc8:	f002 fe9b 	bl	8003a02 <HAL_SPI_Transmit>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d042      	beq.n	8000d58 <main+0x234>
					Error_Handler();
 8000cd2:	f000 f97b 	bl	8000fcc <Error_Handler>
				}
				break;
 8000cd6:	e03f      	b.n	8000d58 <main+0x234>
			case SPI_SEND_FW_VERSION:
				if (HAL_SPI_Transmit(&hspi2, (uint8_t*) FW_VERSION, sizeof(FW_VERSION), 5) != HAL_OK) {
 8000cd8:	2305      	movs	r3, #5
 8000cda:	2209      	movs	r2, #9
 8000cdc:	495d      	ldr	r1, [pc, #372]	; (8000e54 <main+0x330>)
 8000cde:	485c      	ldr	r0, [pc, #368]	; (8000e50 <main+0x32c>)
 8000ce0:	f002 fe8f 	bl	8003a02 <HAL_SPI_Transmit>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d038      	beq.n	8000d5c <main+0x238>
					Error_Handler();
 8000cea:	f000 f96f 	bl	8000fcc <Error_Handler>
				}
				break;
 8000cee:	e035      	b.n	8000d5c <main+0x238>
			case SPI_SEND_HW_VERSION:
				if (HAL_SPI_Transmit(&hspi2, (uint8_t*) HW_VERSION, sizeof(HW_VERSION), 5) != HAL_OK) {
 8000cf0:	2305      	movs	r3, #5
 8000cf2:	2205      	movs	r2, #5
 8000cf4:	4958      	ldr	r1, [pc, #352]	; (8000e58 <main+0x334>)
 8000cf6:	4856      	ldr	r0, [pc, #344]	; (8000e50 <main+0x32c>)
 8000cf8:	f002 fe83 	bl	8003a02 <HAL_SPI_Transmit>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d02e      	beq.n	8000d60 <main+0x23c>
					Error_Handler();
 8000d02:	f000 f963 	bl	8000fcc <Error_Handler>
				}
				break;
 8000d06:	e02b      	b.n	8000d60 <main+0x23c>
			case SPI_SEND_CAN_SIGNAL:
				if (HAL_SPI_Transmit(&hspi2, (uint8_t*) &signal.value, sizeof(signal.value), 5) != HAL_OK) {
 8000d08:	2305      	movs	r3, #5
 8000d0a:	2202      	movs	r2, #2
 8000d0c:	4953      	ldr	r1, [pc, #332]	; (8000e5c <main+0x338>)
 8000d0e:	4850      	ldr	r0, [pc, #320]	; (8000e50 <main+0x32c>)
 8000d10:	f002 fe77 	bl	8003a02 <HAL_SPI_Transmit>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d024      	beq.n	8000d64 <main+0x240>
					Error_Handler();
 8000d1a:	f000 f957 	bl	8000fcc <Error_Handler>
				}
				break;
 8000d1e:	e021      	b.n	8000d64 <main+0x240>
			case SPI_SEND_DAC_VALUE:
				if (HAL_SPI_Transmit(&hspi2, (uint8_t*) &signal.dac_out, sizeof(signal.dac_out), 5) != HAL_OK) {
 8000d20:	2305      	movs	r3, #5
 8000d22:	2202      	movs	r2, #2
 8000d24:	494e      	ldr	r1, [pc, #312]	; (8000e60 <main+0x33c>)
 8000d26:	484a      	ldr	r0, [pc, #296]	; (8000e50 <main+0x32c>)
 8000d28:	f002 fe6b 	bl	8003a02 <HAL_SPI_Transmit>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d01a      	beq.n	8000d68 <main+0x244>
					Error_Handler();
 8000d32:	f000 f94b 	bl	8000fcc <Error_Handler>
				}
				break;
 8000d36:	e017      	b.n	8000d68 <main+0x244>
			case SPI_SEND_CAN_FRAME:
				if (HAL_SPI_Transmit(&hspi2, (uint8_t*) &signal.frame, sizeof(signal.frame), 5) != HAL_OK) {
 8000d38:	2305      	movs	r3, #5
 8000d3a:	2208      	movs	r2, #8
 8000d3c:	493f      	ldr	r1, [pc, #252]	; (8000e3c <main+0x318>)
 8000d3e:	4844      	ldr	r0, [pc, #272]	; (8000e50 <main+0x32c>)
 8000d40:	f002 fe5f 	bl	8003a02 <HAL_SPI_Transmit>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d010      	beq.n	8000d6c <main+0x248>
					Error_Handler();
 8000d4a:	f000 f93f 	bl	8000fcc <Error_Handler>
				}
				break;
 8000d4e:	e00d      	b.n	8000d6c <main+0x248>
			default:
				break;
 8000d50:	bf00      	nop
 8000d52:	e00c      	b.n	8000d6e <main+0x24a>
				break;
 8000d54:	bf00      	nop
 8000d56:	e00a      	b.n	8000d6e <main+0x24a>
				break;
 8000d58:	bf00      	nop
 8000d5a:	e008      	b.n	8000d6e <main+0x24a>
				break;
 8000d5c:	bf00      	nop
 8000d5e:	e006      	b.n	8000d6e <main+0x24a>
				break;
 8000d60:	bf00      	nop
 8000d62:	e004      	b.n	8000d6e <main+0x24a>
				break;
 8000d64:	bf00      	nop
 8000d66:	e002      	b.n	8000d6e <main+0x24a>
				break;
 8000d68:	bf00      	nop
 8000d6a:	e000      	b.n	8000d6e <main+0x24a>
				break;
 8000d6c:	bf00      	nop
			}

			HAL_GPIO_WritePin(SPI2_RDY_GPIO_Port, SPI2_RDY_Pin, GPIO_PIN_SET); /* return ready pin to high */
 8000d6e:	2201      	movs	r2, #1
 8000d70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d74:	4835      	ldr	r0, [pc, #212]	; (8000e4c <main+0x328>)
 8000d76:	f001 fb01 	bl	800237c <HAL_GPIO_WritePin>

			while (HAL_GPIO_ReadPin(SPI2_CS_GPIO_Port, SPI2_CS_Pin) == 0) {
 8000d7a:	bf00      	nop
 8000d7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d84:	f001 fae2 	bl	800234c <HAL_GPIO_ReadPin>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d0f6      	beq.n	8000d7c <main+0x258>
				; /* loop until esp8266 pulls CS high */
			}
			HAL_GPIO_WritePin(SPI_LED_GPIO_Port, SPI_LED_Pin, GPIO_PIN_RESET);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2110      	movs	r1, #16
 8000d92:	482e      	ldr	r0, [pc, #184]	; (8000e4c <main+0x328>)
 8000d94:	f001 faf2 	bl	800237c <HAL_GPIO_WritePin>
		}

		/* CAN ---------------------------------------------------------------*/
		if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) != 0) {
 8000d98:	2100      	movs	r1, #0
 8000d9a:	482a      	ldr	r0, [pc, #168]	; (8000e44 <main+0x320>)
 8000d9c:	f000 fe91 	bl	8001ac2 <HAL_CAN_GetRxFifoFillLevel>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d041      	beq.n	8000e2a <main+0x306>
			if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &canRxHeader, canRxBuffer) != HAL_OK) {
 8000da6:	4b2f      	ldr	r3, [pc, #188]	; (8000e64 <main+0x340>)
 8000da8:	4a2f      	ldr	r2, [pc, #188]	; (8000e68 <main+0x344>)
 8000daa:	2100      	movs	r1, #0
 8000dac:	4825      	ldr	r0, [pc, #148]	; (8000e44 <main+0x320>)
 8000dae:	f000 fd76 	bl	800189e <HAL_CAN_GetRxMessage>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <main+0x298>
				Error_Handler();
 8000db8:	f000 f908 	bl	8000fcc <Error_Handler>
			} // end HAL_CAN_GetRxMessage

			switch (signal.can_type) {
 8000dbc:	4b1f      	ldr	r3, [pc, #124]	; (8000e3c <main+0x318>)
 8000dbe:	7a9b      	ldrb	r3, [r3, #10]
 8000dc0:	2b0b      	cmp	r3, #11
 8000dc2:	d002      	beq.n	8000dca <main+0x2a6>
 8000dc4:	2b1d      	cmp	r3, #29
 8000dc6:	d018      	beq.n	8000dfa <main+0x2d6>
					HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, signal.dac_out);
					can_led_touch();
				}
				break;
			default:
				break;
 8000dc8:	e034      	b.n	8000e34 <main+0x310>
				if (canRxHeader.StdId == signal.can_id) {
 8000dca:	4b27      	ldr	r3, [pc, #156]	; (8000e68 <main+0x344>)
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	4b1b      	ldr	r3, [pc, #108]	; (8000e3c <main+0x318>)
 8000dd0:	68db      	ldr	r3, [r3, #12]
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d12b      	bne.n	8000e2e <main+0x30a>
					memcpy(signal.frame, canRxBuffer, sizeof(signal.frame));
 8000dd6:	4b19      	ldr	r3, [pc, #100]	; (8000e3c <main+0x318>)
 8000dd8:	4a22      	ldr	r2, [pc, #136]	; (8000e64 <main+0x340>)
 8000dda:	6810      	ldr	r0, [r2, #0]
 8000ddc:	6851      	ldr	r1, [r2, #4]
 8000dde:	c303      	stmia	r3!, {r0, r1}
					signal_calc(&signal);
 8000de0:	4816      	ldr	r0, [pc, #88]	; (8000e3c <main+0x318>)
 8000de2:	f7ff fc73 	bl	80006cc <signal_calc>
					HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, signal.dac_out);
 8000de6:	4b15      	ldr	r3, [pc, #84]	; (8000e3c <main+0x318>)
 8000de8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000dea:	2200      	movs	r2, #0
 8000dec:	2100      	movs	r1, #0
 8000dee:	4816      	ldr	r0, [pc, #88]	; (8000e48 <main+0x324>)
 8000df0:	f000 ffc3 	bl	8001d7a <HAL_DAC_SetValue>
					can_led_touch();
 8000df4:	f000 f8d6 	bl	8000fa4 <can_led_touch>
				break;
 8000df8:	e019      	b.n	8000e2e <main+0x30a>
				if (canRxHeader.ExtId == signal.can_id) {
 8000dfa:	4b1b      	ldr	r3, [pc, #108]	; (8000e68 <main+0x344>)
 8000dfc:	685a      	ldr	r2, [r3, #4]
 8000dfe:	4b0f      	ldr	r3, [pc, #60]	; (8000e3c <main+0x318>)
 8000e00:	68db      	ldr	r3, [r3, #12]
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d115      	bne.n	8000e32 <main+0x30e>
					memcpy(signal.frame, canRxBuffer, sizeof(signal.frame));
 8000e06:	4b0d      	ldr	r3, [pc, #52]	; (8000e3c <main+0x318>)
 8000e08:	4a16      	ldr	r2, [pc, #88]	; (8000e64 <main+0x340>)
 8000e0a:	6810      	ldr	r0, [r2, #0]
 8000e0c:	6851      	ldr	r1, [r2, #4]
 8000e0e:	c303      	stmia	r3!, {r0, r1}
					signal_calc(&signal);
 8000e10:	480a      	ldr	r0, [pc, #40]	; (8000e3c <main+0x318>)
 8000e12:	f7ff fc5b 	bl	80006cc <signal_calc>
					HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, signal.dac_out);
 8000e16:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <main+0x318>)
 8000e18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	480a      	ldr	r0, [pc, #40]	; (8000e48 <main+0x324>)
 8000e20:	f000 ffab 	bl	8001d7a <HAL_DAC_SetValue>
					can_led_touch();
 8000e24:	f000 f8be 	bl	8000fa4 <can_led_touch>
				break;
 8000e28:	e003      	b.n	8000e32 <main+0x30e>
			} // end switch(signal.can_type)
		} // end HAL_CAN_GetRxFifoFillLevel
 8000e2a:	bf00      	nop
 8000e2c:	e6a9      	b.n	8000b82 <main+0x5e>
				break;
 8000e2e:	bf00      	nop
 8000e30:	e6a7      	b.n	8000b82 <main+0x5e>
				break;
 8000e32:	bf00      	nop
		if (HAL_GPIO_ReadPin(SPI2_CS_GPIO_Port, SPI2_CS_Pin) == 0) { /* esp8266 wants to talk */
 8000e34:	e6a5      	b.n	8000b82 <main+0x5e>
 8000e36:	bf00      	nop
 8000e38:	200000d4 	.word	0x200000d4
 8000e3c:	200000f8 	.word	0x200000f8
 8000e40:	20000174 	.word	0x20000174
 8000e44:	2000002c 	.word	0x2000002c
 8000e48:	20000054 	.word	0x20000054
 8000e4c:	48000400 	.word	0x48000400
 8000e50:	20000070 	.word	0x20000070
 8000e54:	08004c98 	.word	0x08004c98
 8000e58:	08004ca4 	.word	0x08004ca4
 8000e5c:	20000112 	.word	0x20000112
 8000e60:	20000120 	.word	0x20000120
 8000e64:	20000068 	.word	0x20000068
 8000e68:	200000d8 	.word	0x200000d8

08000e6c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b09c      	sub	sp, #112	; 0x70
 8000e70:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000e72:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000e76:	2228      	movs	r2, #40	; 0x28
 8000e78:	2100      	movs	r1, #0
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f003 fef8 	bl	8004c70 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000e80:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000e84:	2200      	movs	r2, #0
 8000e86:	601a      	str	r2, [r3, #0]
 8000e88:	605a      	str	r2, [r3, #4]
 8000e8a:	609a      	str	r2, [r3, #8]
 8000e8c:	60da      	str	r2, [r3, #12]
 8000e8e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000e90:	463b      	mov	r3, r7
 8000e92:	2234      	movs	r2, #52	; 0x34
 8000e94:	2100      	movs	r1, #0
 8000e96:	4618      	mov	r0, r3
 8000e98:	f003 feea 	bl	8004c70 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ea4:	2310      	movs	r3, #16
 8000ea6:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000eac:	2300      	movs	r3, #0
 8000eae:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000eb0:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000eb4:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000eb6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f001 fa76 	bl	80023ac <HAL_RCC_OscConfig>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <SystemClock_Config+0x5e>
		Error_Handler();
 8000ec6:	f000 f881 	bl	8000fcc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000eca:	230f      	movs	r3, #15
 8000ecc:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ed6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000eda:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000edc:	2300      	movs	r3, #0
 8000ede:	647b      	str	r3, [r7, #68]	; 0x44

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000ee0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000ee4:	2102      	movs	r1, #2
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f002 f968 	bl	80031bc <HAL_RCC_ClockConfig>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <SystemClock_Config+0x8a>
		Error_Handler();
 8000ef2:	f000 f86b 	bl	8000fcc <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM16;
 8000ef6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000efa:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 8000efc:	2300      	movs	r3, #0
 8000efe:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000f00:	463b      	mov	r3, r7
 8000f02:	4618      	mov	r0, r3
 8000f04:	f002 fb40 	bl	8003588 <HAL_RCCEx_PeriphCLKConfig>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <SystemClock_Config+0xa6>
		Error_Handler();
 8000f0e:	f000 f85d 	bl	8000fcc <Error_Handler>
	}
}
 8000f12:	bf00      	nop
 8000f14:	3770      	adds	r7, #112	; 0x70
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <can_filter_init>:

/* USER CODE BEGIN 4 */
void can_filter_init(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *canFilter) {
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	b082      	sub	sp, #8
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
 8000f22:	6039      	str	r1, [r7, #0]
	canFilter->FilterBank = 0;
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	2200      	movs	r2, #0
 8000f28:	615a      	str	r2, [r3, #20]
	canFilter->FilterMode = CAN_FILTERMODE_IDMASK;
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	619a      	str	r2, [r3, #24]
	canFilter->FilterScale = CAN_FILTERSCALE_32BIT;
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	2201      	movs	r2, #1
 8000f34:	61da      	str	r2, [r3, #28]
	canFilter->FilterIdHigh = 0;
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
	canFilter->FilterIdLow = 0;
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	605a      	str	r2, [r3, #4]
	canFilter->FilterMaskIdHigh = 0;
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	2200      	movs	r2, #0
 8000f46:	609a      	str	r2, [r3, #8]
	canFilter->FilterMaskIdLow = 0;
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	60da      	str	r2, [r3, #12]
	canFilter->FilterFIFOAssignment = CAN_RX_FIFO0;
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	2200      	movs	r2, #0
 8000f52:	611a      	str	r2, [r3, #16]
	canFilter->FilterActivation = ENABLE;
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	2201      	movs	r2, #1
 8000f58:	621a      	str	r2, [r3, #32]

	if (HAL_CAN_ConfigFilter(hcan, canFilter) != HAL_OK) {
 8000f5a:	6839      	ldr	r1, [r7, #0]
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f000 fb47 	bl	80015f0 <HAL_CAN_ConfigFilter>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <can_filter_init+0x52>
		Error_Handler();
 8000f68:	f000 f830 	bl	8000fcc <Error_Handler>
	}
}
 8000f6c:	bf00      	nop
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <HAL_TIM_PeriodElapsedCallback>:

/* Timer callback to turn of LED */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	if (htim == &htim16) {
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4a07      	ldr	r2, [pc, #28]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d107      	bne.n	8000f94 <HAL_TIM_PeriodElapsedCallback+0x20>
		HAL_GPIO_WritePin(CAN_LED_GPIO_Port, CAN_LED_Pin, GPIO_PIN_RESET);
 8000f84:	2200      	movs	r2, #0
 8000f86:	2108      	movs	r1, #8
 8000f88:	4805      	ldr	r0, [pc, #20]	; (8000fa0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000f8a:	f001 f9f7 	bl	800237c <HAL_GPIO_WritePin>
		HAL_TIM_Base_Stop_IT(&htim16);
 8000f8e:	4803      	ldr	r0, [pc, #12]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000f90:	f003 fc48 	bl	8004824 <HAL_TIM_Base_Stop_IT>
	}
}
 8000f94:	bf00      	nop
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000128 	.word	0x20000128
 8000fa0:	48000400 	.word	0x48000400

08000fa4 <can_led_touch>:
/* set CAN led, tim16 will turn of using interrupt */
void can_led_touch() {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CAN_LED_GPIO_Port, CAN_LED_Pin, GPIO_PIN_SET);
 8000fa8:	2201      	movs	r2, #1
 8000faa:	2108      	movs	r1, #8
 8000fac:	4805      	ldr	r0, [pc, #20]	; (8000fc4 <can_led_touch+0x20>)
 8000fae:	f001 f9e5 	bl	800237c <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COUNTER(&htim16, 0);
 8000fb2:	4b05      	ldr	r3, [pc, #20]	; (8000fc8 <can_led_touch+0x24>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim16);
 8000fba:	4803      	ldr	r0, [pc, #12]	; (8000fc8 <can_led_touch+0x24>)
 8000fbc:	f003 fbde 	bl	800477c <HAL_TIM_Base_Start_IT>
}
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	48000400 	.word	0x48000400
 8000fc8:	20000128 	.word	0x20000128

08000fcc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fd0:	b672      	cpsid	i
}
 8000fd2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_SET);
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	2120      	movs	r1, #32
 8000fd8:	4801      	ldr	r0, [pc, #4]	; (8000fe0 <Error_Handler+0x14>)
 8000fda:	f001 f9cf 	bl	800237c <HAL_GPIO_WritePin>
	while (1) {
 8000fde:	e7fe      	b.n	8000fde <Error_Handler+0x12>
 8000fe0:	48000400 	.word	0x48000400

08000fe4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000fe8:	4b19      	ldr	r3, [pc, #100]	; (8001050 <MX_SPI2_Init+0x6c>)
 8000fea:	4a1a      	ldr	r2, [pc, #104]	; (8001054 <MX_SPI2_Init+0x70>)
 8000fec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8000fee:	4b18      	ldr	r3, [pc, #96]	; (8001050 <MX_SPI2_Init+0x6c>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000ff4:	4b16      	ldr	r3, [pc, #88]	; (8001050 <MX_SPI2_Init+0x6c>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ffa:	4b15      	ldr	r3, [pc, #84]	; (8001050 <MX_SPI2_Init+0x6c>)
 8000ffc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001000:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001002:	4b13      	ldr	r3, [pc, #76]	; (8001050 <MX_SPI2_Init+0x6c>)
 8001004:	2200      	movs	r2, #0
 8001006:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001008:	4b11      	ldr	r3, [pc, #68]	; (8001050 <MX_SPI2_Init+0x6c>)
 800100a:	2200      	movs	r2, #0
 800100c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800100e:	4b10      	ldr	r3, [pc, #64]	; (8001050 <MX_SPI2_Init+0x6c>)
 8001010:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001014:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <MX_SPI2_Init+0x6c>)
 8001018:	2200      	movs	r2, #0
 800101a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800101c:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <MX_SPI2_Init+0x6c>)
 800101e:	2200      	movs	r2, #0
 8001020:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001022:	4b0b      	ldr	r3, [pc, #44]	; (8001050 <MX_SPI2_Init+0x6c>)
 8001024:	2200      	movs	r2, #0
 8001026:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001028:	4b09      	ldr	r3, [pc, #36]	; (8001050 <MX_SPI2_Init+0x6c>)
 800102a:	2207      	movs	r2, #7
 800102c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800102e:	4b08      	ldr	r3, [pc, #32]	; (8001050 <MX_SPI2_Init+0x6c>)
 8001030:	2200      	movs	r2, #0
 8001032:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001034:	4b06      	ldr	r3, [pc, #24]	; (8001050 <MX_SPI2_Init+0x6c>)
 8001036:	2200      	movs	r2, #0
 8001038:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800103a:	4805      	ldr	r0, [pc, #20]	; (8001050 <MX_SPI2_Init+0x6c>)
 800103c:	f002 fc36 	bl	80038ac <HAL_SPI_Init>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_SPI2_Init+0x66>
  {
    Error_Handler();
 8001046:	f7ff ffc1 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	20000070 	.word	0x20000070
 8001054:	40003800 	.word	0x40003800

08001058 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08a      	sub	sp, #40	; 0x28
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a17      	ldr	r2, [pc, #92]	; (80010d4 <HAL_SPI_MspInit+0x7c>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d128      	bne.n	80010cc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800107a:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <HAL_SPI_MspInit+0x80>)
 800107c:	69db      	ldr	r3, [r3, #28]
 800107e:	4a16      	ldr	r2, [pc, #88]	; (80010d8 <HAL_SPI_MspInit+0x80>)
 8001080:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001084:	61d3      	str	r3, [r2, #28]
 8001086:	4b14      	ldr	r3, [pc, #80]	; (80010d8 <HAL_SPI_MspInit+0x80>)
 8001088:	69db      	ldr	r3, [r3, #28]
 800108a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800108e:	613b      	str	r3, [r7, #16]
 8001090:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001092:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <HAL_SPI_MspInit+0x80>)
 8001094:	695b      	ldr	r3, [r3, #20]
 8001096:	4a10      	ldr	r2, [pc, #64]	; (80010d8 <HAL_SPI_MspInit+0x80>)
 8001098:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800109c:	6153      	str	r3, [r2, #20]
 800109e:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <HAL_SPI_MspInit+0x80>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80010aa:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80010ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b0:	2302      	movs	r3, #2
 80010b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010b8:	2303      	movs	r3, #3
 80010ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010bc:	2305      	movs	r3, #5
 80010be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	4619      	mov	r1, r3
 80010c6:	4805      	ldr	r0, [pc, #20]	; (80010dc <HAL_SPI_MspInit+0x84>)
 80010c8:	f000 fefa 	bl	8001ec0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80010cc:	bf00      	nop
 80010ce:	3728      	adds	r7, #40	; 0x28
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40003800 	.word	0x40003800
 80010d8:	40021000 	.word	0x40021000
 80010dc:	48000400 	.word	0x48000400

080010e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e6:	4b0f      	ldr	r3, [pc, #60]	; (8001124 <HAL_MspInit+0x44>)
 80010e8:	699b      	ldr	r3, [r3, #24]
 80010ea:	4a0e      	ldr	r2, [pc, #56]	; (8001124 <HAL_MspInit+0x44>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	6193      	str	r3, [r2, #24]
 80010f2:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <HAL_MspInit+0x44>)
 80010f4:	699b      	ldr	r3, [r3, #24]
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010fe:	4b09      	ldr	r3, [pc, #36]	; (8001124 <HAL_MspInit+0x44>)
 8001100:	69db      	ldr	r3, [r3, #28]
 8001102:	4a08      	ldr	r2, [pc, #32]	; (8001124 <HAL_MspInit+0x44>)
 8001104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001108:	61d3      	str	r3, [r2, #28]
 800110a:	4b06      	ldr	r3, [pc, #24]	; (8001124 <HAL_MspInit+0x44>)
 800110c:	69db      	ldr	r3, [r3, #28]
 800110e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001112:	603b      	str	r3, [r7, #0]
 8001114:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001116:	bf00      	nop
 8001118:	370c      	adds	r7, #12
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	40021000 	.word	0x40021000

08001128 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800112c:	e7fe      	b.n	800112c <NMI_Handler+0x4>

0800112e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800112e:	b480      	push	{r7}
 8001130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001132:	e7fe      	b.n	8001132 <HardFault_Handler+0x4>

08001134 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001138:	e7fe      	b.n	8001138 <MemManage_Handler+0x4>

0800113a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800113a:	b480      	push	{r7}
 800113c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800113e:	e7fe      	b.n	800113e <BusFault_Handler+0x4>

08001140 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001144:	e7fe      	b.n	8001144 <UsageFault_Handler+0x4>

08001146 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001146:	b480      	push	{r7}
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800114a:	bf00      	nop
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr

08001154 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001174:	f000 f8da 	bl	800132c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001178:	bf00      	nop
 800117a:	bd80      	pop	{r7, pc}

0800117c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001180:	4802      	ldr	r0, [pc, #8]	; (800118c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001182:	f003 fb7e 	bl	8004882 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20000128 	.word	0x20000128

08001190 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001194:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <SystemInit+0x20>)
 8001196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800119a:	4a05      	ldr	r2, [pc, #20]	; (80011b0 <SystemInit+0x20>)
 800119c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <MX_TIM16_Init>:

TIM_HandleTypeDef htim16;

/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80011b8:	4b0f      	ldr	r3, [pc, #60]	; (80011f8 <MX_TIM16_Init+0x44>)
 80011ba:	4a10      	ldr	r2, [pc, #64]	; (80011fc <MX_TIM16_Init+0x48>)
 80011bc:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 64000-1;
 80011be:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <MX_TIM16_Init+0x44>)
 80011c0:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80011c4:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011c6:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <MX_TIM16_Init+0x44>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 250-1;
 80011cc:	4b0a      	ldr	r3, [pc, #40]	; (80011f8 <MX_TIM16_Init+0x44>)
 80011ce:	22f9      	movs	r2, #249	; 0xf9
 80011d0:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011d2:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <MX_TIM16_Init+0x44>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80011d8:	4b07      	ldr	r3, [pc, #28]	; (80011f8 <MX_TIM16_Init+0x44>)
 80011da:	2200      	movs	r2, #0
 80011dc:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011de:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <MX_TIM16_Init+0x44>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80011e4:	4804      	ldr	r0, [pc, #16]	; (80011f8 <MX_TIM16_Init+0x44>)
 80011e6:	f003 fa71 	bl	80046cc <HAL_TIM_Base_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80011f0:	f7ff feec 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000128 	.word	0x20000128
 80011fc:	40014400 	.word	0x40014400

08001200 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM16)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a0d      	ldr	r2, [pc, #52]	; (8001244 <HAL_TIM_Base_MspInit+0x44>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d113      	bne.n	800123a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001212:	4b0d      	ldr	r3, [pc, #52]	; (8001248 <HAL_TIM_Base_MspInit+0x48>)
 8001214:	699b      	ldr	r3, [r3, #24]
 8001216:	4a0c      	ldr	r2, [pc, #48]	; (8001248 <HAL_TIM_Base_MspInit+0x48>)
 8001218:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800121c:	6193      	str	r3, [r2, #24]
 800121e:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <HAL_TIM_Base_MspInit+0x48>)
 8001220:	699b      	ldr	r3, [r3, #24]
 8001222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]

    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800122a:	2200      	movs	r2, #0
 800122c:	2100      	movs	r1, #0
 800122e:	2019      	movs	r0, #25
 8001230:	f000 fd4b 	bl	8001cca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001234:	2019      	movs	r0, #25
 8001236:	f000 fd64 	bl	8001d02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800123a:	bf00      	nop
 800123c:	3710      	adds	r7, #16
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40014400 	.word	0x40014400
 8001248:	40021000 	.word	0x40021000

0800124c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800124c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001284 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001250:	480d      	ldr	r0, [pc, #52]	; (8001288 <LoopForever+0x6>)
  ldr r1, =_edata
 8001252:	490e      	ldr	r1, [pc, #56]	; (800128c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001254:	4a0e      	ldr	r2, [pc, #56]	; (8001290 <LoopForever+0xe>)
  movs r3, #0
 8001256:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001258:	e002      	b.n	8001260 <LoopCopyDataInit>

0800125a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800125a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800125c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800125e:	3304      	adds	r3, #4

08001260 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001260:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001262:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001264:	d3f9      	bcc.n	800125a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001266:	4a0b      	ldr	r2, [pc, #44]	; (8001294 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001268:	4c0b      	ldr	r4, [pc, #44]	; (8001298 <LoopForever+0x16>)
  movs r3, #0
 800126a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800126c:	e001      	b.n	8001272 <LoopFillZerobss>

0800126e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800126e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001270:	3204      	adds	r2, #4

08001272 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001272:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001274:	d3fb      	bcc.n	800126e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001276:	f7ff ff8b 	bl	8001190 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800127a:	f003 fcd5 	bl	8004c28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800127e:	f7ff fc51 	bl	8000b24 <main>

08001282 <LoopForever>:

LoopForever:
    b LoopForever
 8001282:	e7fe      	b.n	8001282 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001284:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001288:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800128c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001290:	08004d24 	.word	0x08004d24
  ldr r2, =_sbss
 8001294:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001298:	200001a0 	.word	0x200001a0

0800129c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800129c:	e7fe      	b.n	800129c <ADC1_IRQHandler>
	...

080012a0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012a4:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <HAL_Init+0x28>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a07      	ldr	r2, [pc, #28]	; (80012c8 <HAL_Init+0x28>)
 80012aa:	f043 0310 	orr.w	r3, r3, #16
 80012ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b0:	2003      	movs	r0, #3
 80012b2:	f000 fcff 	bl	8001cb4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012b6:	2000      	movs	r0, #0
 80012b8:	f000 f808 	bl	80012cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012bc:	f7ff ff10 	bl	80010e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40022000 	.word	0x40022000

080012cc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012d4:	4b12      	ldr	r3, [pc, #72]	; (8001320 <HAL_InitTick+0x54>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	4b12      	ldr	r3, [pc, #72]	; (8001324 <HAL_InitTick+0x58>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	4619      	mov	r1, r3
 80012de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 fd17 	bl	8001d1e <HAL_SYSTICK_Config>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e00e      	b.n	8001318 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b0f      	cmp	r3, #15
 80012fe:	d80a      	bhi.n	8001316 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001300:	2200      	movs	r2, #0
 8001302:	6879      	ldr	r1, [r7, #4]
 8001304:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001308:	f000 fcdf 	bl	8001cca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800130c:	4a06      	ldr	r2, [pc, #24]	; (8001328 <HAL_InitTick+0x5c>)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001312:	2300      	movs	r3, #0
 8001314:	e000      	b.n	8001318 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
}
 8001318:	4618      	mov	r0, r3
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000000 	.word	0x20000000
 8001324:	20000008 	.word	0x20000008
 8001328:	20000004 	.word	0x20000004

0800132c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <HAL_IncTick+0x20>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	4b06      	ldr	r3, [pc, #24]	; (8001350 <HAL_IncTick+0x24>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4413      	add	r3, r2
 800133c:	4a04      	ldr	r2, [pc, #16]	; (8001350 <HAL_IncTick+0x24>)
 800133e:	6013      	str	r3, [r2, #0]
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	20000008 	.word	0x20000008
 8001350:	2000019c 	.word	0x2000019c

08001354 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return uwTick;  
 8001358:	4b03      	ldr	r3, [pc, #12]	; (8001368 <HAL_GetTick+0x14>)
 800135a:	681b      	ldr	r3, [r3, #0]
}
 800135c:	4618      	mov	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	2000019c 	.word	0x2000019c

0800136c <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)UID_BASE)));
 8001370:	4b03      	ldr	r3, [pc, #12]	; (8001380 <HAL_GetUIDw0+0x14>)
 8001372:	681b      	ldr	r3, [r3, #0]
}
 8001374:	4618      	mov	r0, r3
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	1ffff7ac 	.word	0x1ffff7ac

08001384 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8001388:	4b03      	ldr	r3, [pc, #12]	; (8001398 <HAL_GetUIDw1+0x14>)
 800138a:	681b      	ldr	r3, [r3, #0]
}
 800138c:	4618      	mov	r0, r3
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	1ffff7b0 	.word	0x1ffff7b0

0800139c <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80013a0:	4b03      	ldr	r3, [pc, #12]	; (80013b0 <HAL_GetUIDw2+0x14>)
 80013a2:	681b      	ldr	r3, [r3, #0]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	1ffff7b4 	.word	0x1ffff7b4

080013b4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d101      	bne.n	80013c6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e0ed      	b.n	80015a2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d102      	bne.n	80013d8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f7fe ff2e 	bl	8000234 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f022 0202 	bic.w	r2, r2, #2
 80013e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013e8:	f7ff ffb4 	bl	8001354 <HAL_GetTick>
 80013ec:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80013ee:	e012      	b.n	8001416 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80013f0:	f7ff ffb0 	bl	8001354 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	2b0a      	cmp	r3, #10
 80013fc:	d90b      	bls.n	8001416 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001402:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2205      	movs	r2, #5
 800140e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e0c5      	b.n	80015a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f003 0302 	and.w	r3, r3, #2
 8001420:	2b00      	cmp	r3, #0
 8001422:	d1e5      	bne.n	80013f0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f042 0201 	orr.w	r2, r2, #1
 8001432:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001434:	f7ff ff8e 	bl	8001354 <HAL_GetTick>
 8001438:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800143a:	e012      	b.n	8001462 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800143c:	f7ff ff8a 	bl	8001354 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b0a      	cmp	r3, #10
 8001448:	d90b      	bls.n	8001462 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800144e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2205      	movs	r2, #5
 800145a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
 8001460:	e09f      	b.n	80015a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f003 0301 	and.w	r3, r3, #1
 800146c:	2b00      	cmp	r3, #0
 800146e:	d0e5      	beq.n	800143c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	7e1b      	ldrb	r3, [r3, #24]
 8001474:	2b01      	cmp	r3, #1
 8001476:	d108      	bne.n	800148a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	e007      	b.n	800149a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001498:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	7e5b      	ldrb	r3, [r3, #25]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d108      	bne.n	80014b4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	e007      	b.n	80014c4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80014c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	7e9b      	ldrb	r3, [r3, #26]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d108      	bne.n	80014de <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f042 0220 	orr.w	r2, r2, #32
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	e007      	b.n	80014ee <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f022 0220 	bic.w	r2, r2, #32
 80014ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	7edb      	ldrb	r3, [r3, #27]
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d108      	bne.n	8001508 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f022 0210 	bic.w	r2, r2, #16
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	e007      	b.n	8001518 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f042 0210 	orr.w	r2, r2, #16
 8001516:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	7f1b      	ldrb	r3, [r3, #28]
 800151c:	2b01      	cmp	r3, #1
 800151e:	d108      	bne.n	8001532 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f042 0208 	orr.w	r2, r2, #8
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	e007      	b.n	8001542 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f022 0208 	bic.w	r2, r2, #8
 8001540:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	7f5b      	ldrb	r3, [r3, #29]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d108      	bne.n	800155c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f042 0204 	orr.w	r2, r2, #4
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	e007      	b.n	800156c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f022 0204 	bic.w	r2, r2, #4
 800156a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	689a      	ldr	r2, [r3, #8]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	431a      	orrs	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	691b      	ldr	r3, [r3, #16]
 800157a:	431a      	orrs	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	695b      	ldr	r3, [r3, #20]
 8001580:	ea42 0103 	orr.w	r1, r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	1e5a      	subs	r2, r3, #1
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	430a      	orrs	r2, r1
 8001590:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2201      	movs	r2, #1
 800159c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d101      	bne.n	80015bc <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e015      	b.n	80015e8 <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  (void)HAL_CAN_Stop(hcan);
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f000 f925 	bl	800180c <HAL_CAN_Stop>
  /* DeInit the low level hardware: CLOCK, NVIC */
  hcan->MspDeInitCallback(hcan);

#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7fe fe7a 	bl	80002bc <HAL_CAN_MspDeInit>
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015d6:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2200      	movs	r2, #0
 80015e2:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80015e6:	2300      	movs	r3, #0
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b087      	sub	sp, #28
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001606:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001608:	7cfb      	ldrb	r3, [r7, #19]
 800160a:	2b01      	cmp	r3, #1
 800160c:	d003      	beq.n	8001616 <HAL_CAN_ConfigFilter+0x26>
 800160e:	7cfb      	ldrb	r3, [r7, #19]
 8001610:	2b02      	cmp	r3, #2
 8001612:	f040 80aa 	bne.w	800176a <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800161c:	f043 0201 	orr.w	r2, r3, #1
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	695b      	ldr	r3, [r3, #20]
 800162a:	f003 031f 	and.w	r3, r3, #31
 800162e:	2201      	movs	r2, #1
 8001630:	fa02 f303 	lsl.w	r3, r2, r3
 8001634:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	43db      	mvns	r3, r3
 8001640:	401a      	ands	r2, r3
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	69db      	ldr	r3, [r3, #28]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d123      	bne.n	8001698 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	43db      	mvns	r3, r3
 800165a:	401a      	ands	r2, r3
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001672:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	3248      	adds	r2, #72	; 0x48
 8001678:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800168c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800168e:	6979      	ldr	r1, [r7, #20]
 8001690:	3348      	adds	r3, #72	; 0x48
 8001692:	00db      	lsls	r3, r3, #3
 8001694:	440b      	add	r3, r1
 8001696:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	69db      	ldr	r3, [r3, #28]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d122      	bne.n	80016e6 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	431a      	orrs	r2, r3
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016bc:	683a      	ldr	r2, [r7, #0]
 80016be:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80016c0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	3248      	adds	r2, #72	; 0x48
 80016c6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80016da:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80016dc:	6979      	ldr	r1, [r7, #20]
 80016de:	3348      	adds	r3, #72	; 0x48
 80016e0:	00db      	lsls	r3, r3, #3
 80016e2:	440b      	add	r3, r1
 80016e4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	699b      	ldr	r3, [r3, #24]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d109      	bne.n	8001702 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	43db      	mvns	r3, r3
 80016f8:	401a      	ands	r2, r3
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001700:	e007      	b.n	8001712 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	431a      	orrs	r2, r3
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	691b      	ldr	r3, [r3, #16]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d109      	bne.n	800172e <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	43db      	mvns	r3, r3
 8001724:	401a      	ands	r2, r3
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800172c:	e007      	b.n	800173e <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	431a      	orrs	r2, r3
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	6a1b      	ldr	r3, [r3, #32]
 8001742:	2b01      	cmp	r3, #1
 8001744:	d107      	bne.n	8001756 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	431a      	orrs	r2, r3
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800175c:	f023 0201 	bic.w	r2, r3, #1
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001766:	2300      	movs	r3, #0
 8001768:	e006      	b.n	8001778 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800176e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
  }
}
 8001778:	4618      	mov	r0, r3
 800177a:	371c      	adds	r7, #28
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001792:	b2db      	uxtb	r3, r3
 8001794:	2b01      	cmp	r3, #1
 8001796:	d12e      	bne.n	80017f6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2202      	movs	r2, #2
 800179c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f022 0201 	bic.w	r2, r2, #1
 80017ae:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80017b0:	f7ff fdd0 	bl	8001354 <HAL_GetTick>
 80017b4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80017b6:	e012      	b.n	80017de <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017b8:	f7ff fdcc 	bl	8001354 <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b0a      	cmp	r3, #10
 80017c4:	d90b      	bls.n	80017de <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2205      	movs	r2, #5
 80017d6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e012      	b.n	8001804 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f003 0301 	and.w	r3, r3, #1
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d1e5      	bne.n	80017b8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2200      	movs	r2, #0
 80017f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80017f2:	2300      	movs	r3, #0
 80017f4:	e006      	b.n	8001804 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
  }
}
 8001804:	4618      	mov	r0, r3
 8001806:	3710      	adds	r7, #16
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}

0800180c <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f893 3020 	ldrb.w	r3, [r3, #32]
 800181a:	b2db      	uxtb	r3, r3
 800181c:	2b02      	cmp	r3, #2
 800181e:	d133      	bne.n	8001888 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f042 0201 	orr.w	r2, r2, #1
 800182e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001830:	f7ff fd90 	bl	8001354 <HAL_GetTick>
 8001834:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001836:	e012      	b.n	800185e <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001838:	f7ff fd8c 	bl	8001354 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	2b0a      	cmp	r3, #10
 8001844:	d90b      	bls.n	800185e <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2205      	movs	r2, #5
 8001856:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e01b      	b.n	8001896 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f003 0301 	and.w	r3, r3, #1
 8001868:	2b00      	cmp	r3, #0
 800186a:	d0e5      	beq.n	8001838 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f022 0202 	bic.w	r2, r2, #2
 800187a:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2201      	movs	r2, #1
 8001880:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001884:	2300      	movs	r3, #0
 8001886:	e006      	b.n	8001896 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800188c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
  }
}
 8001896:	4618      	mov	r0, r3
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800189e:	b480      	push	{r7}
 80018a0:	b087      	sub	sp, #28
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	60f8      	str	r0, [r7, #12]
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	607a      	str	r2, [r7, #4]
 80018aa:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018b2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80018b4:	7dfb      	ldrb	r3, [r7, #23]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d003      	beq.n	80018c2 <HAL_CAN_GetRxMessage+0x24>
 80018ba:	7dfb      	ldrb	r3, [r7, #23]
 80018bc:	2b02      	cmp	r3, #2
 80018be:	f040 80f3 	bne.w	8001aa8 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d10e      	bne.n	80018e6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	f003 0303 	and.w	r3, r3, #3
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d116      	bne.n	8001904 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018da:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e0e7      	b.n	8001ab6 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	691b      	ldr	r3, [r3, #16]
 80018ec:	f003 0303 	and.w	r3, r3, #3
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d107      	bne.n	8001904 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001900:	2301      	movs	r3, #1
 8001902:	e0d8      	b.n	8001ab6 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	331b      	adds	r3, #27
 800190c:	011b      	lsls	r3, r3, #4
 800190e:	4413      	add	r3, r2
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0204 	and.w	r2, r3, #4
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d10c      	bne.n	800193c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	331b      	adds	r3, #27
 800192a:	011b      	lsls	r3, r3, #4
 800192c:	4413      	add	r3, r2
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	0d5b      	lsrs	r3, r3, #21
 8001932:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	e00b      	b.n	8001954 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	331b      	adds	r3, #27
 8001944:	011b      	lsls	r3, r3, #4
 8001946:	4413      	add	r3, r2
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	08db      	lsrs	r3, r3, #3
 800194c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	331b      	adds	r3, #27
 800195c:	011b      	lsls	r3, r3, #4
 800195e:	4413      	add	r3, r2
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0202 	and.w	r2, r3, #2
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	331b      	adds	r3, #27
 8001972:	011b      	lsls	r3, r3, #4
 8001974:	4413      	add	r3, r2
 8001976:	3304      	adds	r3, #4
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 020f 	and.w	r2, r3, #15
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	331b      	adds	r3, #27
 800198a:	011b      	lsls	r3, r3, #4
 800198c:	4413      	add	r3, r2
 800198e:	3304      	adds	r3, #4
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	0a1b      	lsrs	r3, r3, #8
 8001994:	b2da      	uxtb	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	331b      	adds	r3, #27
 80019a2:	011b      	lsls	r3, r3, #4
 80019a4:	4413      	add	r3, r2
 80019a6:	3304      	adds	r3, #4
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	0c1b      	lsrs	r3, r3, #16
 80019ac:	b29a      	uxth	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	011b      	lsls	r3, r3, #4
 80019ba:	4413      	add	r3, r2
 80019bc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	011b      	lsls	r3, r3, #4
 80019d0:	4413      	add	r3, r2
 80019d2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	0a1a      	lsrs	r2, r3, #8
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	3301      	adds	r3, #1
 80019de:	b2d2      	uxtb	r2, r2
 80019e0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	011b      	lsls	r3, r3, #4
 80019ea:	4413      	add	r3, r2
 80019ec:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	0c1a      	lsrs	r2, r3, #16
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	3302      	adds	r3, #2
 80019f8:	b2d2      	uxtb	r2, r2
 80019fa:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	011b      	lsls	r3, r3, #4
 8001a04:	4413      	add	r3, r2
 8001a06:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	0e1a      	lsrs	r2, r3, #24
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	3303      	adds	r3, #3
 8001a12:	b2d2      	uxtb	r2, r2
 8001a14:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	011b      	lsls	r3, r3, #4
 8001a1e:	4413      	add	r3, r2
 8001a20:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	3304      	adds	r3, #4
 8001a2a:	b2d2      	uxtb	r2, r2
 8001a2c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	011b      	lsls	r3, r3, #4
 8001a36:	4413      	add	r3, r2
 8001a38:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	0a1a      	lsrs	r2, r3, #8
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	3305      	adds	r3, #5
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	011b      	lsls	r3, r3, #4
 8001a50:	4413      	add	r3, r2
 8001a52:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	0c1a      	lsrs	r2, r3, #16
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	3306      	adds	r3, #6
 8001a5e:	b2d2      	uxtb	r2, r2
 8001a60:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	011b      	lsls	r3, r3, #4
 8001a6a:	4413      	add	r3, r2
 8001a6c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	0e1a      	lsrs	r2, r3, #24
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	3307      	adds	r3, #7
 8001a78:	b2d2      	uxtb	r2, r2
 8001a7a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d108      	bne.n	8001a94 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	68da      	ldr	r2, [r3, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f042 0220 	orr.w	r2, r2, #32
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	e007      	b.n	8001aa4 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	691a      	ldr	r2, [r3, #16]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f042 0220 	orr.w	r2, r2, #32
 8001aa2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	e006      	b.n	8001ab6 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aac:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
  }
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	371c      	adds	r7, #28
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b085      	sub	sp, #20
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
 8001aca:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001acc:	2300      	movs	r3, #0
 8001ace:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ad6:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001ad8:	7afb      	ldrb	r3, [r7, #11]
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d002      	beq.n	8001ae4 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001ade:	7afb      	ldrb	r3, [r7, #11]
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d10f      	bne.n	8001b04 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d106      	bne.n	8001af8 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	f003 0303 	and.w	r3, r3, #3
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	e005      	b.n	8001b04 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	691b      	ldr	r3, [r3, #16]
 8001afe:	f003 0303 	and.w	r3, r3, #3
 8001b02:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001b04:	68fb      	ldr	r3, [r7, #12]
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3714      	adds	r7, #20
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
	...

08001b14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	f003 0307 	and.w	r3, r3, #7
 8001b22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b24:	4b0c      	ldr	r3, [pc, #48]	; (8001b58 <__NVIC_SetPriorityGrouping+0x44>)
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b2a:	68ba      	ldr	r2, [r7, #8]
 8001b2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b30:	4013      	ands	r3, r2
 8001b32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b46:	4a04      	ldr	r2, [pc, #16]	; (8001b58 <__NVIC_SetPriorityGrouping+0x44>)
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	60d3      	str	r3, [r2, #12]
}
 8001b4c:	bf00      	nop
 8001b4e:	3714      	adds	r7, #20
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	e000ed00 	.word	0xe000ed00

08001b5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b60:	4b04      	ldr	r3, [pc, #16]	; (8001b74 <__NVIC_GetPriorityGrouping+0x18>)
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	0a1b      	lsrs	r3, r3, #8
 8001b66:	f003 0307 	and.w	r3, r3, #7
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	4603      	mov	r3, r0
 8001b80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	db0b      	blt.n	8001ba2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b8a:	79fb      	ldrb	r3, [r7, #7]
 8001b8c:	f003 021f 	and.w	r2, r3, #31
 8001b90:	4907      	ldr	r1, [pc, #28]	; (8001bb0 <__NVIC_EnableIRQ+0x38>)
 8001b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b96:	095b      	lsrs	r3, r3, #5
 8001b98:	2001      	movs	r0, #1
 8001b9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ba2:	bf00      	nop
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	e000e100 	.word	0xe000e100

08001bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	6039      	str	r1, [r7, #0]
 8001bbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	db0a      	blt.n	8001bde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	490c      	ldr	r1, [pc, #48]	; (8001c00 <__NVIC_SetPriority+0x4c>)
 8001bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd2:	0112      	lsls	r2, r2, #4
 8001bd4:	b2d2      	uxtb	r2, r2
 8001bd6:	440b      	add	r3, r1
 8001bd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bdc:	e00a      	b.n	8001bf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	4908      	ldr	r1, [pc, #32]	; (8001c04 <__NVIC_SetPriority+0x50>)
 8001be4:	79fb      	ldrb	r3, [r7, #7]
 8001be6:	f003 030f 	and.w	r3, r3, #15
 8001bea:	3b04      	subs	r3, #4
 8001bec:	0112      	lsls	r2, r2, #4
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	761a      	strb	r2, [r3, #24]
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	e000e100 	.word	0xe000e100
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b089      	sub	sp, #36	; 0x24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f003 0307 	and.w	r3, r3, #7
 8001c1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	f1c3 0307 	rsb	r3, r3, #7
 8001c22:	2b04      	cmp	r3, #4
 8001c24:	bf28      	it	cs
 8001c26:	2304      	movcs	r3, #4
 8001c28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	3304      	adds	r3, #4
 8001c2e:	2b06      	cmp	r3, #6
 8001c30:	d902      	bls.n	8001c38 <NVIC_EncodePriority+0x30>
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	3b03      	subs	r3, #3
 8001c36:	e000      	b.n	8001c3a <NVIC_EncodePriority+0x32>
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43da      	mvns	r2, r3
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	401a      	ands	r2, r3
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c50:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5a:	43d9      	mvns	r1, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c60:	4313      	orrs	r3, r2
         );
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3724      	adds	r7, #36	; 0x24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
	...

08001c70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	3b01      	subs	r3, #1
 8001c7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c80:	d301      	bcc.n	8001c86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c82:	2301      	movs	r3, #1
 8001c84:	e00f      	b.n	8001ca6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c86:	4a0a      	ldr	r2, [pc, #40]	; (8001cb0 <SysTick_Config+0x40>)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c8e:	210f      	movs	r1, #15
 8001c90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c94:	f7ff ff8e 	bl	8001bb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c98:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <SysTick_Config+0x40>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c9e:	4b04      	ldr	r3, [pc, #16]	; (8001cb0 <SysTick_Config+0x40>)
 8001ca0:	2207      	movs	r2, #7
 8001ca2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	e000e010 	.word	0xe000e010

08001cb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f7ff ff29 	bl	8001b14 <__NVIC_SetPriorityGrouping>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b086      	sub	sp, #24
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	60b9      	str	r1, [r7, #8]
 8001cd4:	607a      	str	r2, [r7, #4]
 8001cd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cdc:	f7ff ff3e 	bl	8001b5c <__NVIC_GetPriorityGrouping>
 8001ce0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	68b9      	ldr	r1, [r7, #8]
 8001ce6:	6978      	ldr	r0, [r7, #20]
 8001ce8:	f7ff ff8e 	bl	8001c08 <NVIC_EncodePriority>
 8001cec:	4602      	mov	r2, r0
 8001cee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cf2:	4611      	mov	r1, r2
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff ff5d 	bl	8001bb4 <__NVIC_SetPriority>
}
 8001cfa:	bf00      	nop
 8001cfc:	3718      	adds	r7, #24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}

08001d02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b082      	sub	sp, #8
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	4603      	mov	r3, r0
 8001d0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff ff31 	bl	8001b78 <__NVIC_EnableIRQ>
}
 8001d16:	bf00      	nop
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b082      	sub	sp, #8
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f7ff ffa2 	bl	8001c70 <SysTick_Config>
 8001d2c:	4603      	mov	r3, r0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d101      	bne.n	8001d48 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e014      	b.n	8001d72 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	791b      	ldrb	r3, [r3, #4]
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d105      	bne.n	8001d5e <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f7fe fdc3 	bl	80008e4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2202      	movs	r2, #2
 8001d62:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8001d7a:	b480      	push	{r7}
 8001d7c:	b087      	sub	sp, #28
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	60f8      	str	r0, [r7, #12]
 8001d82:	60b9      	str	r1, [r7, #8]
 8001d84:	607a      	str	r2, [r7, #4]
 8001d86:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
   
  tmp = (uint32_t) (hdac->Instance);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	617b      	str	r3, [r7, #20]

/* DAC 1 has 1 or 2 channels - no DAC2 */
/* DAC 1 has 2 channels 1U & 2U - DAC 2 has one channel 1U */

  if(Channel == DAC_CHANNEL_1)
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d104      	bne.n	8001da2 <HAL_DAC_SetValue+0x28>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001d98:	697a      	ldr	r2, [r7, #20]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	3308      	adds	r3, #8
 8001da0:	617b      	str	r3, [r7, #20]
       /* STM32F303xC || STM32F358xx                || */
       /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
       /* STM32F373xC || STM32F378xx                   */

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	461a      	mov	r2, r3
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	371c      	adds	r7, #28
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 selected
  * @retval HAL status 
  */

HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	795b      	ldrb	r3, [r3, #5]
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d101      	bne.n	8001dce <HAL_DAC_Start+0x16>
 8001dca:	2302      	movs	r3, #2
 8001dcc:	e025      	b.n	8001e1a <HAL_DAC_Start+0x62>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2202      	movs	r2, #2
 8001dd8:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	6819      	ldr	r1, [r3, #0]
 8001de0:	2201      	movs	r2, #1
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	409a      	lsls	r2, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	430a      	orrs	r2, r1
 8001dec:	601a      	str	r2, [r3, #0]
  
  /* Check if software trigger enabled */
  if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8001df8:	2b3c      	cmp	r3, #60	; 0x3c
 8001dfa:	d107      	bne.n	8001e0c <HAL_DAC_Start+0x54>
  {
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	685a      	ldr	r2, [r3, #4]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f042 0201 	orr.w	r2, r2, #1
 8001e0a:	605a      	str	r2, [r3, #4]
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	370c      	adds	r7, #12
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr

08001e26 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b087      	sub	sp, #28
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	60f8      	str	r0, [r7, #12]
 8001e2e:	60b9      	str	r1, [r7, #8]
 8001e30:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8001e32:	2300      	movs	r3, #0
 8001e34:	617b      	str	r3, [r7, #20]
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	795b      	ldrb	r3, [r3, #5]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d101      	bne.n	8001e46 <HAL_DAC_ConfigChannel+0x20>
 8001e42:	2302      	movs	r3, #2
 8001e44:	e036      	b.n	8001eb4 <HAL_DAC_ConfigChannel+0x8e>
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2202      	movs	r2, #2
 8001e50:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8001e5a:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	697a      	ldr	r2, [r7, #20]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8001e78:	693a      	ldr	r2, [r7, #16]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	697a      	ldr	r2, [r7, #20]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6819      	ldr	r1, [r3, #0]
 8001e94:	22c0      	movs	r2, #192	; 0xc0
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	43da      	mvns	r2, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	400a      	ands	r2, r1
 8001ea4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	371c      	adds	r7, #28
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b087      	sub	sp, #28
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ece:	e14e      	b.n	800216e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8001edc:	4013      	ands	r3, r2
 8001ede:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f000 8140 	beq.w	8002168 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d00b      	beq.n	8001f08 <HAL_GPIO_Init+0x48>
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d007      	beq.n	8001f08 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001efc:	2b11      	cmp	r3, #17
 8001efe:	d003      	beq.n	8001f08 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	2b12      	cmp	r3, #18
 8001f06:	d130      	bne.n	8001f6a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	2203      	movs	r2, #3
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	68da      	ldr	r2, [r3, #12]
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f3e:	2201      	movs	r2, #1
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	fa02 f303 	lsl.w	r3, r2, r3
 8001f46:	43db      	mvns	r3, r3
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	091b      	lsrs	r3, r3, #4
 8001f54:	f003 0201 	and.w	r2, r3, #1
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	2203      	movs	r2, #3
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	43db      	mvns	r3, r3
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	689a      	ldr	r2, [r3, #8]
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	693a      	ldr	r2, [r7, #16]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d003      	beq.n	8001faa <HAL_GPIO_Init+0xea>
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	2b12      	cmp	r3, #18
 8001fa8:	d123      	bne.n	8001ff2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	08da      	lsrs	r2, r3, #3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	3208      	adds	r2, #8
 8001fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	f003 0307 	and.w	r3, r3, #7
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	220f      	movs	r2, #15
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	691a      	ldr	r2, [r3, #16]
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	f003 0307 	and.w	r3, r3, #7
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	08da      	lsrs	r2, r3, #3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3208      	adds	r2, #8
 8001fec:	6939      	ldr	r1, [r7, #16]
 8001fee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	2203      	movs	r2, #3
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	43db      	mvns	r3, r3
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	4013      	ands	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f003 0203 	and.w	r2, r3, #3
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	4313      	orrs	r3, r2
 800201e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	693a      	ldr	r2, [r7, #16]
 8002024:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 809a 	beq.w	8002168 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002034:	4b55      	ldr	r3, [pc, #340]	; (800218c <HAL_GPIO_Init+0x2cc>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	4a54      	ldr	r2, [pc, #336]	; (800218c <HAL_GPIO_Init+0x2cc>)
 800203a:	f043 0301 	orr.w	r3, r3, #1
 800203e:	6193      	str	r3, [r2, #24]
 8002040:	4b52      	ldr	r3, [pc, #328]	; (800218c <HAL_GPIO_Init+0x2cc>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	f003 0301 	and.w	r3, r3, #1
 8002048:	60bb      	str	r3, [r7, #8]
 800204a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800204c:	4a50      	ldr	r2, [pc, #320]	; (8002190 <HAL_GPIO_Init+0x2d0>)
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	089b      	lsrs	r3, r3, #2
 8002052:	3302      	adds	r3, #2
 8002054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002058:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	f003 0303 	and.w	r3, r3, #3
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	220f      	movs	r2, #15
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43db      	mvns	r3, r3
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	4013      	ands	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002076:	d013      	beq.n	80020a0 <HAL_GPIO_Init+0x1e0>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a46      	ldr	r2, [pc, #280]	; (8002194 <HAL_GPIO_Init+0x2d4>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d00d      	beq.n	800209c <HAL_GPIO_Init+0x1dc>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4a45      	ldr	r2, [pc, #276]	; (8002198 <HAL_GPIO_Init+0x2d8>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d007      	beq.n	8002098 <HAL_GPIO_Init+0x1d8>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a44      	ldr	r2, [pc, #272]	; (800219c <HAL_GPIO_Init+0x2dc>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d101      	bne.n	8002094 <HAL_GPIO_Init+0x1d4>
 8002090:	2303      	movs	r3, #3
 8002092:	e006      	b.n	80020a2 <HAL_GPIO_Init+0x1e2>
 8002094:	2305      	movs	r3, #5
 8002096:	e004      	b.n	80020a2 <HAL_GPIO_Init+0x1e2>
 8002098:	2302      	movs	r3, #2
 800209a:	e002      	b.n	80020a2 <HAL_GPIO_Init+0x1e2>
 800209c:	2301      	movs	r3, #1
 800209e:	e000      	b.n	80020a2 <HAL_GPIO_Init+0x1e2>
 80020a0:	2300      	movs	r3, #0
 80020a2:	697a      	ldr	r2, [r7, #20]
 80020a4:	f002 0203 	and.w	r2, r2, #3
 80020a8:	0092      	lsls	r2, r2, #2
 80020aa:	4093      	lsls	r3, r2
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80020b2:	4937      	ldr	r1, [pc, #220]	; (8002190 <HAL_GPIO_Init+0x2d0>)
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	089b      	lsrs	r3, r3, #2
 80020b8:	3302      	adds	r3, #2
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020c0:	4b37      	ldr	r3, [pc, #220]	; (80021a0 <HAL_GPIO_Init+0x2e0>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	43db      	mvns	r3, r3
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	4013      	ands	r3, r2
 80020ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d003      	beq.n	80020e4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80020dc:	693a      	ldr	r2, [r7, #16]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80020e4:	4a2e      	ldr	r2, [pc, #184]	; (80021a0 <HAL_GPIO_Init+0x2e0>)
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80020ea:	4b2d      	ldr	r3, [pc, #180]	; (80021a0 <HAL_GPIO_Init+0x2e0>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	43db      	mvns	r3, r3
 80020f4:	693a      	ldr	r2, [r7, #16]
 80020f6:	4013      	ands	r3, r2
 80020f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d003      	beq.n	800210e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4313      	orrs	r3, r2
 800210c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800210e:	4a24      	ldr	r2, [pc, #144]	; (80021a0 <HAL_GPIO_Init+0x2e0>)
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002114:	4b22      	ldr	r3, [pc, #136]	; (80021a0 <HAL_GPIO_Init+0x2e0>)
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	43db      	mvns	r3, r3
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	4013      	ands	r3, r2
 8002122:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d003      	beq.n	8002138 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	4313      	orrs	r3, r2
 8002136:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002138:	4a19      	ldr	r2, [pc, #100]	; (80021a0 <HAL_GPIO_Init+0x2e0>)
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800213e:	4b18      	ldr	r3, [pc, #96]	; (80021a0 <HAL_GPIO_Init+0x2e0>)
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	43db      	mvns	r3, r3
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	4013      	ands	r3, r2
 800214c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d003      	beq.n	8002162 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4313      	orrs	r3, r2
 8002160:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002162:	4a0f      	ldr	r2, [pc, #60]	; (80021a0 <HAL_GPIO_Init+0x2e0>)
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	3301      	adds	r3, #1
 800216c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	fa22 f303 	lsr.w	r3, r2, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	f47f aea9 	bne.w	8001ed0 <HAL_GPIO_Init+0x10>
  }
}
 800217e:	bf00      	nop
 8002180:	bf00      	nop
 8002182:	371c      	adds	r7, #28
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	40021000 	.word	0x40021000
 8002190:	40010000 	.word	0x40010000
 8002194:	48000400 	.word	0x48000400
 8002198:	48000800 	.word	0x48000800
 800219c:	48000c00 	.word	0x48000c00
 80021a0:	40010400 	.word	0x40010400

080021a4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b087      	sub	sp, #28
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80021b2:	e0b2      	b.n	800231a <HAL_GPIO_DeInit+0x176>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80021b4:	2201      	movs	r2, #1
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	683a      	ldr	r2, [r7, #0]
 80021be:	4013      	ands	r3, r2
 80021c0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	f000 80a5 	beq.w	8002314 <HAL_GPIO_DeInit+0x170>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80021ca:	4a5b      	ldr	r2, [pc, #364]	; (8002338 <HAL_GPIO_DeInit+0x194>)
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	089b      	lsrs	r3, r3, #2
 80021d0:	3302      	adds	r3, #2
 80021d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021d6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	f003 0303 	and.w	r3, r3, #3
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	220f      	movs	r2, #15
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	68fa      	ldr	r2, [r7, #12]
 80021e8:	4013      	ands	r3, r2
 80021ea:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80021f2:	d013      	beq.n	800221c <HAL_GPIO_DeInit+0x78>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a51      	ldr	r2, [pc, #324]	; (800233c <HAL_GPIO_DeInit+0x198>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d00d      	beq.n	8002218 <HAL_GPIO_DeInit+0x74>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	4a50      	ldr	r2, [pc, #320]	; (8002340 <HAL_GPIO_DeInit+0x19c>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d007      	beq.n	8002214 <HAL_GPIO_DeInit+0x70>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4a4f      	ldr	r2, [pc, #316]	; (8002344 <HAL_GPIO_DeInit+0x1a0>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d101      	bne.n	8002210 <HAL_GPIO_DeInit+0x6c>
 800220c:	2303      	movs	r3, #3
 800220e:	e006      	b.n	800221e <HAL_GPIO_DeInit+0x7a>
 8002210:	2305      	movs	r3, #5
 8002212:	e004      	b.n	800221e <HAL_GPIO_DeInit+0x7a>
 8002214:	2302      	movs	r3, #2
 8002216:	e002      	b.n	800221e <HAL_GPIO_DeInit+0x7a>
 8002218:	2301      	movs	r3, #1
 800221a:	e000      	b.n	800221e <HAL_GPIO_DeInit+0x7a>
 800221c:	2300      	movs	r3, #0
 800221e:	697a      	ldr	r2, [r7, #20]
 8002220:	f002 0203 	and.w	r2, r2, #3
 8002224:	0092      	lsls	r2, r2, #2
 8002226:	4093      	lsls	r3, r2
 8002228:	68fa      	ldr	r2, [r7, #12]
 800222a:	429a      	cmp	r2, r3
 800222c:	d132      	bne.n	8002294 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800222e:	4b46      	ldr	r3, [pc, #280]	; (8002348 <HAL_GPIO_DeInit+0x1a4>)
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	43db      	mvns	r3, r3
 8002236:	4944      	ldr	r1, [pc, #272]	; (8002348 <HAL_GPIO_DeInit+0x1a4>)
 8002238:	4013      	ands	r3, r2
 800223a:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800223c:	4b42      	ldr	r3, [pc, #264]	; (8002348 <HAL_GPIO_DeInit+0x1a4>)
 800223e:	685a      	ldr	r2, [r3, #4]
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	43db      	mvns	r3, r3
 8002244:	4940      	ldr	r1, [pc, #256]	; (8002348 <HAL_GPIO_DeInit+0x1a4>)
 8002246:	4013      	ands	r3, r2
 8002248:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800224a:	4b3f      	ldr	r3, [pc, #252]	; (8002348 <HAL_GPIO_DeInit+0x1a4>)
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	43db      	mvns	r3, r3
 8002252:	493d      	ldr	r1, [pc, #244]	; (8002348 <HAL_GPIO_DeInit+0x1a4>)
 8002254:	4013      	ands	r3, r2
 8002256:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002258:	4b3b      	ldr	r3, [pc, #236]	; (8002348 <HAL_GPIO_DeInit+0x1a4>)
 800225a:	68da      	ldr	r2, [r3, #12]
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	43db      	mvns	r3, r3
 8002260:	4939      	ldr	r1, [pc, #228]	; (8002348 <HAL_GPIO_DeInit+0x1a4>)
 8002262:	4013      	ands	r3, r2
 8002264:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	f003 0303 	and.w	r3, r3, #3
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	220f      	movs	r2, #15
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002276:	4a30      	ldr	r2, [pc, #192]	; (8002338 <HAL_GPIO_DeInit+0x194>)
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	089b      	lsrs	r3, r3, #2
 800227c:	3302      	adds	r3, #2
 800227e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	43da      	mvns	r2, r3
 8002286:	482c      	ldr	r0, [pc, #176]	; (8002338 <HAL_GPIO_DeInit+0x194>)
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	089b      	lsrs	r3, r3, #2
 800228c:	400a      	ands	r2, r1
 800228e:	3302      	adds	r3, #2
 8002290:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	2103      	movs	r1, #3
 800229e:	fa01 f303 	lsl.w	r3, r1, r3
 80022a2:	43db      	mvns	r3, r3
 80022a4:	401a      	ands	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	08da      	lsrs	r2, r3, #3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	3208      	adds	r2, #8
 80022b2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	f003 0307 	and.w	r3, r3, #7
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	220f      	movs	r2, #15
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	08d2      	lsrs	r2, r2, #3
 80022ca:	4019      	ands	r1, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	3208      	adds	r2, #8
 80022d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	68da      	ldr	r2, [r3, #12]
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	2103      	movs	r1, #3
 80022de:	fa01 f303 	lsl.w	r3, r1, r3
 80022e2:	43db      	mvns	r3, r3
 80022e4:	401a      	ands	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685a      	ldr	r2, [r3, #4]
 80022ee:	2101      	movs	r1, #1
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	fa01 f303 	lsl.w	r3, r1, r3
 80022f6:	43db      	mvns	r3, r3
 80022f8:	401a      	ands	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	2103      	movs	r1, #3
 8002308:	fa01 f303 	lsl.w	r3, r1, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	401a      	ands	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	609a      	str	r2, [r3, #8]
    }

    position++;
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	3301      	adds	r3, #1
 8002318:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800231a:	683a      	ldr	r2, [r7, #0]
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	fa22 f303 	lsr.w	r3, r2, r3
 8002322:	2b00      	cmp	r3, #0
 8002324:	f47f af46 	bne.w	80021b4 <HAL_GPIO_DeInit+0x10>
  }
}
 8002328:	bf00      	nop
 800232a:	bf00      	nop
 800232c:	371c      	adds	r7, #28
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	40010000 	.word	0x40010000
 800233c:	48000400 	.word	0x48000400
 8002340:	48000800 	.word	0x48000800
 8002344:	48000c00 	.word	0x48000c00
 8002348:	40010400 	.word	0x40010400

0800234c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	460b      	mov	r3, r1
 8002356:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	691a      	ldr	r2, [r3, #16]
 800235c:	887b      	ldrh	r3, [r7, #2]
 800235e:	4013      	ands	r3, r2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d002      	beq.n	800236a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002364:	2301      	movs	r3, #1
 8002366:	73fb      	strb	r3, [r7, #15]
 8002368:	e001      	b.n	800236e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800236a:	2300      	movs	r3, #0
 800236c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800236e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	460b      	mov	r3, r1
 8002386:	807b      	strh	r3, [r7, #2]
 8002388:	4613      	mov	r3, r2
 800238a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800238c:	787b      	ldrb	r3, [r7, #1]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d003      	beq.n	800239a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002392:	887a      	ldrh	r2, [r7, #2]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002398:	e002      	b.n	80023a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800239a:	887a      	ldrh	r2, [r7, #2]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	1d3b      	adds	r3, r7, #4
 80023b6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023b8:	1d3b      	adds	r3, r7, #4
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d102      	bne.n	80023c6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	f000 bef4 	b.w	80031ae <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023c6:	1d3b      	adds	r3, r7, #4
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f000 816a 	beq.w	80026aa <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80023d6:	4bb3      	ldr	r3, [pc, #716]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f003 030c 	and.w	r3, r3, #12
 80023de:	2b04      	cmp	r3, #4
 80023e0:	d00c      	beq.n	80023fc <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023e2:	4bb0      	ldr	r3, [pc, #704]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f003 030c 	and.w	r3, r3, #12
 80023ea:	2b08      	cmp	r3, #8
 80023ec:	d159      	bne.n	80024a2 <HAL_RCC_OscConfig+0xf6>
 80023ee:	4bad      	ldr	r3, [pc, #692]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023fa:	d152      	bne.n	80024a2 <HAL_RCC_OscConfig+0xf6>
 80023fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002400:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002404:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002408:	fa93 f3a3 	rbit	r3, r3
 800240c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002410:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002414:	fab3 f383 	clz	r3, r3
 8002418:	b2db      	uxtb	r3, r3
 800241a:	095b      	lsrs	r3, r3, #5
 800241c:	b2db      	uxtb	r3, r3
 800241e:	f043 0301 	orr.w	r3, r3, #1
 8002422:	b2db      	uxtb	r3, r3
 8002424:	2b01      	cmp	r3, #1
 8002426:	d102      	bne.n	800242e <HAL_RCC_OscConfig+0x82>
 8002428:	4b9e      	ldr	r3, [pc, #632]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	e015      	b.n	800245a <HAL_RCC_OscConfig+0xae>
 800242e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002432:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002436:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800243a:	fa93 f3a3 	rbit	r3, r3
 800243e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002442:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002446:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800244a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800244e:	fa93 f3a3 	rbit	r3, r3
 8002452:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002456:	4b93      	ldr	r3, [pc, #588]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 8002458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800245e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002462:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002466:	fa92 f2a2 	rbit	r2, r2
 800246a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800246e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002472:	fab2 f282 	clz	r2, r2
 8002476:	b2d2      	uxtb	r2, r2
 8002478:	f042 0220 	orr.w	r2, r2, #32
 800247c:	b2d2      	uxtb	r2, r2
 800247e:	f002 021f 	and.w	r2, r2, #31
 8002482:	2101      	movs	r1, #1
 8002484:	fa01 f202 	lsl.w	r2, r1, r2
 8002488:	4013      	ands	r3, r2
 800248a:	2b00      	cmp	r3, #0
 800248c:	f000 810c 	beq.w	80026a8 <HAL_RCC_OscConfig+0x2fc>
 8002490:	1d3b      	adds	r3, r7, #4
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	2b00      	cmp	r3, #0
 8002498:	f040 8106 	bne.w	80026a8 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	f000 be86 	b.w	80031ae <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024a2:	1d3b      	adds	r3, r7, #4
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024ac:	d106      	bne.n	80024bc <HAL_RCC_OscConfig+0x110>
 80024ae:	4b7d      	ldr	r3, [pc, #500]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a7c      	ldr	r2, [pc, #496]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80024b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	e030      	b.n	800251e <HAL_RCC_OscConfig+0x172>
 80024bc:	1d3b      	adds	r3, r7, #4
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10c      	bne.n	80024e0 <HAL_RCC_OscConfig+0x134>
 80024c6:	4b77      	ldr	r3, [pc, #476]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a76      	ldr	r2, [pc, #472]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80024cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024d0:	6013      	str	r3, [r2, #0]
 80024d2:	4b74      	ldr	r3, [pc, #464]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a73      	ldr	r2, [pc, #460]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80024d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024dc:	6013      	str	r3, [r2, #0]
 80024de:	e01e      	b.n	800251e <HAL_RCC_OscConfig+0x172>
 80024e0:	1d3b      	adds	r3, r7, #4
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024ea:	d10c      	bne.n	8002506 <HAL_RCC_OscConfig+0x15a>
 80024ec:	4b6d      	ldr	r3, [pc, #436]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a6c      	ldr	r2, [pc, #432]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80024f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024f6:	6013      	str	r3, [r2, #0]
 80024f8:	4b6a      	ldr	r3, [pc, #424]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a69      	ldr	r2, [pc, #420]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80024fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002502:	6013      	str	r3, [r2, #0]
 8002504:	e00b      	b.n	800251e <HAL_RCC_OscConfig+0x172>
 8002506:	4b67      	ldr	r3, [pc, #412]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a66      	ldr	r2, [pc, #408]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 800250c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002510:	6013      	str	r3, [r2, #0]
 8002512:	4b64      	ldr	r3, [pc, #400]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a63      	ldr	r2, [pc, #396]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 8002518:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800251c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800251e:	4b61      	ldr	r3, [pc, #388]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 8002520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002522:	f023 020f 	bic.w	r2, r3, #15
 8002526:	1d3b      	adds	r3, r7, #4
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	495d      	ldr	r1, [pc, #372]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 800252e:	4313      	orrs	r3, r2
 8002530:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002532:	1d3b      	adds	r3, r7, #4
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d059      	beq.n	80025f0 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253c:	f7fe ff0a 	bl	8001354 <HAL_GetTick>
 8002540:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002544:	e00a      	b.n	800255c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002546:	f7fe ff05 	bl	8001354 <HAL_GetTick>
 800254a:	4602      	mov	r2, r0
 800254c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b64      	cmp	r3, #100	; 0x64
 8002554:	d902      	bls.n	800255c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	f000 be29 	b.w	80031ae <HAL_RCC_OscConfig+0xe02>
 800255c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002560:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002564:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002568:	fa93 f3a3 	rbit	r3, r3
 800256c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002570:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002574:	fab3 f383 	clz	r3, r3
 8002578:	b2db      	uxtb	r3, r3
 800257a:	095b      	lsrs	r3, r3, #5
 800257c:	b2db      	uxtb	r3, r3
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b01      	cmp	r3, #1
 8002586:	d102      	bne.n	800258e <HAL_RCC_OscConfig+0x1e2>
 8002588:	4b46      	ldr	r3, [pc, #280]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	e015      	b.n	80025ba <HAL_RCC_OscConfig+0x20e>
 800258e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002592:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002596:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800259a:	fa93 f3a3 	rbit	r3, r3
 800259e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80025a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025a6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80025aa:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80025ae:	fa93 f3a3 	rbit	r3, r3
 80025b2:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80025b6:	4b3b      	ldr	r3, [pc, #236]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 80025b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80025be:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80025c2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80025c6:	fa92 f2a2 	rbit	r2, r2
 80025ca:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80025ce:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80025d2:	fab2 f282 	clz	r2, r2
 80025d6:	b2d2      	uxtb	r2, r2
 80025d8:	f042 0220 	orr.w	r2, r2, #32
 80025dc:	b2d2      	uxtb	r2, r2
 80025de:	f002 021f 	and.w	r2, r2, #31
 80025e2:	2101      	movs	r1, #1
 80025e4:	fa01 f202 	lsl.w	r2, r1, r2
 80025e8:	4013      	ands	r3, r2
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d0ab      	beq.n	8002546 <HAL_RCC_OscConfig+0x19a>
 80025ee:	e05c      	b.n	80026aa <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f0:	f7fe feb0 	bl	8001354 <HAL_GetTick>
 80025f4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025f8:	e00a      	b.n	8002610 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025fa:	f7fe feab 	bl	8001354 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b64      	cmp	r3, #100	; 0x64
 8002608:	d902      	bls.n	8002610 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	f000 bdcf 	b.w	80031ae <HAL_RCC_OscConfig+0xe02>
 8002610:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002614:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002618:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800261c:	fa93 f3a3 	rbit	r3, r3
 8002620:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002624:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002628:	fab3 f383 	clz	r3, r3
 800262c:	b2db      	uxtb	r3, r3
 800262e:	095b      	lsrs	r3, r3, #5
 8002630:	b2db      	uxtb	r3, r3
 8002632:	f043 0301 	orr.w	r3, r3, #1
 8002636:	b2db      	uxtb	r3, r3
 8002638:	2b01      	cmp	r3, #1
 800263a:	d102      	bne.n	8002642 <HAL_RCC_OscConfig+0x296>
 800263c:	4b19      	ldr	r3, [pc, #100]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	e015      	b.n	800266e <HAL_RCC_OscConfig+0x2c2>
 8002642:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002646:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800264a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800264e:	fa93 f3a3 	rbit	r3, r3
 8002652:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002656:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800265a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800265e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002662:	fa93 f3a3 	rbit	r3, r3
 8002666:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800266a:	4b0e      	ldr	r3, [pc, #56]	; (80026a4 <HAL_RCC_OscConfig+0x2f8>)
 800266c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002672:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002676:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800267a:	fa92 f2a2 	rbit	r2, r2
 800267e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002682:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002686:	fab2 f282 	clz	r2, r2
 800268a:	b2d2      	uxtb	r2, r2
 800268c:	f042 0220 	orr.w	r2, r2, #32
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	f002 021f 	and.w	r2, r2, #31
 8002696:	2101      	movs	r1, #1
 8002698:	fa01 f202 	lsl.w	r2, r1, r2
 800269c:	4013      	ands	r3, r2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1ab      	bne.n	80025fa <HAL_RCC_OscConfig+0x24e>
 80026a2:	e002      	b.n	80026aa <HAL_RCC_OscConfig+0x2fe>
 80026a4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026aa:	1d3b      	adds	r3, r7, #4
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0302 	and.w	r3, r3, #2
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	f000 816f 	beq.w	8002998 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80026ba:	4bd0      	ldr	r3, [pc, #832]	; (80029fc <HAL_RCC_OscConfig+0x650>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f003 030c 	and.w	r3, r3, #12
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d00b      	beq.n	80026de <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80026c6:	4bcd      	ldr	r3, [pc, #820]	; (80029fc <HAL_RCC_OscConfig+0x650>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f003 030c 	and.w	r3, r3, #12
 80026ce:	2b08      	cmp	r3, #8
 80026d0:	d16c      	bne.n	80027ac <HAL_RCC_OscConfig+0x400>
 80026d2:	4bca      	ldr	r3, [pc, #808]	; (80029fc <HAL_RCC_OscConfig+0x650>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d166      	bne.n	80027ac <HAL_RCC_OscConfig+0x400>
 80026de:	2302      	movs	r3, #2
 80026e0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80026e8:	fa93 f3a3 	rbit	r3, r3
 80026ec:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80026f0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026f4:	fab3 f383 	clz	r3, r3
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	095b      	lsrs	r3, r3, #5
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	f043 0301 	orr.w	r3, r3, #1
 8002702:	b2db      	uxtb	r3, r3
 8002704:	2b01      	cmp	r3, #1
 8002706:	d102      	bne.n	800270e <HAL_RCC_OscConfig+0x362>
 8002708:	4bbc      	ldr	r3, [pc, #752]	; (80029fc <HAL_RCC_OscConfig+0x650>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	e013      	b.n	8002736 <HAL_RCC_OscConfig+0x38a>
 800270e:	2302      	movs	r3, #2
 8002710:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002714:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002718:	fa93 f3a3 	rbit	r3, r3
 800271c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002720:	2302      	movs	r3, #2
 8002722:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002726:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800272a:	fa93 f3a3 	rbit	r3, r3
 800272e:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002732:	4bb2      	ldr	r3, [pc, #712]	; (80029fc <HAL_RCC_OscConfig+0x650>)
 8002734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002736:	2202      	movs	r2, #2
 8002738:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800273c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002740:	fa92 f2a2 	rbit	r2, r2
 8002744:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002748:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800274c:	fab2 f282 	clz	r2, r2
 8002750:	b2d2      	uxtb	r2, r2
 8002752:	f042 0220 	orr.w	r2, r2, #32
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	f002 021f 	and.w	r2, r2, #31
 800275c:	2101      	movs	r1, #1
 800275e:	fa01 f202 	lsl.w	r2, r1, r2
 8002762:	4013      	ands	r3, r2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d007      	beq.n	8002778 <HAL_RCC_OscConfig+0x3cc>
 8002768:	1d3b      	adds	r3, r7, #4
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d002      	beq.n	8002778 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	f000 bd1b 	b.w	80031ae <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002778:	4ba0      	ldr	r3, [pc, #640]	; (80029fc <HAL_RCC_OscConfig+0x650>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002780:	1d3b      	adds	r3, r7, #4
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	21f8      	movs	r1, #248	; 0xf8
 8002788:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002790:	fa91 f1a1 	rbit	r1, r1
 8002794:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002798:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800279c:	fab1 f181 	clz	r1, r1
 80027a0:	b2c9      	uxtb	r1, r1
 80027a2:	408b      	lsls	r3, r1
 80027a4:	4995      	ldr	r1, [pc, #596]	; (80029fc <HAL_RCC_OscConfig+0x650>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027aa:	e0f5      	b.n	8002998 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027ac:	1d3b      	adds	r3, r7, #4
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	f000 8085 	beq.w	80028c2 <HAL_RCC_OscConfig+0x516>
 80027b8:	2301      	movs	r3, #1
 80027ba:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027be:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80027c2:	fa93 f3a3 	rbit	r3, r3
 80027c6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80027ca:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027ce:	fab3 f383 	clz	r3, r3
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80027d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	461a      	mov	r2, r3
 80027e0:	2301      	movs	r3, #1
 80027e2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e4:	f7fe fdb6 	bl	8001354 <HAL_GetTick>
 80027e8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ec:	e00a      	b.n	8002804 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027ee:	f7fe fdb1 	bl	8001354 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d902      	bls.n	8002804 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	f000 bcd5 	b.w	80031ae <HAL_RCC_OscConfig+0xe02>
 8002804:	2302      	movs	r3, #2
 8002806:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800280e:	fa93 f3a3 	rbit	r3, r3
 8002812:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002816:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281a:	fab3 f383 	clz	r3, r3
 800281e:	b2db      	uxtb	r3, r3
 8002820:	095b      	lsrs	r3, r3, #5
 8002822:	b2db      	uxtb	r3, r3
 8002824:	f043 0301 	orr.w	r3, r3, #1
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b01      	cmp	r3, #1
 800282c:	d102      	bne.n	8002834 <HAL_RCC_OscConfig+0x488>
 800282e:	4b73      	ldr	r3, [pc, #460]	; (80029fc <HAL_RCC_OscConfig+0x650>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	e013      	b.n	800285c <HAL_RCC_OscConfig+0x4b0>
 8002834:	2302      	movs	r3, #2
 8002836:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800283a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800283e:	fa93 f3a3 	rbit	r3, r3
 8002842:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002846:	2302      	movs	r3, #2
 8002848:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800284c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002850:	fa93 f3a3 	rbit	r3, r3
 8002854:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002858:	4b68      	ldr	r3, [pc, #416]	; (80029fc <HAL_RCC_OscConfig+0x650>)
 800285a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800285c:	2202      	movs	r2, #2
 800285e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002862:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002866:	fa92 f2a2 	rbit	r2, r2
 800286a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800286e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002872:	fab2 f282 	clz	r2, r2
 8002876:	b2d2      	uxtb	r2, r2
 8002878:	f042 0220 	orr.w	r2, r2, #32
 800287c:	b2d2      	uxtb	r2, r2
 800287e:	f002 021f 	and.w	r2, r2, #31
 8002882:	2101      	movs	r1, #1
 8002884:	fa01 f202 	lsl.w	r2, r1, r2
 8002888:	4013      	ands	r3, r2
 800288a:	2b00      	cmp	r3, #0
 800288c:	d0af      	beq.n	80027ee <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800288e:	4b5b      	ldr	r3, [pc, #364]	; (80029fc <HAL_RCC_OscConfig+0x650>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002896:	1d3b      	adds	r3, r7, #4
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	21f8      	movs	r1, #248	; 0xf8
 800289e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a2:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80028a6:	fa91 f1a1 	rbit	r1, r1
 80028aa:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80028ae:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80028b2:	fab1 f181 	clz	r1, r1
 80028b6:	b2c9      	uxtb	r1, r1
 80028b8:	408b      	lsls	r3, r1
 80028ba:	4950      	ldr	r1, [pc, #320]	; (80029fc <HAL_RCC_OscConfig+0x650>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	600b      	str	r3, [r1, #0]
 80028c0:	e06a      	b.n	8002998 <HAL_RCC_OscConfig+0x5ec>
 80028c2:	2301      	movs	r3, #1
 80028c4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80028cc:	fa93 f3a3 	rbit	r3, r3
 80028d0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80028d4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028d8:	fab3 f383 	clz	r3, r3
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80028e2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	461a      	mov	r2, r3
 80028ea:	2300      	movs	r3, #0
 80028ec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ee:	f7fe fd31 	bl	8001354 <HAL_GetTick>
 80028f2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028f6:	e00a      	b.n	800290e <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028f8:	f7fe fd2c 	bl	8001354 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d902      	bls.n	800290e <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	f000 bc50 	b.w	80031ae <HAL_RCC_OscConfig+0xe02>
 800290e:	2302      	movs	r3, #2
 8002910:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002914:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002918:	fa93 f3a3 	rbit	r3, r3
 800291c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002920:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002924:	fab3 f383 	clz	r3, r3
 8002928:	b2db      	uxtb	r3, r3
 800292a:	095b      	lsrs	r3, r3, #5
 800292c:	b2db      	uxtb	r3, r3
 800292e:	f043 0301 	orr.w	r3, r3, #1
 8002932:	b2db      	uxtb	r3, r3
 8002934:	2b01      	cmp	r3, #1
 8002936:	d102      	bne.n	800293e <HAL_RCC_OscConfig+0x592>
 8002938:	4b30      	ldr	r3, [pc, #192]	; (80029fc <HAL_RCC_OscConfig+0x650>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	e013      	b.n	8002966 <HAL_RCC_OscConfig+0x5ba>
 800293e:	2302      	movs	r3, #2
 8002940:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002944:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002948:	fa93 f3a3 	rbit	r3, r3
 800294c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002950:	2302      	movs	r3, #2
 8002952:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002956:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800295a:	fa93 f3a3 	rbit	r3, r3
 800295e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002962:	4b26      	ldr	r3, [pc, #152]	; (80029fc <HAL_RCC_OscConfig+0x650>)
 8002964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002966:	2202      	movs	r2, #2
 8002968:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800296c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002970:	fa92 f2a2 	rbit	r2, r2
 8002974:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002978:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800297c:	fab2 f282 	clz	r2, r2
 8002980:	b2d2      	uxtb	r2, r2
 8002982:	f042 0220 	orr.w	r2, r2, #32
 8002986:	b2d2      	uxtb	r2, r2
 8002988:	f002 021f 	and.w	r2, r2, #31
 800298c:	2101      	movs	r1, #1
 800298e:	fa01 f202 	lsl.w	r2, r1, r2
 8002992:	4013      	ands	r3, r2
 8002994:	2b00      	cmp	r3, #0
 8002996:	d1af      	bne.n	80028f8 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002998:	1d3b      	adds	r3, r7, #4
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0308 	and.w	r3, r3, #8
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 80da 	beq.w	8002b5c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029a8:	1d3b      	adds	r3, r7, #4
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d069      	beq.n	8002a86 <HAL_RCC_OscConfig+0x6da>
 80029b2:	2301      	movs	r3, #1
 80029b4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80029bc:	fa93 f3a3 	rbit	r3, r3
 80029c0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80029c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029c8:	fab3 f383 	clz	r3, r3
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	461a      	mov	r2, r3
 80029d0:	4b0b      	ldr	r3, [pc, #44]	; (8002a00 <HAL_RCC_OscConfig+0x654>)
 80029d2:	4413      	add	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	461a      	mov	r2, r3
 80029d8:	2301      	movs	r3, #1
 80029da:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029dc:	f7fe fcba 	bl	8001354 <HAL_GetTick>
 80029e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029e4:	e00e      	b.n	8002a04 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029e6:	f7fe fcb5 	bl	8001354 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d906      	bls.n	8002a04 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e3d9      	b.n	80031ae <HAL_RCC_OscConfig+0xe02>
 80029fa:	bf00      	nop
 80029fc:	40021000 	.word	0x40021000
 8002a00:	10908120 	.word	0x10908120
 8002a04:	2302      	movs	r3, #2
 8002a06:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002a0e:	fa93 f3a3 	rbit	r3, r3
 8002a12:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002a16:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	fa93 f2a3 	rbit	r2, r3
 8002a28:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002a2c:	601a      	str	r2, [r3, #0]
 8002a2e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002a32:	2202      	movs	r2, #2
 8002a34:	601a      	str	r2, [r3, #0]
 8002a36:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	fa93 f2a3 	rbit	r2, r3
 8002a40:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002a44:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a46:	4ba5      	ldr	r3, [pc, #660]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002a48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a4a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002a4e:	2102      	movs	r1, #2
 8002a50:	6019      	str	r1, [r3, #0]
 8002a52:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	fa93 f1a3 	rbit	r1, r3
 8002a5c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002a60:	6019      	str	r1, [r3, #0]
  return result;
 8002a62:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	fab3 f383 	clz	r3, r3
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	f003 031f 	and.w	r3, r3, #31
 8002a78:	2101      	movs	r1, #1
 8002a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a7e:	4013      	ands	r3, r2
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d0b0      	beq.n	80029e6 <HAL_RCC_OscConfig+0x63a>
 8002a84:	e06a      	b.n	8002b5c <HAL_RCC_OscConfig+0x7b0>
 8002a86:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a8e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	fa93 f2a3 	rbit	r2, r3
 8002a98:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002a9c:	601a      	str	r2, [r3, #0]
  return result;
 8002a9e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002aa2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002aa4:	fab3 f383 	clz	r3, r3
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	461a      	mov	r2, r3
 8002aac:	4b8c      	ldr	r3, [pc, #560]	; (8002ce0 <HAL_RCC_OscConfig+0x934>)
 8002aae:	4413      	add	r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ab8:	f7fe fc4c 	bl	8001354 <HAL_GetTick>
 8002abc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ac0:	e009      	b.n	8002ad6 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ac2:	f7fe fc47 	bl	8001354 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e36b      	b.n	80031ae <HAL_RCC_OscConfig+0xe02>
 8002ad6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002ada:	2202      	movs	r2, #2
 8002adc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ade:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	fa93 f2a3 	rbit	r2, r3
 8002ae8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002aec:	601a      	str	r2, [r3, #0]
 8002aee:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002af2:	2202      	movs	r2, #2
 8002af4:	601a      	str	r2, [r3, #0]
 8002af6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	fa93 f2a3 	rbit	r2, r3
 8002b00:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002b04:	601a      	str	r2, [r3, #0]
 8002b06:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	601a      	str	r2, [r3, #0]
 8002b0e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	fa93 f2a3 	rbit	r2, r3
 8002b18:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002b1c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b1e:	4b6f      	ldr	r3, [pc, #444]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002b20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b22:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002b26:	2102      	movs	r1, #2
 8002b28:	6019      	str	r1, [r3, #0]
 8002b2a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	fa93 f1a3 	rbit	r1, r3
 8002b34:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002b38:	6019      	str	r1, [r3, #0]
  return result;
 8002b3a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	fab3 f383 	clz	r3, r3
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	f003 031f 	and.w	r3, r3, #31
 8002b50:	2101      	movs	r1, #1
 8002b52:	fa01 f303 	lsl.w	r3, r1, r3
 8002b56:	4013      	ands	r3, r2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d1b2      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b5c:	1d3b      	adds	r3, r7, #4
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0304 	and.w	r3, r3, #4
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	f000 8158 	beq.w	8002e1c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b72:	4b5a      	ldr	r3, [pc, #360]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002b74:	69db      	ldr	r3, [r3, #28]
 8002b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d112      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b7e:	4b57      	ldr	r3, [pc, #348]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	4a56      	ldr	r2, [pc, #344]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b88:	61d3      	str	r3, [r2, #28]
 8002b8a:	4b54      	ldr	r3, [pc, #336]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002b8c:	69db      	ldr	r3, [r3, #28]
 8002b8e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002b92:	f107 0308 	add.w	r3, r7, #8
 8002b96:	601a      	str	r2, [r3, #0]
 8002b98:	f107 0308 	add.w	r3, r7, #8
 8002b9c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba4:	4b4f      	ldr	r3, [pc, #316]	; (8002ce4 <HAL_RCC_OscConfig+0x938>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d11a      	bne.n	8002be6 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bb0:	4b4c      	ldr	r3, [pc, #304]	; (8002ce4 <HAL_RCC_OscConfig+0x938>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a4b      	ldr	r2, [pc, #300]	; (8002ce4 <HAL_RCC_OscConfig+0x938>)
 8002bb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bba:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bbc:	f7fe fbca 	bl	8001354 <HAL_GetTick>
 8002bc0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bc4:	e009      	b.n	8002bda <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bc6:	f7fe fbc5 	bl	8001354 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b64      	cmp	r3, #100	; 0x64
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e2e9      	b.n	80031ae <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bda:	4b42      	ldr	r3, [pc, #264]	; (8002ce4 <HAL_RCC_OscConfig+0x938>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d0ef      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002be6:	1d3b      	adds	r3, r7, #4
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d106      	bne.n	8002bfe <HAL_RCC_OscConfig+0x852>
 8002bf0:	4b3a      	ldr	r3, [pc, #232]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	4a39      	ldr	r2, [pc, #228]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002bf6:	f043 0301 	orr.w	r3, r3, #1
 8002bfa:	6213      	str	r3, [r2, #32]
 8002bfc:	e02f      	b.n	8002c5e <HAL_RCC_OscConfig+0x8b2>
 8002bfe:	1d3b      	adds	r3, r7, #4
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d10c      	bne.n	8002c22 <HAL_RCC_OscConfig+0x876>
 8002c08:	4b34      	ldr	r3, [pc, #208]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002c0a:	6a1b      	ldr	r3, [r3, #32]
 8002c0c:	4a33      	ldr	r2, [pc, #204]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002c0e:	f023 0301 	bic.w	r3, r3, #1
 8002c12:	6213      	str	r3, [r2, #32]
 8002c14:	4b31      	ldr	r3, [pc, #196]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002c16:	6a1b      	ldr	r3, [r3, #32]
 8002c18:	4a30      	ldr	r2, [pc, #192]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002c1a:	f023 0304 	bic.w	r3, r3, #4
 8002c1e:	6213      	str	r3, [r2, #32]
 8002c20:	e01d      	b.n	8002c5e <HAL_RCC_OscConfig+0x8b2>
 8002c22:	1d3b      	adds	r3, r7, #4
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	2b05      	cmp	r3, #5
 8002c2a:	d10c      	bne.n	8002c46 <HAL_RCC_OscConfig+0x89a>
 8002c2c:	4b2b      	ldr	r3, [pc, #172]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002c2e:	6a1b      	ldr	r3, [r3, #32]
 8002c30:	4a2a      	ldr	r2, [pc, #168]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002c32:	f043 0304 	orr.w	r3, r3, #4
 8002c36:	6213      	str	r3, [r2, #32]
 8002c38:	4b28      	ldr	r3, [pc, #160]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002c3a:	6a1b      	ldr	r3, [r3, #32]
 8002c3c:	4a27      	ldr	r2, [pc, #156]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002c3e:	f043 0301 	orr.w	r3, r3, #1
 8002c42:	6213      	str	r3, [r2, #32]
 8002c44:	e00b      	b.n	8002c5e <HAL_RCC_OscConfig+0x8b2>
 8002c46:	4b25      	ldr	r3, [pc, #148]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002c48:	6a1b      	ldr	r3, [r3, #32]
 8002c4a:	4a24      	ldr	r2, [pc, #144]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002c4c:	f023 0301 	bic.w	r3, r3, #1
 8002c50:	6213      	str	r3, [r2, #32]
 8002c52:	4b22      	ldr	r3, [pc, #136]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002c54:	6a1b      	ldr	r3, [r3, #32]
 8002c56:	4a21      	ldr	r2, [pc, #132]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002c58:	f023 0304 	bic.w	r3, r3, #4
 8002c5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c5e:	1d3b      	adds	r3, r7, #4
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d06b      	beq.n	8002d40 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c68:	f7fe fb74 	bl	8001354 <HAL_GetTick>
 8002c6c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c70:	e00b      	b.n	8002c8a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c72:	f7fe fb6f 	bl	8001354 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e291      	b.n	80031ae <HAL_RCC_OscConfig+0xe02>
 8002c8a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002c8e:	2202      	movs	r2, #2
 8002c90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c92:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	fa93 f2a3 	rbit	r2, r3
 8002c9c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002ca0:	601a      	str	r2, [r3, #0]
 8002ca2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002ca6:	2202      	movs	r2, #2
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	fa93 f2a3 	rbit	r2, r3
 8002cb4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002cb8:	601a      	str	r2, [r3, #0]
  return result;
 8002cba:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002cbe:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc0:	fab3 f383 	clz	r3, r3
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	095b      	lsrs	r3, r3, #5
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	f043 0302 	orr.w	r3, r3, #2
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d109      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x93c>
 8002cd4:	4b01      	ldr	r3, [pc, #4]	; (8002cdc <HAL_RCC_OscConfig+0x930>)
 8002cd6:	6a1b      	ldr	r3, [r3, #32]
 8002cd8:	e014      	b.n	8002d04 <HAL_RCC_OscConfig+0x958>
 8002cda:	bf00      	nop
 8002cdc:	40021000 	.word	0x40021000
 8002ce0:	10908120 	.word	0x10908120
 8002ce4:	40007000 	.word	0x40007000
 8002ce8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002cec:	2202      	movs	r2, #2
 8002cee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	fa93 f2a3 	rbit	r2, r3
 8002cfa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002cfe:	601a      	str	r2, [r3, #0]
 8002d00:	4bbb      	ldr	r3, [pc, #748]	; (8002ff0 <HAL_RCC_OscConfig+0xc44>)
 8002d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d04:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002d08:	2102      	movs	r1, #2
 8002d0a:	6011      	str	r1, [r2, #0]
 8002d0c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002d10:	6812      	ldr	r2, [r2, #0]
 8002d12:	fa92 f1a2 	rbit	r1, r2
 8002d16:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002d1a:	6011      	str	r1, [r2, #0]
  return result;
 8002d1c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002d20:	6812      	ldr	r2, [r2, #0]
 8002d22:	fab2 f282 	clz	r2, r2
 8002d26:	b2d2      	uxtb	r2, r2
 8002d28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d2c:	b2d2      	uxtb	r2, r2
 8002d2e:	f002 021f 	and.w	r2, r2, #31
 8002d32:	2101      	movs	r1, #1
 8002d34:	fa01 f202 	lsl.w	r2, r1, r2
 8002d38:	4013      	ands	r3, r2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d099      	beq.n	8002c72 <HAL_RCC_OscConfig+0x8c6>
 8002d3e:	e063      	b.n	8002e08 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d40:	f7fe fb08 	bl	8001354 <HAL_GetTick>
 8002d44:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d48:	e00b      	b.n	8002d62 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d4a:	f7fe fb03 	bl	8001354 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d901      	bls.n	8002d62 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e225      	b.n	80031ae <HAL_RCC_OscConfig+0xe02>
 8002d62:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002d66:	2202      	movs	r2, #2
 8002d68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	fa93 f2a3 	rbit	r2, r3
 8002d74:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002d78:	601a      	str	r2, [r3, #0]
 8002d7a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002d7e:	2202      	movs	r2, #2
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	fa93 f2a3 	rbit	r2, r3
 8002d8c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002d90:	601a      	str	r2, [r3, #0]
  return result;
 8002d92:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002d96:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d98:	fab3 f383 	clz	r3, r3
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	095b      	lsrs	r3, r3, #5
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	f043 0302 	orr.w	r3, r3, #2
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d102      	bne.n	8002db2 <HAL_RCC_OscConfig+0xa06>
 8002dac:	4b90      	ldr	r3, [pc, #576]	; (8002ff0 <HAL_RCC_OscConfig+0xc44>)
 8002dae:	6a1b      	ldr	r3, [r3, #32]
 8002db0:	e00d      	b.n	8002dce <HAL_RCC_OscConfig+0xa22>
 8002db2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002db6:	2202      	movs	r2, #2
 8002db8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dba:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	fa93 f2a3 	rbit	r2, r3
 8002dc4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002dc8:	601a      	str	r2, [r3, #0]
 8002dca:	4b89      	ldr	r3, [pc, #548]	; (8002ff0 <HAL_RCC_OscConfig+0xc44>)
 8002dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dce:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002dd2:	2102      	movs	r1, #2
 8002dd4:	6011      	str	r1, [r2, #0]
 8002dd6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002dda:	6812      	ldr	r2, [r2, #0]
 8002ddc:	fa92 f1a2 	rbit	r1, r2
 8002de0:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002de4:	6011      	str	r1, [r2, #0]
  return result;
 8002de6:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002dea:	6812      	ldr	r2, [r2, #0]
 8002dec:	fab2 f282 	clz	r2, r2
 8002df0:	b2d2      	uxtb	r2, r2
 8002df2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002df6:	b2d2      	uxtb	r2, r2
 8002df8:	f002 021f 	and.w	r2, r2, #31
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	fa01 f202 	lsl.w	r2, r1, r2
 8002e02:	4013      	ands	r3, r2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d1a0      	bne.n	8002d4a <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e08:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d105      	bne.n	8002e1c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e10:	4b77      	ldr	r3, [pc, #476]	; (8002ff0 <HAL_RCC_OscConfig+0xc44>)
 8002e12:	69db      	ldr	r3, [r3, #28]
 8002e14:	4a76      	ldr	r2, [pc, #472]	; (8002ff0 <HAL_RCC_OscConfig+0xc44>)
 8002e16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e1a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e1c:	1d3b      	adds	r3, r7, #4
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f000 81c2 	beq.w	80031ac <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e28:	4b71      	ldr	r3, [pc, #452]	; (8002ff0 <HAL_RCC_OscConfig+0xc44>)
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f003 030c 	and.w	r3, r3, #12
 8002e30:	2b08      	cmp	r3, #8
 8002e32:	f000 819c 	beq.w	800316e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e36:	1d3b      	adds	r3, r7, #4
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	69db      	ldr	r3, [r3, #28]
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	f040 8114 	bne.w	800306a <HAL_RCC_OscConfig+0xcbe>
 8002e42:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002e46:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002e4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	fa93 f2a3 	rbit	r2, r3
 8002e56:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002e5a:	601a      	str	r2, [r3, #0]
  return result;
 8002e5c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002e60:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e62:	fab3 f383 	clz	r3, r3
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002e6c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	461a      	mov	r2, r3
 8002e74:	2300      	movs	r3, #0
 8002e76:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e78:	f7fe fa6c 	bl	8001354 <HAL_GetTick>
 8002e7c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e80:	e009      	b.n	8002e96 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e82:	f7fe fa67 	bl	8001354 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d901      	bls.n	8002e96 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e18b      	b.n	80031ae <HAL_RCC_OscConfig+0xe02>
 8002e96:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002e9a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	fa93 f2a3 	rbit	r2, r3
 8002eaa:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002eae:	601a      	str	r2, [r3, #0]
  return result;
 8002eb0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002eb4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eb6:	fab3 f383 	clz	r3, r3
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	095b      	lsrs	r3, r3, #5
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	f043 0301 	orr.w	r3, r3, #1
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d102      	bne.n	8002ed0 <HAL_RCC_OscConfig+0xb24>
 8002eca:	4b49      	ldr	r3, [pc, #292]	; (8002ff0 <HAL_RCC_OscConfig+0xc44>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	e01b      	b.n	8002f08 <HAL_RCC_OscConfig+0xb5c>
 8002ed0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002ed4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ed8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eda:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	fa93 f2a3 	rbit	r2, r3
 8002ee4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002eee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	fa93 f2a3 	rbit	r2, r3
 8002efe:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002f02:	601a      	str	r2, [r3, #0]
 8002f04:	4b3a      	ldr	r3, [pc, #232]	; (8002ff0 <HAL_RCC_OscConfig+0xc44>)
 8002f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f08:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002f0c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002f10:	6011      	str	r1, [r2, #0]
 8002f12:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002f16:	6812      	ldr	r2, [r2, #0]
 8002f18:	fa92 f1a2 	rbit	r1, r2
 8002f1c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002f20:	6011      	str	r1, [r2, #0]
  return result;
 8002f22:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002f26:	6812      	ldr	r2, [r2, #0]
 8002f28:	fab2 f282 	clz	r2, r2
 8002f2c:	b2d2      	uxtb	r2, r2
 8002f2e:	f042 0220 	orr.w	r2, r2, #32
 8002f32:	b2d2      	uxtb	r2, r2
 8002f34:	f002 021f 	and.w	r2, r2, #31
 8002f38:	2101      	movs	r1, #1
 8002f3a:	fa01 f202 	lsl.w	r2, r1, r2
 8002f3e:	4013      	ands	r3, r2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d19e      	bne.n	8002e82 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f44:	4b2a      	ldr	r3, [pc, #168]	; (8002ff0 <HAL_RCC_OscConfig+0xc44>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002f4c:	1d3b      	adds	r3, r7, #4
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002f52:	1d3b      	adds	r3, r7, #4
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6a1b      	ldr	r3, [r3, #32]
 8002f58:	430b      	orrs	r3, r1
 8002f5a:	4925      	ldr	r1, [pc, #148]	; (8002ff0 <HAL_RCC_OscConfig+0xc44>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	604b      	str	r3, [r1, #4]
 8002f60:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002f64:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f6a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	fa93 f2a3 	rbit	r2, r3
 8002f74:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002f78:	601a      	str	r2, [r3, #0]
  return result;
 8002f7a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002f7e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f80:	fab3 f383 	clz	r3, r3
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002f8a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	461a      	mov	r2, r3
 8002f92:	2301      	movs	r3, #1
 8002f94:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f96:	f7fe f9dd 	bl	8001354 <HAL_GetTick>
 8002f9a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f9e:	e009      	b.n	8002fb4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fa0:	f7fe f9d8 	bl	8001354 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d901      	bls.n	8002fb4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e0fc      	b.n	80031ae <HAL_RCC_OscConfig+0xe02>
 8002fb4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002fb8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fbc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fbe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	fa93 f2a3 	rbit	r2, r3
 8002fc8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002fcc:	601a      	str	r2, [r3, #0]
  return result;
 8002fce:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002fd2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002fd4:	fab3 f383 	clz	r3, r3
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	095b      	lsrs	r3, r3, #5
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	f043 0301 	orr.w	r3, r3, #1
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d105      	bne.n	8002ff4 <HAL_RCC_OscConfig+0xc48>
 8002fe8:	4b01      	ldr	r3, [pc, #4]	; (8002ff0 <HAL_RCC_OscConfig+0xc44>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	e01e      	b.n	800302c <HAL_RCC_OscConfig+0xc80>
 8002fee:	bf00      	nop
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002ff8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ffc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ffe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	fa93 f2a3 	rbit	r2, r3
 8003008:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800300c:	601a      	str	r2, [r3, #0]
 800300e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003012:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	fa93 f2a3 	rbit	r2, r3
 8003022:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	4b63      	ldr	r3, [pc, #396]	; (80031b8 <HAL_RCC_OscConfig+0xe0c>)
 800302a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003030:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003034:	6011      	str	r1, [r2, #0]
 8003036:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800303a:	6812      	ldr	r2, [r2, #0]
 800303c:	fa92 f1a2 	rbit	r1, r2
 8003040:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003044:	6011      	str	r1, [r2, #0]
  return result;
 8003046:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800304a:	6812      	ldr	r2, [r2, #0]
 800304c:	fab2 f282 	clz	r2, r2
 8003050:	b2d2      	uxtb	r2, r2
 8003052:	f042 0220 	orr.w	r2, r2, #32
 8003056:	b2d2      	uxtb	r2, r2
 8003058:	f002 021f 	and.w	r2, r2, #31
 800305c:	2101      	movs	r1, #1
 800305e:	fa01 f202 	lsl.w	r2, r1, r2
 8003062:	4013      	ands	r3, r2
 8003064:	2b00      	cmp	r3, #0
 8003066:	d09b      	beq.n	8002fa0 <HAL_RCC_OscConfig+0xbf4>
 8003068:	e0a0      	b.n	80031ac <HAL_RCC_OscConfig+0xe00>
 800306a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800306e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003072:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003074:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	fa93 f2a3 	rbit	r2, r3
 800307e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003082:	601a      	str	r2, [r3, #0]
  return result;
 8003084:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003088:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800308a:	fab3 f383 	clz	r3, r3
 800308e:	b2db      	uxtb	r3, r3
 8003090:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003094:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	461a      	mov	r2, r3
 800309c:	2300      	movs	r3, #0
 800309e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a0:	f7fe f958 	bl	8001354 <HAL_GetTick>
 80030a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030a8:	e009      	b.n	80030be <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030aa:	f7fe f953 	bl	8001354 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e077      	b.n	80031ae <HAL_RCC_OscConfig+0xe02>
 80030be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80030c2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	fa93 f2a3 	rbit	r2, r3
 80030d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030d6:	601a      	str	r2, [r3, #0]
  return result;
 80030d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030dc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030de:	fab3 f383 	clz	r3, r3
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	095b      	lsrs	r3, r3, #5
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	f043 0301 	orr.w	r3, r3, #1
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d102      	bne.n	80030f8 <HAL_RCC_OscConfig+0xd4c>
 80030f2:	4b31      	ldr	r3, [pc, #196]	; (80031b8 <HAL_RCC_OscConfig+0xe0c>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	e01b      	b.n	8003130 <HAL_RCC_OscConfig+0xd84>
 80030f8:	f107 0320 	add.w	r3, r7, #32
 80030fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003100:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003102:	f107 0320 	add.w	r3, r7, #32
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	fa93 f2a3 	rbit	r2, r3
 800310c:	f107 031c 	add.w	r3, r7, #28
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	f107 0318 	add.w	r3, r7, #24
 8003116:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	f107 0318 	add.w	r3, r7, #24
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	fa93 f2a3 	rbit	r2, r3
 8003126:	f107 0314 	add.w	r3, r7, #20
 800312a:	601a      	str	r2, [r3, #0]
 800312c:	4b22      	ldr	r3, [pc, #136]	; (80031b8 <HAL_RCC_OscConfig+0xe0c>)
 800312e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003130:	f107 0210 	add.w	r2, r7, #16
 8003134:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003138:	6011      	str	r1, [r2, #0]
 800313a:	f107 0210 	add.w	r2, r7, #16
 800313e:	6812      	ldr	r2, [r2, #0]
 8003140:	fa92 f1a2 	rbit	r1, r2
 8003144:	f107 020c 	add.w	r2, r7, #12
 8003148:	6011      	str	r1, [r2, #0]
  return result;
 800314a:	f107 020c 	add.w	r2, r7, #12
 800314e:	6812      	ldr	r2, [r2, #0]
 8003150:	fab2 f282 	clz	r2, r2
 8003154:	b2d2      	uxtb	r2, r2
 8003156:	f042 0220 	orr.w	r2, r2, #32
 800315a:	b2d2      	uxtb	r2, r2
 800315c:	f002 021f 	and.w	r2, r2, #31
 8003160:	2101      	movs	r1, #1
 8003162:	fa01 f202 	lsl.w	r2, r1, r2
 8003166:	4013      	ands	r3, r2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d19e      	bne.n	80030aa <HAL_RCC_OscConfig+0xcfe>
 800316c:	e01e      	b.n	80031ac <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800316e:	1d3b      	adds	r3, r7, #4
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	69db      	ldr	r3, [r3, #28]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d101      	bne.n	800317c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e018      	b.n	80031ae <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800317c:	4b0e      	ldr	r3, [pc, #56]	; (80031b8 <HAL_RCC_OscConfig+0xe0c>)
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003184:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003188:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800318c:	1d3b      	adds	r3, r7, #4
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6a1b      	ldr	r3, [r3, #32]
 8003192:	429a      	cmp	r2, r3
 8003194:	d108      	bne.n	80031a8 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003196:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800319a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800319e:	1d3b      	adds	r3, r7, #4
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d001      	beq.n	80031ac <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e000      	b.n	80031ae <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	40021000 	.word	0x40021000

080031bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b09e      	sub	sp, #120	; 0x78
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80031c6:	2300      	movs	r3, #0
 80031c8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d101      	bne.n	80031d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e162      	b.n	800349a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031d4:	4b90      	ldr	r3, [pc, #576]	; (8003418 <HAL_RCC_ClockConfig+0x25c>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0307 	and.w	r3, r3, #7
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d910      	bls.n	8003204 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031e2:	4b8d      	ldr	r3, [pc, #564]	; (8003418 <HAL_RCC_ClockConfig+0x25c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f023 0207 	bic.w	r2, r3, #7
 80031ea:	498b      	ldr	r1, [pc, #556]	; (8003418 <HAL_RCC_ClockConfig+0x25c>)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031f2:	4b89      	ldr	r3, [pc, #548]	; (8003418 <HAL_RCC_ClockConfig+0x25c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0307 	and.w	r3, r3, #7
 80031fa:	683a      	ldr	r2, [r7, #0]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d001      	beq.n	8003204 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e14a      	b.n	800349a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d008      	beq.n	8003222 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003210:	4b82      	ldr	r3, [pc, #520]	; (800341c <HAL_RCC_ClockConfig+0x260>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	497f      	ldr	r1, [pc, #508]	; (800341c <HAL_RCC_ClockConfig+0x260>)
 800321e:	4313      	orrs	r3, r2
 8003220:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b00      	cmp	r3, #0
 800322c:	f000 80dc 	beq.w	80033e8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	2b01      	cmp	r3, #1
 8003236:	d13c      	bne.n	80032b2 <HAL_RCC_ClockConfig+0xf6>
 8003238:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800323c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003240:	fa93 f3a3 	rbit	r3, r3
 8003244:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003246:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003248:	fab3 f383 	clz	r3, r3
 800324c:	b2db      	uxtb	r3, r3
 800324e:	095b      	lsrs	r3, r3, #5
 8003250:	b2db      	uxtb	r3, r3
 8003252:	f043 0301 	orr.w	r3, r3, #1
 8003256:	b2db      	uxtb	r3, r3
 8003258:	2b01      	cmp	r3, #1
 800325a:	d102      	bne.n	8003262 <HAL_RCC_ClockConfig+0xa6>
 800325c:	4b6f      	ldr	r3, [pc, #444]	; (800341c <HAL_RCC_ClockConfig+0x260>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	e00f      	b.n	8003282 <HAL_RCC_ClockConfig+0xc6>
 8003262:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003266:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003268:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800326a:	fa93 f3a3 	rbit	r3, r3
 800326e:	667b      	str	r3, [r7, #100]	; 0x64
 8003270:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003274:	663b      	str	r3, [r7, #96]	; 0x60
 8003276:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003278:	fa93 f3a3 	rbit	r3, r3
 800327c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800327e:	4b67      	ldr	r3, [pc, #412]	; (800341c <HAL_RCC_ClockConfig+0x260>)
 8003280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003282:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003286:	65ba      	str	r2, [r7, #88]	; 0x58
 8003288:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800328a:	fa92 f2a2 	rbit	r2, r2
 800328e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003290:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003292:	fab2 f282 	clz	r2, r2
 8003296:	b2d2      	uxtb	r2, r2
 8003298:	f042 0220 	orr.w	r2, r2, #32
 800329c:	b2d2      	uxtb	r2, r2
 800329e:	f002 021f 	and.w	r2, r2, #31
 80032a2:	2101      	movs	r1, #1
 80032a4:	fa01 f202 	lsl.w	r2, r1, r2
 80032a8:	4013      	ands	r3, r2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d17b      	bne.n	80033a6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e0f3      	b.n	800349a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d13c      	bne.n	8003334 <HAL_RCC_ClockConfig+0x178>
 80032ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032be:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032c2:	fa93 f3a3 	rbit	r3, r3
 80032c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80032c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032ca:	fab3 f383 	clz	r3, r3
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	095b      	lsrs	r3, r3, #5
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	f043 0301 	orr.w	r3, r3, #1
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d102      	bne.n	80032e4 <HAL_RCC_ClockConfig+0x128>
 80032de:	4b4f      	ldr	r3, [pc, #316]	; (800341c <HAL_RCC_ClockConfig+0x260>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	e00f      	b.n	8003304 <HAL_RCC_ClockConfig+0x148>
 80032e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032e8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032ec:	fa93 f3a3 	rbit	r3, r3
 80032f0:	647b      	str	r3, [r7, #68]	; 0x44
 80032f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032f6:	643b      	str	r3, [r7, #64]	; 0x40
 80032f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032fa:	fa93 f3a3 	rbit	r3, r3
 80032fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003300:	4b46      	ldr	r3, [pc, #280]	; (800341c <HAL_RCC_ClockConfig+0x260>)
 8003302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003304:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003308:	63ba      	str	r2, [r7, #56]	; 0x38
 800330a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800330c:	fa92 f2a2 	rbit	r2, r2
 8003310:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003312:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003314:	fab2 f282 	clz	r2, r2
 8003318:	b2d2      	uxtb	r2, r2
 800331a:	f042 0220 	orr.w	r2, r2, #32
 800331e:	b2d2      	uxtb	r2, r2
 8003320:	f002 021f 	and.w	r2, r2, #31
 8003324:	2101      	movs	r1, #1
 8003326:	fa01 f202 	lsl.w	r2, r1, r2
 800332a:	4013      	ands	r3, r2
 800332c:	2b00      	cmp	r3, #0
 800332e:	d13a      	bne.n	80033a6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e0b2      	b.n	800349a <HAL_RCC_ClockConfig+0x2de>
 8003334:	2302      	movs	r3, #2
 8003336:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800333a:	fa93 f3a3 	rbit	r3, r3
 800333e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003342:	fab3 f383 	clz	r3, r3
 8003346:	b2db      	uxtb	r3, r3
 8003348:	095b      	lsrs	r3, r3, #5
 800334a:	b2db      	uxtb	r3, r3
 800334c:	f043 0301 	orr.w	r3, r3, #1
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b01      	cmp	r3, #1
 8003354:	d102      	bne.n	800335c <HAL_RCC_ClockConfig+0x1a0>
 8003356:	4b31      	ldr	r3, [pc, #196]	; (800341c <HAL_RCC_ClockConfig+0x260>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	e00d      	b.n	8003378 <HAL_RCC_ClockConfig+0x1bc>
 800335c:	2302      	movs	r3, #2
 800335e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003362:	fa93 f3a3 	rbit	r3, r3
 8003366:	627b      	str	r3, [r7, #36]	; 0x24
 8003368:	2302      	movs	r3, #2
 800336a:	623b      	str	r3, [r7, #32]
 800336c:	6a3b      	ldr	r3, [r7, #32]
 800336e:	fa93 f3a3 	rbit	r3, r3
 8003372:	61fb      	str	r3, [r7, #28]
 8003374:	4b29      	ldr	r3, [pc, #164]	; (800341c <HAL_RCC_ClockConfig+0x260>)
 8003376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003378:	2202      	movs	r2, #2
 800337a:	61ba      	str	r2, [r7, #24]
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	fa92 f2a2 	rbit	r2, r2
 8003382:	617a      	str	r2, [r7, #20]
  return result;
 8003384:	697a      	ldr	r2, [r7, #20]
 8003386:	fab2 f282 	clz	r2, r2
 800338a:	b2d2      	uxtb	r2, r2
 800338c:	f042 0220 	orr.w	r2, r2, #32
 8003390:	b2d2      	uxtb	r2, r2
 8003392:	f002 021f 	and.w	r2, r2, #31
 8003396:	2101      	movs	r1, #1
 8003398:	fa01 f202 	lsl.w	r2, r1, r2
 800339c:	4013      	ands	r3, r2
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e079      	b.n	800349a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033a6:	4b1d      	ldr	r3, [pc, #116]	; (800341c <HAL_RCC_ClockConfig+0x260>)
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f023 0203 	bic.w	r2, r3, #3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	491a      	ldr	r1, [pc, #104]	; (800341c <HAL_RCC_ClockConfig+0x260>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033b8:	f7fd ffcc 	bl	8001354 <HAL_GetTick>
 80033bc:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033be:	e00a      	b.n	80033d6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033c0:	f7fd ffc8 	bl	8001354 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e061      	b.n	800349a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033d6:	4b11      	ldr	r3, [pc, #68]	; (800341c <HAL_RCC_ClockConfig+0x260>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f003 020c 	and.w	r2, r3, #12
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d1eb      	bne.n	80033c0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033e8:	4b0b      	ldr	r3, [pc, #44]	; (8003418 <HAL_RCC_ClockConfig+0x25c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d214      	bcs.n	8003420 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033f6:	4b08      	ldr	r3, [pc, #32]	; (8003418 <HAL_RCC_ClockConfig+0x25c>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f023 0207 	bic.w	r2, r3, #7
 80033fe:	4906      	ldr	r1, [pc, #24]	; (8003418 <HAL_RCC_ClockConfig+0x25c>)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	4313      	orrs	r3, r2
 8003404:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003406:	4b04      	ldr	r3, [pc, #16]	; (8003418 <HAL_RCC_ClockConfig+0x25c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0307 	and.w	r3, r3, #7
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	429a      	cmp	r2, r3
 8003412:	d005      	beq.n	8003420 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e040      	b.n	800349a <HAL_RCC_ClockConfig+0x2de>
 8003418:	40022000 	.word	0x40022000
 800341c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	2b00      	cmp	r3, #0
 800342a:	d008      	beq.n	800343e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800342c:	4b1d      	ldr	r3, [pc, #116]	; (80034a4 <HAL_RCC_ClockConfig+0x2e8>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	491a      	ldr	r1, [pc, #104]	; (80034a4 <HAL_RCC_ClockConfig+0x2e8>)
 800343a:	4313      	orrs	r3, r2
 800343c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0308 	and.w	r3, r3, #8
 8003446:	2b00      	cmp	r3, #0
 8003448:	d009      	beq.n	800345e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800344a:	4b16      	ldr	r3, [pc, #88]	; (80034a4 <HAL_RCC_ClockConfig+0x2e8>)
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	4912      	ldr	r1, [pc, #72]	; (80034a4 <HAL_RCC_ClockConfig+0x2e8>)
 800345a:	4313      	orrs	r3, r2
 800345c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800345e:	f000 f829 	bl	80034b4 <HAL_RCC_GetSysClockFreq>
 8003462:	4601      	mov	r1, r0
 8003464:	4b0f      	ldr	r3, [pc, #60]	; (80034a4 <HAL_RCC_ClockConfig+0x2e8>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800346c:	22f0      	movs	r2, #240	; 0xf0
 800346e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003470:	693a      	ldr	r2, [r7, #16]
 8003472:	fa92 f2a2 	rbit	r2, r2
 8003476:	60fa      	str	r2, [r7, #12]
  return result;
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	fab2 f282 	clz	r2, r2
 800347e:	b2d2      	uxtb	r2, r2
 8003480:	40d3      	lsrs	r3, r2
 8003482:	4a09      	ldr	r2, [pc, #36]	; (80034a8 <HAL_RCC_ClockConfig+0x2ec>)
 8003484:	5cd3      	ldrb	r3, [r2, r3]
 8003486:	fa21 f303 	lsr.w	r3, r1, r3
 800348a:	4a08      	ldr	r2, [pc, #32]	; (80034ac <HAL_RCC_ClockConfig+0x2f0>)
 800348c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800348e:	4b08      	ldr	r3, [pc, #32]	; (80034b0 <HAL_RCC_ClockConfig+0x2f4>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4618      	mov	r0, r3
 8003494:	f7fd ff1a 	bl	80012cc <HAL_InitTick>
  
  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3778      	adds	r7, #120	; 0x78
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	40021000 	.word	0x40021000
 80034a8:	08004cec 	.word	0x08004cec
 80034ac:	20000000 	.word	0x20000000
 80034b0:	20000004 	.word	0x20000004

080034b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b08b      	sub	sp, #44	; 0x2c
 80034b8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	61fb      	str	r3, [r7, #28]
 80034be:	2300      	movs	r3, #0
 80034c0:	61bb      	str	r3, [r7, #24]
 80034c2:	2300      	movs	r3, #0
 80034c4:	627b      	str	r3, [r7, #36]	; 0x24
 80034c6:	2300      	movs	r3, #0
 80034c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80034ca:	2300      	movs	r3, #0
 80034cc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80034ce:	4b29      	ldr	r3, [pc, #164]	; (8003574 <HAL_RCC_GetSysClockFreq+0xc0>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	f003 030c 	and.w	r3, r3, #12
 80034da:	2b04      	cmp	r3, #4
 80034dc:	d002      	beq.n	80034e4 <HAL_RCC_GetSysClockFreq+0x30>
 80034de:	2b08      	cmp	r3, #8
 80034e0:	d003      	beq.n	80034ea <HAL_RCC_GetSysClockFreq+0x36>
 80034e2:	e03c      	b.n	800355e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034e4:	4b24      	ldr	r3, [pc, #144]	; (8003578 <HAL_RCC_GetSysClockFreq+0xc4>)
 80034e6:	623b      	str	r3, [r7, #32]
      break;
 80034e8:	e03c      	b.n	8003564 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80034f0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80034f4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f6:	68ba      	ldr	r2, [r7, #8]
 80034f8:	fa92 f2a2 	rbit	r2, r2
 80034fc:	607a      	str	r2, [r7, #4]
  return result;
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	fab2 f282 	clz	r2, r2
 8003504:	b2d2      	uxtb	r2, r2
 8003506:	40d3      	lsrs	r3, r2
 8003508:	4a1c      	ldr	r2, [pc, #112]	; (800357c <HAL_RCC_GetSysClockFreq+0xc8>)
 800350a:	5cd3      	ldrb	r3, [r2, r3]
 800350c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800350e:	4b19      	ldr	r3, [pc, #100]	; (8003574 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003512:	f003 030f 	and.w	r3, r3, #15
 8003516:	220f      	movs	r2, #15
 8003518:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	fa92 f2a2 	rbit	r2, r2
 8003520:	60fa      	str	r2, [r7, #12]
  return result;
 8003522:	68fa      	ldr	r2, [r7, #12]
 8003524:	fab2 f282 	clz	r2, r2
 8003528:	b2d2      	uxtb	r2, r2
 800352a:	40d3      	lsrs	r3, r2
 800352c:	4a14      	ldr	r2, [pc, #80]	; (8003580 <HAL_RCC_GetSysClockFreq+0xcc>)
 800352e:	5cd3      	ldrb	r3, [r2, r3]
 8003530:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d008      	beq.n	800354e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800353c:	4a0e      	ldr	r2, [pc, #56]	; (8003578 <HAL_RCC_GetSysClockFreq+0xc4>)
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	fbb2 f2f3 	udiv	r2, r2, r3
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	fb02 f303 	mul.w	r3, r2, r3
 800354a:	627b      	str	r3, [r7, #36]	; 0x24
 800354c:	e004      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	4a0c      	ldr	r2, [pc, #48]	; (8003584 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003552:	fb02 f303 	mul.w	r3, r2, r3
 8003556:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355a:	623b      	str	r3, [r7, #32]
      break;
 800355c:	e002      	b.n	8003564 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800355e:	4b06      	ldr	r3, [pc, #24]	; (8003578 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003560:	623b      	str	r3, [r7, #32]
      break;
 8003562:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003564:	6a3b      	ldr	r3, [r7, #32]
}
 8003566:	4618      	mov	r0, r3
 8003568:	372c      	adds	r7, #44	; 0x2c
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	40021000 	.word	0x40021000
 8003578:	007a1200 	.word	0x007a1200
 800357c:	08004cfc 	.word	0x08004cfc
 8003580:	08004d0c 	.word	0x08004d0c
 8003584:	003d0900 	.word	0x003d0900

08003588 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b092      	sub	sp, #72	; 0x48
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003594:	2300      	movs	r3, #0
 8003596:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003598:	2300      	movs	r3, #0
 800359a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f000 80d4 	beq.w	8003754 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035ac:	4b4e      	ldr	r3, [pc, #312]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035ae:	69db      	ldr	r3, [r3, #28]
 80035b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d10e      	bne.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035b8:	4b4b      	ldr	r3, [pc, #300]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035ba:	69db      	ldr	r3, [r3, #28]
 80035bc:	4a4a      	ldr	r2, [pc, #296]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035c2:	61d3      	str	r3, [r2, #28]
 80035c4:	4b48      	ldr	r3, [pc, #288]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035c6:	69db      	ldr	r3, [r3, #28]
 80035c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035cc:	60bb      	str	r3, [r7, #8]
 80035ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035d0:	2301      	movs	r3, #1
 80035d2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035d6:	4b45      	ldr	r3, [pc, #276]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d118      	bne.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035e2:	4b42      	ldr	r3, [pc, #264]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a41      	ldr	r2, [pc, #260]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035ec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035ee:	f7fd feb1 	bl	8001354 <HAL_GetTick>
 80035f2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035f4:	e008      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035f6:	f7fd fead 	bl	8001354 <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	2b64      	cmp	r3, #100	; 0x64
 8003602:	d901      	bls.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e14b      	b.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003608:	4b38      	ldr	r3, [pc, #224]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003610:	2b00      	cmp	r3, #0
 8003612:	d0f0      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003614:	4b34      	ldr	r3, [pc, #208]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003616:	6a1b      	ldr	r3, [r3, #32]
 8003618:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800361c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800361e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003620:	2b00      	cmp	r3, #0
 8003622:	f000 8084 	beq.w	800372e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800362e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003630:	429a      	cmp	r2, r3
 8003632:	d07c      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003634:	4b2c      	ldr	r3, [pc, #176]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003636:	6a1b      	ldr	r3, [r3, #32]
 8003638:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800363c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800363e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003642:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003646:	fa93 f3a3 	rbit	r3, r3
 800364a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800364c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800364e:	fab3 f383 	clz	r3, r3
 8003652:	b2db      	uxtb	r3, r3
 8003654:	461a      	mov	r2, r3
 8003656:	4b26      	ldr	r3, [pc, #152]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003658:	4413      	add	r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	461a      	mov	r2, r3
 800365e:	2301      	movs	r3, #1
 8003660:	6013      	str	r3, [r2, #0]
 8003662:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003666:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800366a:	fa93 f3a3 	rbit	r3, r3
 800366e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003672:	fab3 f383 	clz	r3, r3
 8003676:	b2db      	uxtb	r3, r3
 8003678:	461a      	mov	r2, r3
 800367a:	4b1d      	ldr	r3, [pc, #116]	; (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800367c:	4413      	add	r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	461a      	mov	r2, r3
 8003682:	2300      	movs	r3, #0
 8003684:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003686:	4a18      	ldr	r2, [pc, #96]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003688:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800368a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800368c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	2b00      	cmp	r3, #0
 8003694:	d04b      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003696:	f7fd fe5d 	bl	8001354 <HAL_GetTick>
 800369a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800369c:	e00a      	b.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800369e:	f7fd fe59 	bl	8001354 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d901      	bls.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e0f5      	b.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80036b4:	2302      	movs	r3, #2
 80036b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ba:	fa93 f3a3 	rbit	r3, r3
 80036be:	627b      	str	r3, [r7, #36]	; 0x24
 80036c0:	2302      	movs	r3, #2
 80036c2:	623b      	str	r3, [r7, #32]
 80036c4:	6a3b      	ldr	r3, [r7, #32]
 80036c6:	fa93 f3a3 	rbit	r3, r3
 80036ca:	61fb      	str	r3, [r7, #28]
  return result;
 80036cc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ce:	fab3 f383 	clz	r3, r3
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	095b      	lsrs	r3, r3, #5
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	f043 0302 	orr.w	r3, r3, #2
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d108      	bne.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80036e2:	4b01      	ldr	r3, [pc, #4]	; (80036e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036e4:	6a1b      	ldr	r3, [r3, #32]
 80036e6:	e00d      	b.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80036e8:	40021000 	.word	0x40021000
 80036ec:	40007000 	.word	0x40007000
 80036f0:	10908100 	.word	0x10908100
 80036f4:	2302      	movs	r3, #2
 80036f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	fa93 f3a3 	rbit	r3, r3
 80036fe:	617b      	str	r3, [r7, #20]
 8003700:	4b69      	ldr	r3, [pc, #420]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003704:	2202      	movs	r2, #2
 8003706:	613a      	str	r2, [r7, #16]
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	fa92 f2a2 	rbit	r2, r2
 800370e:	60fa      	str	r2, [r7, #12]
  return result;
 8003710:	68fa      	ldr	r2, [r7, #12]
 8003712:	fab2 f282 	clz	r2, r2
 8003716:	b2d2      	uxtb	r2, r2
 8003718:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800371c:	b2d2      	uxtb	r2, r2
 800371e:	f002 021f 	and.w	r2, r2, #31
 8003722:	2101      	movs	r1, #1
 8003724:	fa01 f202 	lsl.w	r2, r1, r2
 8003728:	4013      	ands	r3, r2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d0b7      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800372e:	4b5e      	ldr	r3, [pc, #376]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003730:	6a1b      	ldr	r3, [r3, #32]
 8003732:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	495b      	ldr	r1, [pc, #364]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800373c:	4313      	orrs	r3, r2
 800373e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003740:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003744:	2b01      	cmp	r3, #1
 8003746:	d105      	bne.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003748:	4b57      	ldr	r3, [pc, #348]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800374a:	69db      	ldr	r3, [r3, #28]
 800374c:	4a56      	ldr	r2, [pc, #344]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800374e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003752:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0301 	and.w	r3, r3, #1
 800375c:	2b00      	cmp	r3, #0
 800375e:	d008      	beq.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003760:	4b51      	ldr	r3, [pc, #324]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003764:	f023 0203 	bic.w	r2, r3, #3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	494e      	ldr	r1, [pc, #312]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800376e:	4313      	orrs	r3, r2
 8003770:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0320 	and.w	r3, r3, #32
 800377a:	2b00      	cmp	r3, #0
 800377c:	d008      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800377e:	4b4a      	ldr	r3, [pc, #296]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003782:	f023 0210 	bic.w	r2, r3, #16
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	4947      	ldr	r1, [pc, #284]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800378c:	4313      	orrs	r3, r2
 800378e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d008      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800379c:	4b42      	ldr	r3, [pc, #264]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a8:	493f      	ldr	r1, [pc, #252]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d008      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037ba:	4b3b      	ldr	r3, [pc, #236]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80037bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037be:	f023 0220 	bic.w	r2, r3, #32
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	691b      	ldr	r3, [r3, #16]
 80037c6:	4938      	ldr	r1, [pc, #224]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80037c8:	4313      	orrs	r3, r2
 80037ca:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d008      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037d8:	4b33      	ldr	r3, [pc, #204]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80037da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037dc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	695b      	ldr	r3, [r3, #20]
 80037e4:	4930      	ldr	r1, [pc, #192]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d008      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80037f6:	4b2c      	ldr	r3, [pc, #176]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	69db      	ldr	r3, [r3, #28]
 8003802:	4929      	ldr	r1, [pc, #164]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003804:	4313      	orrs	r3, r2
 8003806:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003810:	2b00      	cmp	r3, #0
 8003812:	d008      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8003814:	4b24      	ldr	r3, [pc, #144]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003818:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	4921      	ldr	r1, [pc, #132]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003822:	4313      	orrs	r3, r2
 8003824:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d008      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003832:	4b1d      	ldr	r3, [pc, #116]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003836:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a1b      	ldr	r3, [r3, #32]
 800383e:	491a      	ldr	r1, [pc, #104]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003840:	4313      	orrs	r3, r2
 8003842:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d008      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003850:	4b15      	ldr	r3, [pc, #84]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003854:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385c:	4912      	ldr	r1, [pc, #72]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800385e:	4313      	orrs	r3, r2
 8003860:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d008      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800386e:	4b0e      	ldr	r3, [pc, #56]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003872:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800387a:	490b      	ldr	r1, [pc, #44]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800387c:	4313      	orrs	r3, r2
 800387e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d008      	beq.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800388c:	4b06      	ldr	r3, [pc, #24]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800388e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003890:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003898:	4903      	ldr	r1, [pc, #12]	; (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800389a:	4313      	orrs	r3, r2
 800389c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800389e:	2300      	movs	r3, #0
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3748      	adds	r7, #72	; 0x48
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	40021000 	.word	0x40021000

080038ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e09d      	b.n	80039fa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d108      	bne.n	80038d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038ce:	d009      	beq.n	80038e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	61da      	str	r2, [r3, #28]
 80038d6:	e005      	b.n	80038e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d106      	bne.n	8003904 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7fd fbaa 	bl	8001058 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2202      	movs	r2, #2
 8003908:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800391a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003924:	d902      	bls.n	800392c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003926:	2300      	movs	r3, #0
 8003928:	60fb      	str	r3, [r7, #12]
 800392a:	e002      	b.n	8003932 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800392c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003930:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800393a:	d007      	beq.n	800394c <HAL_SPI_Init+0xa0>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003944:	d002      	beq.n	800394c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800395c:	431a      	orrs	r2, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	431a      	orrs	r2, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	f003 0301 	and.w	r3, r3, #1
 8003970:	431a      	orrs	r2, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800397a:	431a      	orrs	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003984:	431a      	orrs	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800398e:	ea42 0103 	orr.w	r1, r2, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003996:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	430a      	orrs	r2, r1
 80039a0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	0c1b      	lsrs	r3, r3, #16
 80039a8:	f003 0204 	and.w	r2, r3, #4
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b0:	f003 0310 	and.w	r3, r3, #16
 80039b4:	431a      	orrs	r2, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ba:	f003 0308 	and.w	r3, r3, #8
 80039be:	431a      	orrs	r2, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80039c8:	ea42 0103 	orr.w	r1, r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	430a      	orrs	r2, r1
 80039d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	69da      	ldr	r2, [r3, #28]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b088      	sub	sp, #32
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	60f8      	str	r0, [r7, #12]
 8003a0a:	60b9      	str	r1, [r7, #8]
 8003a0c:	603b      	str	r3, [r7, #0]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003a12:	2300      	movs	r3, #0
 8003a14:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d101      	bne.n	8003a24 <HAL_SPI_Transmit+0x22>
 8003a20:	2302      	movs	r3, #2
 8003a22:	e158      	b.n	8003cd6 <HAL_SPI_Transmit+0x2d4>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2201      	movs	r2, #1
 8003a28:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a2c:	f7fd fc92 	bl	8001354 <HAL_GetTick>
 8003a30:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003a32:	88fb      	ldrh	r3, [r7, #6]
 8003a34:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d002      	beq.n	8003a48 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003a42:	2302      	movs	r3, #2
 8003a44:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003a46:	e13d      	b.n	8003cc4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d002      	beq.n	8003a54 <HAL_SPI_Transmit+0x52>
 8003a4e:	88fb      	ldrh	r3, [r7, #6]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d102      	bne.n	8003a5a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003a58:	e134      	b.n	8003cc4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2203      	movs	r2, #3
 8003a5e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2200      	movs	r2, #0
 8003a66:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	68ba      	ldr	r2, [r7, #8]
 8003a6c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	88fa      	ldrh	r2, [r7, #6]
 8003a72:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	88fa      	ldrh	r2, [r7, #6]
 8003a78:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003aa4:	d10f      	bne.n	8003ac6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ab4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ac4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ad0:	2b40      	cmp	r3, #64	; 0x40
 8003ad2:	d007      	beq.n	8003ae4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ae2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003aec:	d94b      	bls.n	8003b86 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d002      	beq.n	8003afc <HAL_SPI_Transmit+0xfa>
 8003af6:	8afb      	ldrh	r3, [r7, #22]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d13e      	bne.n	8003b7a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b00:	881a      	ldrh	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b0c:	1c9a      	adds	r2, r3, #2
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	b29a      	uxth	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b20:	e02b      	b.n	8003b7a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f003 0302 	and.w	r3, r3, #2
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d112      	bne.n	8003b56 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b34:	881a      	ldrh	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b40:	1c9a      	adds	r2, r3, #2
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b54:	e011      	b.n	8003b7a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b56:	f7fd fbfd 	bl	8001354 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	683a      	ldr	r2, [r7, #0]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d803      	bhi.n	8003b6e <HAL_SPI_Transmit+0x16c>
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b6c:	d102      	bne.n	8003b74 <HAL_SPI_Transmit+0x172>
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d102      	bne.n	8003b7a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003b78:	e0a4      	b.n	8003cc4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1ce      	bne.n	8003b22 <HAL_SPI_Transmit+0x120>
 8003b84:	e07c      	b.n	8003c80 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d002      	beq.n	8003b94 <HAL_SPI_Transmit+0x192>
 8003b8e:	8afb      	ldrh	r3, [r7, #22]
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d170      	bne.n	8003c76 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d912      	bls.n	8003bc4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba2:	881a      	ldrh	r2, [r3, #0]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bae:	1c9a      	adds	r2, r3, #2
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	3b02      	subs	r3, #2
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003bc2:	e058      	b.n	8003c76 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	330c      	adds	r3, #12
 8003bce:	7812      	ldrb	r2, [r2, #0]
 8003bd0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd6:	1c5a      	adds	r2, r3, #1
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	3b01      	subs	r3, #1
 8003be4:	b29a      	uxth	r2, r3
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003bea:	e044      	b.n	8003c76 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d12b      	bne.n	8003c52 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d912      	bls.n	8003c2a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c08:	881a      	ldrh	r2, [r3, #0]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c14:	1c9a      	adds	r2, r3, #2
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	3b02      	subs	r3, #2
 8003c22:	b29a      	uxth	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c28:	e025      	b.n	8003c76 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	330c      	adds	r3, #12
 8003c34:	7812      	ldrb	r2, [r2, #0]
 8003c36:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c3c:	1c5a      	adds	r2, r3, #1
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	3b01      	subs	r3, #1
 8003c4a:	b29a      	uxth	r2, r3
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c50:	e011      	b.n	8003c76 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c52:	f7fd fb7f 	bl	8001354 <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	683a      	ldr	r2, [r7, #0]
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d803      	bhi.n	8003c6a <HAL_SPI_Transmit+0x268>
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c68:	d102      	bne.n	8003c70 <HAL_SPI_Transmit+0x26e>
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d102      	bne.n	8003c76 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003c70:	2303      	movs	r3, #3
 8003c72:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003c74:	e026      	b.n	8003cc4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d1b5      	bne.n	8003bec <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	6839      	ldr	r1, [r7, #0]
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f000 fcdb 	bl	8004640 <SPI_EndRxTxTransaction>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d002      	beq.n	8003c96 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2220      	movs	r2, #32
 8003c94:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d10a      	bne.n	8003cb4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	613b      	str	r3, [r7, #16]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	613b      	str	r3, [r7, #16]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	613b      	str	r3, [r7, #16]
 8003cb2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d002      	beq.n	8003cc2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	77fb      	strb	r3, [r7, #31]
 8003cc0:	e000      	b.n	8003cc4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8003cc2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003cd4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3720      	adds	r7, #32
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	b088      	sub	sp, #32
 8003ce2:	af02      	add	r7, sp, #8
 8003ce4:	60f8      	str	r0, [r7, #12]
 8003ce6:	60b9      	str	r1, [r7, #8]
 8003ce8:	603b      	str	r3, [r7, #0]
 8003cea:	4613      	mov	r3, r2
 8003cec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cfa:	d112      	bne.n	8003d22 <HAL_SPI_Receive+0x44>
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10e      	bne.n	8003d22 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2204      	movs	r2, #4
 8003d08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003d0c:	88fa      	ldrh	r2, [r7, #6]
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	9300      	str	r3, [sp, #0]
 8003d12:	4613      	mov	r3, r2
 8003d14:	68ba      	ldr	r2, [r7, #8]
 8003d16:	68b9      	ldr	r1, [r7, #8]
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f000 f910 	bl	8003f3e <HAL_SPI_TransmitReceive>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	e109      	b.n	8003f36 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d101      	bne.n	8003d30 <HAL_SPI_Receive+0x52>
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	e102      	b.n	8003f36 <HAL_SPI_Receive+0x258>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d38:	f7fd fb0c 	bl	8001354 <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d002      	beq.n	8003d50 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003d4a:	2302      	movs	r3, #2
 8003d4c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003d4e:	e0e9      	b.n	8003f24 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d002      	beq.n	8003d5c <HAL_SPI_Receive+0x7e>
 8003d56:	88fb      	ldrh	r3, [r7, #6]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d102      	bne.n	8003d62 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003d60:	e0e0      	b.n	8003f24 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2204      	movs	r2, #4
 8003d66:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	68ba      	ldr	r2, [r7, #8]
 8003d74:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	88fa      	ldrh	r2, [r7, #6]
 8003d7a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	88fa      	ldrh	r2, [r7, #6]
 8003d82:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2200      	movs	r2, #0
 8003da2:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003dac:	d908      	bls.n	8003dc0 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	685a      	ldr	r2, [r3, #4]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003dbc:	605a      	str	r2, [r3, #4]
 8003dbe:	e007      	b.n	8003dd0 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685a      	ldr	r2, [r3, #4]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003dce:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dd8:	d10f      	bne.n	8003dfa <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003de8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003df8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e04:	2b40      	cmp	r3, #64	; 0x40
 8003e06:	d007      	beq.n	8003e18 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e16:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e20:	d867      	bhi.n	8003ef2 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003e22:	e030      	b.n	8003e86 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d117      	bne.n	8003e62 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f103 020c 	add.w	r2, r3, #12
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3e:	7812      	ldrb	r2, [r2, #0]
 8003e40:	b2d2      	uxtb	r2, r2
 8003e42:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e48:	1c5a      	adds	r2, r3, #1
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	3b01      	subs	r3, #1
 8003e58:	b29a      	uxth	r2, r3
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003e60:	e011      	b.n	8003e86 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e62:	f7fd fa77 	bl	8001354 <HAL_GetTick>
 8003e66:	4602      	mov	r2, r0
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d803      	bhi.n	8003e7a <HAL_SPI_Receive+0x19c>
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e78:	d102      	bne.n	8003e80 <HAL_SPI_Receive+0x1a2>
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d102      	bne.n	8003e86 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003e84:	e04e      	b.n	8003f24 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d1c8      	bne.n	8003e24 <HAL_SPI_Receive+0x146>
 8003e92:	e034      	b.n	8003efe <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f003 0301 	and.w	r3, r3, #1
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d115      	bne.n	8003ece <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	68da      	ldr	r2, [r3, #12]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eac:	b292      	uxth	r2, r2
 8003eae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb4:	1c9a      	adds	r2, r3, #2
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003ecc:	e011      	b.n	8003ef2 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ece:	f7fd fa41 	bl	8001354 <HAL_GetTick>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	683a      	ldr	r2, [r7, #0]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d803      	bhi.n	8003ee6 <HAL_SPI_Receive+0x208>
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ee4:	d102      	bne.n	8003eec <HAL_SPI_Receive+0x20e>
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d102      	bne.n	8003ef2 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8003eec:	2303      	movs	r3, #3
 8003eee:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003ef0:	e018      	b.n	8003f24 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d1ca      	bne.n	8003e94 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	6839      	ldr	r1, [r7, #0]
 8003f02:	68f8      	ldr	r0, [r7, #12]
 8003f04:	f000 fb44 	bl	8004590 <SPI_EndRxTransaction>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d002      	beq.n	8003f14 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2220      	movs	r2, #32
 8003f12:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d002      	beq.n	8003f22 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	75fb      	strb	r3, [r7, #23]
 8003f20:	e000      	b.n	8003f24 <HAL_SPI_Receive+0x246>
  }

error :
 8003f22:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3718      	adds	r7, #24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b08a      	sub	sp, #40	; 0x28
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	60f8      	str	r0, [r7, #12]
 8003f46:	60b9      	str	r1, [r7, #8]
 8003f48:	607a      	str	r2, [r7, #4]
 8003f4a:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003f50:	2300      	movs	r3, #0
 8003f52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d101      	bne.n	8003f64 <HAL_SPI_TransmitReceive+0x26>
 8003f60:	2302      	movs	r3, #2
 8003f62:	e1fb      	b.n	800435c <HAL_SPI_TransmitReceive+0x41e>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f6c:	f7fd f9f2 	bl	8001354 <HAL_GetTick>
 8003f70:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003f78:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003f80:	887b      	ldrh	r3, [r7, #2]
 8003f82:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003f84:	887b      	ldrh	r3, [r7, #2]
 8003f86:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003f88:	7efb      	ldrb	r3, [r7, #27]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d00e      	beq.n	8003fac <HAL_SPI_TransmitReceive+0x6e>
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f94:	d106      	bne.n	8003fa4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d102      	bne.n	8003fa4 <HAL_SPI_TransmitReceive+0x66>
 8003f9e:	7efb      	ldrb	r3, [r7, #27]
 8003fa0:	2b04      	cmp	r3, #4
 8003fa2:	d003      	beq.n	8003fac <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003faa:	e1cd      	b.n	8004348 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d005      	beq.n	8003fbe <HAL_SPI_TransmitReceive+0x80>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d002      	beq.n	8003fbe <HAL_SPI_TransmitReceive+0x80>
 8003fb8:	887b      	ldrh	r3, [r7, #2]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d103      	bne.n	8003fc6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003fc4:	e1c0      	b.n	8004348 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	d003      	beq.n	8003fda <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2205      	movs	r2, #5
 8003fd6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	887a      	ldrh	r2, [r7, #2]
 8003fea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	887a      	ldrh	r2, [r7, #2]
 8003ff2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	887a      	ldrh	r2, [r7, #2]
 8004000:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	887a      	ldrh	r2, [r7, #2]
 8004006:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2200      	movs	r2, #0
 8004012:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800401c:	d802      	bhi.n	8004024 <HAL_SPI_TransmitReceive+0xe6>
 800401e:	8a3b      	ldrh	r3, [r7, #16]
 8004020:	2b01      	cmp	r3, #1
 8004022:	d908      	bls.n	8004036 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	685a      	ldr	r2, [r3, #4]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004032:	605a      	str	r2, [r3, #4]
 8004034:	e007      	b.n	8004046 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	685a      	ldr	r2, [r3, #4]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004044:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004050:	2b40      	cmp	r3, #64	; 0x40
 8004052:	d007      	beq.n	8004064 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004062:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800406c:	d97c      	bls.n	8004168 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d002      	beq.n	800407c <HAL_SPI_TransmitReceive+0x13e>
 8004076:	8a7b      	ldrh	r3, [r7, #18]
 8004078:	2b01      	cmp	r3, #1
 800407a:	d169      	bne.n	8004150 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004080:	881a      	ldrh	r2, [r3, #0]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408c:	1c9a      	adds	r2, r3, #2
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004096:	b29b      	uxth	r3, r3
 8004098:	3b01      	subs	r3, #1
 800409a:	b29a      	uxth	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040a0:	e056      	b.n	8004150 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f003 0302 	and.w	r3, r3, #2
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d11b      	bne.n	80040e8 <HAL_SPI_TransmitReceive+0x1aa>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d016      	beq.n	80040e8 <HAL_SPI_TransmitReceive+0x1aa>
 80040ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d113      	bne.n	80040e8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c4:	881a      	ldrh	r2, [r3, #0]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d0:	1c9a      	adds	r2, r3, #2
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040da:	b29b      	uxth	r3, r3
 80040dc:	3b01      	subs	r3, #1
 80040de:	b29a      	uxth	r2, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80040e4:	2300      	movs	r3, #0
 80040e6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d11c      	bne.n	8004130 <HAL_SPI_TransmitReceive+0x1f2>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d016      	beq.n	8004130 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68da      	ldr	r2, [r3, #12]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800410c:	b292      	uxth	r2, r2
 800410e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004114:	1c9a      	adds	r2, r3, #2
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004120:	b29b      	uxth	r3, r3
 8004122:	3b01      	subs	r3, #1
 8004124:	b29a      	uxth	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800412c:	2301      	movs	r3, #1
 800412e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004130:	f7fd f910 	bl	8001354 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800413c:	429a      	cmp	r2, r3
 800413e:	d807      	bhi.n	8004150 <HAL_SPI_TransmitReceive+0x212>
 8004140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004142:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004146:	d003      	beq.n	8004150 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800414e:	e0fb      	b.n	8004348 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004154:	b29b      	uxth	r3, r3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1a3      	bne.n	80040a2 <HAL_SPI_TransmitReceive+0x164>
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004160:	b29b      	uxth	r3, r3
 8004162:	2b00      	cmp	r3, #0
 8004164:	d19d      	bne.n	80040a2 <HAL_SPI_TransmitReceive+0x164>
 8004166:	e0df      	b.n	8004328 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d003      	beq.n	8004178 <HAL_SPI_TransmitReceive+0x23a>
 8004170:	8a7b      	ldrh	r3, [r7, #18]
 8004172:	2b01      	cmp	r3, #1
 8004174:	f040 80cb 	bne.w	800430e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800417c:	b29b      	uxth	r3, r3
 800417e:	2b01      	cmp	r3, #1
 8004180:	d912      	bls.n	80041a8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004186:	881a      	ldrh	r2, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004192:	1c9a      	adds	r2, r3, #2
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800419c:	b29b      	uxth	r3, r3
 800419e:	3b02      	subs	r3, #2
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80041a6:	e0b2      	b.n	800430e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	330c      	adds	r3, #12
 80041b2:	7812      	ldrb	r2, [r2, #0]
 80041b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ba:	1c5a      	adds	r2, r3, #1
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	3b01      	subs	r3, #1
 80041c8:	b29a      	uxth	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041ce:	e09e      	b.n	800430e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f003 0302 	and.w	r3, r3, #2
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d134      	bne.n	8004248 <HAL_SPI_TransmitReceive+0x30a>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d02f      	beq.n	8004248 <HAL_SPI_TransmitReceive+0x30a>
 80041e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d12c      	bne.n	8004248 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d912      	bls.n	800421e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fc:	881a      	ldrh	r2, [r3, #0]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004208:	1c9a      	adds	r2, r3, #2
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004212:	b29b      	uxth	r3, r3
 8004214:	3b02      	subs	r3, #2
 8004216:	b29a      	uxth	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800421c:	e012      	b.n	8004244 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	330c      	adds	r3, #12
 8004228:	7812      	ldrb	r2, [r2, #0]
 800422a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004230:	1c5a      	adds	r2, r3, #1
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800423a:	b29b      	uxth	r3, r3
 800423c:	3b01      	subs	r3, #1
 800423e:	b29a      	uxth	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004244:	2300      	movs	r3, #0
 8004246:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f003 0301 	and.w	r3, r3, #1
 8004252:	2b01      	cmp	r3, #1
 8004254:	d148      	bne.n	80042e8 <HAL_SPI_TransmitReceive+0x3aa>
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800425c:	b29b      	uxth	r3, r3
 800425e:	2b00      	cmp	r3, #0
 8004260:	d042      	beq.n	80042e8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004268:	b29b      	uxth	r3, r3
 800426a:	2b01      	cmp	r3, #1
 800426c:	d923      	bls.n	80042b6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68da      	ldr	r2, [r3, #12]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004278:	b292      	uxth	r2, r2
 800427a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004280:	1c9a      	adds	r2, r3, #2
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800428c:	b29b      	uxth	r3, r3
 800428e:	3b02      	subs	r3, #2
 8004290:	b29a      	uxth	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800429e:	b29b      	uxth	r3, r3
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d81f      	bhi.n	80042e4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	685a      	ldr	r2, [r3, #4]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80042b2:	605a      	str	r2, [r3, #4]
 80042b4:	e016      	b.n	80042e4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f103 020c 	add.w	r2, r3, #12
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c2:	7812      	ldrb	r2, [r2, #0]
 80042c4:	b2d2      	uxtb	r2, r2
 80042c6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042cc:	1c5a      	adds	r2, r3, #1
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80042d8:	b29b      	uxth	r3, r3
 80042da:	3b01      	subs	r3, #1
 80042dc:	b29a      	uxth	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80042e4:	2301      	movs	r3, #1
 80042e6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80042e8:	f7fd f834 	bl	8001354 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d803      	bhi.n	8004300 <HAL_SPI_TransmitReceive+0x3c2>
 80042f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042fe:	d102      	bne.n	8004306 <HAL_SPI_TransmitReceive+0x3c8>
 8004300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004302:	2b00      	cmp	r3, #0
 8004304:	d103      	bne.n	800430e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800430c:	e01c      	b.n	8004348 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004312:	b29b      	uxth	r3, r3
 8004314:	2b00      	cmp	r3, #0
 8004316:	f47f af5b 	bne.w	80041d0 <HAL_SPI_TransmitReceive+0x292>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004320:	b29b      	uxth	r3, r3
 8004322:	2b00      	cmp	r3, #0
 8004324:	f47f af54 	bne.w	80041d0 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004328:	69fa      	ldr	r2, [r7, #28]
 800432a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 f987 	bl	8004640 <SPI_EndRxTxTransaction>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d006      	beq.n	8004346 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2220      	movs	r2, #32
 8004342:	661a      	str	r2, [r3, #96]	; 0x60
 8004344:	e000      	b.n	8004348 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004346:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004358:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800435c:	4618      	mov	r0, r3
 800435e:	3728      	adds	r7, #40	; 0x28
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}

08004364 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b088      	sub	sp, #32
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	603b      	str	r3, [r7, #0]
 8004370:	4613      	mov	r3, r2
 8004372:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004374:	f7fc ffee 	bl	8001354 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800437c:	1a9b      	subs	r3, r3, r2
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	4413      	add	r3, r2
 8004382:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004384:	f7fc ffe6 	bl	8001354 <HAL_GetTick>
 8004388:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800438a:	4b39      	ldr	r3, [pc, #228]	; (8004470 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	015b      	lsls	r3, r3, #5
 8004390:	0d1b      	lsrs	r3, r3, #20
 8004392:	69fa      	ldr	r2, [r7, #28]
 8004394:	fb02 f303 	mul.w	r3, r2, r3
 8004398:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800439a:	e054      	b.n	8004446 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043a2:	d050      	beq.n	8004446 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043a4:	f7fc ffd6 	bl	8001354 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	69fa      	ldr	r2, [r7, #28]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d902      	bls.n	80043ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d13d      	bne.n	8004436 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80043c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043d2:	d111      	bne.n	80043f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043dc:	d004      	beq.n	80043e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043e6:	d107      	bne.n	80043f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004400:	d10f      	bne.n	8004422 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004410:	601a      	str	r2, [r3, #0]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004420:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	e017      	b.n	8004466 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d101      	bne.n	8004440 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800443c:	2300      	movs	r3, #0
 800443e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	3b01      	subs	r3, #1
 8004444:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	689a      	ldr	r2, [r3, #8]
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	4013      	ands	r3, r2
 8004450:	68ba      	ldr	r2, [r7, #8]
 8004452:	429a      	cmp	r2, r3
 8004454:	bf0c      	ite	eq
 8004456:	2301      	moveq	r3, #1
 8004458:	2300      	movne	r3, #0
 800445a:	b2db      	uxtb	r3, r3
 800445c:	461a      	mov	r2, r3
 800445e:	79fb      	ldrb	r3, [r7, #7]
 8004460:	429a      	cmp	r2, r3
 8004462:	d19b      	bne.n	800439c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004464:	2300      	movs	r3, #0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3720      	adds	r7, #32
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	20000000 	.word	0x20000000

08004474 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b088      	sub	sp, #32
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	607a      	str	r2, [r7, #4]
 8004480:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004482:	f7fc ff67 	bl	8001354 <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800448a:	1a9b      	subs	r3, r3, r2
 800448c:	683a      	ldr	r2, [r7, #0]
 800448e:	4413      	add	r3, r2
 8004490:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004492:	f7fc ff5f 	bl	8001354 <HAL_GetTick>
 8004496:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004498:	4b3c      	ldr	r3, [pc, #240]	; (800458c <SPI_WaitFifoStateUntilTimeout+0x118>)
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	4613      	mov	r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	4413      	add	r3, r2
 80044a2:	00da      	lsls	r2, r3, #3
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	0d1b      	lsrs	r3, r3, #20
 80044a8:	69fa      	ldr	r2, [r7, #28]
 80044aa:	fb02 f303 	mul.w	r3, r2, r3
 80044ae:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 80044b0:	e05f      	b.n	8004572 <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80044b8:	d106      	bne.n	80044c8 <SPI_WaitFifoStateUntilTimeout+0x54>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d103      	bne.n	80044c8 <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	330c      	adds	r3, #12
 80044c6:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044ce:	d050      	beq.n	8004572 <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044d0:	f7fc ff40 	bl	8001354 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	69fa      	ldr	r2, [r7, #28]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d902      	bls.n	80044e6 <SPI_WaitFifoStateUntilTimeout+0x72>
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d13d      	bne.n	8004562 <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	685a      	ldr	r2, [r3, #4]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80044f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044fe:	d111      	bne.n	8004524 <SPI_WaitFifoStateUntilTimeout+0xb0>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004508:	d004      	beq.n	8004514 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004512:	d107      	bne.n	8004524 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004522:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004528:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800452c:	d10f      	bne.n	800454e <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800453c:	601a      	str	r2, [r3, #0]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800454c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e010      	b.n	8004584 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d101      	bne.n	800456c <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 8004568:	2300      	movs	r3, #0
 800456a:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	3b01      	subs	r3, #1
 8004570:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	689a      	ldr	r2, [r3, #8]
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	4013      	ands	r3, r2
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	429a      	cmp	r2, r3
 8004580:	d197      	bne.n	80044b2 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	3720      	adds	r7, #32
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	20000000 	.word	0x20000000

08004590 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af02      	add	r7, sp, #8
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045a4:	d111      	bne.n	80045ca <SPI_EndRxTransaction+0x3a>
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045ae:	d004      	beq.n	80045ba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045b8:	d107      	bne.n	80045ca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045c8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	9300      	str	r3, [sp, #0]
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	2200      	movs	r2, #0
 80045d2:	2180      	movs	r1, #128	; 0x80
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f7ff fec5 	bl	8004364 <SPI_WaitFlagStateUntilTimeout>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d007      	beq.n	80045f0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045e4:	f043 0220 	orr.w	r2, r3, #32
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e023      	b.n	8004638 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045f8:	d11d      	bne.n	8004636 <SPI_EndRxTransaction+0xa6>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004602:	d004      	beq.n	800460e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800460c:	d113      	bne.n	8004636 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	2200      	movs	r2, #0
 8004616:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800461a:	68f8      	ldr	r0, [r7, #12]
 800461c:	f7ff ff2a 	bl	8004474 <SPI_WaitFifoStateUntilTimeout>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d007      	beq.n	8004636 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800462a:	f043 0220 	orr.w	r2, r3, #32
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e000      	b.n	8004638 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004636:	2300      	movs	r3, #0
}
 8004638:	4618      	mov	r0, r3
 800463a:	3710      	adds	r7, #16
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}

08004640 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af02      	add	r7, sp, #8
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	60b9      	str	r1, [r7, #8]
 800464a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	9300      	str	r3, [sp, #0]
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	2200      	movs	r2, #0
 8004654:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004658:	68f8      	ldr	r0, [r7, #12]
 800465a:	f7ff ff0b 	bl	8004474 <SPI_WaitFifoStateUntilTimeout>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d007      	beq.n	8004674 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004668:	f043 0220 	orr.w	r2, r3, #32
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e027      	b.n	80046c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	9300      	str	r3, [sp, #0]
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	2200      	movs	r2, #0
 800467c:	2180      	movs	r1, #128	; 0x80
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f7ff fe70 	bl	8004364 <SPI_WaitFlagStateUntilTimeout>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d007      	beq.n	800469a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800468e:	f043 0220 	orr.w	r2, r3, #32
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e014      	b.n	80046c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	9300      	str	r3, [sp, #0]
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f7ff fee4 	bl	8004474 <SPI_WaitFifoStateUntilTimeout>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d007      	beq.n	80046c2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046b6:	f043 0220 	orr.w	r2, r3, #32
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e000      	b.n	80046c4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80046c2:	2300      	movs	r3, #0
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3710      	adds	r7, #16
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b082      	sub	sp, #8
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d101      	bne.n	80046de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e049      	b.n	8004772 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d106      	bne.n	80046f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f7fc fd84 	bl	8001200 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2202      	movs	r2, #2
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	3304      	adds	r3, #4
 8004708:	4619      	mov	r1, r3
 800470a:	4610      	mov	r0, r2
 800470c:	f000 fa00 	bl	8004b10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3708      	adds	r7, #8
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
	...

0800477c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800477c:	b480      	push	{r7}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800478a:	b2db      	uxtb	r3, r3
 800478c:	2b01      	cmp	r3, #1
 800478e:	d001      	beq.n	8004794 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e03b      	b.n	800480c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68da      	ldr	r2, [r3, #12]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f042 0201 	orr.w	r2, r2, #1
 80047aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a19      	ldr	r2, [pc, #100]	; (8004818 <HAL_TIM_Base_Start_IT+0x9c>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d009      	beq.n	80047ca <HAL_TIM_Base_Start_IT+0x4e>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047be:	d004      	beq.n	80047ca <HAL_TIM_Base_Start_IT+0x4e>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a15      	ldr	r2, [pc, #84]	; (800481c <HAL_TIM_Base_Start_IT+0xa0>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d115      	bne.n	80047f6 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	689a      	ldr	r2, [r3, #8]
 80047d0:	4b13      	ldr	r3, [pc, #76]	; (8004820 <HAL_TIM_Base_Start_IT+0xa4>)
 80047d2:	4013      	ands	r3, r2
 80047d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2b06      	cmp	r3, #6
 80047da:	d015      	beq.n	8004808 <HAL_TIM_Base_Start_IT+0x8c>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047e2:	d011      	beq.n	8004808 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f042 0201 	orr.w	r2, r2, #1
 80047f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047f4:	e008      	b.n	8004808 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f042 0201 	orr.w	r2, r2, #1
 8004804:	601a      	str	r2, [r3, #0]
 8004806:	e000      	b.n	800480a <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004808:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800480a:	2300      	movs	r3, #0
}
 800480c:	4618      	mov	r0, r3
 800480e:	3714      	adds	r7, #20
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr
 8004818:	40012c00 	.word	0x40012c00
 800481c:	40014000 	.word	0x40014000
 8004820:	00010007 	.word	0x00010007

08004824 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68da      	ldr	r2, [r3, #12]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f022 0201 	bic.w	r2, r2, #1
 800483a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	6a1a      	ldr	r2, [r3, #32]
 8004842:	f241 1311 	movw	r3, #4369	; 0x1111
 8004846:	4013      	ands	r3, r2
 8004848:	2b00      	cmp	r3, #0
 800484a:	d10f      	bne.n	800486c <HAL_TIM_Base_Stop_IT+0x48>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	6a1a      	ldr	r2, [r3, #32]
 8004852:	f240 4344 	movw	r3, #1092	; 0x444
 8004856:	4013      	ands	r3, r2
 8004858:	2b00      	cmp	r3, #0
 800485a:	d107      	bne.n	800486c <HAL_TIM_Base_Stop_IT+0x48>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f022 0201 	bic.w	r2, r2, #1
 800486a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004874:	2300      	movs	r3, #0
}
 8004876:	4618      	mov	r0, r3
 8004878:	370c      	adds	r7, #12
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr

08004882 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004882:	b580      	push	{r7, lr}
 8004884:	b082      	sub	sp, #8
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b02      	cmp	r3, #2
 8004896:	d122      	bne.n	80048de <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	f003 0302 	and.w	r3, r3, #2
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d11b      	bne.n	80048de <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f06f 0202 	mvn.w	r2, #2
 80048ae:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	f003 0303 	and.w	r3, r3, #3
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f000 f905 	bl	8004ad4 <HAL_TIM_IC_CaptureCallback>
 80048ca:	e005      	b.n	80048d8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f000 f8f7 	bl	8004ac0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 f908 	bl	8004ae8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2200      	movs	r2, #0
 80048dc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	691b      	ldr	r3, [r3, #16]
 80048e4:	f003 0304 	and.w	r3, r3, #4
 80048e8:	2b04      	cmp	r3, #4
 80048ea:	d122      	bne.n	8004932 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	f003 0304 	and.w	r3, r3, #4
 80048f6:	2b04      	cmp	r3, #4
 80048f8:	d11b      	bne.n	8004932 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f06f 0204 	mvn.w	r2, #4
 8004902:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2202      	movs	r2, #2
 8004908:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	f000 f8db 	bl	8004ad4 <HAL_TIM_IC_CaptureCallback>
 800491e:	e005      	b.n	800492c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f000 f8cd 	bl	8004ac0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 f8de 	bl	8004ae8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	691b      	ldr	r3, [r3, #16]
 8004938:	f003 0308 	and.w	r3, r3, #8
 800493c:	2b08      	cmp	r3, #8
 800493e:	d122      	bne.n	8004986 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	f003 0308 	and.w	r3, r3, #8
 800494a:	2b08      	cmp	r3, #8
 800494c:	d11b      	bne.n	8004986 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f06f 0208 	mvn.w	r2, #8
 8004956:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2204      	movs	r2, #4
 800495c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	69db      	ldr	r3, [r3, #28]
 8004964:	f003 0303 	and.w	r3, r3, #3
 8004968:	2b00      	cmp	r3, #0
 800496a:	d003      	beq.n	8004974 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 f8b1 	bl	8004ad4 <HAL_TIM_IC_CaptureCallback>
 8004972:	e005      	b.n	8004980 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f000 f8a3 	bl	8004ac0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 f8b4 	bl	8004ae8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	691b      	ldr	r3, [r3, #16]
 800498c:	f003 0310 	and.w	r3, r3, #16
 8004990:	2b10      	cmp	r3, #16
 8004992:	d122      	bne.n	80049da <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	f003 0310 	and.w	r3, r3, #16
 800499e:	2b10      	cmp	r3, #16
 80049a0:	d11b      	bne.n	80049da <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f06f 0210 	mvn.w	r2, #16
 80049aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2208      	movs	r2, #8
 80049b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	69db      	ldr	r3, [r3, #28]
 80049b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d003      	beq.n	80049c8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 f887 	bl	8004ad4 <HAL_TIM_IC_CaptureCallback>
 80049c6:	e005      	b.n	80049d4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f879 	bl	8004ac0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f000 f88a 	bl	8004ae8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	f003 0301 	and.w	r3, r3, #1
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d10e      	bne.n	8004a06 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d107      	bne.n	8004a06 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f06f 0201 	mvn.w	r2, #1
 80049fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f7fc fab7 	bl	8000f74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	691b      	ldr	r3, [r3, #16]
 8004a0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a10:	2b80      	cmp	r3, #128	; 0x80
 8004a12:	d10e      	bne.n	8004a32 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a1e:	2b80      	cmp	r3, #128	; 0x80
 8004a20:	d107      	bne.n	8004a32 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f000 f8e7 	bl	8004c00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	691b      	ldr	r3, [r3, #16]
 8004a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a40:	d10e      	bne.n	8004a60 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a4c:	2b80      	cmp	r3, #128	; 0x80
 8004a4e:	d107      	bne.n	8004a60 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 f8da 	bl	8004c14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a6a:	2b40      	cmp	r3, #64	; 0x40
 8004a6c:	d10e      	bne.n	8004a8c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a78:	2b40      	cmp	r3, #64	; 0x40
 8004a7a:	d107      	bne.n	8004a8c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f838 	bl	8004afc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	691b      	ldr	r3, [r3, #16]
 8004a92:	f003 0320 	and.w	r3, r3, #32
 8004a96:	2b20      	cmp	r3, #32
 8004a98:	d10e      	bne.n	8004ab8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	f003 0320 	and.w	r3, r3, #32
 8004aa4:	2b20      	cmp	r3, #32
 8004aa6:	d107      	bne.n	8004ab8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f06f 0220 	mvn.w	r2, #32
 8004ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f000 f89a 	bl	8004bec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ab8:	bf00      	nop
 8004aba:	3708      	adds	r7, #8
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004af0:	bf00      	nop
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b04:	bf00      	nop
 8004b06:	370c      	adds	r7, #12
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4a2e      	ldr	r2, [pc, #184]	; (8004bdc <TIM_Base_SetConfig+0xcc>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d003      	beq.n	8004b30 <TIM_Base_SetConfig+0x20>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b2e:	d108      	bne.n	8004b42 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	68fa      	ldr	r2, [r7, #12]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a25      	ldr	r2, [pc, #148]	; (8004bdc <TIM_Base_SetConfig+0xcc>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d00f      	beq.n	8004b6a <TIM_Base_SetConfig+0x5a>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b50:	d00b      	beq.n	8004b6a <TIM_Base_SetConfig+0x5a>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a22      	ldr	r2, [pc, #136]	; (8004be0 <TIM_Base_SetConfig+0xd0>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d007      	beq.n	8004b6a <TIM_Base_SetConfig+0x5a>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a21      	ldr	r2, [pc, #132]	; (8004be4 <TIM_Base_SetConfig+0xd4>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d003      	beq.n	8004b6a <TIM_Base_SetConfig+0x5a>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a20      	ldr	r2, [pc, #128]	; (8004be8 <TIM_Base_SetConfig+0xd8>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d108      	bne.n	8004b7c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	68fa      	ldr	r2, [r7, #12]
 8004b8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a0e      	ldr	r2, [pc, #56]	; (8004bdc <TIM_Base_SetConfig+0xcc>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d00b      	beq.n	8004bc0 <TIM_Base_SetConfig+0xb0>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a0d      	ldr	r2, [pc, #52]	; (8004be0 <TIM_Base_SetConfig+0xd0>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d007      	beq.n	8004bc0 <TIM_Base_SetConfig+0xb0>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a0c      	ldr	r2, [pc, #48]	; (8004be4 <TIM_Base_SetConfig+0xd4>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d003      	beq.n	8004bc0 <TIM_Base_SetConfig+0xb0>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a0b      	ldr	r2, [pc, #44]	; (8004be8 <TIM_Base_SetConfig+0xd8>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d103      	bne.n	8004bc8 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	691a      	ldr	r2, [r3, #16]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	615a      	str	r2, [r3, #20]
}
 8004bce:	bf00      	nop
 8004bd0:	3714      	adds	r7, #20
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	40012c00 	.word	0x40012c00
 8004be0:	40014000 	.word	0x40014000
 8004be4:	40014400 	.word	0x40014400
 8004be8:	40014800 	.word	0x40014800

08004bec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004bf4:	bf00      	nop
 8004bf6:	370c      	adds	r7, #12
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr

08004c00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c08:	bf00      	nop
 8004c0a:	370c      	adds	r7, #12
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr

08004c28 <__libc_init_array>:
 8004c28:	b570      	push	{r4, r5, r6, lr}
 8004c2a:	4d0d      	ldr	r5, [pc, #52]	; (8004c60 <__libc_init_array+0x38>)
 8004c2c:	4c0d      	ldr	r4, [pc, #52]	; (8004c64 <__libc_init_array+0x3c>)
 8004c2e:	1b64      	subs	r4, r4, r5
 8004c30:	10a4      	asrs	r4, r4, #2
 8004c32:	2600      	movs	r6, #0
 8004c34:	42a6      	cmp	r6, r4
 8004c36:	d109      	bne.n	8004c4c <__libc_init_array+0x24>
 8004c38:	4d0b      	ldr	r5, [pc, #44]	; (8004c68 <__libc_init_array+0x40>)
 8004c3a:	4c0c      	ldr	r4, [pc, #48]	; (8004c6c <__libc_init_array+0x44>)
 8004c3c:	f000 f820 	bl	8004c80 <_init>
 8004c40:	1b64      	subs	r4, r4, r5
 8004c42:	10a4      	asrs	r4, r4, #2
 8004c44:	2600      	movs	r6, #0
 8004c46:	42a6      	cmp	r6, r4
 8004c48:	d105      	bne.n	8004c56 <__libc_init_array+0x2e>
 8004c4a:	bd70      	pop	{r4, r5, r6, pc}
 8004c4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c50:	4798      	blx	r3
 8004c52:	3601      	adds	r6, #1
 8004c54:	e7ee      	b.n	8004c34 <__libc_init_array+0xc>
 8004c56:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c5a:	4798      	blx	r3
 8004c5c:	3601      	adds	r6, #1
 8004c5e:	e7f2      	b.n	8004c46 <__libc_init_array+0x1e>
 8004c60:	08004d1c 	.word	0x08004d1c
 8004c64:	08004d1c 	.word	0x08004d1c
 8004c68:	08004d1c 	.word	0x08004d1c
 8004c6c:	08004d20 	.word	0x08004d20

08004c70 <memset>:
 8004c70:	4402      	add	r2, r0
 8004c72:	4603      	mov	r3, r0
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d100      	bne.n	8004c7a <memset+0xa>
 8004c78:	4770      	bx	lr
 8004c7a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c7e:	e7f9      	b.n	8004c74 <memset+0x4>

08004c80 <_init>:
 8004c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c82:	bf00      	nop
 8004c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c86:	bc08      	pop	{r3}
 8004c88:	469e      	mov	lr, r3
 8004c8a:	4770      	bx	lr

08004c8c <_fini>:
 8004c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c8e:	bf00      	nop
 8004c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c92:	bc08      	pop	{r3}
 8004c94:	469e      	mov	lr, r3
 8004c96:	4770      	bx	lr
