00 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
01 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
02 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
03 0001000800000000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
04 0000000600000000  nop || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data0, @builtin_one.q || set justRead_REG_enable@[mux].sel, 0 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=99].d, din.eop || mov isPreviousEndPacket_REG[id=99].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=99].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
05 0000000100000000  nop || mov fu_id_13141.a, justRead_REG.q || mov headerType_0@[orgvar]_id_7786_line46.d, fu_id_13141.q || mov headerType_0@[orgvar]_id_7786_line46.sclr, @builtin_zero.q || mov headerType_0@[orgvar]_id_7786_line46.enable, @builtin_one.q || mov headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].data1, @builtin_one.q || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
06 0000000080000000  nop || mov fu_id_8785_line224_49.a, headerType_0@[orgvar]_id_7786_line46.q || mov fu_id_8785_line224_49.b, @constant_0[w4].q || mov fu_id_8785_line224_49.sign, @builtin_zero.q || mov fu_id_8785_line224_49.equals, @builtin_one.q || mov fu_id_8785_line224_49.less, @builtin_zero.q || mov fu_id_8785_line224_49.invert, @builtin_one.q || mov isNotImageData_0@[orgvar]_id_7788_line83.d, fu_id_8785_line224_49.q || mov isNotImageData_0@[orgvar]_id_7788_line83.sclr, @builtin_zero.q || mov isNotImageData_0@[orgvar]_id_7788_line83.enable, @builtin_one.q || mov isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].data1, @builtin_one.q || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 1 || mov fu_id_8815_line235_50.a, headerType_0@[orgvar]_id_7786_line46.q || mov fu_id_8815_line235_50.b, @constant_15[w4].q || mov fu_id_8815_line235_50.sign, @builtin_zero.q || mov fu_id_8815_line235_50.equals, @builtin_one.q || mov fu_id_8815_line235_50.less, @builtin_zero.q || mov fu_id_8815_line235_50.invert, @builtin_zero.q || mov isControlPacket_0@[orgvar]_id_7790_line217.d, fu_id_8815_line235_50.q || mov isControlPacket_0@[orgvar]_id_7790_line217.sclr, @builtin_zero.q || mov isControlPacket_0@[orgvar]_id_7790_line217.enable, @builtin_one.q || mov isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].data1, @builtin_one.q || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
07 0840800810000000  nop || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, isNotImageData_0@[orgvar]_id_7788_line83.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, isNotImageData_0@[orgvar]_id_7788_line83.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data1, din.eop || set dout_eop@[mux].sel, 2 || mov fu_id_13157.a, din.eop || mov fu_id_13157.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_13157.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
08 0000000c00000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_13161.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=101].d, din.eop || mov isEndPacket_REG[id=101].sclr, @builtin_zero.q || mov isEndPacket_REG[id=101].enable, @builtin_one.q || mov isEndPacket_REG[id=101]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
09 0840400a18000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_13161.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_13161.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, isEndPacket_REG[id=101].q || set dout_eop@[mux].sel, 8 || mov fu_id_13141.a, justRead_REG.q || mov packetDimensions_REG[id=89][fuarr=0].d, fu_id_13141.q || mov packetDimensions_REG[id=89][fuarr=0].sclr, @builtin_zero.q || mov packetDimensions_REG[id=89][fuarr=0].enable, @builtin_one.q || mov packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=99].d, din.eop || mov isPreviousEndPacket_REG[id=99].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=99].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 1 || mov fu_id_13157.a, din.eop || mov fu_id_13157.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_13157.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0a 0000000c00000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_13161.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=101].d, din.eop || mov isEndPacket_REG[id=101].sclr, @builtin_zero.q || mov isEndPacket_REG[id=101].enable, @builtin_one.q || mov isEndPacket_REG[id=101]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0b 0840400a14000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_13161.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_13161.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, isEndPacket_REG[id=101].q || set dout_eop@[mux].sel, 8 || mov fu_id_13141.a, justRead_REG.q || mov packetDimensions_REG[id=89][fuarr=1].d, fu_id_13141.q || mov packetDimensions_REG[id=89][fuarr=1].sclr, @builtin_zero.q || mov packetDimensions_REG[id=89][fuarr=1].enable, @builtin_one.q || mov packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=99].d, din.eop || mov isPreviousEndPacket_REG[id=99].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=99].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 1 || mov fu_id_13157.a, din.eop || mov fu_id_13157.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_13157.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0c 0000000c00000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_13161.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=101].d, din.eop || mov isEndPacket_REG[id=101].sclr, @builtin_zero.q || mov isEndPacket_REG[id=101].enable, @builtin_one.q || mov isEndPacket_REG[id=101]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0d 0840400a12000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_13161.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_13161.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, isEndPacket_REG[id=101].q || set dout_eop@[mux].sel, 8 || mov fu_id_13141.a, justRead_REG.q || mov packetDimensions_REG[id=89][fuarr=2].d, fu_id_13141.q || mov packetDimensions_REG[id=89][fuarr=2].sclr, @builtin_zero.q || mov packetDimensions_REG[id=89][fuarr=2].enable, @builtin_one.q || mov packetDimensions_REG[id=89][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=89][fuarr=2]_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=99].d, din.eop || mov isPreviousEndPacket_REG[id=99].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=99].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 1 || mov fu_id_13157.a, din.eop || mov fu_id_13157.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_13157.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0e 0000000c00000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_13161.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=101].d, din.eop || mov isEndPacket_REG[id=101].sclr, @builtin_zero.q || mov isEndPacket_REG[id=101].enable, @builtin_one.q || mov isEndPacket_REG[id=101]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0f 0840400a10000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_13161.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_13161.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, isEndPacket_REG[id=101].q || set dout_eop@[mux].sel, 8 || mov fu_id_13141.a, justRead_REG.q || mov packetDimensions_REG[id=89][fuarr=3].d, fu_id_13141.q || mov packetDimensions_REG[id=89][fuarr=3].sclr, @builtin_zero.q || mov packetDimensions_REG[id=89][fuarr=3].enable, @builtin_one.q || mov packetDimensions_REG[id=89][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=89][fuarr=3]_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=99].d, din.eop || mov isPreviousEndPacket_REG[id=99].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=99].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 1 || mov fu_id_13157.a, din.eop || mov fu_id_13157.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_13157.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
10 0400000c00000000  nop || mov fu_id_13275.a, packetDimensions_REG[id=89][fuarr=0].q || mov fu_id_13275.b, packetDimensions_REG[id=89][fuarr=1].q || mov fu_id_13275.c, packetDimensions_REG[id=89][fuarr=2].q || mov fu_id_13275.d, packetDimensions_REG[id=89][fuarr=3].q || mov widthFromControlPacket_REG.d, fu_id_13275.q || mov widthFromControlPacket_REG.sclr, @builtin_zero.q || mov widthFromControlPacket_REG.enable, isControlPacket_0@[orgvar]_id_7790_line217.q || mov widthFromControlPacket_REG_enable_trigger@[mux].data1, @builtin_one.q || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 1 || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_13161.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=101].d, din.eop || mov isEndPacket_REG[id=101].sclr, @builtin_zero.q || mov isEndPacket_REG[id=101].enable, @builtin_one.q || mov isEndPacket_REG[id=101]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=2]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=3]_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
11 0840400a18000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_13161.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_13161.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, isEndPacket_REG[id=101].q || set dout_eop@[mux].sel, 8 || mov fu_id_13141.a, justRead_REG.q || mov packetDimensions_REG[id=89][fuarr=0].d, fu_id_13141.q || mov packetDimensions_REG[id=89][fuarr=0].sclr, @builtin_zero.q || mov packetDimensions_REG[id=89][fuarr=0].enable, @builtin_one.q || mov packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=99].d, din.eop || mov isPreviousEndPacket_REG[id=99].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=99].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 1 || mov fu_id_13157.a, din.eop || mov fu_id_13157.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_13157.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
12 0000000c00000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_13161.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=101].d, din.eop || mov isEndPacket_REG[id=101].sclr, @builtin_zero.q || mov isEndPacket_REG[id=101].enable, @builtin_one.q || mov isEndPacket_REG[id=101]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
13 0840400a14000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_13161.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_13161.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, isEndPacket_REG[id=101].q || set dout_eop@[mux].sel, 8 || mov fu_id_13141.a, justRead_REG.q || mov packetDimensions_REG[id=89][fuarr=1].d, fu_id_13141.q || mov packetDimensions_REG[id=89][fuarr=1].sclr, @builtin_zero.q || mov packetDimensions_REG[id=89][fuarr=1].enable, @builtin_one.q || mov packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=99].d, din.eop || mov isPreviousEndPacket_REG[id=99].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=99].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 1 || mov fu_id_13157.a, din.eop || mov fu_id_13157.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_13157.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
14 0000000c00000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_13161.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=101].d, din.eop || mov isEndPacket_REG[id=101].sclr, @builtin_zero.q || mov isEndPacket_REG[id=101].enable, @builtin_one.q || mov isEndPacket_REG[id=101]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
15 0840400a12000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_13161.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_13161.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, isEndPacket_REG[id=101].q || set dout_eop@[mux].sel, 8 || mov fu_id_13141.a, justRead_REG.q || mov packetDimensions_REG[id=89][fuarr=2].d, fu_id_13141.q || mov packetDimensions_REG[id=89][fuarr=2].sclr, @builtin_zero.q || mov packetDimensions_REG[id=89][fuarr=2].enable, @builtin_one.q || mov packetDimensions_REG[id=89][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=89][fuarr=2]_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=99].d, din.eop || mov isPreviousEndPacket_REG[id=99].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=99].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 1 || mov fu_id_13157.a, din.eop || mov fu_id_13157.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_13157.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
16 0000000c00000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_13161.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=101].d, din.eop || mov isEndPacket_REG[id=101].sclr, @builtin_zero.q || mov isEndPacket_REG[id=101].enable, @builtin_one.q || mov isEndPacket_REG[id=101]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
17 0840400a10000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_13161.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_13161.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, isEndPacket_REG[id=101].q || set dout_eop@[mux].sel, 8 || mov fu_id_13141.a, justRead_REG.q || mov packetDimensions_REG[id=89][fuarr=3].d, fu_id_13141.q || mov packetDimensions_REG[id=89][fuarr=3].sclr, @builtin_zero.q || mov packetDimensions_REG[id=89][fuarr=3].enable, @builtin_one.q || mov packetDimensions_REG[id=89][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set packetDimensions_REG[id=89][fuarr=3]_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=99].d, din.eop || mov isPreviousEndPacket_REG[id=99].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=99].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 1 || mov fu_id_13157.a, din.eop || mov fu_id_13157.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_13157.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=2]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
18 0200000c20000000  nop || mov fu_id_13275.a, packetDimensions_REG[id=89][fuarr=0].q || mov fu_id_13275.b, packetDimensions_REG[id=89][fuarr=1].q || mov fu_id_13275.c, packetDimensions_REG[id=89][fuarr=2].q || mov fu_id_13275.d, packetDimensions_REG[id=89][fuarr=3].q || mov height_REG.d, fu_id_13275.q || mov height_REG.sclr, @builtin_zero.q || mov height_REG.enable, isControlPacket_0@[orgvar]_id_7790_line217.q || mov height_REG_enable_trigger@[mux].data1, @builtin_one.q || set height_REG_enable_trigger@[mux].sel, 1 || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_13161.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=101].d, din.eop || mov isEndPacket_REG[id=101].sclr, @builtin_zero.q || mov isEndPacket_REG[id=101].enable, @builtin_one.q || mov isEndPacket_REG[id=101]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 1 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data4, fu_id_13451.q || set @pc_usenextpc_trigger@[mux].sel, 16 || set @pc_nextpc[consts].index, 33 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_8785_line224_49.a, headerType_0@[orgvar]_id_7786_line46.q || mov fu_id_8785_line224_49.b, @constant_0[w4].q || mov fu_id_8785_line224_49.sign, @builtin_zero.q || mov fu_id_8785_line224_49.equals, @builtin_one.q || mov fu_id_8785_line224_49.less, @builtin_zero.q || mov fu_id_8785_line224_49.invert, @builtin_one.q || mov fu_id_13451.a, fu_id_8785_line224_49.q || mov fu_id_13451.b, din.eop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_7790_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=0]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=1]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=2]_enable_trigger@[mux].sel, 0 || set packetDimensions_REG[id=89][fuarr=3]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
19 0800400810000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_13161.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_13161.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, isEndPacket_REG[id=101].q || set dout_eop@[mux].sel, 8 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1a 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1b 0000080001000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data9, isNotImageData_0@[orgvar]_id_7788_line83.q || set @pc_usenextpc_trigger@[mux].sel, 512 || set @pc_nextpc[consts].index, 89 || mov @pc.nextpc, @pc_nextpc[consts].q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
1c 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1d 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1e 0000040008000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data8, fu_id_14233.q || set @pc_usenextpc_trigger@[mux].sel, 256 || set @pc_nextpc[consts].index, 27 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_14233.a, fu_id_8785_line224_49.q || mov fu_id_14233.b, din.eop || mov fu_id_8785_line224_49.a, headerType_0@[orgvar]_id_7786_line46.q || mov fu_id_8785_line224_49.b, @constant_0[w4].q || mov fu_id_8785_line224_49.sign, @builtin_zero.q || mov fu_id_8785_line224_49.equals, @builtin_one.q || mov fu_id_8785_line224_49.less, @builtin_zero.q || mov fu_id_8785_line224_49.invert, @builtin_one.q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
1f 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
20 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
21 0000180000000000  nop || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data9, isNotImageData_0@[orgvar]_id_7788_line83.q || set @pc_usenextpc_trigger@[mux].sel, 512 || set @pc_nextpc[consts].index, 3 || mov @pc.nextpc, @pc_nextpc[consts].q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0
22 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
23 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
24 0800200221ef7800  nop || mov fu_id_13049.a, widthFromControlPacket_REG.q || mov width_0@[orgvar]_id_7792_line98.d, fu_id_13049.q || mov width_0@[orgvar]_id_7792_line98.sclr, @builtin_zero.q || mov width_0@[orgvar]_id_7792_line98.enable, @builtin_one.q || mov width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].data1, @builtin_one.q || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data0, @constant_0[w10].q || set dout_wdata@[mux].sel, 2 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data0, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data0, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=3].enable, kernel_AU[fuarr=3]_enable@[mux].q || mov kernel_AU[fuarr=3]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=3]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=3].sclr, kernel_AU[fuarr=3]_sclr@[mux].q || mov kernel_AU[fuarr=3]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=3]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=3].sload, kernel_AU[fuarr=3]_sload@[mux].q || mov kernel_AU[fuarr=3]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=3]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, kernel_AU[fuarr=7]_sclr@[mux].q || mov kernel_AU[fuarr=7]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=7].sload, kernel_AU[fuarr=7]_sload@[mux].q || mov kernel_AU[fuarr=7]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=7]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 0 || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 1 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 0 || mov j_@[orgvar]_id_7794_line464.l, @constant_1[w8].q || mov j_@[orgvar]_id_7794_line464.enable, @builtin_one.q || mov j_@[orgvar]_id_7794_line464_enable_trigger@[mux].data1, @builtin_one.q || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 1 || mov j_@[orgvar]_id_7794_line464.sclr, @builtin_zero.q || mov j_@[orgvar]_id_7794_line464.sload, j_@[orgvar]_id_7794_line464_sload@[mux].q || mov j_@[orgvar]_id_7794_line464_sload@[mux].data1, @builtin_one.q || set j_@[orgvar]_id_7794_line464_sload@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
25 0000000401000600  nop || mov fu_id_13453.a, height_REG.q || mov fu_id_8875_line1411_29.a, j_@[orgvar]_id_7794_line464.q || mov fu_id_8875_line1411_29.b, fu_id_13453.q || mov fu_id_8875_line1411_29.sign, @builtin_zero.q || mov fu_id_8875_line1411_29.equals, @builtin_one.q || mov fu_id_8875_line1411_29.less, @builtin_zero.q || mov fu_id_8875_line1411_29.invert, @builtin_zero.q || mov is_last_row_0@[orgvar]_id_7797_line1405.d, fu_id_8875_line1411_29.q || mov is_last_row_0@[orgvar]_id_7797_line1405.sclr, @builtin_zero.q || mov is_last_row_0@[orgvar]_id_7797_line1405.enable, @builtin_one.q || mov is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].data1, @builtin_one.q || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.a, pix_left_this_row_AU_a@[mux].q || mov pix_left_this_row_AU_a@[mux].data1, width_0@[orgvar]_id_7792_line98.q || set pix_left_this_row_AU_a@[mux].sel, 1 || set pix_left_this_row_AU_b[consts].index, 3 || mov pix_left_this_row_AU.b, pix_left_this_row_AU_b[consts].q || mov pix_left_this_row_AU.enable, @builtin_one.q || mov pix_left_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set pix_left_this_row_AU_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.subNadd, @builtin_one.q || mov pix_left_this_row_AU.sclr, @builtin_zero.q || mov pix_left_this_row_AU.sload, @builtin_zero.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.d, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_d@[mux].q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_d@[mux].data0, @builtin_zero.q || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_d@[mux].sel, 0 || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 1 || mov fill_cnt_@[orgvar]_id_7802_line486.l, @constant_0[w2].q || mov fill_cnt_@[orgvar]_id_7802_line486.enable, @builtin_one.q || mov fill_cnt_@[orgvar]_id_7802_line486_enable_trigger@[mux].data1, @builtin_one.q || set fill_cnt_@[orgvar]_id_7802_line486_enable_trigger@[mux].sel, 1 || mov fill_cnt_@[orgvar]_id_7802_line486.sclr, @builtin_zero.q || mov fill_cnt_@[orgvar]_id_7802_line486.sload, fill_cnt_@[orgvar]_id_7802_line486_sload@[mux].q || mov fill_cnt_@[orgvar]_id_7802_line486_sload@[mux].data1, @builtin_one.q || set fill_cnt_@[orgvar]_id_7802_line486_sload@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
26 0001000001000000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov fill_cnt_@[orgvar]_id_7802_line486.a, fill_cnt_@[orgvar]_id_7802_line486.q || mov fill_cnt_@[orgvar]_id_7802_line486.b, @constant_1[w2].q || mov fill_cnt_@[orgvar]_id_7802_line486.enable, @builtin_one.q || mov fill_cnt_@[orgvar]_id_7802_line486_enable_trigger@[mux].data1, @builtin_one.q || set fill_cnt_@[orgvar]_id_7802_line486_enable_trigger@[mux].sel, 1 || mov fill_cnt_@[orgvar]_id_7802_line486.subNadd, @builtin_zero.q || mov fill_cnt_@[orgvar]_id_7802_line486.sclr, @builtin_zero.q || mov fill_cnt_@[orgvar]_id_7802_line486.sload, fill_cnt_@[orgvar]_id_7802_line486_sload@[mux].q || mov fill_cnt_@[orgvar]_id_7802_line486_sload@[mux].data0, @builtin_zero.q || set fill_cnt_@[orgvar]_id_7802_line486_sload@[mux].sel, 0 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
27 0001000400000000  nop || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data0, @builtin_one.q || set justRead_REG_enable@[mux].sel, 0 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set fill_cnt_@[orgvar]_id_7802_line486_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
28 0001000100380000  nop || mov fu_id_14141.a, justRead_REG.q || mov fu_id_14141.b, justRead_REG.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_14141.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data1, fu_id_14141.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data1, fu_id_14141.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data0, justRead_REG.q || set kernel_AU[fuarr=12]_l@[mux].sel, 0 || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 2 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || mov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data1, @builtin_one.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 2 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set fill_cnt_@[orgvar]_id_7802_line486_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
29 0001020668040000  nop || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data0, @builtin_one.q || set justRead_REG_enable@[mux].sel, 0 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data7, fu_id_14223.q || set @pc_usenextpc_trigger@[mux].sel, 128 || set @pc_nextpc[consts].index, 38 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_14223.a, fill_cnt_@[orgvar]_id_7802_line486.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set fill_cnt_@[orgvar]_id_7802_line486_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
2a 000000010001c000  nop || mov fu_id_14189.a, justRead_REG.q || mov fu_id_14189.b, justRead_REG.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_14189.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data1, fu_id_14189.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data1, fu_id_14189.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 2 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=14].l, kernel_AU[fuarr=14]_l@[mux].q || mov kernel_AU[fuarr=14]_l@[mux].data0, justRead_REG.q || set kernel_AU[fuarr=14]_l@[mux].sel, 0 || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 2 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || mov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data1, @builtin_one.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 2 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set fill_cnt_@[orgvar]_id_7802_line486_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
2b 0000000800103000  nop || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=3].l, kernel_AU[fuarr=7].q || mov kernel_AU[fuarr=3].enable, kernel_AU[fuarr=3]_enable@[mux].q || mov kernel_AU[fuarr=3]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=3].sclr, kernel_AU[fuarr=3]_sclr@[mux].q || mov kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=3].sload, kernel_AU[fuarr=3]_sload@[mux].q || mov kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data0, kernel_AU[fuarr=11].q || set kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, kernel_AU[fuarr=7]_sclr@[mux].q || mov kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=7].sload, kernel_AU[fuarr=7]_sload@[mux].q || mov kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set fill_cnt_@[orgvar]_id_7802_line486_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
2c 000001020118d100  nop || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data1, kernel_AU[fuarr=9].q || set kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data0, @builtin_one.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 0 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, kernel_AU[fuarr=7]_sclr@[mux].q || mov kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=7].sload, kernel_AU[fuarr=7]_sload@[mux].q || mov kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov i_cpy_@[orgvar]_id_7817_line1422.l, @constant_1[w10].q || mov i_cpy_@[orgvar]_id_7817_line1422.enable, @builtin_one.q || mov i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].data1, @builtin_one.q || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 1 || mov i_cpy_@[orgvar]_id_7817_line1422.sclr, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7817_line1422.sload, i_cpy_@[orgvar]_id_7817_line1422_sload@[mux].q || mov i_cpy_@[orgvar]_id_7817_line1422_sload@[mux].data1, @builtin_one.q || set i_cpy_@[orgvar]_id_7817_line1422_sload@[mux].sel, 1 || mov i_@[orgvar]_id_7820_line463.l, @constant_0[w10].q || mov i_@[orgvar]_id_7820_line463.enable, @builtin_one.q || mov i_@[orgvar]_id_7820_line463_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_7820_line463.sclr, @builtin_zero.q || mov i_@[orgvar]_id_7820_line463.sload, i_@[orgvar]_id_7820_line463_sload@[mux].q || mov i_@[orgvar]_id_7820_line463_sload@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_7820_line463_sload@[mux].sel, 1 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data6, fu_id_14119.q || set @pc_usenextpc_trigger@[mux].sel, 64 || set @pc_nextpc[consts].index, 76 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_8941_line1424_27.a, @constant_0[w10].q || mov fu_id_8941_line1424_27.b, width_0@[orgvar]_id_7792_line98.q || mov fu_id_8941_line1424_27.sign, @builtin_zero.q || mov fu_id_8941_line1424_27.equals, @builtin_zero.q || mov fu_id_8941_line1424_27.less, @builtin_one.q || mov fu_id_8941_line1424_27.invert, @builtin_zero.q || mov fu_id_14119.a, fu_id_8941_line1424_27.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
2d 0000000000000000  nop || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
2e 0000000000000000  nop || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
2f 0000000800000300  nop || mov fu_id_13473.a, pix_left_this_row_AU.q || mov fu_id_13483.a, fu_id_13473.q || mov fu_id_13483.b, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov only_just_run_out_of_pix_this_row_AU.l, fu_id_13483.q || mov only_just_run_out_of_pix_this_row_AU.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_AU.sload, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.d, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_d@[mux].q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_d@[mux].data1, fu_id_13473.q || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.a, pix_left_this_row_AU_a@[mux].q || mov pix_left_this_row_AU_a@[mux].data0, pix_left_this_row_AU.q || set pix_left_this_row_AU_a@[mux].sel, 0 || set pix_left_this_row_AU_b[consts].index, 1 || mov pix_left_this_row_AU.b, pix_left_this_row_AU_b[consts].q || mov pix_left_this_row_AU.enable, @builtin_one.q || mov pix_left_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set pix_left_this_row_AU_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.subNadd, @builtin_one.q || mov pix_left_this_row_AU.sclr, @builtin_zero.q || mov pix_left_this_row_AU.sload, @builtin_zero.q || mov fu_id_13487.a, fu_id_13473.q || mov cond593_0@[orgvar]_id_7835.d, fu_id_13487.q || mov cond593_0@[orgvar]_id_7835.sclr, @builtin_zero.q || mov cond593_0@[orgvar]_id_7835.enable, @builtin_one.q || mov cond593_0@[orgvar]_id_7835_enable_trigger@[mux].data1, @builtin_one.q || set cond593_0@[orgvar]_id_7835_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_7820_line463.a, i_@[orgvar]_id_7820_line463.q || mov i_@[orgvar]_id_7820_line463.b, @constant_1[w10].q || mov i_@[orgvar]_id_7820_line463.enable, @builtin_one.q || mov i_@[orgvar]_id_7820_line463_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_7820_line463.subNadd, @builtin_zero.q || mov i_@[orgvar]_id_7820_line463.sclr, @builtin_zero.q || mov i_@[orgvar]_id_7820_line463.sload, i_@[orgvar]_id_7820_line463_sload@[mux].q || mov i_@[orgvar]_id_7820_line463_sload@[mux].data0, @builtin_zero.q || set i_@[orgvar]_id_7820_line463_sload@[mux].sel, 0 || mov mirror_kernel_srcs_12_0_comb_id_14302.d, kernel_AU[fuarr=8].q || mov mirror_kernel_srcs_12_0_comb_id_14302.sclr, @builtin_zero.q || mov mirror_kernel_srcs_12_0_comb_id_14302.enable, @builtin_one.q || mov mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].sel, 1 || mov mirror_kernel_srcs_14_0_comb_id_14311.d, kernel_AU[fuarr=10].q || mov mirror_kernel_srcs_14_0_comb_id_14311.sclr, @builtin_zero.q || mov mirror_kernel_srcs_14_0_comb_id_14311.enable, @builtin_one.q || mov mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 1 || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
30 0002000000000000  nop || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7827.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7827.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7827_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_1_id_7827_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_1_id_7831.d, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov run_out_of_pixels_this_row_2_stage_1_id_7831.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_1_id_7831.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_1_id_7831_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_1_id_7831_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data2, cond593_0@[orgvar]_id_7835.q || set din_takeb_trigger@[mux].sel, 4 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov fu_id_13535.a, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov cond606_0@[orgvar]_id_7837.d, fu_id_13535.q || mov cond606_0@[orgvar]_id_7837.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7837.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7837_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7837_enable_trigger@[mux].sel, 1 || mov fu_id_13561.a, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov cond606_0@[orgvar]_id_7847.d, fu_id_13561.q || mov cond606_0@[orgvar]_id_7847.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7847.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7847_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7847_enable_trigger@[mux].sel, 1 || mov fu_id_13609.a, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov cond606_0@[orgvar]_id_7849.d, fu_id_13609.q || mov cond606_0@[orgvar]_id_7849.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7849.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7849_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_0_comb_id_14296.d, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov run_out_of_pixels_this_row_switch_0_comb_id_14296.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_0_comb_id_14296.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_0_comb_id_14296_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_0_comb_id_14296_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_14299_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_0_comb_id_14299_enable_trigger@[mux].sel, 1 || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 0 || set cond593_0@[orgvar]_id_7835_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
31 0004000000000000  nop || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7829.d, only_just_run_out_of_pix_this_row_0_stage_1_id_7827.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7829.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7829_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_2_id_7829_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_2_id_7833.d, run_out_of_pixels_this_row_2_stage_1_id_7831.q || mov run_out_of_pixels_this_row_2_stage_2_id_7833.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_2_id_7833.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_2_id_7833_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_2_id_7833_enable_trigger@[mux].sel, 1 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data2, cond593_0@[orgvar]_id_7835.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 4 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data3, cond606_0@[orgvar]_id_7837.q || set din_takeb_trigger@[mux].sel, 8 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set cond593_0@[orgvar]_id_7835_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_1_id_7827_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_1_id_7831_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7837_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7847_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_14296_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_14299_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
32 0008000000780000  nop || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_13531.a, run_out_of_pixels_this_row_switch_0_comb_id_14296.q || mov fu_id_13531.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.q || mov fu_id_13533.a, run_out_of_pixels_this_row_switch_0_comb_id_14296.q || mov fu_id_13533.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.q || mov kernel_AU[fuarr=12].a, mirror_kernel_AU[fuarr=0].q || mov kernel_AU[fuarr=12].b, @constant_0[w10].q || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data1, just_read_@[orgvar]_id_7811_line466.q || set kernel_AU[fuarr=12]_l@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.a, fu_id_13531.q || mov kernel_AU[fuarr=12]_lua.b, fu_id_13533.q || mov kernel_AU[fuarr=12]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data1, kernel_AU[fuarr=12]_lua.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data2, fu_id_13531.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=12].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].l, mirror_kernel_srcs_12_0_comb_id_14302.q || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_14213.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data3, cond606_0@[orgvar]_id_7837.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 8 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond606_0@[orgvar]_id_7847.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov fu_id_12469_line1424_27.a, i_@[orgvar]_id_7820_line463.q || mov fu_id_12469_line1424_27.b, width_0@[orgvar]_id_7792_line98.q || mov fu_id_12469_line1424_27.sign, @builtin_zero.q || mov fu_id_12469_line1424_27.equals, @builtin_zero.q || mov fu_id_12469_line1424_27.less, @builtin_one.q || mov fu_id_12469_line1424_27.invert, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_1_comb_id_14305.d, run_out_of_pixels_this_row_2_stage_2_id_7833.q || mov run_out_of_pixels_this_row_switch_1_comb_id_14305.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_1_comb_id_14305.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_1_comb_id_14305_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_1_comb_id_14305_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.d, only_just_run_out_of_pix_this_row_0_stage_2_id_7829.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_14308_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_1_comb_id_14308_enable_trigger@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7837_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7847_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_14296_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_14299_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_2_id_7829_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_2_id_7833_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
33 0010000040040080  nop || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data4, cond606_0@[orgvar]_id_7847.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond606_0@[orgvar]_id_7849.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov fu_id_13685.a, kernel_AU[fuarr=0].q || mov fu_id_13687.a, kernel_AU[fuarr=8].q || mov negate_and_2_AU[id=170].a, negate_and_2_AU[id=170]_a@[mux].q || mov negate_and_2_AU[id=170]_a@[mux].data0, fu_id_13685.q || set negate_and_2_AU[id=170]_a@[mux].sel, 0 || mov negate_and_2_AU[id=170].b, negate_and_2_AU[id=170]_b@[mux].q || mov negate_and_2_AU[id=170]_b@[mux].data0, fu_id_13687.q || set negate_and_2_AU[id=170]_b@[mux].sel, 0 || mov negate_and_2_AU[id=170].enable, @builtin_one.q || mov negate_and_2_AU[id=170]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_2_AU[id=170]_enable_trigger@[mux].sel, 1 || mov negate_and_2_AU[id=170].subNadd, @builtin_one.q || mov negate_and_2_AU[id=170].sclr, @builtin_zero.q || mov negate_and_2_AU[id=170].sload, @builtin_zero.q || mov fu_id_13691.a, kernel_AU[fuarr=4].q || mov fu_id_13693.a, kernel_AU[fuarr=4].q || mov times_7_AU[id=168].a, times_7_AU[id=168]_a@[mux].q || mov times_7_AU[id=168]_a@[mux].data0, fu_id_13691.q || set times_7_AU[id=168]_a@[mux].sel, 0 || mov times_7_AU[id=168].b, times_7_AU[id=168]_b@[mux].q || mov times_7_AU[id=168]_b@[mux].data0, fu_id_13693.q || set times_7_AU[id=168]_b@[mux].sel, 0 || mov times_7_AU[id=168].enable, @builtin_one.q || mov times_7_AU[id=168]_enable_trigger@[mux].data1, @builtin_one.q || set times_7_AU[id=168]_enable_trigger@[mux].sel, 1 || mov times_7_AU[id=168].subNadd, @builtin_one.q || mov times_7_AU[id=168].sclr, @builtin_zero.q || mov times_7_AU[id=168].sload, @builtin_zero.q || mov fu_id_13709.a, kernel_AU[fuarr=8].q || mov fu_id_13711.a, kernel_AU[fuarr=12].q || mov negate_and_8_AU[id=182].a, negate_and_8_AU[id=182]_a@[mux].q || mov negate_and_8_AU[id=182]_a@[mux].data0, fu_id_13709.q || set negate_and_8_AU[id=182]_a@[mux].sel, 0 || mov negate_and_8_AU[id=182].b, negate_and_8_AU[id=182]_b@[mux].q || mov negate_and_8_AU[id=182]_b@[mux].data0, fu_id_13711.q || set negate_and_8_AU[id=182]_b@[mux].sel, 0 || mov negate_and_8_AU[id=182].enable, @builtin_one.q || mov negate_and_8_AU[id=182]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_AU[id=182]_enable_trigger@[mux].sel, 1 || mov negate_and_8_AU[id=182].subNadd, @builtin_one.q || mov negate_and_8_AU[id=182].sclr, @builtin_zero.q || mov negate_and_8_AU[id=182].sload, @builtin_zero.q || mov fu_id_13715.a, kernel_AU[fuarr=4].q || mov fu_id_13717.a, kernel_AU[fuarr=4].q || mov times_28_AU[id=178].a, times_28_AU[id=178]_a@[mux].q || mov times_28_AU[id=178]_a@[mux].data0, fu_id_13715.q || set times_28_AU[id=178]_a@[mux].sel, 0 || mov times_28_AU[id=178].b, times_28_AU[id=178]_b@[mux].q || mov times_28_AU[id=178]_b@[mux].data0, fu_id_13717.q || set times_28_AU[id=178]_b@[mux].sel, 0 || mov times_28_AU[id=178].enable, @builtin_one.q || mov times_28_AU[id=178]_enable_trigger@[mux].data1, @builtin_one.q || set times_28_AU[id=178]_enable_trigger@[mux].sel, 1 || mov times_28_AU[id=178].subNadd, @builtin_one.q || mov times_28_AU[id=178].sclr, @builtin_zero.q || mov times_28_AU[id=178].sload, @builtin_zero.q || mov fu_id_13721.a, kernel_AU[fuarr=0].q || mov fu_id_13723.a, kernel_AU[fuarr=0].q || mov times_3_AU[id=180].a, times_3_AU[id=180]_a@[mux].q || mov times_3_AU[id=180]_a@[mux].data0, fu_id_13721.q || set times_3_AU[id=180]_a@[mux].sel, 0 || mov times_3_AU[id=180].b, times_3_AU[id=180]_b@[mux].q || mov times_3_AU[id=180]_b@[mux].data0, fu_id_13723.q || set times_3_AU[id=180]_b@[mux].sel, 0 || mov times_3_AU[id=180].enable, @builtin_one.q || mov times_3_AU[id=180]_enable_trigger@[mux].data1, @builtin_one.q || set times_3_AU[id=180]_enable_trigger@[mux].sel, 1 || mov times_3_AU[id=180].subNadd, @builtin_zero.q || mov times_3_AU[id=180].sclr, @builtin_zero.q || mov times_3_AU[id=180].sload, @builtin_zero.q || mov fu_id_13903.a, kernel_AU[fuarr=0].q || mov fu_id_13905.a, kernel_AU[fuarr=12].q || mov sum_outer_AU[id=204].a, sum_outer_AU[id=204]_a@[mux].q || mov sum_outer_AU[id=204]_a@[mux].data0, fu_id_13903.q || set sum_outer_AU[id=204]_a@[mux].sel, 0 || mov sum_outer_AU[id=204].b, sum_outer_AU[id=204]_b@[mux].q || mov sum_outer_AU[id=204]_b@[mux].data0, fu_id_13905.q || set sum_outer_AU[id=204]_b@[mux].sel, 0 || mov sum_outer_AU[id=204].enable, @builtin_one.q || mov sum_outer_AU[id=204]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=204]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=204].subNadd, @builtin_zero.q || mov sum_outer_AU[id=204].sclr, @builtin_zero.q || mov sum_outer_AU[id=204].sload, @builtin_zero.q || mov fu_id_13907.a, kernel_AU[fuarr=4].q || mov fu_id_13909.a, kernel_AU[fuarr=8].q || mov sum_mult9s_AU[id=206].a, sum_mult9s_AU[id=206]_a@[mux].q || mov sum_mult9s_AU[id=206]_a@[mux].data0, fu_id_13907.q || set sum_mult9s_AU[id=206]_a@[mux].sel, 0 || mov sum_mult9s_AU[id=206].b, sum_mult9s_AU[id=206]_b@[mux].q || mov sum_mult9s_AU[id=206]_b@[mux].data0, fu_id_13909.q || set sum_mult9s_AU[id=206]_b@[mux].sel, 0 || mov sum_mult9s_AU[id=206].enable, @builtin_one.q || mov sum_mult9s_AU[id=206]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=206]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=206].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=206].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=206].sload, @builtin_zero.q || mov fu_id_13935.a, kernel_AU[fuarr=4].q || mov fu_id_13937.a, kernel_AU[fuarr=0].q || mov negate_and_8_AU[id=220].a, negate_and_8_AU[id=220]_a@[mux].q || mov negate_and_8_AU[id=220]_a@[mux].data0, fu_id_13935.q || set negate_and_8_AU[id=220]_a@[mux].sel, 0 || mov negate_and_8_AU[id=220].b, negate_and_8_AU[id=220]_b@[mux].q || mov negate_and_8_AU[id=220]_b@[mux].data0, fu_id_13937.q || set negate_and_8_AU[id=220]_b@[mux].sel, 0 || mov negate_and_8_AU[id=220].enable, @builtin_one.q || mov negate_and_8_AU[id=220]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_AU[id=220]_enable_trigger@[mux].sel, 1 || mov negate_and_8_AU[id=220].subNadd, @builtin_one.q || mov negate_and_8_AU[id=220].sclr, @builtin_zero.q || mov negate_and_8_AU[id=220].sload, @builtin_zero.q || mov fu_id_13941.a, kernel_AU[fuarr=8].q || mov fu_id_13943.a, kernel_AU[fuarr=8].q || mov times_28_AU[id=216].a, times_28_AU[id=216]_a@[mux].q || mov times_28_AU[id=216]_a@[mux].data0, fu_id_13941.q || set times_28_AU[id=216]_a@[mux].sel, 0 || mov times_28_AU[id=216].b, times_28_AU[id=216]_b@[mux].q || mov times_28_AU[id=216]_b@[mux].data0, fu_id_13943.q || set times_28_AU[id=216]_b@[mux].sel, 0 || mov times_28_AU[id=216].enable, @builtin_one.q || mov times_28_AU[id=216]_enable_trigger@[mux].data1, @builtin_one.q || set times_28_AU[id=216]_enable_trigger@[mux].sel, 1 || mov times_28_AU[id=216].subNadd, @builtin_one.q || mov times_28_AU[id=216].sclr, @builtin_zero.q || mov times_28_AU[id=216].sload, @builtin_zero.q || mov fu_id_13947.a, kernel_AU[fuarr=12].q || mov fu_id_13949.a, kernel_AU[fuarr=12].q || mov times_3_AU[id=218].a, times_3_AU[id=218]_a@[mux].q || mov times_3_AU[id=218]_a@[mux].data0, fu_id_13947.q || set times_3_AU[id=218]_a@[mux].sel, 0 || mov times_3_AU[id=218].b, times_3_AU[id=218]_b@[mux].q || mov times_3_AU[id=218]_b@[mux].data0, fu_id_13949.q || set times_3_AU[id=218]_b@[mux].sel, 0 || mov times_3_AU[id=218].enable, @builtin_one.q || mov times_3_AU[id=218]_enable_trigger@[mux].data1, @builtin_one.q || set times_3_AU[id=218]_enable_trigger@[mux].sel, 1 || mov times_3_AU[id=218].subNadd, @builtin_zero.q || mov times_3_AU[id=218].sclr, @builtin_zero.q || mov times_3_AU[id=218].sload, @builtin_zero.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7847_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_14305_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_14308_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
34 000000080003c040  nop || mov kernel_5_5_stage_1_id_7839.d, kernel_AU[fuarr=5].q || mov kernel_5_5_stage_1_id_7839.sclr, @builtin_zero.q || mov kernel_5_5_stage_1_id_7839.enable, @builtin_one.q || mov kernel_5_5_stage_1_id_7839_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_1_id_7839_enable_trigger@[mux].sel, 1 || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov fu_id_13605.a, run_out_of_pixels_this_row_switch_1_comb_id_14305.q || mov fu_id_13605.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.q || mov fu_id_13607.a, run_out_of_pixels_this_row_switch_1_comb_id_14305.q || mov fu_id_13607.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.q || mov kernel_AU[fuarr=14].a, mirror_kernel_AU[fuarr=2].q || mov kernel_AU[fuarr=14].b, @constant_0[w10].q || mov kernel_AU[fuarr=14].l, kernel_AU[fuarr=14]_l@[mux].q || mov kernel_AU[fuarr=14]_l@[mux].data1, just_read_@[orgvar]_id_7811_line466.q || set kernel_AU[fuarr=14]_l@[mux].sel, 1 || mov kernel_AU[fuarr=14]_lua.a, fu_id_13605.q || mov kernel_AU[fuarr=14]_lua.b, fu_id_13607.q || mov kernel_AU[fuarr=14]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data1, kernel_AU[fuarr=14]_lua.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data2, fu_id_13605.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=14].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].l, mirror_kernel_srcs_14_0_comb_id_14311.q || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_14213.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data5, cond606_0@[orgvar]_id_7849.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 32 || mov fu_id_13697.a, negate_and_2_AU[id=170].q || mov negate_and_2_rounded_AU[id=172].a, fu_id_13697.q || mov negate_and_2_rounded_AU[id=172].b, @constant_4[w64].q || mov negate_and_2_rounded_AU[id=172].enable, @builtin_one.q || mov negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].sel, 1 || mov negate_and_2_rounded_AU[id=172].subNadd, @builtin_zero.q || mov negate_and_2_rounded_AU[id=172].sclr, @builtin_zero.q || mov negate_and_2_rounded_AU[id=172].sload, @builtin_zero.q || mov fu_id_13727.a, negate_and_8_AU[id=182].q || mov negate_and_8_rounded_AU[id=184].a, fu_id_13727.q || mov negate_and_8_rounded_AU[id=184].b, @constant_16[w64].q || mov negate_and_8_rounded_AU[id=184].enable, @builtin_one.q || mov negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].sel, 1 || mov negate_and_8_rounded_AU[id=184].subNadd, @builtin_zero.q || mov negate_and_8_rounded_AU[id=184].sclr, @builtin_zero.q || mov negate_and_8_rounded_AU[id=184].sload, @builtin_zero.q || mov fu_id_13739.a, times_28_AU[id=178].q || mov fu_id_13741.a, times_3_AU[id=180].q || mov lower_sum_AU[id=186].a, fu_id_13739.q || mov lower_sum_AU[id=186].b, fu_id_13741.q || mov lower_sum_AU[id=186].enable, @builtin_one.q || mov lower_sum_AU[id=186]_enable_trigger@[mux].data1, @builtin_one.q || set lower_sum_AU[id=186]_enable_trigger@[mux].sel, 1 || mov lower_sum_AU[id=186].subNadd, @builtin_one.q || mov lower_sum_AU[id=186].sclr, @builtin_zero.q || mov lower_sum_AU[id=186].sload, @builtin_zero.q || mov fu_id_13913.a, sum_outer_AU[id=204].q || mov sum_out_w_rounding_AU[id=210].a, fu_id_13913.q || mov sum_out_w_rounding_AU[id=210].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=210].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=210].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=210].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=210].sload, @builtin_zero.q || mov fu_id_13925.a, sum_mult9s_AU[id=206].q || mov fu_id_13927.a, sum_mult9s_AU[id=206].q || mov mult9_AU[id=208].a, fu_id_13925.q || mov mult9_AU[id=208].b, fu_id_13927.q || mov mult9_AU[id=208].enable, @builtin_one.q || mov mult9_AU[id=208]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=208]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=208].subNadd, @builtin_zero.q || mov mult9_AU[id=208].sclr, @builtin_zero.q || mov mult9_AU[id=208].sload, @builtin_zero.q || mov fu_id_13953.a, negate_and_8_AU[id=220].q || mov negate_and_8_rounded_AU[id=222].a, fu_id_13953.q || mov negate_and_8_rounded_AU[id=222].b, @constant_16[w64].q || mov negate_and_8_rounded_AU[id=222].enable, @builtin_one.q || mov negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].sel, 1 || mov negate_and_8_rounded_AU[id=222].subNadd, @builtin_zero.q || mov negate_and_8_rounded_AU[id=222].sclr, @builtin_zero.q || mov negate_and_8_rounded_AU[id=222].sload, @builtin_zero.q || mov fu_id_13965.a, times_28_AU[id=216].q || mov fu_id_13967.a, times_3_AU[id=218].q || mov lower_sum_AU[id=224].a, fu_id_13965.q || mov lower_sum_AU[id=224].b, fu_id_13967.q || mov lower_sum_AU[id=224].enable, @builtin_one.q || mov lower_sum_AU[id=224]_enable_trigger@[mux].data1, @builtin_one.q || set lower_sum_AU[id=224]_enable_trigger@[mux].sel, 1 || mov lower_sum_AU[id=224].subNadd, @builtin_one.q || mov lower_sum_AU[id=224].sclr, @builtin_zero.q || mov lower_sum_AU[id=224].sload, @builtin_zero.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_14305_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_14308_enable_trigger@[mux].sel, 0 || set negate_and_2_AU[id=170]_enable_trigger@[mux].sel, 0 || set times_7_AU[id=168]_enable_trigger@[mux].sel, 0 || set negate_and_8_AU[id=182]_enable_trigger@[mux].sel, 0 || set times_28_AU[id=178]_enable_trigger@[mux].sel, 0 || set times_3_AU[id=180]_enable_trigger@[mux].sel, 0 || set sum_outer_AU[id=204]_enable_trigger@[mux].sel, 0 || set sum_mult9s_AU[id=206]_enable_trigger@[mux].sel, 0 || set negate_and_8_AU[id=220]_enable_trigger@[mux].sel, 0 || set times_28_AU[id=216]_enable_trigger@[mux].sel, 0 || set times_3_AU[id=218]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
35 00000008001033a0  nop || mov fu_id_13473.a, pix_left_this_row_AU.q || mov fu_id_13483.a, fu_id_13473.q || mov fu_id_13483.b, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov only_just_run_out_of_pix_this_row_AU.l, fu_id_13483.q || mov only_just_run_out_of_pix_this_row_AU.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_AU.sload, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.d, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_d@[mux].q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_d@[mux].data1, fu_id_13473.q || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.a, pix_left_this_row_AU_a@[mux].q || mov pix_left_this_row_AU_a@[mux].data0, pix_left_this_row_AU.q || set pix_left_this_row_AU_a@[mux].sel, 0 || set pix_left_this_row_AU_b[consts].index, 1 || mov pix_left_this_row_AU.b, pix_left_this_row_AU_b[consts].q || mov pix_left_this_row_AU.enable, @builtin_one.q || mov pix_left_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set pix_left_this_row_AU_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.subNadd, @builtin_one.q || mov pix_left_this_row_AU.sclr, @builtin_zero.q || mov pix_left_this_row_AU.sload, @builtin_zero.q || mov fu_id_13487.a, fu_id_13473.q || mov cond593_0@[orgvar]_id_7835.d, fu_id_13487.q || mov cond593_0@[orgvar]_id_7835.sclr, @builtin_zero.q || mov cond593_0@[orgvar]_id_7835.enable, @builtin_one.q || mov cond593_0@[orgvar]_id_7835_enable_trigger@[mux].data1, @builtin_one.q || set cond593_0@[orgvar]_id_7835_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_7820_line463.a, i_@[orgvar]_id_7820_line463.q || mov i_@[orgvar]_id_7820_line463.b, @constant_1[w10].q || mov i_@[orgvar]_id_7820_line463.enable, @builtin_one.q || mov i_@[orgvar]_id_7820_line463_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_7820_line463.subNadd, @builtin_zero.q || mov i_@[orgvar]_id_7820_line463.sclr, @builtin_zero.q || mov i_@[orgvar]_id_7820_line463.sload, i_@[orgvar]_id_7820_line463_sload@[mux].q || mov i_@[orgvar]_id_7820_line463_sload@[mux].data0, @builtin_zero.q || set i_@[orgvar]_id_7820_line463_sload@[mux].sel, 0 || mov mirror_kernel_srcs_12_0_comb_id_14302.d, kernel_AU[fuarr=8].q || mov mirror_kernel_srcs_12_0_comb_id_14302.sclr, @builtin_zero.q || mov mirror_kernel_srcs_12_0_comb_id_14302.enable, @builtin_one.q || mov mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].sel, 1 || mov mirror_kernel_srcs_14_0_comb_id_14311.d, kernel_AU[fuarr=10].q || mov mirror_kernel_srcs_14_0_comb_id_14311.sclr, @builtin_zero.q || mov mirror_kernel_srcs_14_0_comb_id_14311.enable, @builtin_one.q || mov mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_2_id_7841.d, kernel_5_5_stage_1_id_7839.q || mov kernel_5_5_stage_2_id_7841.sclr, @builtin_zero.q || mov kernel_5_5_stage_2_id_7841.enable, @builtin_one.q || mov kernel_5_5_stage_2_id_7841_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_2_id_7841_enable_trigger@[mux].sel, 1 || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=3].l, kernel_AU[fuarr=7].q || mov kernel_AU[fuarr=3].enable, kernel_AU[fuarr=3]_enable@[mux].q || mov kernel_AU[fuarr=3]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=3].sclr, kernel_AU[fuarr=3]_sclr@[mux].q || mov kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=3].sload, kernel_AU[fuarr=3]_sload@[mux].q || mov kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data0, kernel_AU[fuarr=11].q || set kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, kernel_AU[fuarr=7]_sclr@[mux].q || mov kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=7].sload, kernel_AU[fuarr=7]_sload@[mux].q || mov kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || mov phase_0_final_sum_AU[id=174].a, negate_and_2_rounded_AU[id=172].q || mov phase_0_final_sum_AU[id=174].b, times_7_AU[id=168].q || mov phase_0_final_sum_AU[id=174].enable, @builtin_one.q || mov phase_0_final_sum_AU[id=174]_enable_trigger@[mux].data1, @builtin_one.q || set phase_0_final_sum_AU[id=174]_enable_trigger@[mux].sel, 1 || mov phase_0_final_sum_AU[id=174].subNadd, @builtin_zero.q || mov phase_0_final_sum_AU[id=174].sclr, @builtin_zero.q || mov phase_0_final_sum_AU[id=174].sload, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].a, negate_and_8_rounded_AU[id=184].q || mov phase_2_final_sum_AU[id=188].b, lower_sum_AU[id=186].q || mov phase_2_final_sum_AU[id=188].enable, @builtin_one.q || mov phase_2_final_sum_AU[id=188]_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_final_sum_AU[id=188]_enable_trigger@[mux].sel, 1 || mov phase_2_final_sum_AU[id=188].subNadd, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].sclr, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].sload, @builtin_zero.q || mov fu_id_13783.a, kernel_AU[fuarr=2].q || mov fu_id_13785.a, kernel_AU[fuarr=10].q || mov negate_and_2_AU[id=170].a, negate_and_2_AU[id=170]_a@[mux].q || mov negate_and_2_AU[id=170]_a@[mux].data1, fu_id_13783.q || set negate_and_2_AU[id=170]_a@[mux].sel, 1 || mov negate_and_2_AU[id=170].b, negate_and_2_AU[id=170]_b@[mux].q || mov negate_and_2_AU[id=170]_b@[mux].data1, fu_id_13785.q || set negate_and_2_AU[id=170]_b@[mux].sel, 1 || mov negate_and_2_AU[id=170].enable, @builtin_one.q || mov negate_and_2_AU[id=170]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_2_AU[id=170]_enable_trigger@[mux].sel, 1 || mov negate_and_2_AU[id=170].subNadd, @builtin_one.q || mov negate_and_2_AU[id=170].sclr, @builtin_zero.q || mov negate_and_2_AU[id=170].sload, @builtin_zero.q || mov fu_id_13789.a, kernel_AU[fuarr=6].q || mov fu_id_13791.a, kernel_AU[fuarr=6].q || mov times_7_AU[id=168].a, times_7_AU[id=168]_a@[mux].q || mov times_7_AU[id=168]_a@[mux].data1, fu_id_13789.q || set times_7_AU[id=168]_a@[mux].sel, 1 || mov times_7_AU[id=168].b, times_7_AU[id=168]_b@[mux].q || mov times_7_AU[id=168]_b@[mux].data1, fu_id_13791.q || set times_7_AU[id=168]_b@[mux].sel, 1 || mov times_7_AU[id=168].enable, @builtin_one.q || mov times_7_AU[id=168]_enable_trigger@[mux].data1, @builtin_one.q || set times_7_AU[id=168]_enable_trigger@[mux].sel, 1 || mov times_7_AU[id=168].subNadd, @builtin_one.q || mov times_7_AU[id=168].sclr, @builtin_zero.q || mov times_7_AU[id=168].sload, @builtin_zero.q || mov fu_id_13807.a, kernel_AU[fuarr=10].q || mov fu_id_13809.a, kernel_AU[fuarr=14].q || mov negate_and_8_AU[id=182].a, negate_and_8_AU[id=182]_a@[mux].q || mov negate_and_8_AU[id=182]_a@[mux].data1, fu_id_13807.q || set negate_and_8_AU[id=182]_a@[mux].sel, 1 || mov negate_and_8_AU[id=182].b, negate_and_8_AU[id=182]_b@[mux].q || mov negate_and_8_AU[id=182]_b@[mux].data1, fu_id_13809.q || set negate_and_8_AU[id=182]_b@[mux].sel, 1 || mov negate_and_8_AU[id=182].enable, @builtin_one.q || mov negate_and_8_AU[id=182]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_AU[id=182]_enable_trigger@[mux].sel, 1 || mov negate_and_8_AU[id=182].subNadd, @builtin_one.q || mov negate_and_8_AU[id=182].sclr, @builtin_zero.q || mov negate_and_8_AU[id=182].sload, @builtin_zero.q || mov fu_id_13813.a, kernel_AU[fuarr=6].q || mov fu_id_13815.a, kernel_AU[fuarr=6].q || mov times_28_AU[id=178].a, times_28_AU[id=178]_a@[mux].q || mov times_28_AU[id=178]_a@[mux].data1, fu_id_13813.q || set times_28_AU[id=178]_a@[mux].sel, 1 || mov times_28_AU[id=178].b, times_28_AU[id=178]_b@[mux].q || mov times_28_AU[id=178]_b@[mux].data1, fu_id_13815.q || set times_28_AU[id=178]_b@[mux].sel, 1 || mov times_28_AU[id=178].enable, @builtin_one.q || mov times_28_AU[id=178]_enable_trigger@[mux].data1, @builtin_one.q || set times_28_AU[id=178]_enable_trigger@[mux].sel, 1 || mov times_28_AU[id=178].subNadd, @builtin_one.q || mov times_28_AU[id=178].sclr, @builtin_zero.q || mov times_28_AU[id=178].sload, @builtin_zero.q || mov fu_id_13819.a, kernel_AU[fuarr=2].q || mov fu_id_13821.a, kernel_AU[fuarr=2].q || mov times_3_AU[id=180].a, times_3_AU[id=180]_a@[mux].q || mov times_3_AU[id=180]_a@[mux].data1, fu_id_13819.q || set times_3_AU[id=180]_a@[mux].sel, 1 || mov times_3_AU[id=180].b, times_3_AU[id=180]_b@[mux].q || mov times_3_AU[id=180]_b@[mux].data1, fu_id_13821.q || set times_3_AU[id=180]_b@[mux].sel, 1 || mov times_3_AU[id=180].enable, @builtin_one.q || mov times_3_AU[id=180]_enable_trigger@[mux].data1, @builtin_one.q || set times_3_AU[id=180]_enable_trigger@[mux].sel, 1 || mov times_3_AU[id=180].subNadd, @builtin_zero.q || mov times_3_AU[id=180].sclr, @builtin_zero.q || mov times_3_AU[id=180].sload, @builtin_zero.q || mov phase_3_final_sum_AU[id=212].a, mult9_AU[id=208].q || mov phase_3_final_sum_AU[id=212].b, sum_out_w_rounding_AU[id=210].q || mov phase_3_final_sum_AU[id=212].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=212]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=212]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=212].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=212].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=212].sload, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].a, negate_and_8_rounded_AU[id=222].q || mov phase_4_final_sum_AU[id=226].b, lower_sum_AU[id=224].q || mov phase_4_final_sum_AU[id=226].enable, @builtin_one.q || mov phase_4_final_sum_AU[id=226]_enable_trigger@[mux].data1, @builtin_one.q || set phase_4_final_sum_AU[id=226]_enable_trigger@[mux].sel, 1 || mov phase_4_final_sum_AU[id=226].subNadd, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].sclr, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].sload, @builtin_zero.q || mov fu_id_14005.a, kernel_AU[fuarr=2].q || mov fu_id_14007.a, kernel_AU[fuarr=14].q || mov sum_outer_AU[id=204].a, sum_outer_AU[id=204]_a@[mux].q || mov sum_outer_AU[id=204]_a@[mux].data1, fu_id_14005.q || set sum_outer_AU[id=204]_a@[mux].sel, 1 || mov sum_outer_AU[id=204].b, sum_outer_AU[id=204]_b@[mux].q || mov sum_outer_AU[id=204]_b@[mux].data1, fu_id_14007.q || set sum_outer_AU[id=204]_b@[mux].sel, 1 || mov sum_outer_AU[id=204].enable, @builtin_one.q || mov sum_outer_AU[id=204]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=204]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=204].subNadd, @builtin_zero.q || mov sum_outer_AU[id=204].sclr, @builtin_zero.q || mov sum_outer_AU[id=204].sload, @builtin_zero.q || mov fu_id_14009.a, kernel_AU[fuarr=6].q || mov fu_id_14011.a, kernel_AU[fuarr=10].q || mov sum_mult9s_AU[id=206].a, sum_mult9s_AU[id=206]_a@[mux].q || mov sum_mult9s_AU[id=206]_a@[mux].data1, fu_id_14009.q || set sum_mult9s_AU[id=206]_a@[mux].sel, 1 || mov sum_mult9s_AU[id=206].b, sum_mult9s_AU[id=206]_b@[mux].q || mov sum_mult9s_AU[id=206]_b@[mux].data1, fu_id_14011.q || set sum_mult9s_AU[id=206]_b@[mux].sel, 1 || mov sum_mult9s_AU[id=206].enable, @builtin_one.q || mov sum_mult9s_AU[id=206]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=206]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=206].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=206].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=206].sload, @builtin_zero.q || mov fu_id_14037.a, kernel_AU[fuarr=6].q || mov fu_id_14039.a, kernel_AU[fuarr=2].q || mov negate_and_8_AU[id=220].a, negate_and_8_AU[id=220]_a@[mux].q || mov negate_and_8_AU[id=220]_a@[mux].data1, fu_id_14037.q || set negate_and_8_AU[id=220]_a@[mux].sel, 1 || mov negate_and_8_AU[id=220].b, negate_and_8_AU[id=220]_b@[mux].q || mov negate_and_8_AU[id=220]_b@[mux].data1, fu_id_14039.q || set negate_and_8_AU[id=220]_b@[mux].sel, 1 || mov negate_and_8_AU[id=220].enable, @builtin_one.q || mov negate_and_8_AU[id=220]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_AU[id=220]_enable_trigger@[mux].sel, 1 || mov negate_and_8_AU[id=220].subNadd, @builtin_one.q || mov negate_and_8_AU[id=220].sclr, @builtin_zero.q || mov negate_and_8_AU[id=220].sload, @builtin_zero.q || mov fu_id_14043.a, kernel_AU[fuarr=10].q || mov fu_id_14045.a, kernel_AU[fuarr=10].q || mov times_28_AU[id=216].a, times_28_AU[id=216]_a@[mux].q || mov times_28_AU[id=216]_a@[mux].data1, fu_id_14043.q || set times_28_AU[id=216]_a@[mux].sel, 1 || mov times_28_AU[id=216].b, times_28_AU[id=216]_b@[mux].q || mov times_28_AU[id=216]_b@[mux].data1, fu_id_14045.q || set times_28_AU[id=216]_b@[mux].sel, 1 || mov times_28_AU[id=216].enable, @builtin_one.q || mov times_28_AU[id=216]_enable_trigger@[mux].data1, @builtin_one.q || set times_28_AU[id=216]_enable_trigger@[mux].sel, 1 || mov times_28_AU[id=216].subNadd, @builtin_one.q || mov times_28_AU[id=216].sclr, @builtin_zero.q || mov times_28_AU[id=216].sload, @builtin_zero.q || mov fu_id_14049.a, kernel_AU[fuarr=14].q || mov fu_id_14051.a, kernel_AU[fuarr=14].q || mov times_3_AU[id=218].a, times_3_AU[id=218]_a@[mux].q || mov times_3_AU[id=218]_a@[mux].data1, fu_id_14049.q || set times_3_AU[id=218]_a@[mux].sel, 1 || mov times_3_AU[id=218].b, times_3_AU[id=218]_b@[mux].q || mov times_3_AU[id=218]_b@[mux].data1, fu_id_14051.q || set times_3_AU[id=218]_b@[mux].sel, 1 || mov times_3_AU[id=218].enable, @builtin_one.q || mov times_3_AU[id=218]_enable_trigger@[mux].data1, @builtin_one.q || set times_3_AU[id=218]_enable_trigger@[mux].sel, 1 || mov times_3_AU[id=218].subNadd, @builtin_zero.q || mov times_3_AU[id=218].sclr, @builtin_zero.q || mov times_3_AU[id=218].sload, @builtin_zero.q || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_1_id_7839_enable_trigger@[mux].sel, 0 || set negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].sel, 0 || set negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].sel, 0 || set lower_sum_AU[id=186]_enable_trigger@[mux].sel, 0 || set sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].sel, 0 || set mult9_AU[id=208]_enable_trigger@[mux].sel, 0 || set negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].sel, 0 || set lower_sum_AU[id=224]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
36 0002000040000058  nop || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7827.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7827.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7827_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_1_id_7827_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_1_id_7831.d, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov run_out_of_pixels_this_row_2_stage_1_id_7831.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_1_id_7831.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_1_id_7831_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_1_id_7831_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data2, cond593_0@[orgvar]_id_7835.q || set din_takeb_trigger@[mux].sel, 4 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov fu_id_13535.a, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov cond606_0@[orgvar]_id_7837.d, fu_id_13535.q || mov cond606_0@[orgvar]_id_7837.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7837.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7837_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7837_enable_trigger@[mux].sel, 1 || mov fu_id_13561.a, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov cond606_0@[orgvar]_id_7847.d, fu_id_13561.q || mov cond606_0@[orgvar]_id_7847.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7847.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7847_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7847_enable_trigger@[mux].sel, 1 || mov fu_id_13609.a, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov cond606_0@[orgvar]_id_7849.d, fu_id_13609.q || mov cond606_0@[orgvar]_id_7849.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7849.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7849_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_0_comb_id_14296.d, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov run_out_of_pixels_this_row_switch_0_comb_id_14296.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_0_comb_id_14296.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_0_comb_id_14296_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_0_comb_id_14296_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_14299_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_0_comb_id_14299_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_3_id_7843.d, kernel_5_5_stage_2_id_7841.q || mov kernel_5_5_stage_3_id_7843.sclr, @builtin_zero.q || mov kernel_5_5_stage_3_id_7843.enable, @builtin_one.q || mov kernel_5_5_stage_3_id_7843_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_3_id_7843_enable_trigger@[mux].sel, 1 || mov kernel_7_6_stage_1_id_14290.d, kernel_AU[fuarr=7].q || mov kernel_7_6_stage_1_id_14290.sclr, @builtin_zero.q || mov kernel_7_6_stage_1_id_14290.enable, @builtin_one.q || mov kernel_7_6_stage_1_id_14290_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 1 || mov fu_id_13635.a, kernel_AU[fuarr=5].q || mov fu_id_13637.a, kernel_AU[fuarr=3].q || mov luma_diff_2_AU[id=125].a, luma_diff_2_AU[id=125]_a@[mux].q || mov luma_diff_2_AU[id=125]_a@[mux].data0, fu_id_13635.q || set luma_diff_2_AU[id=125]_a@[mux].sel, 0 || mov luma_diff_2_AU[id=125].b, luma_diff_2_AU[id=125]_b@[mux].q || mov luma_diff_2_AU[id=125]_b@[mux].data0, fu_id_13637.q || set luma_diff_2_AU[id=125]_b@[mux].sel, 0 || mov luma_diff_2_AU[id=125].enable, @builtin_one.q || mov luma_diff_2_AU[id=125]_enable_trigger@[mux].data1, @builtin_one.q || set luma_diff_2_AU[id=125]_enable_trigger@[mux].sel, 1 || mov luma_diff_2_AU[id=125].subNadd, @builtin_one.q || mov luma_diff_2_AU[id=125].sclr, @builtin_zero.q || mov luma_diff_2_AU[id=125].sload, @builtin_zero.q || mov fu_id_13659.a, kernel_AU[fuarr=5].q || mov fu_id_13661.a, kernel_AU[fuarr=7].q || mov luma_diff_1_AU[id=123].a, fu_id_13659.q || mov luma_diff_1_AU[id=123].b, fu_id_13661.q || mov luma_diff_1_AU[id=123].enable, @builtin_one.q || mov luma_diff_1_AU[id=123]_enable_trigger@[mux].data1, @builtin_one.q || set luma_diff_1_AU[id=123]_enable_trigger@[mux].sel, 1 || mov luma_diff_1_AU[id=123].subNadd, @builtin_one.q || mov luma_diff_1_AU[id=123].sclr, @builtin_zero.q || mov luma_diff_1_AU[id=123].sload, @builtin_zero.q || mov fu_id_13705.a, phase_0_final_sum_AU[id=174].q || mov fu_id_13745.a, phase_2_final_sum_AU[id=188].q || mov phase_2_for_later_REG[fuarr=0].d, fu_id_13745.q || mov phase_2_for_later_REG[fuarr=0].sclr, @builtin_zero.q || mov phase_2_for_later_REG[fuarr=0].enable, @builtin_one.q || mov phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_13697.a, negate_and_2_AU[id=170].q || mov negate_and_2_rounded_AU[id=172].a, fu_id_13697.q || mov negate_and_2_rounded_AU[id=172].b, @constant_4[w64].q || mov negate_and_2_rounded_AU[id=172].enable, @builtin_one.q || mov negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].sel, 1 || mov negate_and_2_rounded_AU[id=172].subNadd, @builtin_zero.q || mov negate_and_2_rounded_AU[id=172].sclr, @builtin_zero.q || mov negate_and_2_rounded_AU[id=172].sload, @builtin_zero.q || mov fu_id_13727.a, negate_and_8_AU[id=182].q || mov negate_and_8_rounded_AU[id=184].a, fu_id_13727.q || mov negate_and_8_rounded_AU[id=184].b, @constant_16[w64].q || mov negate_and_8_rounded_AU[id=184].enable, @builtin_one.q || mov negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].sel, 1 || mov negate_and_8_rounded_AU[id=184].subNadd, @builtin_zero.q || mov negate_and_8_rounded_AU[id=184].sclr, @builtin_zero.q || mov negate_and_8_rounded_AU[id=184].sload, @builtin_zero.q || mov fu_id_13739.a, times_28_AU[id=178].q || mov fu_id_13741.a, times_3_AU[id=180].q || mov lower_sum_AU[id=186].a, fu_id_13739.q || mov lower_sum_AU[id=186].b, fu_id_13741.q || mov lower_sum_AU[id=186].enable, @builtin_one.q || mov lower_sum_AU[id=186]_enable_trigger@[mux].data1, @builtin_one.q || set lower_sum_AU[id=186]_enable_trigger@[mux].sel, 1 || mov lower_sum_AU[id=186].subNadd, @builtin_one.q || mov lower_sum_AU[id=186].sclr, @builtin_zero.q || mov lower_sum_AU[id=186].sload, @builtin_zero.q || mov fu_id_13931.a, phase_3_final_sum_AU[id=212].q || mov fu_id_13971.a, phase_4_final_sum_AU[id=226].q || mov fu_id_13913.a, sum_outer_AU[id=204].q || mov sum_out_w_rounding_AU[id=210].a, fu_id_13913.q || mov sum_out_w_rounding_AU[id=210].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=210].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=210].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=210].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=210].sload, @builtin_zero.q || mov fu_id_13925.a, sum_mult9s_AU[id=206].q || mov fu_id_13927.a, sum_mult9s_AU[id=206].q || mov mult9_AU[id=208].a, fu_id_13925.q || mov mult9_AU[id=208].b, fu_id_13927.q || mov mult9_AU[id=208].enable, @builtin_one.q || mov mult9_AU[id=208]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=208]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=208].subNadd, @builtin_zero.q || mov mult9_AU[id=208].sclr, @builtin_zero.q || mov mult9_AU[id=208].sload, @builtin_zero.q || mov fu_id_13953.a, negate_and_8_AU[id=220].q || mov negate_and_8_rounded_AU[id=222].a, fu_id_13953.q || mov negate_and_8_rounded_AU[id=222].b, @constant_16[w64].q || mov negate_and_8_rounded_AU[id=222].enable, @builtin_one.q || mov negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].sel, 1 || mov negate_and_8_rounded_AU[id=222].subNadd, @builtin_zero.q || mov negate_and_8_rounded_AU[id=222].sclr, @builtin_zero.q || mov negate_and_8_rounded_AU[id=222].sload, @builtin_zero.q || mov fu_id_13965.a, times_28_AU[id=216].q || mov fu_id_13967.a, times_3_AU[id=218].q || mov lower_sum_AU[id=224].a, fu_id_13965.q || mov lower_sum_AU[id=224].b, fu_id_13967.q || mov lower_sum_AU[id=224].enable, @builtin_one.q || mov lower_sum_AU[id=224]_enable_trigger@[mux].data1, @builtin_one.q || set lower_sum_AU[id=224]_enable_trigger@[mux].sel, 1 || mov lower_sum_AU[id=224].subNadd, @builtin_one.q || mov lower_sum_AU[id=224].sclr, @builtin_zero.q || mov lower_sum_AU[id=224].sload, @builtin_zero.q || mov phase_0_result_0_comb_id_14314.d, fu_id_13705.q || mov phase_0_result_0_comb_id_14314.sclr, @builtin_zero.q || mov phase_0_result_0_comb_id_14314.enable, @builtin_one.q || mov phase_0_result_0_comb_id_14314_enable_trigger@[mux].data1, @builtin_one.q || set phase_0_result_0_comb_id_14314_enable_trigger@[mux].sel, 1 || mov phase_2_result_0_comb_id_14317.d, fu_id_13745.q || mov phase_2_result_0_comb_id_14317.sclr, @builtin_zero.q || mov phase_2_result_0_comb_id_14317.enable, @builtin_one.q || mov phase_2_result_0_comb_id_14317_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_result_0_comb_id_14317_enable_trigger@[mux].sel, 1 || mov phase_3_result_0_comb_id_14329.d, fu_id_13931.q || mov phase_3_result_0_comb_id_14329.sclr, @builtin_zero.q || mov phase_3_result_0_comb_id_14329.enable, @builtin_one.q || mov phase_3_result_0_comb_id_14329_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_result_0_comb_id_14329_enable_trigger@[mux].sel, 1 || mov phase_4_result_0_comb_id_14332.d, fu_id_13971.q || mov phase_4_result_0_comb_id_14332.sclr, @builtin_zero.q || mov phase_4_result_0_comb_id_14332.enable, @builtin_one.q || mov phase_4_result_0_comb_id_14332_enable_trigger@[mux].data1, @builtin_one.q || set phase_4_result_0_comb_id_14332_enable_trigger@[mux].sel, 1 || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 0 || set cond593_0@[orgvar]_id_7835_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set negate_and_2_AU[id=170]_enable_trigger@[mux].sel, 0 || set times_7_AU[id=168]_enable_trigger@[mux].sel, 0 || set negate_and_8_AU[id=182]_enable_trigger@[mux].sel, 0 || set times_28_AU[id=178]_enable_trigger@[mux].sel, 0 || set times_3_AU[id=180]_enable_trigger@[mux].sel, 0 || set sum_outer_AU[id=204]_enable_trigger@[mux].sel, 0 || set sum_mult9s_AU[id=206]_enable_trigger@[mux].sel, 0 || set negate_and_8_AU[id=220]_enable_trigger@[mux].sel, 0 || set times_28_AU[id=216]_enable_trigger@[mux].sel, 0 || set times_3_AU[id=218]_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_2_id_7841_enable_trigger@[mux].sel, 0 || set phase_0_final_sum_AU[id=174]_enable_trigger@[mux].sel, 0 || set phase_2_final_sum_AU[id=188]_enable_trigger@[mux].sel, 0 || set phase_3_final_sum_AU[id=212]_enable_trigger@[mux].sel, 0 || set phase_4_final_sum_AU[id=226]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
37 000400002000002c  nop || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7829.d, only_just_run_out_of_pix_this_row_0_stage_1_id_7827.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7829.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7829_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_2_id_7829_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_2_id_7833.d, run_out_of_pixels_this_row_2_stage_1_id_7831.q || mov run_out_of_pixels_this_row_2_stage_2_id_7833.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_2_id_7833.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_2_id_7833_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_2_id_7833_enable_trigger@[mux].sel, 1 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data2, cond593_0@[orgvar]_id_7835.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 4 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data3, cond606_0@[orgvar]_id_7837.q || set din_takeb_trigger@[mux].sel, 8 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov kernel_5_5_stage_4_id_7845.d, kernel_5_5_stage_3_id_7843.q || mov kernel_5_5_stage_4_id_7845.sclr, @builtin_zero.q || mov kernel_5_5_stage_4_id_7845.enable, @builtin_one.q || mov kernel_5_5_stage_4_id_7845_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 1 || mov fu_id_13647.a, luma_diff_2_AU[id=125].q || mov fu_id_9091_line1316_75.a, fu_id_13647.q || mov fu_id_9091_line1316_75.b, @constant_0[w64].q || mov fu_id_9091_line1316_75.sign, @builtin_one.q || mov fu_id_9091_line1316_75.equals, @builtin_one.q || mov fu_id_9091_line1316_75.less, @builtin_one.q || mov fu_id_9091_line1316_75.invert, @builtin_one.q || mov fu_id_9393_line1316_120.a, fu_id_13647.q || mov fu_id_9393_line1316_120.b, @constant_18446744073709551615[w64].q || mov fu_id_9393_line1316_120.sign, @builtin_one.q || mov fu_id_9393_line1316_120.equals, @builtin_zero.q || mov fu_id_9393_line1316_120.less, @builtin_one.q || mov fu_id_9393_line1316_120.invert, @builtin_zero.q || mov fu_id_13657.a, fu_id_9091_line1316_75.q || mov fu_id_13657.b, fu_id_9393_line1316_120.q || mov phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.d, fu_id_13657.q || mov phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.sclr, @builtin_zero.q || mov phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable, @builtin_one.q || mov phase_shift_up_from_1_0@[orgvar]_id_7851_line1284_enable_trigger@[mux].data1, @builtin_one.q || set phase_shift_up_from_1_0@[orgvar]_id_7851_line1284_enable_trigger@[mux].sel, 1 || mov fu_id_13671.a, luma_diff_1_AU[id=123].q || mov fu_id_9695_line1321_73.a, fu_id_13671.q || mov fu_id_9695_line1321_73.b, @constant_0[w64].q || mov fu_id_9695_line1321_73.sign, @builtin_one.q || mov fu_id_9695_line1321_73.equals, @builtin_one.q || mov fu_id_9695_line1321_73.less, @builtin_one.q || mov fu_id_9695_line1321_73.invert, @builtin_one.q || mov fu_id_9997_line1321_118.a, fu_id_13671.q || mov fu_id_9997_line1321_118.b, @constant_18446744073709551615[w64].q || mov fu_id_9997_line1321_118.sign, @builtin_one.q || mov fu_id_9997_line1321_118.equals, @builtin_zero.q || mov fu_id_9997_line1321_118.less, @builtin_one.q || mov fu_id_9997_line1321_118.invert, @builtin_zero.q || mov fu_id_13681.a, fu_id_9695_line1321_73.q || mov fu_id_13681.b, fu_id_9997_line1321_118.q || mov phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.d, fu_id_13681.q || mov phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.sclr, @builtin_zero.q || mov phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable, @builtin_one.q || mov phase_shift_down_from_1_0@[orgvar]_id_7853_line1284_enable_trigger@[mux].data1, @builtin_one.q || set phase_shift_down_from_1_0@[orgvar]_id_7853_line1284_enable_trigger@[mux].sel, 1 || mov phase_0_final_sum_AU[id=174].a, negate_and_2_rounded_AU[id=172].q || mov phase_0_final_sum_AU[id=174].b, times_7_AU[id=168].q || mov phase_0_final_sum_AU[id=174].enable, @builtin_one.q || mov phase_0_final_sum_AU[id=174]_enable_trigger@[mux].data1, @builtin_one.q || set phase_0_final_sum_AU[id=174]_enable_trigger@[mux].sel, 1 || mov phase_0_final_sum_AU[id=174].subNadd, @builtin_zero.q || mov phase_0_final_sum_AU[id=174].sclr, @builtin_zero.q || mov phase_0_final_sum_AU[id=174].sload, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].a, negate_and_8_rounded_AU[id=184].q || mov phase_2_final_sum_AU[id=188].b, lower_sum_AU[id=186].q || mov phase_2_final_sum_AU[id=188].enable, @builtin_one.q || mov phase_2_final_sum_AU[id=188]_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_final_sum_AU[id=188]_enable_trigger@[mux].sel, 1 || mov phase_2_final_sum_AU[id=188].subNadd, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].sclr, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].sload, @builtin_zero.q || mov fu_id_13661.a, kernel_AU[fuarr=7].q || mov fu_id_13881.a, kernel_AU[fuarr=9].q || mov luma_diff_2_AU[id=125].a, luma_diff_2_AU[id=125]_a@[mux].q || mov luma_diff_2_AU[id=125]_a@[mux].data1, fu_id_13661.q || set luma_diff_2_AU[id=125]_a@[mux].sel, 1 || mov luma_diff_2_AU[id=125].b, luma_diff_2_AU[id=125]_b@[mux].q || mov luma_diff_2_AU[id=125]_b@[mux].data1, fu_id_13881.q || set luma_diff_2_AU[id=125]_b@[mux].sel, 1 || mov luma_diff_2_AU[id=125].enable, @builtin_one.q || mov luma_diff_2_AU[id=125]_enable_trigger@[mux].data1, @builtin_one.q || set luma_diff_2_AU[id=125]_enable_trigger@[mux].sel, 1 || mov luma_diff_2_AU[id=125].subNadd, @builtin_one.q || mov luma_diff_2_AU[id=125].sclr, @builtin_zero.q || mov luma_diff_2_AU[id=125].sload, @builtin_zero.q || mov phase_3_final_sum_AU[id=212].a, mult9_AU[id=208].q || mov phase_3_final_sum_AU[id=212].b, sum_out_w_rounding_AU[id=210].q || mov phase_3_final_sum_AU[id=212].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=212]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=212]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=212].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=212].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=212].sload, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].a, negate_and_8_rounded_AU[id=222].q || mov phase_4_final_sum_AU[id=226].b, lower_sum_AU[id=224].q || mov phase_4_final_sum_AU[id=226].enable, @builtin_one.q || mov phase_4_final_sum_AU[id=226]_enable_trigger@[mux].data1, @builtin_one.q || set phase_4_final_sum_AU[id=226]_enable_trigger@[mux].sel, 1 || mov phase_4_final_sum_AU[id=226].subNadd, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].sclr, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].sload, @builtin_zero.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set cond593_0@[orgvar]_id_7835_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_1_id_7827_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_1_id_7831_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7837_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7847_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_14296_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_14299_enable_trigger@[mux].sel, 0 || set times_7_AU[id=168]_enable_trigger@[mux].sel, 0 || set negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].sel, 0 || set negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].sel, 0 || set lower_sum_AU[id=186]_enable_trigger@[mux].sel, 0 || set sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].sel, 0 || set mult9_AU[id=208]_enable_trigger@[mux].sel, 0 || set negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].sel, 0 || set lower_sum_AU[id=224]_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_3_id_7843_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set luma_diff_1_AU[id=123]_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set phase_0_result_0_comb_id_14314_enable_trigger@[mux].sel, 0 || set phase_2_result_0_comb_id_14317_enable_trigger@[mux].sel, 0 || set phase_3_result_0_comb_id_14329_enable_trigger@[mux].sel, 0 || set phase_4_result_0_comb_id_14332_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
38 0008000030780000  nop || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_13531.a, run_out_of_pixels_this_row_switch_0_comb_id_14296.q || mov fu_id_13531.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.q || mov fu_id_13533.a, run_out_of_pixels_this_row_switch_0_comb_id_14296.q || mov fu_id_13533.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.q || mov kernel_AU[fuarr=12].a, mirror_kernel_AU[fuarr=0].q || mov kernel_AU[fuarr=12].b, @constant_0[w10].q || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data1, just_read_@[orgvar]_id_7811_line466.q || set kernel_AU[fuarr=12]_l@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.a, fu_id_13531.q || mov kernel_AU[fuarr=12]_lua.b, fu_id_13533.q || mov kernel_AU[fuarr=12]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data1, kernel_AU[fuarr=12]_lua.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data2, fu_id_13531.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=12].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].l, mirror_kernel_srcs_12_0_comb_id_14302.q || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_14213.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data3, cond606_0@[orgvar]_id_7837.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 8 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond606_0@[orgvar]_id_7847.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov fu_id_12469_line1424_27.a, i_@[orgvar]_id_7820_line463.q || mov fu_id_12469_line1424_27.b, width_0@[orgvar]_id_7792_line98.q || mov fu_id_12469_line1424_27.sign, @builtin_zero.q || mov fu_id_12469_line1424_27.equals, @builtin_zero.q || mov fu_id_12469_line1424_27.less, @builtin_one.q || mov fu_id_12469_line1424_27.invert, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_1_comb_id_14305.d, run_out_of_pixels_this_row_2_stage_2_id_7833.q || mov run_out_of_pixels_this_row_switch_1_comb_id_14305.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_1_comb_id_14305.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_1_comb_id_14305_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_1_comb_id_14305_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.d, only_just_run_out_of_pix_this_row_0_stage_2_id_7829.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_14308_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_1_comb_id_14308_enable_trigger@[mux].sel, 1 || mov fu_id_13693.a, kernel_AU[fuarr=4].q || mov fu_id_13763.a, phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.q || mov fu_id_13763.b, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov inner_mux[id=153].a, inner_mux[id=153]_a@[mux].q || mov inner_mux[id=153]_a@[mux].data0, phase_2_result_0_comb_id_14317.q || set inner_mux[id=153]_a@[mux].sel, 0 || mov inner_mux[id=153].b, @constant_0[w64].q || mov inner_mux[id=153].l, inner_mux[id=153]_l@[mux].q || mov inner_mux[id=153]_l@[mux].data0, fu_id_13693.q || set inner_mux[id=153]_l@[mux].sel, 0 || mov inner_mux[id=153].enable, @builtin_one.q || mov inner_mux[id=153].sload, fu_id_13763.q || mov inner_mux[id=153].subNadd, @builtin_zero.q || mov inner_mux[id=153].sclr, @builtin_zero.q || mov fu_id_13767.a, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov fu_id_13767.b, phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.q || mov pre_filter_result_AU[id=149].a, inner_mux[id=153].q || mov pre_filter_result_AU[id=149].b, @constant_0[w64].q || mov pre_filter_result_AU[id=149].l, pre_filter_result_AU[id=149]_l@[mux].q || mov pre_filter_result_AU[id=149]_l@[mux].data0, phase_0_result_0_comb_id_14314.q || set pre_filter_result_AU[id=149]_l@[mux].sel, 0 || mov pre_filter_result_AU[id=149].enable, @builtin_one.q || mov pre_filter_result_AU[id=149]_enable_trigger@[mux].data1, @builtin_one.q || set pre_filter_result_AU[id=149]_enable_trigger@[mux].sel, 1 || mov pre_filter_result_AU[id=149].sload, fu_id_13767.q || mov pre_filter_result_AU[id=149].subNadd, @builtin_zero.q || mov pre_filter_result_AU[id=149].sclr, @builtin_zero.q || mov fu_id_13705.a, phase_0_final_sum_AU[id=174].q || mov fu_id_13745.a, phase_2_final_sum_AU[id=188].q || mov phase_2_for_later_REG[fuarr=2].d, fu_id_13745.q || mov phase_2_for_later_REG[fuarr=2].sclr, @builtin_zero.q || mov phase_2_for_later_REG[fuarr=2].enable, @builtin_one.q || mov phase_2_for_later_REG[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_for_later_REG[fuarr=2]_enable_trigger@[mux].sel, 1 || mov fu_id_13647.a, luma_diff_2_AU[id=125].q || mov fu_id_9091_line1316_75.a, fu_id_13647.q || mov fu_id_9091_line1316_75.b, @constant_0[w64].q || mov fu_id_9091_line1316_75.sign, @builtin_one.q || mov fu_id_9091_line1316_75.equals, @builtin_one.q || mov fu_id_9091_line1316_75.less, @builtin_one.q || mov fu_id_9091_line1316_75.invert, @builtin_one.q || mov fu_id_11359_line1366_118.a, fu_id_13647.q || mov fu_id_11359_line1366_118.b, @constant_18446744073709551615[w64].q || mov fu_id_11359_line1366_118.sign, @builtin_one.q || mov fu_id_11359_line1366_118.equals, @builtin_zero.q || mov fu_id_11359_line1366_118.less, @builtin_one.q || mov fu_id_11359_line1366_118.invert, @builtin_zero.q || mov fu_id_13901.a, fu_id_9091_line1316_75.q || mov fu_id_13901.b, fu_id_11359_line1366_118.q || mov phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.d, fu_id_13901.q || mov phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.sclr, @builtin_zero.q || mov phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable, @builtin_one.q || mov phase_shift_down_from_3_0@[orgvar]_id_7855_line1284_enable_trigger@[mux].data1, @builtin_one.q || set phase_shift_down_from_3_0@[orgvar]_id_7855_line1284_enable_trigger@[mux].sel, 1 || mov fu_id_13931.a, phase_3_final_sum_AU[id=212].q || mov fu_id_13971.a, phase_4_final_sum_AU[id=226].q || mov phase_0_result_1_comb_id_14320.d, fu_id_13705.q || mov phase_0_result_1_comb_id_14320.sclr, @builtin_zero.q || mov phase_0_result_1_comb_id_14320.enable, @builtin_one.q || mov phase_0_result_1_comb_id_14320_enable_trigger@[mux].data1, @builtin_one.q || set phase_0_result_1_comb_id_14320_enable_trigger@[mux].sel, 1 || mov phase_2_result_1_comb_id_14323.d, fu_id_13745.q || mov phase_2_result_1_comb_id_14323.sclr, @builtin_zero.q || mov phase_2_result_1_comb_id_14323.enable, @builtin_one.q || mov phase_2_result_1_comb_id_14323_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_result_1_comb_id_14323_enable_trigger@[mux].sel, 1 || mov phase_shift_up_from_3_0_comb_id_14326.d, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov phase_shift_up_from_3_0_comb_id_14326.sclr, @builtin_zero.q || mov phase_shift_up_from_3_0_comb_id_14326.enable, @builtin_one.q || mov phase_shift_up_from_3_0_comb_id_14326_enable_trigger@[mux].data1, @builtin_one.q || set phase_shift_up_from_3_0_comb_id_14326_enable_trigger@[mux].sel, 1 || mov phase_3_result_1_comb_id_14335.d, fu_id_13931.q || mov phase_3_result_1_comb_id_14335.sclr, @builtin_zero.q || mov phase_3_result_1_comb_id_14335.enable, @builtin_one.q || mov phase_3_result_1_comb_id_14335_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_result_1_comb_id_14335_enable_trigger@[mux].sel, 1 || mov phase_4_result_1_comb_id_14338.d, fu_id_13971.q || mov phase_4_result_1_comb_id_14338.sclr, @builtin_zero.q || mov phase_4_result_1_comb_id_14338.enable, @builtin_one.q || mov phase_4_result_1_comb_id_14338_enable_trigger@[mux].data1, @builtin_one.q || set phase_4_result_1_comb_id_14338_enable_trigger@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7837_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7847_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_14296_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_14299_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_2_id_7829_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_2_id_7833_enable_trigger@[mux].sel, 0 || set phase_0_final_sum_AU[id=174]_enable_trigger@[mux].sel, 0 || set phase_2_final_sum_AU[id=188]_enable_trigger@[mux].sel, 0 || set phase_3_final_sum_AU[id=212]_enable_trigger@[mux].sel, 0 || set phase_4_final_sum_AU[id=226]_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set luma_diff_2_AU[id=125]_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set phase_0_result_0_comb_id_14314_enable_trigger@[mux].sel, 0 || set phase_2_result_0_comb_id_14317_enable_trigger@[mux].sel, 0 || set phase_3_result_0_comb_id_14329_enable_trigger@[mux].sel, 0 || set phase_4_result_0_comb_id_14332_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set phase_shift_up_from_1_0@[orgvar]_id_7851_line1284_enable_trigger@[mux].sel, 0 || set phase_shift_down_from_1_0@[orgvar]_id_7853_line1284_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
39 0010000050040082  nop || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data4, cond606_0@[orgvar]_id_7847.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond606_0@[orgvar]_id_7849.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov fu_id_13685.a, kernel_AU[fuarr=0].q || mov fu_id_13687.a, kernel_AU[fuarr=8].q || mov negate_and_2_AU[id=170].a, negate_and_2_AU[id=170]_a@[mux].q || mov negate_and_2_AU[id=170]_a@[mux].data0, fu_id_13685.q || set negate_and_2_AU[id=170]_a@[mux].sel, 0 || mov negate_and_2_AU[id=170].b, negate_and_2_AU[id=170]_b@[mux].q || mov negate_and_2_AU[id=170]_b@[mux].data0, fu_id_13687.q || set negate_and_2_AU[id=170]_b@[mux].sel, 0 || mov negate_and_2_AU[id=170].enable, @builtin_one.q || mov negate_and_2_AU[id=170]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_2_AU[id=170]_enable_trigger@[mux].sel, 1 || mov negate_and_2_AU[id=170].subNadd, @builtin_one.q || mov negate_and_2_AU[id=170].sclr, @builtin_zero.q || mov negate_and_2_AU[id=170].sload, @builtin_zero.q || mov fu_id_13691.a, kernel_AU[fuarr=4].q || mov fu_id_13693.a, kernel_AU[fuarr=4].q || mov times_7_AU[id=168].a, times_7_AU[id=168]_a@[mux].q || mov times_7_AU[id=168]_a@[mux].data0, fu_id_13691.q || set times_7_AU[id=168]_a@[mux].sel, 0 || mov times_7_AU[id=168].b, times_7_AU[id=168]_b@[mux].q || mov times_7_AU[id=168]_b@[mux].data0, fu_id_13693.q || set times_7_AU[id=168]_b@[mux].sel, 0 || mov times_7_AU[id=168].enable, @builtin_one.q || mov times_7_AU[id=168]_enable_trigger@[mux].data1, @builtin_one.q || set times_7_AU[id=168]_enable_trigger@[mux].sel, 1 || mov times_7_AU[id=168].subNadd, @builtin_one.q || mov times_7_AU[id=168].sclr, @builtin_zero.q || mov times_7_AU[id=168].sload, @builtin_zero.q || mov fu_id_13709.a, kernel_AU[fuarr=8].q || mov fu_id_13711.a, kernel_AU[fuarr=12].q || mov negate_and_8_AU[id=182].a, negate_and_8_AU[id=182]_a@[mux].q || mov negate_and_8_AU[id=182]_a@[mux].data0, fu_id_13709.q || set negate_and_8_AU[id=182]_a@[mux].sel, 0 || mov negate_and_8_AU[id=182].b, negate_and_8_AU[id=182]_b@[mux].q || mov negate_and_8_AU[id=182]_b@[mux].data0, fu_id_13711.q || set negate_and_8_AU[id=182]_b@[mux].sel, 0 || mov negate_and_8_AU[id=182].enable, @builtin_one.q || mov negate_and_8_AU[id=182]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_AU[id=182]_enable_trigger@[mux].sel, 1 || mov negate_and_8_AU[id=182].subNadd, @builtin_one.q || mov negate_and_8_AU[id=182].sclr, @builtin_zero.q || mov negate_and_8_AU[id=182].sload, @builtin_zero.q || mov fu_id_13715.a, kernel_AU[fuarr=4].q || mov fu_id_13717.a, kernel_AU[fuarr=4].q || mov times_28_AU[id=178].a, times_28_AU[id=178]_a@[mux].q || mov times_28_AU[id=178]_a@[mux].data0, fu_id_13715.q || set times_28_AU[id=178]_a@[mux].sel, 0 || mov times_28_AU[id=178].b, times_28_AU[id=178]_b@[mux].q || mov times_28_AU[id=178]_b@[mux].data0, fu_id_13717.q || set times_28_AU[id=178]_b@[mux].sel, 0 || mov times_28_AU[id=178].enable, @builtin_one.q || mov times_28_AU[id=178]_enable_trigger@[mux].data1, @builtin_one.q || set times_28_AU[id=178]_enable_trigger@[mux].sel, 1 || mov times_28_AU[id=178].subNadd, @builtin_one.q || mov times_28_AU[id=178].sclr, @builtin_zero.q || mov times_28_AU[id=178].sload, @builtin_zero.q || mov fu_id_13721.a, kernel_AU[fuarr=0].q || mov fu_id_13723.a, kernel_AU[fuarr=0].q || mov times_3_AU[id=180].a, times_3_AU[id=180]_a@[mux].q || mov times_3_AU[id=180]_a@[mux].data0, fu_id_13721.q || set times_3_AU[id=180]_a@[mux].sel, 0 || mov times_3_AU[id=180].b, times_3_AU[id=180]_b@[mux].q || mov times_3_AU[id=180]_b@[mux].data0, fu_id_13723.q || set times_3_AU[id=180]_b@[mux].sel, 0 || mov times_3_AU[id=180].enable, @builtin_one.q || mov times_3_AU[id=180]_enable_trigger@[mux].data1, @builtin_one.q || set times_3_AU[id=180]_enable_trigger@[mux].sel, 1 || mov times_3_AU[id=180].subNadd, @builtin_zero.q || mov times_3_AU[id=180].sclr, @builtin_zero.q || mov times_3_AU[id=180].sload, @builtin_zero.q || mov fu_id_13903.a, kernel_AU[fuarr=0].q || mov fu_id_13905.a, kernel_AU[fuarr=12].q || mov sum_outer_AU[id=204].a, sum_outer_AU[id=204]_a@[mux].q || mov sum_outer_AU[id=204]_a@[mux].data0, fu_id_13903.q || set sum_outer_AU[id=204]_a@[mux].sel, 0 || mov sum_outer_AU[id=204].b, sum_outer_AU[id=204]_b@[mux].q || mov sum_outer_AU[id=204]_b@[mux].data0, fu_id_13905.q || set sum_outer_AU[id=204]_b@[mux].sel, 0 || mov sum_outer_AU[id=204].enable, @builtin_one.q || mov sum_outer_AU[id=204]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=204]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=204].subNadd, @builtin_zero.q || mov sum_outer_AU[id=204].sclr, @builtin_zero.q || mov sum_outer_AU[id=204].sload, @builtin_zero.q || mov fu_id_13907.a, kernel_AU[fuarr=4].q || mov fu_id_13909.a, kernel_AU[fuarr=8].q || mov sum_mult9s_AU[id=206].a, sum_mult9s_AU[id=206]_a@[mux].q || mov sum_mult9s_AU[id=206]_a@[mux].data0, fu_id_13907.q || set sum_mult9s_AU[id=206]_a@[mux].sel, 0 || mov sum_mult9s_AU[id=206].b, sum_mult9s_AU[id=206]_b@[mux].q || mov sum_mult9s_AU[id=206]_b@[mux].data0, fu_id_13909.q || set sum_mult9s_AU[id=206]_b@[mux].sel, 0 || mov sum_mult9s_AU[id=206].enable, @builtin_one.q || mov sum_mult9s_AU[id=206]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=206]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=206].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=206].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=206].sload, @builtin_zero.q || mov fu_id_13935.a, kernel_AU[fuarr=4].q || mov fu_id_13937.a, kernel_AU[fuarr=0].q || mov negate_and_8_AU[id=220].a, negate_and_8_AU[id=220]_a@[mux].q || mov negate_and_8_AU[id=220]_a@[mux].data0, fu_id_13935.q || set negate_and_8_AU[id=220]_a@[mux].sel, 0 || mov negate_and_8_AU[id=220].b, negate_and_8_AU[id=220]_b@[mux].q || mov negate_and_8_AU[id=220]_b@[mux].data0, fu_id_13937.q || set negate_and_8_AU[id=220]_b@[mux].sel, 0 || mov negate_and_8_AU[id=220].enable, @builtin_one.q || mov negate_and_8_AU[id=220]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_AU[id=220]_enable_trigger@[mux].sel, 1 || mov negate_and_8_AU[id=220].subNadd, @builtin_one.q || mov negate_and_8_AU[id=220].sclr, @builtin_zero.q || mov negate_and_8_AU[id=220].sload, @builtin_zero.q || mov fu_id_13941.a, kernel_AU[fuarr=8].q || mov fu_id_13943.a, kernel_AU[fuarr=8].q || mov times_28_AU[id=216].a, times_28_AU[id=216]_a@[mux].q || mov times_28_AU[id=216]_a@[mux].data0, fu_id_13941.q || set times_28_AU[id=216]_a@[mux].sel, 0 || mov times_28_AU[id=216].b, times_28_AU[id=216]_b@[mux].q || mov times_28_AU[id=216]_b@[mux].data0, fu_id_13943.q || set times_28_AU[id=216]_b@[mux].sel, 0 || mov times_28_AU[id=216].enable, @builtin_one.q || mov times_28_AU[id=216]_enable_trigger@[mux].data1, @builtin_one.q || set times_28_AU[id=216]_enable_trigger@[mux].sel, 1 || mov times_28_AU[id=216].subNadd, @builtin_one.q || mov times_28_AU[id=216].sclr, @builtin_zero.q || mov times_28_AU[id=216].sload, @builtin_zero.q || mov fu_id_13947.a, kernel_AU[fuarr=12].q || mov fu_id_13949.a, kernel_AU[fuarr=12].q || mov times_3_AU[id=218].a, times_3_AU[id=218]_a@[mux].q || mov times_3_AU[id=218]_a@[mux].data0, fu_id_13947.q || set times_3_AU[id=218]_a@[mux].sel, 0 || mov times_3_AU[id=218].b, times_3_AU[id=218]_b@[mux].q || mov times_3_AU[id=218]_b@[mux].data0, fu_id_13949.q || set times_3_AU[id=218]_b@[mux].sel, 0 || mov times_3_AU[id=218].enable, @builtin_one.q || mov times_3_AU[id=218]_enable_trigger@[mux].data1, @builtin_one.q || set times_3_AU[id=218]_enable_trigger@[mux].sel, 1 || mov times_3_AU[id=218].subNadd, @builtin_zero.q || mov times_3_AU[id=218].sclr, @builtin_zero.q || mov times_3_AU[id=218].sload, @builtin_zero.q || mov fu_id_13771.a, pre_filter_result_AU[id=149].q || mov fu_id_13775.a, pre_filter_result_AU[id=149].q || mov fu_id_10376_line1190_25.a, fu_id_13771.q || mov fu_id_10376_line1190_25.b, @constant_0[w64].q || mov fu_id_10376_line1190_25.sign, @builtin_one.q || mov fu_id_10376_line1190_25.equals, @builtin_one.q || mov fu_id_10376_line1190_25.less, @builtin_one.q || mov fu_id_10376_line1190_25.invert, @builtin_one.q || mov fu_id_13777.a, pre_filter_result_AU[id=149].q || mov filter_result_AU.a, fu_id_13775.q || mov filter_result_AU.b, @constant_0[w10].q || mov filter_result_AU.l, @constant_1023[w10].q || mov filter_result_AU.enable, @builtin_one.q || mov filter_result_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_AU_enable_trigger@[mux].sel, 1 || mov filter_result_AU.subNadd, @builtin_zero.q || mov filter_result_AU.sclr, fu_id_13777.q || mov filter_result_AU.sload, fu_id_10376_line1190_25.q || mov fu_id_13791.a, kernel_AU[fuarr=6].q || mov fu_id_13763.a, phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.q || mov fu_id_13763.b, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov inner_mux[id=153].a, inner_mux[id=153]_a@[mux].q || mov inner_mux[id=153]_a@[mux].data1, phase_2_result_1_comb_id_14323.q || set inner_mux[id=153]_a@[mux].sel, 1 || mov inner_mux[id=153].b, @constant_0[w64].q || mov inner_mux[id=153].l, inner_mux[id=153]_l@[mux].q || mov inner_mux[id=153]_l@[mux].data1, fu_id_13791.q || set inner_mux[id=153]_l@[mux].sel, 1 || mov inner_mux[id=153].enable, @builtin_one.q || mov inner_mux[id=153].sload, fu_id_13763.q || mov inner_mux[id=153].subNadd, @builtin_zero.q || mov inner_mux[id=153].sclr, @builtin_zero.q || mov fu_id_13767.a, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov fu_id_13767.b, phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.q || mov pre_filter_result_AU[id=149].a, inner_mux[id=153].q || mov pre_filter_result_AU[id=149].b, @constant_0[w64].q || mov pre_filter_result_AU[id=149].l, pre_filter_result_AU[id=149]_l@[mux].q || mov pre_filter_result_AU[id=149]_l@[mux].data1, phase_0_result_1_comb_id_14320.q || set pre_filter_result_AU[id=149]_l@[mux].sel, 1 || mov pre_filter_result_AU[id=149].enable, @builtin_one.q || mov pre_filter_result_AU[id=149]_enable_trigger@[mux].data1, @builtin_one.q || set pre_filter_result_AU[id=149]_enable_trigger@[mux].sel, 1 || mov pre_filter_result_AU[id=149].sload, fu_id_13767.q || mov pre_filter_result_AU[id=149].subNadd, @builtin_zero.q || mov pre_filter_result_AU[id=149].sclr, @builtin_zero.q || mov fu_id_13987.a, phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.q || mov fu_id_13987.b, phase_shift_up_from_3_0_comb_id_14326.q || mov inner_mux[id=159].a, inner_mux[id=159]_a@[mux].q || mov inner_mux[id=159]_a@[mux].data0, phase_3_result_0_comb_id_14329.q || set inner_mux[id=159]_a@[mux].sel, 0 || mov inner_mux[id=159].b, @constant_0[w64].q || mov inner_mux[id=159].l, inner_mux[id=159]_l@[mux].q || mov inner_mux[id=159]_l@[mux].data0, phase_2_for_later_REG[fuarr=0].q || set inner_mux[id=159]_l@[mux].sel, 0 || mov inner_mux[id=159].enable, @builtin_one.q || mov inner_mux[id=159].sload, fu_id_13987.q || mov inner_mux[id=159].subNadd, @builtin_zero.q || mov inner_mux[id=159].sclr, @builtin_zero.q || mov fu_id_13991.a, phase_shift_up_from_3_0_comb_id_14326.q || mov fu_id_13991.b, phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.q || mov pre_filter_result_AU[id=154].a, inner_mux[id=159].q || mov pre_filter_result_AU[id=154].b, @constant_0[w64].q || mov pre_filter_result_AU[id=154].l, pre_filter_result_AU[id=154]_l@[mux].q || mov pre_filter_result_AU[id=154]_l@[mux].data0, phase_4_result_0_comb_id_14332.q || set pre_filter_result_AU[id=154]_l@[mux].sel, 0 || mov pre_filter_result_AU[id=154].enable, @builtin_one.q || mov pre_filter_result_AU[id=154]_enable_trigger@[mux].data1, @builtin_one.q || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 1 || mov pre_filter_result_AU[id=154].sload, fu_id_13991.q || mov pre_filter_result_AU[id=154].subNadd, @builtin_zero.q || mov pre_filter_result_AU[id=154].sclr, @builtin_zero.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7847_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_14305_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_14308_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set phase_3_result_0_comb_id_14329_enable_trigger@[mux].sel, 0 || set phase_4_result_0_comb_id_14332_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set phase_shift_up_from_1_0@[orgvar]_id_7851_line1284_enable_trigger@[mux].sel, 0 || set phase_shift_down_from_1_0@[orgvar]_id_7853_line1284_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set phase_shift_down_from_3_0@[orgvar]_id_7855_line1284_enable_trigger@[mux].sel, 0 || set phase_0_result_1_comb_id_14320_enable_trigger@[mux].sel, 0 || set phase_2_result_1_comb_id_14323_enable_trigger@[mux].sel, 0 || set phase_shift_up_from_3_0_comb_id_14326_enable_trigger@[mux].sel, 0 || set phase_3_result_1_comb_id_14335_enable_trigger@[mux].sel, 0 || set phase_4_result_1_comb_id_14338_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
3a 080020080003c043  nop || mov kernel_5_5_stage_1_id_7839.d, kernel_AU[fuarr=5].q || mov kernel_5_5_stage_1_id_7839.sclr, @builtin_zero.q || mov kernel_5_5_stage_1_id_7839.enable, @builtin_one.q || mov kernel_5_5_stage_1_id_7839_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_1_id_7839_enable_trigger@[mux].sel, 1 || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov fu_id_13605.a, run_out_of_pixels_this_row_switch_1_comb_id_14305.q || mov fu_id_13605.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.q || mov fu_id_13607.a, run_out_of_pixels_this_row_switch_1_comb_id_14305.q || mov fu_id_13607.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.q || mov kernel_AU[fuarr=14].a, mirror_kernel_AU[fuarr=2].q || mov kernel_AU[fuarr=14].b, @constant_0[w10].q || mov kernel_AU[fuarr=14].l, kernel_AU[fuarr=14]_l@[mux].q || mov kernel_AU[fuarr=14]_l@[mux].data1, just_read_@[orgvar]_id_7811_line466.q || set kernel_AU[fuarr=14]_l@[mux].sel, 1 || mov kernel_AU[fuarr=14]_lua.a, fu_id_13605.q || mov kernel_AU[fuarr=14]_lua.b, fu_id_13607.q || mov kernel_AU[fuarr=14]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data1, kernel_AU[fuarr=14]_lua.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data2, fu_id_13605.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=14].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].l, mirror_kernel_srcs_14_0_comb_id_14311.q || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_14213.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data5, cond606_0@[orgvar]_id_7849.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 32 || mov fu_id_13697.a, negate_and_2_AU[id=170].q || mov negate_and_2_rounded_AU[id=172].a, fu_id_13697.q || mov negate_and_2_rounded_AU[id=172].b, @constant_4[w64].q || mov negate_and_2_rounded_AU[id=172].enable, @builtin_one.q || mov negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].sel, 1 || mov negate_and_2_rounded_AU[id=172].subNadd, @builtin_zero.q || mov negate_and_2_rounded_AU[id=172].sclr, @builtin_zero.q || mov negate_and_2_rounded_AU[id=172].sload, @builtin_zero.q || mov fu_id_13727.a, negate_and_8_AU[id=182].q || mov negate_and_8_rounded_AU[id=184].a, fu_id_13727.q || mov negate_and_8_rounded_AU[id=184].b, @constant_16[w64].q || mov negate_and_8_rounded_AU[id=184].enable, @builtin_one.q || mov negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].sel, 1 || mov negate_and_8_rounded_AU[id=184].subNadd, @builtin_zero.q || mov negate_and_8_rounded_AU[id=184].sclr, @builtin_zero.q || mov negate_and_8_rounded_AU[id=184].sload, @builtin_zero.q || mov fu_id_13739.a, times_28_AU[id=178].q || mov fu_id_13741.a, times_3_AU[id=180].q || mov lower_sum_AU[id=186].a, fu_id_13739.q || mov lower_sum_AU[id=186].b, fu_id_13741.q || mov lower_sum_AU[id=186].enable, @builtin_one.q || mov lower_sum_AU[id=186]_enable_trigger@[mux].data1, @builtin_one.q || set lower_sum_AU[id=186]_enable_trigger@[mux].sel, 1 || mov lower_sum_AU[id=186].subNadd, @builtin_one.q || mov lower_sum_AU[id=186].sclr, @builtin_zero.q || mov lower_sum_AU[id=186].sload, @builtin_zero.q || mov fu_id_13913.a, sum_outer_AU[id=204].q || mov sum_out_w_rounding_AU[id=210].a, fu_id_13913.q || mov sum_out_w_rounding_AU[id=210].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=210].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=210].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=210].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=210].sload, @builtin_zero.q || mov fu_id_13925.a, sum_mult9s_AU[id=206].q || mov fu_id_13927.a, sum_mult9s_AU[id=206].q || mov mult9_AU[id=208].a, fu_id_13925.q || mov mult9_AU[id=208].b, fu_id_13927.q || mov mult9_AU[id=208].enable, @builtin_one.q || mov mult9_AU[id=208]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=208]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=208].subNadd, @builtin_zero.q || mov mult9_AU[id=208].sclr, @builtin_zero.q || mov mult9_AU[id=208].sload, @builtin_zero.q || mov fu_id_13953.a, negate_and_8_AU[id=220].q || mov negate_and_8_rounded_AU[id=222].a, fu_id_13953.q || mov negate_and_8_rounded_AU[id=222].b, @constant_16[w64].q || mov negate_and_8_rounded_AU[id=222].enable, @builtin_one.q || mov negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].sel, 1 || mov negate_and_8_rounded_AU[id=222].subNadd, @builtin_zero.q || mov negate_and_8_rounded_AU[id=222].sclr, @builtin_zero.q || mov negate_and_8_rounded_AU[id=222].sload, @builtin_zero.q || mov fu_id_13965.a, times_28_AU[id=216].q || mov fu_id_13967.a, times_3_AU[id=218].q || mov lower_sum_AU[id=224].a, fu_id_13965.q || mov lower_sum_AU[id=224].b, fu_id_13967.q || mov lower_sum_AU[id=224].enable, @builtin_one.q || mov lower_sum_AU[id=224]_enable_trigger@[mux].data1, @builtin_one.q || set lower_sum_AU[id=224]_enable_trigger@[mux].sel, 1 || mov lower_sum_AU[id=224].subNadd, @builtin_one.q || mov lower_sum_AU[id=224].sclr, @builtin_zero.q || mov lower_sum_AU[id=224].sload, @builtin_zero.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, filter_result_AU.q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_13771.a, pre_filter_result_AU[id=149].q || mov fu_id_13775.a, pre_filter_result_AU[id=149].q || mov fu_id_10376_line1190_25.a, fu_id_13771.q || mov fu_id_10376_line1190_25.b, @constant_0[w64].q || mov fu_id_10376_line1190_25.sign, @builtin_one.q || mov fu_id_10376_line1190_25.equals, @builtin_one.q || mov fu_id_10376_line1190_25.less, @builtin_one.q || mov fu_id_10376_line1190_25.invert, @builtin_one.q || mov fu_id_13777.a, pre_filter_result_AU[id=149].q || mov filter_result_AU.a, fu_id_13775.q || mov filter_result_AU.b, @constant_0[w10].q || mov filter_result_AU.l, @constant_1023[w10].q || mov filter_result_AU.enable, @builtin_one.q || mov filter_result_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_AU_enable_trigger@[mux].sel, 1 || mov filter_result_AU.subNadd, @builtin_zero.q || mov filter_result_AU.sclr, fu_id_13777.q || mov filter_result_AU.sload, fu_id_10376_line1190_25.q || mov fu_id_13995.a, pre_filter_result_AU[id=154].q || mov fu_id_13999.a, pre_filter_result_AU[id=154].q || mov fu_id_11755_line1251_27.a, fu_id_13995.q || mov fu_id_11755_line1251_27.b, @constant_0[w64].q || mov fu_id_11755_line1251_27.sign, @builtin_one.q || mov fu_id_11755_line1251_27.equals, @builtin_one.q || mov fu_id_11755_line1251_27.less, @builtin_one.q || mov fu_id_11755_line1251_27.invert, @builtin_one.q || mov fu_id_14001.a, pre_filter_result_AU[id=154].q || mov filter_result_2_AU.a, fu_id_13999.q || mov filter_result_2_AU.b, @constant_0[w10].q || mov filter_result_2_AU.l, @constant_1023[w10].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_14001.q || mov filter_result_2_AU.sload, fu_id_11755_line1251_27.q || mov fu_id_13987.a, phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.q || mov fu_id_13987.b, phase_shift_up_from_3_0_comb_id_14326.q || mov inner_mux[id=159].a, inner_mux[id=159]_a@[mux].q || mov inner_mux[id=159]_a@[mux].data1, phase_3_result_1_comb_id_14335.q || set inner_mux[id=159]_a@[mux].sel, 1 || mov inner_mux[id=159].b, @constant_0[w64].q || mov inner_mux[id=159].l, inner_mux[id=159]_l@[mux].q || mov inner_mux[id=159]_l@[mux].data1, phase_2_for_later_REG[fuarr=2].q || set inner_mux[id=159]_l@[mux].sel, 1 || mov inner_mux[id=159].enable, @builtin_one.q || mov inner_mux[id=159].sload, fu_id_13987.q || mov inner_mux[id=159].subNadd, @builtin_zero.q || mov inner_mux[id=159].sclr, @builtin_zero.q || mov fu_id_13991.a, phase_shift_up_from_3_0_comb_id_14326.q || mov fu_id_13991.b, phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.q || mov pre_filter_result_AU[id=154].a, inner_mux[id=159].q || mov pre_filter_result_AU[id=154].b, @constant_0[w64].q || mov pre_filter_result_AU[id=154].l, pre_filter_result_AU[id=154]_l@[mux].q || mov pre_filter_result_AU[id=154]_l@[mux].data1, phase_4_result_1_comb_id_14338.q || set pre_filter_result_AU[id=154]_l@[mux].sel, 1 || mov pre_filter_result_AU[id=154].enable, @builtin_one.q || mov pre_filter_result_AU[id=154]_enable_trigger@[mux].data1, @builtin_one.q || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 1 || mov pre_filter_result_AU[id=154].sload, fu_id_13991.q || mov pre_filter_result_AU[id=154].subNadd, @builtin_zero.q || mov pre_filter_result_AU[id=154].sclr, @builtin_zero.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle inner_mux[id=153].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_14305_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_14308_enable_trigger@[mux].sel, 0 || set negate_and_2_AU[id=170]_enable_trigger@[mux].sel, 0 || set times_7_AU[id=168]_enable_trigger@[mux].sel, 0 || set negate_and_8_AU[id=182]_enable_trigger@[mux].sel, 0 || set times_28_AU[id=178]_enable_trigger@[mux].sel, 0 || set times_3_AU[id=180]_enable_trigger@[mux].sel, 0 || set sum_outer_AU[id=204]_enable_trigger@[mux].sel, 0 || set sum_mult9s_AU[id=206]_enable_trigger@[mux].sel, 0 || set negate_and_8_AU[id=220]_enable_trigger@[mux].sel, 0 || set times_28_AU[id=216]_enable_trigger@[mux].sel, 0 || set times_3_AU[id=218]_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set pre_filter_result_AU[id=149]_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set phase_shift_down_from_3_0@[orgvar]_id_7855_line1284_enable_trigger@[mux].sel, 0 || set phase_shift_up_from_3_0_comb_id_14326_enable_trigger@[mux].sel, 0 || set phase_3_result_1_comb_id_14335_enable_trigger@[mux].sel, 0 || set phase_4_result_1_comb_id_14338_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
3b 08002008001033a0  nop || mov fu_id_13473.a, pix_left_this_row_AU.q || mov fu_id_13483.a, fu_id_13473.q || mov fu_id_13483.b, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov only_just_run_out_of_pix_this_row_AU.l, fu_id_13483.q || mov only_just_run_out_of_pix_this_row_AU.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_AU.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_AU.sload, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.d, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_d@[mux].q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_d@[mux].data1, fu_id_13473.q || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable, @builtin_one.q || mov run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.a, pix_left_this_row_AU_a@[mux].q || mov pix_left_this_row_AU_a@[mux].data0, pix_left_this_row_AU.q || set pix_left_this_row_AU_a@[mux].sel, 0 || set pix_left_this_row_AU_b[consts].index, 1 || mov pix_left_this_row_AU.b, pix_left_this_row_AU_b[consts].q || mov pix_left_this_row_AU.enable, @builtin_one.q || mov pix_left_this_row_AU_enable_trigger@[mux].data1, @builtin_one.q || set pix_left_this_row_AU_enable_trigger@[mux].sel, 1 || mov pix_left_this_row_AU.subNadd, @builtin_one.q || mov pix_left_this_row_AU.sclr, @builtin_zero.q || mov pix_left_this_row_AU.sload, @builtin_zero.q || mov fu_id_13487.a, fu_id_13473.q || mov cond593_0@[orgvar]_id_7835.d, fu_id_13487.q || mov cond593_0@[orgvar]_id_7835.sclr, @builtin_zero.q || mov cond593_0@[orgvar]_id_7835.enable, @builtin_one.q || mov cond593_0@[orgvar]_id_7835_enable_trigger@[mux].data1, @builtin_one.q || set cond593_0@[orgvar]_id_7835_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_7820_line463.a, i_@[orgvar]_id_7820_line463.q || mov i_@[orgvar]_id_7820_line463.b, @constant_1[w10].q || mov i_@[orgvar]_id_7820_line463.enable, @builtin_one.q || mov i_@[orgvar]_id_7820_line463_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_7820_line463.subNadd, @builtin_zero.q || mov i_@[orgvar]_id_7820_line463.sclr, @builtin_zero.q || mov i_@[orgvar]_id_7820_line463.sload, i_@[orgvar]_id_7820_line463_sload@[mux].q || mov i_@[orgvar]_id_7820_line463_sload@[mux].data0, @builtin_zero.q || set i_@[orgvar]_id_7820_line463_sload@[mux].sel, 0 || mov mirror_kernel_srcs_12_0_comb_id_14302.d, kernel_AU[fuarr=8].q || mov mirror_kernel_srcs_12_0_comb_id_14302.sclr, @builtin_zero.q || mov mirror_kernel_srcs_12_0_comb_id_14302.enable, @builtin_one.q || mov mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].sel, 1 || mov mirror_kernel_srcs_14_0_comb_id_14311.d, kernel_AU[fuarr=10].q || mov mirror_kernel_srcs_14_0_comb_id_14311.sclr, @builtin_zero.q || mov mirror_kernel_srcs_14_0_comb_id_14311.enable, @builtin_one.q || mov mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_2_id_7841.d, kernel_5_5_stage_1_id_7839.q || mov kernel_5_5_stage_2_id_7841.sclr, @builtin_zero.q || mov kernel_5_5_stage_2_id_7841.enable, @builtin_one.q || mov kernel_5_5_stage_2_id_7841_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_2_id_7841_enable_trigger@[mux].sel, 1 || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=3].l, kernel_AU[fuarr=7].q || mov kernel_AU[fuarr=3].enable, kernel_AU[fuarr=3]_enable@[mux].q || mov kernel_AU[fuarr=3]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=3].sclr, kernel_AU[fuarr=3]_sclr@[mux].q || mov kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=3].sload, kernel_AU[fuarr=3]_sload@[mux].q || mov kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data0, kernel_AU[fuarr=11].q || set kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, kernel_AU[fuarr=7]_sclr@[mux].q || mov kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=7].sload, kernel_AU[fuarr=7]_sload@[mux].q || mov kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || mov phase_0_final_sum_AU[id=174].a, negate_and_2_rounded_AU[id=172].q || mov phase_0_final_sum_AU[id=174].b, times_7_AU[id=168].q || mov phase_0_final_sum_AU[id=174].enable, @builtin_one.q || mov phase_0_final_sum_AU[id=174]_enable_trigger@[mux].data1, @builtin_one.q || set phase_0_final_sum_AU[id=174]_enable_trigger@[mux].sel, 1 || mov phase_0_final_sum_AU[id=174].subNadd, @builtin_zero.q || mov phase_0_final_sum_AU[id=174].sclr, @builtin_zero.q || mov phase_0_final_sum_AU[id=174].sload, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].a, negate_and_8_rounded_AU[id=184].q || mov phase_2_final_sum_AU[id=188].b, lower_sum_AU[id=186].q || mov phase_2_final_sum_AU[id=188].enable, @builtin_one.q || mov phase_2_final_sum_AU[id=188]_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_final_sum_AU[id=188]_enable_trigger@[mux].sel, 1 || mov phase_2_final_sum_AU[id=188].subNadd, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].sclr, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].sload, @builtin_zero.q || mov fu_id_13783.a, kernel_AU[fuarr=2].q || mov fu_id_13785.a, kernel_AU[fuarr=10].q || mov negate_and_2_AU[id=170].a, negate_and_2_AU[id=170]_a@[mux].q || mov negate_and_2_AU[id=170]_a@[mux].data1, fu_id_13783.q || set negate_and_2_AU[id=170]_a@[mux].sel, 1 || mov negate_and_2_AU[id=170].b, negate_and_2_AU[id=170]_b@[mux].q || mov negate_and_2_AU[id=170]_b@[mux].data1, fu_id_13785.q || set negate_and_2_AU[id=170]_b@[mux].sel, 1 || mov negate_and_2_AU[id=170].enable, @builtin_one.q || mov negate_and_2_AU[id=170]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_2_AU[id=170]_enable_trigger@[mux].sel, 1 || mov negate_and_2_AU[id=170].subNadd, @builtin_one.q || mov negate_and_2_AU[id=170].sclr, @builtin_zero.q || mov negate_and_2_AU[id=170].sload, @builtin_zero.q || mov fu_id_13789.a, kernel_AU[fuarr=6].q || mov fu_id_13791.a, kernel_AU[fuarr=6].q || mov times_7_AU[id=168].a, times_7_AU[id=168]_a@[mux].q || mov times_7_AU[id=168]_a@[mux].data1, fu_id_13789.q || set times_7_AU[id=168]_a@[mux].sel, 1 || mov times_7_AU[id=168].b, times_7_AU[id=168]_b@[mux].q || mov times_7_AU[id=168]_b@[mux].data1, fu_id_13791.q || set times_7_AU[id=168]_b@[mux].sel, 1 || mov times_7_AU[id=168].enable, @builtin_one.q || mov times_7_AU[id=168]_enable_trigger@[mux].data1, @builtin_one.q || set times_7_AU[id=168]_enable_trigger@[mux].sel, 1 || mov times_7_AU[id=168].subNadd, @builtin_one.q || mov times_7_AU[id=168].sclr, @builtin_zero.q || mov times_7_AU[id=168].sload, @builtin_zero.q || mov fu_id_13807.a, kernel_AU[fuarr=10].q || mov fu_id_13809.a, kernel_AU[fuarr=14].q || mov negate_and_8_AU[id=182].a, negate_and_8_AU[id=182]_a@[mux].q || mov negate_and_8_AU[id=182]_a@[mux].data1, fu_id_13807.q || set negate_and_8_AU[id=182]_a@[mux].sel, 1 || mov negate_and_8_AU[id=182].b, negate_and_8_AU[id=182]_b@[mux].q || mov negate_and_8_AU[id=182]_b@[mux].data1, fu_id_13809.q || set negate_and_8_AU[id=182]_b@[mux].sel, 1 || mov negate_and_8_AU[id=182].enable, @builtin_one.q || mov negate_and_8_AU[id=182]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_AU[id=182]_enable_trigger@[mux].sel, 1 || mov negate_and_8_AU[id=182].subNadd, @builtin_one.q || mov negate_and_8_AU[id=182].sclr, @builtin_zero.q || mov negate_and_8_AU[id=182].sload, @builtin_zero.q || mov fu_id_13813.a, kernel_AU[fuarr=6].q || mov fu_id_13815.a, kernel_AU[fuarr=6].q || mov times_28_AU[id=178].a, times_28_AU[id=178]_a@[mux].q || mov times_28_AU[id=178]_a@[mux].data1, fu_id_13813.q || set times_28_AU[id=178]_a@[mux].sel, 1 || mov times_28_AU[id=178].b, times_28_AU[id=178]_b@[mux].q || mov times_28_AU[id=178]_b@[mux].data1, fu_id_13815.q || set times_28_AU[id=178]_b@[mux].sel, 1 || mov times_28_AU[id=178].enable, @builtin_one.q || mov times_28_AU[id=178]_enable_trigger@[mux].data1, @builtin_one.q || set times_28_AU[id=178]_enable_trigger@[mux].sel, 1 || mov times_28_AU[id=178].subNadd, @builtin_one.q || mov times_28_AU[id=178].sclr, @builtin_zero.q || mov times_28_AU[id=178].sload, @builtin_zero.q || mov fu_id_13819.a, kernel_AU[fuarr=2].q || mov fu_id_13821.a, kernel_AU[fuarr=2].q || mov times_3_AU[id=180].a, times_3_AU[id=180]_a@[mux].q || mov times_3_AU[id=180]_a@[mux].data1, fu_id_13819.q || set times_3_AU[id=180]_a@[mux].sel, 1 || mov times_3_AU[id=180].b, times_3_AU[id=180]_b@[mux].q || mov times_3_AU[id=180]_b@[mux].data1, fu_id_13821.q || set times_3_AU[id=180]_b@[mux].sel, 1 || mov times_3_AU[id=180].enable, @builtin_one.q || mov times_3_AU[id=180]_enable_trigger@[mux].data1, @builtin_one.q || set times_3_AU[id=180]_enable_trigger@[mux].sel, 1 || mov times_3_AU[id=180].subNadd, @builtin_zero.q || mov times_3_AU[id=180].sclr, @builtin_zero.q || mov times_3_AU[id=180].sload, @builtin_zero.q || mov phase_3_final_sum_AU[id=212].a, mult9_AU[id=208].q || mov phase_3_final_sum_AU[id=212].b, sum_out_w_rounding_AU[id=210].q || mov phase_3_final_sum_AU[id=212].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=212]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=212]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=212].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=212].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=212].sload, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].a, negate_and_8_rounded_AU[id=222].q || mov phase_4_final_sum_AU[id=226].b, lower_sum_AU[id=224].q || mov phase_4_final_sum_AU[id=226].enable, @builtin_one.q || mov phase_4_final_sum_AU[id=226]_enable_trigger@[mux].data1, @builtin_one.q || set phase_4_final_sum_AU[id=226]_enable_trigger@[mux].sel, 1 || mov phase_4_final_sum_AU[id=226].subNadd, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].sclr, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].sload, @builtin_zero.q || mov fu_id_14005.a, kernel_AU[fuarr=2].q || mov fu_id_14007.a, kernel_AU[fuarr=14].q || mov sum_outer_AU[id=204].a, sum_outer_AU[id=204]_a@[mux].q || mov sum_outer_AU[id=204]_a@[mux].data1, fu_id_14005.q || set sum_outer_AU[id=204]_a@[mux].sel, 1 || mov sum_outer_AU[id=204].b, sum_outer_AU[id=204]_b@[mux].q || mov sum_outer_AU[id=204]_b@[mux].data1, fu_id_14007.q || set sum_outer_AU[id=204]_b@[mux].sel, 1 || mov sum_outer_AU[id=204].enable, @builtin_one.q || mov sum_outer_AU[id=204]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=204]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=204].subNadd, @builtin_zero.q || mov sum_outer_AU[id=204].sclr, @builtin_zero.q || mov sum_outer_AU[id=204].sload, @builtin_zero.q || mov fu_id_14009.a, kernel_AU[fuarr=6].q || mov fu_id_14011.a, kernel_AU[fuarr=10].q || mov sum_mult9s_AU[id=206].a, sum_mult9s_AU[id=206]_a@[mux].q || mov sum_mult9s_AU[id=206]_a@[mux].data1, fu_id_14009.q || set sum_mult9s_AU[id=206]_a@[mux].sel, 1 || mov sum_mult9s_AU[id=206].b, sum_mult9s_AU[id=206]_b@[mux].q || mov sum_mult9s_AU[id=206]_b@[mux].data1, fu_id_14011.q || set sum_mult9s_AU[id=206]_b@[mux].sel, 1 || mov sum_mult9s_AU[id=206].enable, @builtin_one.q || mov sum_mult9s_AU[id=206]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=206]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=206].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=206].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=206].sload, @builtin_zero.q || mov fu_id_14037.a, kernel_AU[fuarr=6].q || mov fu_id_14039.a, kernel_AU[fuarr=2].q || mov negate_and_8_AU[id=220].a, negate_and_8_AU[id=220]_a@[mux].q || mov negate_and_8_AU[id=220]_a@[mux].data1, fu_id_14037.q || set negate_and_8_AU[id=220]_a@[mux].sel, 1 || mov negate_and_8_AU[id=220].b, negate_and_8_AU[id=220]_b@[mux].q || mov negate_and_8_AU[id=220]_b@[mux].data1, fu_id_14039.q || set negate_and_8_AU[id=220]_b@[mux].sel, 1 || mov negate_and_8_AU[id=220].enable, @builtin_one.q || mov negate_and_8_AU[id=220]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_AU[id=220]_enable_trigger@[mux].sel, 1 || mov negate_and_8_AU[id=220].subNadd, @builtin_one.q || mov negate_and_8_AU[id=220].sclr, @builtin_zero.q || mov negate_and_8_AU[id=220].sload, @builtin_zero.q || mov fu_id_14043.a, kernel_AU[fuarr=10].q || mov fu_id_14045.a, kernel_AU[fuarr=10].q || mov times_28_AU[id=216].a, times_28_AU[id=216]_a@[mux].q || mov times_28_AU[id=216]_a@[mux].data1, fu_id_14043.q || set times_28_AU[id=216]_a@[mux].sel, 1 || mov times_28_AU[id=216].b, times_28_AU[id=216]_b@[mux].q || mov times_28_AU[id=216]_b@[mux].data1, fu_id_14045.q || set times_28_AU[id=216]_b@[mux].sel, 1 || mov times_28_AU[id=216].enable, @builtin_one.q || mov times_28_AU[id=216]_enable_trigger@[mux].data1, @builtin_one.q || set times_28_AU[id=216]_enable_trigger@[mux].sel, 1 || mov times_28_AU[id=216].subNadd, @builtin_one.q || mov times_28_AU[id=216].sclr, @builtin_zero.q || mov times_28_AU[id=216].sload, @builtin_zero.q || mov fu_id_14049.a, kernel_AU[fuarr=14].q || mov fu_id_14051.a, kernel_AU[fuarr=14].q || mov times_3_AU[id=218].a, times_3_AU[id=218]_a@[mux].q || mov times_3_AU[id=218]_a@[mux].data1, fu_id_14049.q || set times_3_AU[id=218]_a@[mux].sel, 1 || mov times_3_AU[id=218].b, times_3_AU[id=218]_b@[mux].q || mov times_3_AU[id=218]_b@[mux].data1, fu_id_14051.q || set times_3_AU[id=218]_b@[mux].sel, 1 || mov times_3_AU[id=218].enable, @builtin_one.q || mov times_3_AU[id=218]_enable_trigger@[mux].data1, @builtin_one.q || set times_3_AU[id=218]_enable_trigger@[mux].sel, 1 || mov times_3_AU[id=218].subNadd, @builtin_zero.q || mov times_3_AU[id=218].sclr, @builtin_zero.q || mov times_3_AU[id=218].sload, @builtin_zero.q || mov kernel_7_6_stage_2_id_14293.d, kernel_7_6_stage_1_id_14290.q || mov kernel_7_6_stage_2_id_14293.sclr, @builtin_zero.q || mov kernel_7_6_stage_2_id_14293.enable, @builtin_one.q || mov kernel_7_6_stage_2_id_14293_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, filter_result_AU.q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_1_id_7839_enable_trigger@[mux].sel, 0 || set negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].sel, 0 || set negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].sel, 0 || set lower_sum_AU[id=186]_enable_trigger@[mux].sel, 0 || set sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].sel, 0 || set mult9_AU[id=208]_enable_trigger@[mux].sel, 0 || set negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].sel, 0 || set lower_sum_AU[id=224]_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set filter_result_AU_enable_trigger@[mux].sel, 0 || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 0 || set filter_result_2_AU_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
3c 0802200040000058  nop || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7827.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7827.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_1_id_7827_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_1_id_7827_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_1_id_7831.d, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov run_out_of_pixels_this_row_2_stage_1_id_7831.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_1_id_7831.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_1_id_7831_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_1_id_7831_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data2, cond593_0@[orgvar]_id_7835.q || set din_takeb_trigger@[mux].sel, 4 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov fu_id_13535.a, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov cond606_0@[orgvar]_id_7837.d, fu_id_13535.q || mov cond606_0@[orgvar]_id_7837.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7837.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7837_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7837_enable_trigger@[mux].sel, 1 || mov fu_id_13561.a, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov cond606_0@[orgvar]_id_7847.d, fu_id_13561.q || mov cond606_0@[orgvar]_id_7847.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7847.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7847_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7847_enable_trigger@[mux].sel, 1 || mov fu_id_13609.a, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov cond606_0@[orgvar]_id_7849.d, fu_id_13609.q || mov cond606_0@[orgvar]_id_7849.sclr, @builtin_zero.q || mov cond606_0@[orgvar]_id_7849.enable, @builtin_one.q || mov cond606_0@[orgvar]_id_7849_enable_trigger@[mux].data1, @builtin_one.q || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_switch_0_comb_id_14296.d, run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.q || mov run_out_of_pixels_this_row_switch_0_comb_id_14296.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_0_comb_id_14296.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_0_comb_id_14296_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_0_comb_id_14296_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.d, only_just_run_out_of_pix_this_row_AU.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_0_comb_id_14299_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_0_comb_id_14299_enable_trigger@[mux].sel, 1 || mov kernel_5_5_stage_3_id_7843.d, kernel_5_5_stage_2_id_7841.q || mov kernel_5_5_stage_3_id_7843.sclr, @builtin_zero.q || mov kernel_5_5_stage_3_id_7843.enable, @builtin_one.q || mov kernel_5_5_stage_3_id_7843_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_3_id_7843_enable_trigger@[mux].sel, 1 || mov kernel_7_6_stage_1_id_14290.d, kernel_AU[fuarr=7].q || mov kernel_7_6_stage_1_id_14290.sclr, @builtin_zero.q || mov kernel_7_6_stage_1_id_14290.enable, @builtin_one.q || mov kernel_7_6_stage_1_id_14290_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 1 || mov fu_id_13635.a, kernel_AU[fuarr=5].q || mov fu_id_13637.a, kernel_AU[fuarr=3].q || mov luma_diff_2_AU[id=125].a, luma_diff_2_AU[id=125]_a@[mux].q || mov luma_diff_2_AU[id=125]_a@[mux].data0, fu_id_13635.q || set luma_diff_2_AU[id=125]_a@[mux].sel, 0 || mov luma_diff_2_AU[id=125].b, luma_diff_2_AU[id=125]_b@[mux].q || mov luma_diff_2_AU[id=125]_b@[mux].data0, fu_id_13637.q || set luma_diff_2_AU[id=125]_b@[mux].sel, 0 || mov luma_diff_2_AU[id=125].enable, @builtin_one.q || mov luma_diff_2_AU[id=125]_enable_trigger@[mux].data1, @builtin_one.q || set luma_diff_2_AU[id=125]_enable_trigger@[mux].sel, 1 || mov luma_diff_2_AU[id=125].subNadd, @builtin_one.q || mov luma_diff_2_AU[id=125].sclr, @builtin_zero.q || mov luma_diff_2_AU[id=125].sload, @builtin_zero.q || mov fu_id_13659.a, kernel_AU[fuarr=5].q || mov fu_id_13661.a, kernel_AU[fuarr=7].q || mov luma_diff_1_AU[id=123].a, fu_id_13659.q || mov luma_diff_1_AU[id=123].b, fu_id_13661.q || mov luma_diff_1_AU[id=123].enable, @builtin_one.q || mov luma_diff_1_AU[id=123]_enable_trigger@[mux].data1, @builtin_one.q || set luma_diff_1_AU[id=123]_enable_trigger@[mux].sel, 1 || mov luma_diff_1_AU[id=123].subNadd, @builtin_one.q || mov luma_diff_1_AU[id=123].sclr, @builtin_zero.q || mov luma_diff_1_AU[id=123].sload, @builtin_zero.q || mov fu_id_13705.a, phase_0_final_sum_AU[id=174].q || mov fu_id_13745.a, phase_2_final_sum_AU[id=188].q || mov phase_2_for_later_REG[fuarr=0].d, fu_id_13745.q || mov phase_2_for_later_REG[fuarr=0].sclr, @builtin_zero.q || mov phase_2_for_later_REG[fuarr=0].enable, @builtin_one.q || mov phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_13697.a, negate_and_2_AU[id=170].q || mov negate_and_2_rounded_AU[id=172].a, fu_id_13697.q || mov negate_and_2_rounded_AU[id=172].b, @constant_4[w64].q || mov negate_and_2_rounded_AU[id=172].enable, @builtin_one.q || mov negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].sel, 1 || mov negate_and_2_rounded_AU[id=172].subNadd, @builtin_zero.q || mov negate_and_2_rounded_AU[id=172].sclr, @builtin_zero.q || mov negate_and_2_rounded_AU[id=172].sload, @builtin_zero.q || mov fu_id_13727.a, negate_and_8_AU[id=182].q || mov negate_and_8_rounded_AU[id=184].a, fu_id_13727.q || mov negate_and_8_rounded_AU[id=184].b, @constant_16[w64].q || mov negate_and_8_rounded_AU[id=184].enable, @builtin_one.q || mov negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].sel, 1 || mov negate_and_8_rounded_AU[id=184].subNadd, @builtin_zero.q || mov negate_and_8_rounded_AU[id=184].sclr, @builtin_zero.q || mov negate_and_8_rounded_AU[id=184].sload, @builtin_zero.q || mov fu_id_13739.a, times_28_AU[id=178].q || mov fu_id_13741.a, times_3_AU[id=180].q || mov lower_sum_AU[id=186].a, fu_id_13739.q || mov lower_sum_AU[id=186].b, fu_id_13741.q || mov lower_sum_AU[id=186].enable, @builtin_one.q || mov lower_sum_AU[id=186]_enable_trigger@[mux].data1, @builtin_one.q || set lower_sum_AU[id=186]_enable_trigger@[mux].sel, 1 || mov lower_sum_AU[id=186].subNadd, @builtin_one.q || mov lower_sum_AU[id=186].sclr, @builtin_zero.q || mov lower_sum_AU[id=186].sload, @builtin_zero.q || mov fu_id_13931.a, phase_3_final_sum_AU[id=212].q || mov fu_id_13971.a, phase_4_final_sum_AU[id=226].q || mov fu_id_13913.a, sum_outer_AU[id=204].q || mov sum_out_w_rounding_AU[id=210].a, fu_id_13913.q || mov sum_out_w_rounding_AU[id=210].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=210].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=210].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=210].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=210].sload, @builtin_zero.q || mov fu_id_13925.a, sum_mult9s_AU[id=206].q || mov fu_id_13927.a, sum_mult9s_AU[id=206].q || mov mult9_AU[id=208].a, fu_id_13925.q || mov mult9_AU[id=208].b, fu_id_13927.q || mov mult9_AU[id=208].enable, @builtin_one.q || mov mult9_AU[id=208]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=208]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=208].subNadd, @builtin_zero.q || mov mult9_AU[id=208].sclr, @builtin_zero.q || mov mult9_AU[id=208].sload, @builtin_zero.q || mov fu_id_13953.a, negate_and_8_AU[id=220].q || mov negate_and_8_rounded_AU[id=222].a, fu_id_13953.q || mov negate_and_8_rounded_AU[id=222].b, @constant_16[w64].q || mov negate_and_8_rounded_AU[id=222].enable, @builtin_one.q || mov negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].sel, 1 || mov negate_and_8_rounded_AU[id=222].subNadd, @builtin_zero.q || mov negate_and_8_rounded_AU[id=222].sclr, @builtin_zero.q || mov negate_and_8_rounded_AU[id=222].sload, @builtin_zero.q || mov fu_id_13965.a, times_28_AU[id=216].q || mov fu_id_13967.a, times_3_AU[id=218].q || mov lower_sum_AU[id=224].a, fu_id_13965.q || mov lower_sum_AU[id=224].b, fu_id_13967.q || mov lower_sum_AU[id=224].enable, @builtin_one.q || mov lower_sum_AU[id=224]_enable_trigger@[mux].data1, @builtin_one.q || set lower_sum_AU[id=224]_enable_trigger@[mux].sel, 1 || mov lower_sum_AU[id=224].subNadd, @builtin_one.q || mov lower_sum_AU[id=224].sclr, @builtin_zero.q || mov lower_sum_AU[id=224].sload, @builtin_zero.q || mov phase_0_result_0_comb_id_14314.d, fu_id_13705.q || mov phase_0_result_0_comb_id_14314.sclr, @builtin_zero.q || mov phase_0_result_0_comb_id_14314.enable, @builtin_one.q || mov phase_0_result_0_comb_id_14314_enable_trigger@[mux].data1, @builtin_one.q || set phase_0_result_0_comb_id_14314_enable_trigger@[mux].sel, 1 || mov phase_2_result_0_comb_id_14317.d, fu_id_13745.q || mov phase_2_result_0_comb_id_14317.sclr, @builtin_zero.q || mov phase_2_result_0_comb_id_14317.enable, @builtin_one.q || mov phase_2_result_0_comb_id_14317_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_result_0_comb_id_14317_enable_trigger@[mux].sel, 1 || mov phase_3_result_0_comb_id_14329.d, fu_id_13931.q || mov phase_3_result_0_comb_id_14329.sclr, @builtin_zero.q || mov phase_3_result_0_comb_id_14329.enable, @builtin_one.q || mov phase_3_result_0_comb_id_14329_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_result_0_comb_id_14329_enable_trigger@[mux].sel, 1 || mov phase_4_result_0_comb_id_14332.d, fu_id_13971.q || mov phase_4_result_0_comb_id_14332.sclr, @builtin_zero.q || mov phase_4_result_0_comb_id_14332.enable, @builtin_one.q || mov phase_4_result_0_comb_id_14332_enable_trigger@[mux].data1, @builtin_one.q || set phase_4_result_0_comb_id_14332_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data4, kernel_5_5_stage_4_id_7845.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || idle filter_result_AU.enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle inner_mux[id=159].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_AU_enable_trigger@[mux].sel, 0 || set cond593_0@[orgvar]_id_7835_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set negate_and_2_AU[id=170]_enable_trigger@[mux].sel, 0 || set times_7_AU[id=168]_enable_trigger@[mux].sel, 0 || set negate_and_8_AU[id=182]_enable_trigger@[mux].sel, 0 || set times_28_AU[id=178]_enable_trigger@[mux].sel, 0 || set times_3_AU[id=180]_enable_trigger@[mux].sel, 0 || set sum_outer_AU[id=204]_enable_trigger@[mux].sel, 0 || set sum_mult9s_AU[id=206]_enable_trigger@[mux].sel, 0 || set negate_and_8_AU[id=220]_enable_trigger@[mux].sel, 0 || set times_28_AU[id=216]_enable_trigger@[mux].sel, 0 || set times_3_AU[id=218]_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_2_id_7841_enable_trigger@[mux].sel, 0 || set phase_0_final_sum_AU[id=174]_enable_trigger@[mux].sel, 0 || set phase_2_final_sum_AU[id=188]_enable_trigger@[mux].sel, 0 || set phase_3_final_sum_AU[id=212]_enable_trigger@[mux].sel, 0 || set phase_4_final_sum_AU[id=226]_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 0 || set filter_result_2_AU_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
3d 080420023000002d  nop || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7829.d, only_just_run_out_of_pix_this_row_0_stage_1_id_7827.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7829.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_0_stage_2_id_7829_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_0_stage_2_id_7829_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_2_stage_2_id_7833.d, run_out_of_pixels_this_row_2_stage_1_id_7831.q || mov run_out_of_pixels_this_row_2_stage_2_id_7833.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_2_stage_2_id_7833.enable, @builtin_one.q || mov run_out_of_pixels_this_row_2_stage_2_id_7833_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_2_stage_2_id_7833_enable_trigger@[mux].sel, 1 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data2, cond593_0@[orgvar]_id_7835.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 4 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data3, cond606_0@[orgvar]_id_7837.q || set din_takeb_trigger@[mux].sel, 8 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov kernel_5_5_stage_4_id_7845.d, kernel_5_5_stage_3_id_7843.q || mov kernel_5_5_stage_4_id_7845.sclr, @builtin_zero.q || mov kernel_5_5_stage_4_id_7845.enable, @builtin_one.q || mov kernel_5_5_stage_4_id_7845_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 1 || mov fu_id_13647.a, luma_diff_2_AU[id=125].q || mov fu_id_9091_line1316_75.a, fu_id_13647.q || mov fu_id_9091_line1316_75.b, @constant_0[w64].q || mov fu_id_9091_line1316_75.sign, @builtin_one.q || mov fu_id_9091_line1316_75.equals, @builtin_one.q || mov fu_id_9091_line1316_75.less, @builtin_one.q || mov fu_id_9091_line1316_75.invert, @builtin_one.q || mov fu_id_9393_line1316_120.a, fu_id_13647.q || mov fu_id_9393_line1316_120.b, @constant_18446744073709551615[w64].q || mov fu_id_9393_line1316_120.sign, @builtin_one.q || mov fu_id_9393_line1316_120.equals, @builtin_zero.q || mov fu_id_9393_line1316_120.less, @builtin_one.q || mov fu_id_9393_line1316_120.invert, @builtin_zero.q || mov fu_id_13657.a, fu_id_9091_line1316_75.q || mov fu_id_13657.b, fu_id_9393_line1316_120.q || mov phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.d, fu_id_13657.q || mov phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.sclr, @builtin_zero.q || mov phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable, @builtin_one.q || mov phase_shift_up_from_1_0@[orgvar]_id_7851_line1284_enable_trigger@[mux].data1, @builtin_one.q || set phase_shift_up_from_1_0@[orgvar]_id_7851_line1284_enable_trigger@[mux].sel, 1 || mov fu_id_13671.a, luma_diff_1_AU[id=123].q || mov fu_id_9695_line1321_73.a, fu_id_13671.q || mov fu_id_9695_line1321_73.b, @constant_0[w64].q || mov fu_id_9695_line1321_73.sign, @builtin_one.q || mov fu_id_9695_line1321_73.equals, @builtin_one.q || mov fu_id_9695_line1321_73.less, @builtin_one.q || mov fu_id_9695_line1321_73.invert, @builtin_one.q || mov fu_id_9997_line1321_118.a, fu_id_13671.q || mov fu_id_9997_line1321_118.b, @constant_18446744073709551615[w64].q || mov fu_id_9997_line1321_118.sign, @builtin_one.q || mov fu_id_9997_line1321_118.equals, @builtin_zero.q || mov fu_id_9997_line1321_118.less, @builtin_one.q || mov fu_id_9997_line1321_118.invert, @builtin_zero.q || mov fu_id_13681.a, fu_id_9695_line1321_73.q || mov fu_id_13681.b, fu_id_9997_line1321_118.q || mov phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.d, fu_id_13681.q || mov phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.sclr, @builtin_zero.q || mov phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable, @builtin_one.q || mov phase_shift_down_from_1_0@[orgvar]_id_7853_line1284_enable_trigger@[mux].data1, @builtin_one.q || set phase_shift_down_from_1_0@[orgvar]_id_7853_line1284_enable_trigger@[mux].sel, 1 || mov phase_0_final_sum_AU[id=174].a, negate_and_2_rounded_AU[id=172].q || mov phase_0_final_sum_AU[id=174].b, times_7_AU[id=168].q || mov phase_0_final_sum_AU[id=174].enable, @builtin_one.q || mov phase_0_final_sum_AU[id=174]_enable_trigger@[mux].data1, @builtin_one.q || set phase_0_final_sum_AU[id=174]_enable_trigger@[mux].sel, 1 || mov phase_0_final_sum_AU[id=174].subNadd, @builtin_zero.q || mov phase_0_final_sum_AU[id=174].sclr, @builtin_zero.q || mov phase_0_final_sum_AU[id=174].sload, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].a, negate_and_8_rounded_AU[id=184].q || mov phase_2_final_sum_AU[id=188].b, lower_sum_AU[id=186].q || mov phase_2_final_sum_AU[id=188].enable, @builtin_one.q || mov phase_2_final_sum_AU[id=188]_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_final_sum_AU[id=188]_enable_trigger@[mux].sel, 1 || mov phase_2_final_sum_AU[id=188].subNadd, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].sclr, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].sload, @builtin_zero.q || mov fu_id_13661.a, kernel_AU[fuarr=7].q || mov fu_id_13881.a, kernel_AU[fuarr=9].q || mov luma_diff_2_AU[id=125].a, luma_diff_2_AU[id=125]_a@[mux].q || mov luma_diff_2_AU[id=125]_a@[mux].data1, fu_id_13661.q || set luma_diff_2_AU[id=125]_a@[mux].sel, 1 || mov luma_diff_2_AU[id=125].b, luma_diff_2_AU[id=125]_b@[mux].q || mov luma_diff_2_AU[id=125]_b@[mux].data1, fu_id_13881.q || set luma_diff_2_AU[id=125]_b@[mux].sel, 1 || mov luma_diff_2_AU[id=125].enable, @builtin_one.q || mov luma_diff_2_AU[id=125]_enable_trigger@[mux].data1, @builtin_one.q || set luma_diff_2_AU[id=125]_enable_trigger@[mux].sel, 1 || mov luma_diff_2_AU[id=125].subNadd, @builtin_one.q || mov luma_diff_2_AU[id=125].sclr, @builtin_zero.q || mov luma_diff_2_AU[id=125].sload, @builtin_zero.q || mov phase_3_final_sum_AU[id=212].a, mult9_AU[id=208].q || mov phase_3_final_sum_AU[id=212].b, sum_out_w_rounding_AU[id=210].q || mov phase_3_final_sum_AU[id=212].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=212]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=212]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=212].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=212].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=212].sload, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].a, negate_and_8_rounded_AU[id=222].q || mov phase_4_final_sum_AU[id=226].b, lower_sum_AU[id=224].q || mov phase_4_final_sum_AU[id=226].enable, @builtin_one.q || mov phase_4_final_sum_AU[id=226]_enable_trigger@[mux].data1, @builtin_one.q || set phase_4_final_sum_AU[id=226]_enable_trigger@[mux].sel, 1 || mov phase_4_final_sum_AU[id=226].subNadd, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].sclr, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].sload, @builtin_zero.q || mov fu_id_9011_line1430_37.a, i_cpy_@[orgvar]_id_7817_line1422.q || mov fu_id_9011_line1430_37.b, width_0@[orgvar]_id_7792_line98.q || mov fu_id_9011_line1430_37.sign, @builtin_zero.q || mov fu_id_9011_line1430_37.equals, @builtin_one.q || mov fu_id_9011_line1430_37.less, @builtin_zero.q || mov fu_id_9011_line1430_37.invert, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7823_line1410.d, fu_id_9011_line1430_37.q || mov is_last_col_0@[orgvar]_id_7823_line1410.sclr, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7823_line1410.enable, @builtin_one.q || mov is_last_col_0@[orgvar]_id_7823_line1410_enable_trigger@[mux].data1, @builtin_one.q || set is_last_col_0@[orgvar]_id_7823_line1410_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, filter_result_2_AU.q || set dout_wdata@[mux].sel, 3 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_13995.a, pre_filter_result_AU[id=154].q || mov fu_id_13999.a, pre_filter_result_AU[id=154].q || mov fu_id_11755_line1251_27.a, fu_id_13995.q || mov fu_id_11755_line1251_27.b, @constant_0[w64].q || mov fu_id_11755_line1251_27.sign, @builtin_one.q || mov fu_id_11755_line1251_27.equals, @builtin_one.q || mov fu_id_11755_line1251_27.less, @builtin_one.q || mov fu_id_11755_line1251_27.invert, @builtin_one.q || mov fu_id_14001.a, pre_filter_result_AU[id=154].q || mov filter_result_2_AU.a, fu_id_13999.q || mov filter_result_2_AU.b, @constant_0[w10].q || mov filter_result_2_AU.l, @constant_1023[w10].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_14001.q || mov filter_result_2_AU.sload, fu_id_11755_line1251_27.q || mov i_cpy_@[orgvar]_id_7817_line1422.a, i_cpy_@[orgvar]_id_7817_line1422.q || mov i_cpy_@[orgvar]_id_7817_line1422.b, @constant_1[w10].q || mov i_cpy_@[orgvar]_id_7817_line1422.enable, @builtin_one.q || mov i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].data1, @builtin_one.q || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 1 || mov i_cpy_@[orgvar]_id_7817_line1422.subNadd, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7817_line1422.sclr, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7817_line1422.sload, i_cpy_@[orgvar]_id_7817_line1422_sload@[mux].q || mov i_cpy_@[orgvar]_id_7817_line1422_sload@[mux].data0, @builtin_zero.q || set i_cpy_@[orgvar]_id_7817_line1422_sload@[mux].sel, 0 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle inner_mux[id=159].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set cond593_0@[orgvar]_id_7835_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_1_id_7827_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_1_id_7831_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7837_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7847_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_14296_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_14299_enable_trigger@[mux].sel, 0 || set times_7_AU[id=168]_enable_trigger@[mux].sel, 0 || set negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].sel, 0 || set negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].sel, 0 || set lower_sum_AU[id=186]_enable_trigger@[mux].sel, 0 || set sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].sel, 0 || set mult9_AU[id=208]_enable_trigger@[mux].sel, 0 || set negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].sel, 0 || set lower_sum_AU[id=224]_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_3_id_7843_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set luma_diff_1_AU[id=123]_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set phase_0_result_0_comb_id_14314_enable_trigger@[mux].sel, 0 || set phase_2_result_0_comb_id_14317_enable_trigger@[mux].sel, 0 || set phase_3_result_0_comb_id_14329_enable_trigger@[mux].sel, 0 || set phase_4_result_0_comb_id_14332_enable_trigger@[mux].sel, 0 || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
3e 0808204038780000  nop || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=0].l, kernel_AU[fuarr=4].q || mov kernel_AU[fuarr=0].enable, kernel_AU[fuarr=0]_enable@[mux].q || mov kernel_AU[fuarr=0]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=0]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=0].sclr, kernel_AU[fuarr=0]_sclr@[mux].q || mov kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=0].sload, kernel_AU[fuarr=0]_sload@[mux].q || mov kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=4].l, kernel_AU[fuarr=8].q || mov kernel_AU[fuarr=4].enable, kernel_AU[fuarr=4]_enable@[mux].q || mov kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=4].sclr, kernel_AU[fuarr=4]_sclr@[mux].q || mov kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=4].sload, kernel_AU[fuarr=4]_sload@[mux].q || mov kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=8].l, kernel_AU[fuarr=12].q || mov kernel_AU[fuarr=8].enable, kernel_AU[fuarr=8]_enable@[mux].q || mov kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=8].sclr, kernel_AU[fuarr=8]_sclr@[mux].q || mov kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=8].sload, kernel_AU[fuarr=8]_sload@[mux].q || mov kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_13531.a, run_out_of_pixels_this_row_switch_0_comb_id_14296.q || mov fu_id_13531.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.q || mov fu_id_13533.a, run_out_of_pixels_this_row_switch_0_comb_id_14296.q || mov fu_id_13533.b, only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.q || mov kernel_AU[fuarr=12].a, mirror_kernel_AU[fuarr=0].q || mov kernel_AU[fuarr=12].b, @constant_0[w10].q || mov kernel_AU[fuarr=12].l, kernel_AU[fuarr=12]_l@[mux].q || mov kernel_AU[fuarr=12]_l@[mux].data1, just_read_@[orgvar]_id_7811_line466.q || set kernel_AU[fuarr=12]_l@[mux].sel, 1 || mov kernel_AU[fuarr=12]_lua.a, fu_id_13531.q || mov kernel_AU[fuarr=12]_lua.b, fu_id_13533.q || mov kernel_AU[fuarr=12]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=12].enable, kernel_AU[fuarr=12]_enable@[mux].q || mov kernel_AU[fuarr=12]_enable@[mux].data1, kernel_AU[fuarr=12]_lua.q || set kernel_AU[fuarr=12]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=12].sload, kernel_AU[fuarr=12]_sload@[mux].q || mov kernel_AU[fuarr=12]_sload@[mux].data2, fu_id_13531.q || set kernel_AU[fuarr=12]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=12].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=12].sclr, kernel_AU[fuarr=12]_sclr@[mux].q || mov kernel_AU[fuarr=12]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=12]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].l, mirror_kernel_srcs_12_0_comb_id_14302.q || mov mirror_kernel_AU[fuarr=0].enable, mirror_kernel_AU[fuarr=0]_enable@[mux].q || mov mirror_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_14213.q || set mirror_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=0].sclr, mirror_kernel_AU[fuarr=0]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=0].sload, mirror_kernel_AU[fuarr=0]_sload@[mux].q || mov mirror_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data3, cond606_0@[orgvar]_id_7837.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 8 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond606_0@[orgvar]_id_7847.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data3, fu_id_12469_line1424_27.q || set @pc_usenextpc_trigger@[mux].sel, 8 || set @pc_nextpc[consts].index, 59 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_12469_line1424_27.a, i_@[orgvar]_id_7820_line463.q || mov fu_id_12469_line1424_27.b, width_0@[orgvar]_id_7792_line98.q || mov fu_id_12469_line1424_27.sign, @builtin_zero.q || mov fu_id_12469_line1424_27.equals, @builtin_zero.q || mov fu_id_12469_line1424_27.less, @builtin_one.q || mov fu_id_12469_line1424_27.invert, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_1_comb_id_14305.d, run_out_of_pixels_this_row_2_stage_2_id_7833.q || mov run_out_of_pixels_this_row_switch_1_comb_id_14305.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_switch_1_comb_id_14305.enable, @builtin_one.q || mov run_out_of_pixels_this_row_switch_1_comb_id_14305_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_switch_1_comb_id_14305_enable_trigger@[mux].sel, 1 || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.d, only_just_run_out_of_pix_this_row_0_stage_2_id_7829.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.sclr, @builtin_zero.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable, @builtin_one.q || mov only_just_run_out_of_pix_this_row_switch_1_comb_id_14308_enable_trigger@[mux].data1, @builtin_one.q || set only_just_run_out_of_pix_this_row_switch_1_comb_id_14308_enable_trigger@[mux].sel, 1 || mov fu_id_13693.a, kernel_AU[fuarr=4].q || mov fu_id_13763.a, phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.q || mov fu_id_13763.b, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov inner_mux[id=153].a, inner_mux[id=153]_a@[mux].q || mov inner_mux[id=153]_a@[mux].data0, phase_2_result_0_comb_id_14317.q || set inner_mux[id=153]_a@[mux].sel, 0 || mov inner_mux[id=153].b, @constant_0[w64].q || mov inner_mux[id=153].l, inner_mux[id=153]_l@[mux].q || mov inner_mux[id=153]_l@[mux].data0, fu_id_13693.q || set inner_mux[id=153]_l@[mux].sel, 0 || mov inner_mux[id=153].enable, @builtin_one.q || mov inner_mux[id=153].sload, fu_id_13763.q || mov inner_mux[id=153].subNadd, @builtin_zero.q || mov inner_mux[id=153].sclr, @builtin_zero.q || mov fu_id_13767.a, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov fu_id_13767.b, phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.q || mov pre_filter_result_AU[id=149].a, inner_mux[id=153].q || mov pre_filter_result_AU[id=149].b, @constant_0[w64].q || mov pre_filter_result_AU[id=149].l, pre_filter_result_AU[id=149]_l@[mux].q || mov pre_filter_result_AU[id=149]_l@[mux].data0, phase_0_result_0_comb_id_14314.q || set pre_filter_result_AU[id=149]_l@[mux].sel, 0 || mov pre_filter_result_AU[id=149].enable, @builtin_one.q || mov pre_filter_result_AU[id=149]_enable_trigger@[mux].data1, @builtin_one.q || set pre_filter_result_AU[id=149]_enable_trigger@[mux].sel, 1 || mov pre_filter_result_AU[id=149].sload, fu_id_13767.q || mov pre_filter_result_AU[id=149].subNadd, @builtin_zero.q || mov pre_filter_result_AU[id=149].sclr, @builtin_zero.q || mov fu_id_13705.a, phase_0_final_sum_AU[id=174].q || mov fu_id_13745.a, phase_2_final_sum_AU[id=188].q || mov phase_2_for_later_REG[fuarr=2].d, fu_id_13745.q || mov phase_2_for_later_REG[fuarr=2].sclr, @builtin_zero.q || mov phase_2_for_later_REG[fuarr=2].enable, @builtin_one.q || mov phase_2_for_later_REG[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_for_later_REG[fuarr=2]_enable_trigger@[mux].sel, 1 || mov fu_id_13647.a, luma_diff_2_AU[id=125].q || mov fu_id_9091_line1316_75.a, fu_id_13647.q || mov fu_id_9091_line1316_75.b, @constant_0[w64].q || mov fu_id_9091_line1316_75.sign, @builtin_one.q || mov fu_id_9091_line1316_75.equals, @builtin_one.q || mov fu_id_9091_line1316_75.less, @builtin_one.q || mov fu_id_9091_line1316_75.invert, @builtin_one.q || mov fu_id_11359_line1366_118.a, fu_id_13647.q || mov fu_id_11359_line1366_118.b, @constant_18446744073709551615[w64].q || mov fu_id_11359_line1366_118.sign, @builtin_one.q || mov fu_id_11359_line1366_118.equals, @builtin_zero.q || mov fu_id_11359_line1366_118.less, @builtin_one.q || mov fu_id_11359_line1366_118.invert, @builtin_zero.q || mov fu_id_13901.a, fu_id_9091_line1316_75.q || mov fu_id_13901.b, fu_id_11359_line1366_118.q || mov phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.d, fu_id_13901.q || mov phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.sclr, @builtin_zero.q || mov phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable, @builtin_one.q || mov phase_shift_down_from_3_0@[orgvar]_id_7855_line1284_enable_trigger@[mux].data1, @builtin_one.q || set phase_shift_down_from_3_0@[orgvar]_id_7855_line1284_enable_trigger@[mux].sel, 1 || mov fu_id_13931.a, phase_3_final_sum_AU[id=212].q || mov fu_id_13971.a, phase_4_final_sum_AU[id=226].q || mov phase_0_result_1_comb_id_14320.d, fu_id_13705.q || mov phase_0_result_1_comb_id_14320.sclr, @builtin_zero.q || mov phase_0_result_1_comb_id_14320.enable, @builtin_one.q || mov phase_0_result_1_comb_id_14320_enable_trigger@[mux].data1, @builtin_one.q || set phase_0_result_1_comb_id_14320_enable_trigger@[mux].sel, 1 || mov phase_2_result_1_comb_id_14323.d, fu_id_13745.q || mov phase_2_result_1_comb_id_14323.sclr, @builtin_zero.q || mov phase_2_result_1_comb_id_14323.enable, @builtin_one.q || mov phase_2_result_1_comb_id_14323_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_result_1_comb_id_14323_enable_trigger@[mux].sel, 1 || mov phase_shift_up_from_3_0_comb_id_14326.d, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov phase_shift_up_from_3_0_comb_id_14326.sclr, @builtin_zero.q || mov phase_shift_up_from_3_0_comb_id_14326.enable, @builtin_one.q || mov phase_shift_up_from_3_0_comb_id_14326_enable_trigger@[mux].data1, @builtin_one.q || set phase_shift_up_from_3_0_comb_id_14326_enable_trigger@[mux].sel, 1 || mov phase_3_result_1_comb_id_14335.d, fu_id_13931.q || mov phase_3_result_1_comb_id_14335.sclr, @builtin_zero.q || mov phase_3_result_1_comb_id_14335.enable, @builtin_one.q || mov phase_3_result_1_comb_id_14335_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_result_1_comb_id_14335_enable_trigger@[mux].sel, 1 || mov phase_4_result_1_comb_id_14338.d, fu_id_13971.q || mov phase_4_result_1_comb_id_14338.sclr, @builtin_zero.q || mov phase_4_result_1_comb_id_14338.enable, @builtin_one.q || mov phase_4_result_1_comb_id_14338_enable_trigger@[mux].data1, @builtin_one.q || set phase_4_result_1_comb_id_14338_enable_trigger@[mux].sel, 1 || mov fu_id_13465.a, is_last_row_0@[orgvar]_id_7797_line1405.q || mov fu_id_13465.b, is_last_col_0@[orgvar]_id_7823_line1410.q || mov eop_0@[orgvar]_id_7825_line1401.d, fu_id_13465.q || mov eop_0@[orgvar]_id_7825_line1401.sclr, @builtin_zero.q || mov eop_0@[orgvar]_id_7825_line1401.enable, @builtin_one.q || mov eop_0@[orgvar]_id_7825_line1401_enable_trigger@[mux].data1, @builtin_one.q || set eop_0@[orgvar]_id_7825_line1401_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, filter_result_2_AU.q || set dout_wdata@[mux].sel, 3 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_12_0_comb_id_14302_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7837_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7847_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_0_comb_id_14296_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_0_comb_id_14299_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_0_stage_2_id_7829_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_2_stage_2_id_7833_enable_trigger@[mux].sel, 0 || set phase_0_final_sum_AU[id=174]_enable_trigger@[mux].sel, 0 || set phase_2_final_sum_AU[id=188]_enable_trigger@[mux].sel, 0 || set phase_3_final_sum_AU[id=212]_enable_trigger@[mux].sel, 0 || set phase_4_final_sum_AU[id=226]_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set luma_diff_2_AU[id=125]_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set phase_0_result_0_comb_id_14314_enable_trigger@[mux].sel, 0 || set phase_2_result_0_comb_id_14317_enable_trigger@[mux].sel, 0 || set phase_3_result_0_comb_id_14329_enable_trigger@[mux].sel, 0 || set phase_4_result_0_comb_id_14332_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set phase_shift_up_from_1_0@[orgvar]_id_7851_line1284_enable_trigger@[mux].sel, 0 || set phase_shift_down_from_1_0@[orgvar]_id_7853_line1284_enable_trigger@[mux].sel, 0 || set filter_result_2_AU_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 0 || set is_last_col_0@[orgvar]_id_7823_line1410_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
3f 0810300050040082  nop || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=5].l, kernel_AU[fuarr=9].q || mov kernel_AU[fuarr=5].enable, kernel_AU[fuarr=5]_enable@[mux].q || mov kernel_AU[fuarr=5]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=5].sclr, kernel_AU[fuarr=5]_sclr@[mux].q || mov kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=5].sload, kernel_AU[fuarr=5]_sload@[mux].q || mov kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=9].l, kernel_AU[fuarr=13].q || mov kernel_AU[fuarr=9].enable, kernel_AU[fuarr=9]_enable@[mux].q || mov kernel_AU[fuarr=9]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=9].sclr, kernel_AU[fuarr=9]_sclr@[mux].q || mov kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=9].sload, kernel_AU[fuarr=9]_sload@[mux].q || mov kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=9]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=13].l, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=13].enable, @builtin_one.q || mov kernel_AU[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=13].sclr, kernel_AU[fuarr=13]_sclr@[mux].q || mov kernel_AU[fuarr=13]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=13]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=13].sload, kernel_AU[fuarr=13]_sload@[mux].q || mov kernel_AU[fuarr=13]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=13]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data4, cond606_0@[orgvar]_id_7847.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond606_0@[orgvar]_id_7849.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov fu_id_13685.a, kernel_AU[fuarr=0].q || mov fu_id_13687.a, kernel_AU[fuarr=8].q || mov negate_and_2_AU[id=170].a, negate_and_2_AU[id=170]_a@[mux].q || mov negate_and_2_AU[id=170]_a@[mux].data0, fu_id_13685.q || set negate_and_2_AU[id=170]_a@[mux].sel, 0 || mov negate_and_2_AU[id=170].b, negate_and_2_AU[id=170]_b@[mux].q || mov negate_and_2_AU[id=170]_b@[mux].data0, fu_id_13687.q || set negate_and_2_AU[id=170]_b@[mux].sel, 0 || mov negate_and_2_AU[id=170].enable, @builtin_one.q || mov negate_and_2_AU[id=170]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_2_AU[id=170]_enable_trigger@[mux].sel, 1 || mov negate_and_2_AU[id=170].subNadd, @builtin_one.q || mov negate_and_2_AU[id=170].sclr, @builtin_zero.q || mov negate_and_2_AU[id=170].sload, @builtin_zero.q || mov fu_id_13691.a, kernel_AU[fuarr=4].q || mov fu_id_13693.a, kernel_AU[fuarr=4].q || mov times_7_AU[id=168].a, times_7_AU[id=168]_a@[mux].q || mov times_7_AU[id=168]_a@[mux].data0, fu_id_13691.q || set times_7_AU[id=168]_a@[mux].sel, 0 || mov times_7_AU[id=168].b, times_7_AU[id=168]_b@[mux].q || mov times_7_AU[id=168]_b@[mux].data0, fu_id_13693.q || set times_7_AU[id=168]_b@[mux].sel, 0 || mov times_7_AU[id=168].enable, @builtin_one.q || mov times_7_AU[id=168]_enable_trigger@[mux].data1, @builtin_one.q || set times_7_AU[id=168]_enable_trigger@[mux].sel, 1 || mov times_7_AU[id=168].subNadd, @builtin_one.q || mov times_7_AU[id=168].sclr, @builtin_zero.q || mov times_7_AU[id=168].sload, @builtin_zero.q || mov fu_id_13709.a, kernel_AU[fuarr=8].q || mov fu_id_13711.a, kernel_AU[fuarr=12].q || mov negate_and_8_AU[id=182].a, negate_and_8_AU[id=182]_a@[mux].q || mov negate_and_8_AU[id=182]_a@[mux].data0, fu_id_13709.q || set negate_and_8_AU[id=182]_a@[mux].sel, 0 || mov negate_and_8_AU[id=182].b, negate_and_8_AU[id=182]_b@[mux].q || mov negate_and_8_AU[id=182]_b@[mux].data0, fu_id_13711.q || set negate_and_8_AU[id=182]_b@[mux].sel, 0 || mov negate_and_8_AU[id=182].enable, @builtin_one.q || mov negate_and_8_AU[id=182]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_AU[id=182]_enable_trigger@[mux].sel, 1 || mov negate_and_8_AU[id=182].subNadd, @builtin_one.q || mov negate_and_8_AU[id=182].sclr, @builtin_zero.q || mov negate_and_8_AU[id=182].sload, @builtin_zero.q || mov fu_id_13715.a, kernel_AU[fuarr=4].q || mov fu_id_13717.a, kernel_AU[fuarr=4].q || mov times_28_AU[id=178].a, times_28_AU[id=178]_a@[mux].q || mov times_28_AU[id=178]_a@[mux].data0, fu_id_13715.q || set times_28_AU[id=178]_a@[mux].sel, 0 || mov times_28_AU[id=178].b, times_28_AU[id=178]_b@[mux].q || mov times_28_AU[id=178]_b@[mux].data0, fu_id_13717.q || set times_28_AU[id=178]_b@[mux].sel, 0 || mov times_28_AU[id=178].enable, @builtin_one.q || mov times_28_AU[id=178]_enable_trigger@[mux].data1, @builtin_one.q || set times_28_AU[id=178]_enable_trigger@[mux].sel, 1 || mov times_28_AU[id=178].subNadd, @builtin_one.q || mov times_28_AU[id=178].sclr, @builtin_zero.q || mov times_28_AU[id=178].sload, @builtin_zero.q || mov fu_id_13721.a, kernel_AU[fuarr=0].q || mov fu_id_13723.a, kernel_AU[fuarr=0].q || mov times_3_AU[id=180].a, times_3_AU[id=180]_a@[mux].q || mov times_3_AU[id=180]_a@[mux].data0, fu_id_13721.q || set times_3_AU[id=180]_a@[mux].sel, 0 || mov times_3_AU[id=180].b, times_3_AU[id=180]_b@[mux].q || mov times_3_AU[id=180]_b@[mux].data0, fu_id_13723.q || set times_3_AU[id=180]_b@[mux].sel, 0 || mov times_3_AU[id=180].enable, @builtin_one.q || mov times_3_AU[id=180]_enable_trigger@[mux].data1, @builtin_one.q || set times_3_AU[id=180]_enable_trigger@[mux].sel, 1 || mov times_3_AU[id=180].subNadd, @builtin_zero.q || mov times_3_AU[id=180].sclr, @builtin_zero.q || mov times_3_AU[id=180].sload, @builtin_zero.q || mov fu_id_13903.a, kernel_AU[fuarr=0].q || mov fu_id_13905.a, kernel_AU[fuarr=12].q || mov sum_outer_AU[id=204].a, sum_outer_AU[id=204]_a@[mux].q || mov sum_outer_AU[id=204]_a@[mux].data0, fu_id_13903.q || set sum_outer_AU[id=204]_a@[mux].sel, 0 || mov sum_outer_AU[id=204].b, sum_outer_AU[id=204]_b@[mux].q || mov sum_outer_AU[id=204]_b@[mux].data0, fu_id_13905.q || set sum_outer_AU[id=204]_b@[mux].sel, 0 || mov sum_outer_AU[id=204].enable, @builtin_one.q || mov sum_outer_AU[id=204]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=204]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=204].subNadd, @builtin_zero.q || mov sum_outer_AU[id=204].sclr, @builtin_zero.q || mov sum_outer_AU[id=204].sload, @builtin_zero.q || mov fu_id_13907.a, kernel_AU[fuarr=4].q || mov fu_id_13909.a, kernel_AU[fuarr=8].q || mov sum_mult9s_AU[id=206].a, sum_mult9s_AU[id=206]_a@[mux].q || mov sum_mult9s_AU[id=206]_a@[mux].data0, fu_id_13907.q || set sum_mult9s_AU[id=206]_a@[mux].sel, 0 || mov sum_mult9s_AU[id=206].b, sum_mult9s_AU[id=206]_b@[mux].q || mov sum_mult9s_AU[id=206]_b@[mux].data0, fu_id_13909.q || set sum_mult9s_AU[id=206]_b@[mux].sel, 0 || mov sum_mult9s_AU[id=206].enable, @builtin_one.q || mov sum_mult9s_AU[id=206]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=206]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=206].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=206].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=206].sload, @builtin_zero.q || mov fu_id_13935.a, kernel_AU[fuarr=4].q || mov fu_id_13937.a, kernel_AU[fuarr=0].q || mov negate_and_8_AU[id=220].a, negate_and_8_AU[id=220]_a@[mux].q || mov negate_and_8_AU[id=220]_a@[mux].data0, fu_id_13935.q || set negate_and_8_AU[id=220]_a@[mux].sel, 0 || mov negate_and_8_AU[id=220].b, negate_and_8_AU[id=220]_b@[mux].q || mov negate_and_8_AU[id=220]_b@[mux].data0, fu_id_13937.q || set negate_and_8_AU[id=220]_b@[mux].sel, 0 || mov negate_and_8_AU[id=220].enable, @builtin_one.q || mov negate_and_8_AU[id=220]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_AU[id=220]_enable_trigger@[mux].sel, 1 || mov negate_and_8_AU[id=220].subNadd, @builtin_one.q || mov negate_and_8_AU[id=220].sclr, @builtin_zero.q || mov negate_and_8_AU[id=220].sload, @builtin_zero.q || mov fu_id_13941.a, kernel_AU[fuarr=8].q || mov fu_id_13943.a, kernel_AU[fuarr=8].q || mov times_28_AU[id=216].a, times_28_AU[id=216]_a@[mux].q || mov times_28_AU[id=216]_a@[mux].data0, fu_id_13941.q || set times_28_AU[id=216]_a@[mux].sel, 0 || mov times_28_AU[id=216].b, times_28_AU[id=216]_b@[mux].q || mov times_28_AU[id=216]_b@[mux].data0, fu_id_13943.q || set times_28_AU[id=216]_b@[mux].sel, 0 || mov times_28_AU[id=216].enable, @builtin_one.q || mov times_28_AU[id=216]_enable_trigger@[mux].data1, @builtin_one.q || set times_28_AU[id=216]_enable_trigger@[mux].sel, 1 || mov times_28_AU[id=216].subNadd, @builtin_one.q || mov times_28_AU[id=216].sclr, @builtin_zero.q || mov times_28_AU[id=216].sload, @builtin_zero.q || mov fu_id_13947.a, kernel_AU[fuarr=12].q || mov fu_id_13949.a, kernel_AU[fuarr=12].q || mov times_3_AU[id=218].a, times_3_AU[id=218]_a@[mux].q || mov times_3_AU[id=218]_a@[mux].data0, fu_id_13947.q || set times_3_AU[id=218]_a@[mux].sel, 0 || mov times_3_AU[id=218].b, times_3_AU[id=218]_b@[mux].q || mov times_3_AU[id=218]_b@[mux].data0, fu_id_13949.q || set times_3_AU[id=218]_b@[mux].sel, 0 || mov times_3_AU[id=218].enable, @builtin_one.q || mov times_3_AU[id=218]_enable_trigger@[mux].data1, @builtin_one.q || set times_3_AU[id=218]_enable_trigger@[mux].sel, 1 || mov times_3_AU[id=218].subNadd, @builtin_zero.q || mov times_3_AU[id=218].sclr, @builtin_zero.q || mov times_3_AU[id=218].sload, @builtin_zero.q || mov fu_id_13771.a, pre_filter_result_AU[id=149].q || mov fu_id_13775.a, pre_filter_result_AU[id=149].q || mov fu_id_10376_line1190_25.a, fu_id_13771.q || mov fu_id_10376_line1190_25.b, @constant_0[w64].q || mov fu_id_10376_line1190_25.sign, @builtin_one.q || mov fu_id_10376_line1190_25.equals, @builtin_one.q || mov fu_id_10376_line1190_25.less, @builtin_one.q || mov fu_id_10376_line1190_25.invert, @builtin_one.q || mov fu_id_13777.a, pre_filter_result_AU[id=149].q || mov filter_result_AU.a, fu_id_13775.q || mov filter_result_AU.b, @constant_0[w10].q || mov filter_result_AU.l, @constant_1023[w10].q || mov filter_result_AU.enable, @builtin_one.q || mov filter_result_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_AU_enable_trigger@[mux].sel, 1 || mov filter_result_AU.subNadd, @builtin_zero.q || mov filter_result_AU.sclr, fu_id_13777.q || mov filter_result_AU.sload, fu_id_10376_line1190_25.q || mov fu_id_13791.a, kernel_AU[fuarr=6].q || mov fu_id_13763.a, phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.q || mov fu_id_13763.b, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov inner_mux[id=153].a, inner_mux[id=153]_a@[mux].q || mov inner_mux[id=153]_a@[mux].data1, phase_2_result_1_comb_id_14323.q || set inner_mux[id=153]_a@[mux].sel, 1 || mov inner_mux[id=153].b, @constant_0[w64].q || mov inner_mux[id=153].l, inner_mux[id=153]_l@[mux].q || mov inner_mux[id=153]_l@[mux].data1, fu_id_13791.q || set inner_mux[id=153]_l@[mux].sel, 1 || mov inner_mux[id=153].enable, @builtin_one.q || mov inner_mux[id=153].sload, fu_id_13763.q || mov inner_mux[id=153].subNadd, @builtin_zero.q || mov inner_mux[id=153].sclr, @builtin_zero.q || mov fu_id_13767.a, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov fu_id_13767.b, phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.q || mov pre_filter_result_AU[id=149].a, inner_mux[id=153].q || mov pre_filter_result_AU[id=149].b, @constant_0[w64].q || mov pre_filter_result_AU[id=149].l, pre_filter_result_AU[id=149]_l@[mux].q || mov pre_filter_result_AU[id=149]_l@[mux].data1, phase_0_result_1_comb_id_14320.q || set pre_filter_result_AU[id=149]_l@[mux].sel, 1 || mov pre_filter_result_AU[id=149].enable, @builtin_one.q || mov pre_filter_result_AU[id=149]_enable_trigger@[mux].data1, @builtin_one.q || set pre_filter_result_AU[id=149]_enable_trigger@[mux].sel, 1 || mov pre_filter_result_AU[id=149].sload, fu_id_13767.q || mov pre_filter_result_AU[id=149].subNadd, @builtin_zero.q || mov pre_filter_result_AU[id=149].sclr, @builtin_zero.q || mov fu_id_13987.a, phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.q || mov fu_id_13987.b, phase_shift_up_from_3_0_comb_id_14326.q || mov inner_mux[id=159].a, inner_mux[id=159]_a@[mux].q || mov inner_mux[id=159]_a@[mux].data0, phase_3_result_0_comb_id_14329.q || set inner_mux[id=159]_a@[mux].sel, 0 || mov inner_mux[id=159].b, @constant_0[w64].q || mov inner_mux[id=159].l, inner_mux[id=159]_l@[mux].q || mov inner_mux[id=159]_l@[mux].data0, phase_2_for_later_REG[fuarr=0].q || set inner_mux[id=159]_l@[mux].sel, 0 || mov inner_mux[id=159].enable, @builtin_one.q || mov inner_mux[id=159].sload, fu_id_13987.q || mov inner_mux[id=159].subNadd, @builtin_zero.q || mov inner_mux[id=159].sclr, @builtin_zero.q || mov fu_id_13991.a, phase_shift_up_from_3_0_comb_id_14326.q || mov fu_id_13991.b, phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.q || mov pre_filter_result_AU[id=154].a, inner_mux[id=159].q || mov pre_filter_result_AU[id=154].b, @constant_0[w64].q || mov pre_filter_result_AU[id=154].l, pre_filter_result_AU[id=154]_l@[mux].q || mov pre_filter_result_AU[id=154]_l@[mux].data0, phase_4_result_0_comb_id_14332.q || set pre_filter_result_AU[id=154]_l@[mux].sel, 0 || mov pre_filter_result_AU[id=154].enable, @builtin_one.q || mov pre_filter_result_AU[id=154]_enable_trigger@[mux].data1, @builtin_one.q || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 1 || mov pre_filter_result_AU[id=154].sload, fu_id_13991.q || mov pre_filter_result_AU[id=154].subNadd, @builtin_zero.q || mov pre_filter_result_AU[id=154].sclr, @builtin_zero.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, kernel_7_6_stage_2_id_14293.q || set dout_wdata@[mux].sel, 9 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data2, eop_0@[orgvar]_id_7825_line1401.q || set dout_eop@[mux].sel, 4 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7847_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_14305_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_14308_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set phase_3_result_0_comb_id_14329_enable_trigger@[mux].sel, 0 || set phase_4_result_0_comb_id_14332_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set phase_shift_up_from_1_0@[orgvar]_id_7851_line1284_enable_trigger@[mux].sel, 0 || set phase_shift_down_from_1_0@[orgvar]_id_7853_line1284_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set phase_shift_down_from_3_0@[orgvar]_id_7855_line1284_enable_trigger@[mux].sel, 0 || set phase_0_result_1_comb_id_14320_enable_trigger@[mux].sel, 0 || set phase_2_result_1_comb_id_14323_enable_trigger@[mux].sel, 0 || set phase_shift_up_from_3_0_comb_id_14326_enable_trigger@[mux].sel, 0 || set phase_3_result_1_comb_id_14335_enable_trigger@[mux].sel, 0 || set phase_4_result_1_comb_id_14338_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 0 || set eop_0@[orgvar]_id_7825_line1401_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
40 080020080003c043  nop || mov kernel_5_5_stage_1_id_7839.d, kernel_AU[fuarr=5].q || mov kernel_5_5_stage_1_id_7839.sclr, @builtin_zero.q || mov kernel_5_5_stage_1_id_7839.enable, @builtin_one.q || mov kernel_5_5_stage_1_id_7839_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_1_id_7839_enable_trigger@[mux].sel, 1 || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=2].l, kernel_AU[fuarr=6].q || mov kernel_AU[fuarr=2].enable, kernel_AU[fuarr=2]_enable@[mux].q || mov kernel_AU[fuarr=2]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=2]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=2].sclr, kernel_AU[fuarr=2]_sclr@[mux].q || mov kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=2].sload, kernel_AU[fuarr=2]_sload@[mux].q || mov kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=6].l, kernel_AU[fuarr=10].q || mov kernel_AU[fuarr=6].enable, kernel_AU[fuarr=6]_enable@[mux].q || mov kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=6].sclr, kernel_AU[fuarr=6]_sclr@[mux].q || mov kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=6].sload, kernel_AU[fuarr=6]_sload@[mux].q || mov kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=10].l, kernel_AU[fuarr=14].q || mov kernel_AU[fuarr=10].enable, kernel_AU[fuarr=10]_enable@[mux].q || mov kernel_AU[fuarr=10]_enable@[mux].data2, fu_id_14213.q || set kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=10].sclr, kernel_AU[fuarr=10]_sclr@[mux].q || mov kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=10].sload, kernel_AU[fuarr=10]_sload@[mux].q || mov kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=10]_sload@[mux].sel, 1 || mov fu_id_13605.a, run_out_of_pixels_this_row_switch_1_comb_id_14305.q || mov fu_id_13605.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.q || mov fu_id_13607.a, run_out_of_pixels_this_row_switch_1_comb_id_14305.q || mov fu_id_13607.b, only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.q || mov kernel_AU[fuarr=14].a, mirror_kernel_AU[fuarr=2].q || mov kernel_AU[fuarr=14].b, @constant_0[w10].q || mov kernel_AU[fuarr=14].l, kernel_AU[fuarr=14]_l@[mux].q || mov kernel_AU[fuarr=14]_l@[mux].data1, just_read_@[orgvar]_id_7811_line466.q || set kernel_AU[fuarr=14]_l@[mux].sel, 1 || mov kernel_AU[fuarr=14]_lua.a, fu_id_13605.q || mov kernel_AU[fuarr=14]_lua.b, fu_id_13607.q || mov kernel_AU[fuarr=14]_lua.c, @builtin_one.q || mov kernel_AU[fuarr=14].enable, kernel_AU[fuarr=14]_enable@[mux].q || mov kernel_AU[fuarr=14]_enable@[mux].data1, kernel_AU[fuarr=14]_lua.q || set kernel_AU[fuarr=14]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=14]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=14].sload, kernel_AU[fuarr=14]_sload@[mux].q || mov kernel_AU[fuarr=14]_sload@[mux].data2, fu_id_13605.q || set kernel_AU[fuarr=14]_sload@[mux].sel, 4 || mov kernel_AU[fuarr=14].subNadd, @builtin_zero.q || mov kernel_AU[fuarr=14].sclr, kernel_AU[fuarr=14]_sclr@[mux].q || mov kernel_AU[fuarr=14]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=14]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].l, mirror_kernel_srcs_14_0_comb_id_14311.q || mov mirror_kernel_AU[fuarr=2].enable, mirror_kernel_AU[fuarr=2]_enable@[mux].q || mov mirror_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_14213.q || set mirror_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov mirror_kernel_AU[fuarr=2].sclr, mirror_kernel_AU[fuarr=2]_sclr@[mux].q || mov mirror_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set mirror_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov mirror_kernel_AU[fuarr=2].sload, mirror_kernel_AU[fuarr=2]_sload@[mux].q || mov mirror_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set mirror_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov just_read_@[orgvar]_id_7811_line466.d, din.rdata || mov just_read_@[orgvar]_id_7811_line466.sclr, @builtin_zero.q || cmov just_read_@[orgvar]_id_7811_line466.enable, @builtin_one.q, @builtin_one.q || mov just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].data5, cond606_0@[orgvar]_id_7849.q || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 32 || mov fu_id_13697.a, negate_and_2_AU[id=170].q || mov negate_and_2_rounded_AU[id=172].a, fu_id_13697.q || mov negate_and_2_rounded_AU[id=172].b, @constant_4[w64].q || mov negate_and_2_rounded_AU[id=172].enable, @builtin_one.q || mov negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].sel, 1 || mov negate_and_2_rounded_AU[id=172].subNadd, @builtin_zero.q || mov negate_and_2_rounded_AU[id=172].sclr, @builtin_zero.q || mov negate_and_2_rounded_AU[id=172].sload, @builtin_zero.q || mov fu_id_13727.a, negate_and_8_AU[id=182].q || mov negate_and_8_rounded_AU[id=184].a, fu_id_13727.q || mov negate_and_8_rounded_AU[id=184].b, @constant_16[w64].q || mov negate_and_8_rounded_AU[id=184].enable, @builtin_one.q || mov negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].sel, 1 || mov negate_and_8_rounded_AU[id=184].subNadd, @builtin_zero.q || mov negate_and_8_rounded_AU[id=184].sclr, @builtin_zero.q || mov negate_and_8_rounded_AU[id=184].sload, @builtin_zero.q || mov fu_id_13739.a, times_28_AU[id=178].q || mov fu_id_13741.a, times_3_AU[id=180].q || mov lower_sum_AU[id=186].a, fu_id_13739.q || mov lower_sum_AU[id=186].b, fu_id_13741.q || mov lower_sum_AU[id=186].enable, @builtin_one.q || mov lower_sum_AU[id=186]_enable_trigger@[mux].data1, @builtin_one.q || set lower_sum_AU[id=186]_enable_trigger@[mux].sel, 1 || mov lower_sum_AU[id=186].subNadd, @builtin_one.q || mov lower_sum_AU[id=186].sclr, @builtin_zero.q || mov lower_sum_AU[id=186].sload, @builtin_zero.q || mov fu_id_13913.a, sum_outer_AU[id=204].q || mov sum_out_w_rounding_AU[id=210].a, fu_id_13913.q || mov sum_out_w_rounding_AU[id=210].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=210].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=210].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=210].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=210].sload, @builtin_zero.q || mov fu_id_13925.a, sum_mult9s_AU[id=206].q || mov fu_id_13927.a, sum_mult9s_AU[id=206].q || mov mult9_AU[id=208].a, fu_id_13925.q || mov mult9_AU[id=208].b, fu_id_13927.q || mov mult9_AU[id=208].enable, @builtin_one.q || mov mult9_AU[id=208]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=208]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=208].subNadd, @builtin_zero.q || mov mult9_AU[id=208].sclr, @builtin_zero.q || mov mult9_AU[id=208].sload, @builtin_zero.q || mov fu_id_13953.a, negate_and_8_AU[id=220].q || mov negate_and_8_rounded_AU[id=222].a, fu_id_13953.q || mov negate_and_8_rounded_AU[id=222].b, @constant_16[w64].q || mov negate_and_8_rounded_AU[id=222].enable, @builtin_one.q || mov negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].sel, 1 || mov negate_and_8_rounded_AU[id=222].subNadd, @builtin_zero.q || mov negate_and_8_rounded_AU[id=222].sclr, @builtin_zero.q || mov negate_and_8_rounded_AU[id=222].sload, @builtin_zero.q || mov fu_id_13965.a, times_28_AU[id=216].q || mov fu_id_13967.a, times_3_AU[id=218].q || mov lower_sum_AU[id=224].a, fu_id_13965.q || mov lower_sum_AU[id=224].b, fu_id_13967.q || mov lower_sum_AU[id=224].enable, @builtin_one.q || mov lower_sum_AU[id=224]_enable_trigger@[mux].data1, @builtin_one.q || set lower_sum_AU[id=224]_enable_trigger@[mux].sel, 1 || mov lower_sum_AU[id=224].subNadd, @builtin_one.q || mov lower_sum_AU[id=224].sclr, @builtin_zero.q || mov lower_sum_AU[id=224].sload, @builtin_zero.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, filter_result_AU.q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_13771.a, pre_filter_result_AU[id=149].q || mov fu_id_13775.a, pre_filter_result_AU[id=149].q || mov fu_id_10376_line1190_25.a, fu_id_13771.q || mov fu_id_10376_line1190_25.b, @constant_0[w64].q || mov fu_id_10376_line1190_25.sign, @builtin_one.q || mov fu_id_10376_line1190_25.equals, @builtin_one.q || mov fu_id_10376_line1190_25.less, @builtin_one.q || mov fu_id_10376_line1190_25.invert, @builtin_one.q || mov fu_id_13777.a, pre_filter_result_AU[id=149].q || mov filter_result_AU.a, fu_id_13775.q || mov filter_result_AU.b, @constant_0[w10].q || mov filter_result_AU.l, @constant_1023[w10].q || mov filter_result_AU.enable, @builtin_one.q || mov filter_result_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_AU_enable_trigger@[mux].sel, 1 || mov filter_result_AU.subNadd, @builtin_zero.q || mov filter_result_AU.sclr, fu_id_13777.q || mov filter_result_AU.sload, fu_id_10376_line1190_25.q || mov fu_id_13995.a, pre_filter_result_AU[id=154].q || mov fu_id_13999.a, pre_filter_result_AU[id=154].q || mov fu_id_11755_line1251_27.a, fu_id_13995.q || mov fu_id_11755_line1251_27.b, @constant_0[w64].q || mov fu_id_11755_line1251_27.sign, @builtin_one.q || mov fu_id_11755_line1251_27.equals, @builtin_one.q || mov fu_id_11755_line1251_27.less, @builtin_one.q || mov fu_id_11755_line1251_27.invert, @builtin_one.q || mov fu_id_14001.a, pre_filter_result_AU[id=154].q || mov filter_result_2_AU.a, fu_id_13999.q || mov filter_result_2_AU.b, @constant_0[w10].q || mov filter_result_2_AU.l, @constant_1023[w10].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_14001.q || mov filter_result_2_AU.sload, fu_id_11755_line1251_27.q || mov fu_id_13987.a, phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.q || mov fu_id_13987.b, phase_shift_up_from_3_0_comb_id_14326.q || mov inner_mux[id=159].a, inner_mux[id=159]_a@[mux].q || mov inner_mux[id=159]_a@[mux].data1, phase_3_result_1_comb_id_14335.q || set inner_mux[id=159]_a@[mux].sel, 1 || mov inner_mux[id=159].b, @constant_0[w64].q || mov inner_mux[id=159].l, inner_mux[id=159]_l@[mux].q || mov inner_mux[id=159]_l@[mux].data1, phase_2_for_later_REG[fuarr=2].q || set inner_mux[id=159]_l@[mux].sel, 1 || mov inner_mux[id=159].enable, @builtin_one.q || mov inner_mux[id=159].sload, fu_id_13987.q || mov inner_mux[id=159].subNadd, @builtin_zero.q || mov inner_mux[id=159].sclr, @builtin_zero.q || mov fu_id_13991.a, phase_shift_up_from_3_0_comb_id_14326.q || mov fu_id_13991.b, phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.q || mov pre_filter_result_AU[id=154].a, inner_mux[id=159].q || mov pre_filter_result_AU[id=154].b, @constant_0[w64].q || mov pre_filter_result_AU[id=154].l, pre_filter_result_AU[id=154]_l@[mux].q || mov pre_filter_result_AU[id=154]_l@[mux].data1, phase_4_result_1_comb_id_14338.q || set pre_filter_result_AU[id=154]_l@[mux].sel, 1 || mov pre_filter_result_AU[id=154].enable, @builtin_one.q || mov pre_filter_result_AU[id=154]_enable_trigger@[mux].data1, @builtin_one.q || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 1 || mov pre_filter_result_AU[id=154].sload, fu_id_13991.q || mov pre_filter_result_AU[id=154].subNadd, @builtin_zero.q || mov pre_filter_result_AU[id=154].sclr, @builtin_zero.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle inner_mux[id=153].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set mirror_kernel_srcs_14_0_comb_id_14311_enable_trigger@[mux].sel, 0 || set cond606_0@[orgvar]_id_7849_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_switch_1_comb_id_14305_enable_trigger@[mux].sel, 0 || set only_just_run_out_of_pix_this_row_switch_1_comb_id_14308_enable_trigger@[mux].sel, 0 || set negate_and_2_AU[id=170]_enable_trigger@[mux].sel, 0 || set times_7_AU[id=168]_enable_trigger@[mux].sel, 0 || set negate_and_8_AU[id=182]_enable_trigger@[mux].sel, 0 || set times_28_AU[id=178]_enable_trigger@[mux].sel, 0 || set times_3_AU[id=180]_enable_trigger@[mux].sel, 0 || set sum_outer_AU[id=204]_enable_trigger@[mux].sel, 0 || set sum_mult9s_AU[id=206]_enable_trigger@[mux].sel, 0 || set negate_and_8_AU[id=220]_enable_trigger@[mux].sel, 0 || set times_28_AU[id=216]_enable_trigger@[mux].sel, 0 || set times_3_AU[id=218]_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set pre_filter_result_AU[id=149]_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set phase_shift_down_from_3_0@[orgvar]_id_7855_line1284_enable_trigger@[mux].sel, 0 || set phase_shift_up_from_3_0_comb_id_14326_enable_trigger@[mux].sel, 0 || set phase_3_result_1_comb_id_14335_enable_trigger@[mux].sel, 0 || set phase_4_result_1_comb_id_14338_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
41 08002008001030a0  nop || mov kernel_5_5_stage_2_id_7841.d, kernel_5_5_stage_1_id_7839.q || mov kernel_5_5_stage_2_id_7841.sclr, @builtin_zero.q || mov kernel_5_5_stage_2_id_7841.enable, @builtin_one.q || mov kernel_5_5_stage_2_id_7841_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_2_id_7841_enable_trigger@[mux].sel, 1 || mov fu_id_14213.a, just_read_@[orgvar]_id_7811_line466.q || mov fu_id_14213.b, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=3].l, kernel_AU[fuarr=7].q || mov kernel_AU[fuarr=3].enable, kernel_AU[fuarr=3]_enable@[mux].q || mov kernel_AU[fuarr=3]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=3].sclr, kernel_AU[fuarr=3]_sclr@[mux].q || mov kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=3].sload, kernel_AU[fuarr=3]_sload@[mux].q || mov kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=7].l, kernel_AU[fuarr=7]_l@[mux].q || mov kernel_AU[fuarr=7]_l@[mux].data0, kernel_AU[fuarr=11].q || set kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov kernel_AU[fuarr=7].enable, kernel_AU[fuarr=7]_enable@[mux].q || mov kernel_AU[fuarr=7]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=7].sclr, kernel_AU[fuarr=7]_sclr@[mux].q || mov kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=7].sload, kernel_AU[fuarr=7]_sload@[mux].q || mov kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=11].l, kernel_AU[fuarr=15].q || mov kernel_AU[fuarr=11].enable, kernel_AU[fuarr=11]_enable@[mux].q || mov kernel_AU[fuarr=11]_enable@[mux].data1, fu_id_14213.q || set kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=11].sclr, kernel_AU[fuarr=11]_sclr@[mux].q || mov kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=11].sload, kernel_AU[fuarr=11]_sload@[mux].q || mov kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=11]_sload@[mux].sel, 1 || mov kernel_AU[fuarr=15].l, just_read_@[orgvar]_id_7811_line466.q || mov kernel_AU[fuarr=15].enable, @builtin_one.q || mov kernel_AU[fuarr=15]_enable_trigger@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 1 || mov kernel_AU[fuarr=15].sclr, kernel_AU[fuarr=15]_sclr@[mux].q || mov kernel_AU[fuarr=15]_sclr@[mux].data0, @builtin_zero.q || set kernel_AU[fuarr=15]_sclr@[mux].sel, 0 || mov kernel_AU[fuarr=15].sload, kernel_AU[fuarr=15]_sload@[mux].q || mov kernel_AU[fuarr=15]_sload@[mux].data1, @builtin_one.q || set kernel_AU[fuarr=15]_sload@[mux].sel, 1 || mov phase_0_final_sum_AU[id=174].a, negate_and_2_rounded_AU[id=172].q || mov phase_0_final_sum_AU[id=174].b, times_7_AU[id=168].q || mov phase_0_final_sum_AU[id=174].enable, @builtin_one.q || mov phase_0_final_sum_AU[id=174]_enable_trigger@[mux].data1, @builtin_one.q || set phase_0_final_sum_AU[id=174]_enable_trigger@[mux].sel, 1 || mov phase_0_final_sum_AU[id=174].subNadd, @builtin_zero.q || mov phase_0_final_sum_AU[id=174].sclr, @builtin_zero.q || mov phase_0_final_sum_AU[id=174].sload, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].a, negate_and_8_rounded_AU[id=184].q || mov phase_2_final_sum_AU[id=188].b, lower_sum_AU[id=186].q || mov phase_2_final_sum_AU[id=188].enable, @builtin_one.q || mov phase_2_final_sum_AU[id=188]_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_final_sum_AU[id=188]_enable_trigger@[mux].sel, 1 || mov phase_2_final_sum_AU[id=188].subNadd, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].sclr, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].sload, @builtin_zero.q || mov fu_id_13783.a, kernel_AU[fuarr=2].q || mov fu_id_13785.a, kernel_AU[fuarr=10].q || mov negate_and_2_AU[id=170].a, negate_and_2_AU[id=170]_a@[mux].q || mov negate_and_2_AU[id=170]_a@[mux].data1, fu_id_13783.q || set negate_and_2_AU[id=170]_a@[mux].sel, 1 || mov negate_and_2_AU[id=170].b, negate_and_2_AU[id=170]_b@[mux].q || mov negate_and_2_AU[id=170]_b@[mux].data1, fu_id_13785.q || set negate_and_2_AU[id=170]_b@[mux].sel, 1 || mov negate_and_2_AU[id=170].enable, @builtin_one.q || mov negate_and_2_AU[id=170]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_2_AU[id=170]_enable_trigger@[mux].sel, 1 || mov negate_and_2_AU[id=170].subNadd, @builtin_one.q || mov negate_and_2_AU[id=170].sclr, @builtin_zero.q || mov negate_and_2_AU[id=170].sload, @builtin_zero.q || mov fu_id_13789.a, kernel_AU[fuarr=6].q || mov fu_id_13791.a, kernel_AU[fuarr=6].q || mov times_7_AU[id=168].a, times_7_AU[id=168]_a@[mux].q || mov times_7_AU[id=168]_a@[mux].data1, fu_id_13789.q || set times_7_AU[id=168]_a@[mux].sel, 1 || mov times_7_AU[id=168].b, times_7_AU[id=168]_b@[mux].q || mov times_7_AU[id=168]_b@[mux].data1, fu_id_13791.q || set times_7_AU[id=168]_b@[mux].sel, 1 || mov times_7_AU[id=168].enable, @builtin_one.q || mov times_7_AU[id=168]_enable_trigger@[mux].data1, @builtin_one.q || set times_7_AU[id=168]_enable_trigger@[mux].sel, 1 || mov times_7_AU[id=168].subNadd, @builtin_one.q || mov times_7_AU[id=168].sclr, @builtin_zero.q || mov times_7_AU[id=168].sload, @builtin_zero.q || mov fu_id_13807.a, kernel_AU[fuarr=10].q || mov fu_id_13809.a, kernel_AU[fuarr=14].q || mov negate_and_8_AU[id=182].a, negate_and_8_AU[id=182]_a@[mux].q || mov negate_and_8_AU[id=182]_a@[mux].data1, fu_id_13807.q || set negate_and_8_AU[id=182]_a@[mux].sel, 1 || mov negate_and_8_AU[id=182].b, negate_and_8_AU[id=182]_b@[mux].q || mov negate_and_8_AU[id=182]_b@[mux].data1, fu_id_13809.q || set negate_and_8_AU[id=182]_b@[mux].sel, 1 || mov negate_and_8_AU[id=182].enable, @builtin_one.q || mov negate_and_8_AU[id=182]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_AU[id=182]_enable_trigger@[mux].sel, 1 || mov negate_and_8_AU[id=182].subNadd, @builtin_one.q || mov negate_and_8_AU[id=182].sclr, @builtin_zero.q || mov negate_and_8_AU[id=182].sload, @builtin_zero.q || mov fu_id_13813.a, kernel_AU[fuarr=6].q || mov fu_id_13815.a, kernel_AU[fuarr=6].q || mov times_28_AU[id=178].a, times_28_AU[id=178]_a@[mux].q || mov times_28_AU[id=178]_a@[mux].data1, fu_id_13813.q || set times_28_AU[id=178]_a@[mux].sel, 1 || mov times_28_AU[id=178].b, times_28_AU[id=178]_b@[mux].q || mov times_28_AU[id=178]_b@[mux].data1, fu_id_13815.q || set times_28_AU[id=178]_b@[mux].sel, 1 || mov times_28_AU[id=178].enable, @builtin_one.q || mov times_28_AU[id=178]_enable_trigger@[mux].data1, @builtin_one.q || set times_28_AU[id=178]_enable_trigger@[mux].sel, 1 || mov times_28_AU[id=178].subNadd, @builtin_one.q || mov times_28_AU[id=178].sclr, @builtin_zero.q || mov times_28_AU[id=178].sload, @builtin_zero.q || mov fu_id_13819.a, kernel_AU[fuarr=2].q || mov fu_id_13821.a, kernel_AU[fuarr=2].q || mov times_3_AU[id=180].a, times_3_AU[id=180]_a@[mux].q || mov times_3_AU[id=180]_a@[mux].data1, fu_id_13819.q || set times_3_AU[id=180]_a@[mux].sel, 1 || mov times_3_AU[id=180].b, times_3_AU[id=180]_b@[mux].q || mov times_3_AU[id=180]_b@[mux].data1, fu_id_13821.q || set times_3_AU[id=180]_b@[mux].sel, 1 || mov times_3_AU[id=180].enable, @builtin_one.q || mov times_3_AU[id=180]_enable_trigger@[mux].data1, @builtin_one.q || set times_3_AU[id=180]_enable_trigger@[mux].sel, 1 || mov times_3_AU[id=180].subNadd, @builtin_zero.q || mov times_3_AU[id=180].sclr, @builtin_zero.q || mov times_3_AU[id=180].sload, @builtin_zero.q || mov phase_3_final_sum_AU[id=212].a, mult9_AU[id=208].q || mov phase_3_final_sum_AU[id=212].b, sum_out_w_rounding_AU[id=210].q || mov phase_3_final_sum_AU[id=212].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=212]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=212]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=212].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=212].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=212].sload, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].a, negate_and_8_rounded_AU[id=222].q || mov phase_4_final_sum_AU[id=226].b, lower_sum_AU[id=224].q || mov phase_4_final_sum_AU[id=226].enable, @builtin_one.q || mov phase_4_final_sum_AU[id=226]_enable_trigger@[mux].data1, @builtin_one.q || set phase_4_final_sum_AU[id=226]_enable_trigger@[mux].sel, 1 || mov phase_4_final_sum_AU[id=226].subNadd, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].sclr, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].sload, @builtin_zero.q || mov fu_id_14005.a, kernel_AU[fuarr=2].q || mov fu_id_14007.a, kernel_AU[fuarr=14].q || mov sum_outer_AU[id=204].a, sum_outer_AU[id=204]_a@[mux].q || mov sum_outer_AU[id=204]_a@[mux].data1, fu_id_14005.q || set sum_outer_AU[id=204]_a@[mux].sel, 1 || mov sum_outer_AU[id=204].b, sum_outer_AU[id=204]_b@[mux].q || mov sum_outer_AU[id=204]_b@[mux].data1, fu_id_14007.q || set sum_outer_AU[id=204]_b@[mux].sel, 1 || mov sum_outer_AU[id=204].enable, @builtin_one.q || mov sum_outer_AU[id=204]_enable_trigger@[mux].data1, @builtin_one.q || set sum_outer_AU[id=204]_enable_trigger@[mux].sel, 1 || mov sum_outer_AU[id=204].subNadd, @builtin_zero.q || mov sum_outer_AU[id=204].sclr, @builtin_zero.q || mov sum_outer_AU[id=204].sload, @builtin_zero.q || mov fu_id_14009.a, kernel_AU[fuarr=6].q || mov fu_id_14011.a, kernel_AU[fuarr=10].q || mov sum_mult9s_AU[id=206].a, sum_mult9s_AU[id=206]_a@[mux].q || mov sum_mult9s_AU[id=206]_a@[mux].data1, fu_id_14009.q || set sum_mult9s_AU[id=206]_a@[mux].sel, 1 || mov sum_mult9s_AU[id=206].b, sum_mult9s_AU[id=206]_b@[mux].q || mov sum_mult9s_AU[id=206]_b@[mux].data1, fu_id_14011.q || set sum_mult9s_AU[id=206]_b@[mux].sel, 1 || mov sum_mult9s_AU[id=206].enable, @builtin_one.q || mov sum_mult9s_AU[id=206]_enable_trigger@[mux].data1, @builtin_one.q || set sum_mult9s_AU[id=206]_enable_trigger@[mux].sel, 1 || mov sum_mult9s_AU[id=206].subNadd, @builtin_zero.q || mov sum_mult9s_AU[id=206].sclr, @builtin_zero.q || mov sum_mult9s_AU[id=206].sload, @builtin_zero.q || mov fu_id_14037.a, kernel_AU[fuarr=6].q || mov fu_id_14039.a, kernel_AU[fuarr=2].q || mov negate_and_8_AU[id=220].a, negate_and_8_AU[id=220]_a@[mux].q || mov negate_and_8_AU[id=220]_a@[mux].data1, fu_id_14037.q || set negate_and_8_AU[id=220]_a@[mux].sel, 1 || mov negate_and_8_AU[id=220].b, negate_and_8_AU[id=220]_b@[mux].q || mov negate_and_8_AU[id=220]_b@[mux].data1, fu_id_14039.q || set negate_and_8_AU[id=220]_b@[mux].sel, 1 || mov negate_and_8_AU[id=220].enable, @builtin_one.q || mov negate_and_8_AU[id=220]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_AU[id=220]_enable_trigger@[mux].sel, 1 || mov negate_and_8_AU[id=220].subNadd, @builtin_one.q || mov negate_and_8_AU[id=220].sclr, @builtin_zero.q || mov negate_and_8_AU[id=220].sload, @builtin_zero.q || mov fu_id_14043.a, kernel_AU[fuarr=10].q || mov fu_id_14045.a, kernel_AU[fuarr=10].q || mov times_28_AU[id=216].a, times_28_AU[id=216]_a@[mux].q || mov times_28_AU[id=216]_a@[mux].data1, fu_id_14043.q || set times_28_AU[id=216]_a@[mux].sel, 1 || mov times_28_AU[id=216].b, times_28_AU[id=216]_b@[mux].q || mov times_28_AU[id=216]_b@[mux].data1, fu_id_14045.q || set times_28_AU[id=216]_b@[mux].sel, 1 || mov times_28_AU[id=216].enable, @builtin_one.q || mov times_28_AU[id=216]_enable_trigger@[mux].data1, @builtin_one.q || set times_28_AU[id=216]_enable_trigger@[mux].sel, 1 || mov times_28_AU[id=216].subNadd, @builtin_one.q || mov times_28_AU[id=216].sclr, @builtin_zero.q || mov times_28_AU[id=216].sload, @builtin_zero.q || mov fu_id_14049.a, kernel_AU[fuarr=14].q || mov fu_id_14051.a, kernel_AU[fuarr=14].q || mov times_3_AU[id=218].a, times_3_AU[id=218]_a@[mux].q || mov times_3_AU[id=218]_a@[mux].data1, fu_id_14049.q || set times_3_AU[id=218]_a@[mux].sel, 1 || mov times_3_AU[id=218].b, times_3_AU[id=218]_b@[mux].q || mov times_3_AU[id=218]_b@[mux].data1, fu_id_14051.q || set times_3_AU[id=218]_b@[mux].sel, 1 || mov times_3_AU[id=218].enable, @builtin_one.q || mov times_3_AU[id=218]_enable_trigger@[mux].data1, @builtin_one.q || set times_3_AU[id=218]_enable_trigger@[mux].sel, 1 || mov times_3_AU[id=218].subNadd, @builtin_zero.q || mov times_3_AU[id=218].sclr, @builtin_zero.q || mov times_3_AU[id=218].sload, @builtin_zero.q || mov kernel_7_6_stage_2_id_14293.d, kernel_7_6_stage_1_id_14290.q || mov kernel_7_6_stage_2_id_14293.sclr, @builtin_zero.q || mov kernel_7_6_stage_2_id_14293.enable, @builtin_one.q || mov kernel_7_6_stage_2_id_14293_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, filter_result_AU.q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_1_id_7839_enable_trigger@[mux].sel, 0 || set negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].sel, 0 || set negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].sel, 0 || set lower_sum_AU[id=186]_enable_trigger@[mux].sel, 0 || set sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].sel, 0 || set mult9_AU[id=208]_enable_trigger@[mux].sel, 0 || set negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].sel, 0 || set lower_sum_AU[id=224]_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set filter_result_AU_enable_trigger@[mux].sel, 0 || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 0 || set filter_result_2_AU_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
42 0800200040000058  nop || mov kernel_5_5_stage_3_id_7843.d, kernel_5_5_stage_2_id_7841.q || mov kernel_5_5_stage_3_id_7843.sclr, @builtin_zero.q || mov kernel_5_5_stage_3_id_7843.enable, @builtin_one.q || mov kernel_5_5_stage_3_id_7843_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_3_id_7843_enable_trigger@[mux].sel, 1 || mov kernel_7_6_stage_1_id_14290.d, kernel_AU[fuarr=7].q || mov kernel_7_6_stage_1_id_14290.sclr, @builtin_zero.q || mov kernel_7_6_stage_1_id_14290.enable, @builtin_one.q || mov kernel_7_6_stage_1_id_14290_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 1 || mov fu_id_13635.a, kernel_AU[fuarr=5].q || mov fu_id_13637.a, kernel_AU[fuarr=3].q || mov luma_diff_2_AU[id=125].a, luma_diff_2_AU[id=125]_a@[mux].q || mov luma_diff_2_AU[id=125]_a@[mux].data0, fu_id_13635.q || set luma_diff_2_AU[id=125]_a@[mux].sel, 0 || mov luma_diff_2_AU[id=125].b, luma_diff_2_AU[id=125]_b@[mux].q || mov luma_diff_2_AU[id=125]_b@[mux].data0, fu_id_13637.q || set luma_diff_2_AU[id=125]_b@[mux].sel, 0 || mov luma_diff_2_AU[id=125].enable, @builtin_one.q || mov luma_diff_2_AU[id=125]_enable_trigger@[mux].data1, @builtin_one.q || set luma_diff_2_AU[id=125]_enable_trigger@[mux].sel, 1 || mov luma_diff_2_AU[id=125].subNadd, @builtin_one.q || mov luma_diff_2_AU[id=125].sclr, @builtin_zero.q || mov luma_diff_2_AU[id=125].sload, @builtin_zero.q || mov fu_id_13659.a, kernel_AU[fuarr=5].q || mov fu_id_13661.a, kernel_AU[fuarr=7].q || mov luma_diff_1_AU[id=123].a, fu_id_13659.q || mov luma_diff_1_AU[id=123].b, fu_id_13661.q || mov luma_diff_1_AU[id=123].enable, @builtin_one.q || mov luma_diff_1_AU[id=123]_enable_trigger@[mux].data1, @builtin_one.q || set luma_diff_1_AU[id=123]_enable_trigger@[mux].sel, 1 || mov luma_diff_1_AU[id=123].subNadd, @builtin_one.q || mov luma_diff_1_AU[id=123].sclr, @builtin_zero.q || mov luma_diff_1_AU[id=123].sload, @builtin_zero.q || mov fu_id_13705.a, phase_0_final_sum_AU[id=174].q || mov fu_id_13745.a, phase_2_final_sum_AU[id=188].q || mov phase_2_for_later_REG[fuarr=0].d, fu_id_13745.q || mov phase_2_for_later_REG[fuarr=0].sclr, @builtin_zero.q || mov phase_2_for_later_REG[fuarr=0].enable, @builtin_one.q || mov phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_13697.a, negate_and_2_AU[id=170].q || mov negate_and_2_rounded_AU[id=172].a, fu_id_13697.q || mov negate_and_2_rounded_AU[id=172].b, @constant_4[w64].q || mov negate_and_2_rounded_AU[id=172].enable, @builtin_one.q || mov negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].sel, 1 || mov negate_and_2_rounded_AU[id=172].subNadd, @builtin_zero.q || mov negate_and_2_rounded_AU[id=172].sclr, @builtin_zero.q || mov negate_and_2_rounded_AU[id=172].sload, @builtin_zero.q || mov fu_id_13727.a, negate_and_8_AU[id=182].q || mov negate_and_8_rounded_AU[id=184].a, fu_id_13727.q || mov negate_and_8_rounded_AU[id=184].b, @constant_16[w64].q || mov negate_and_8_rounded_AU[id=184].enable, @builtin_one.q || mov negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].sel, 1 || mov negate_and_8_rounded_AU[id=184].subNadd, @builtin_zero.q || mov negate_and_8_rounded_AU[id=184].sclr, @builtin_zero.q || mov negate_and_8_rounded_AU[id=184].sload, @builtin_zero.q || mov fu_id_13739.a, times_28_AU[id=178].q || mov fu_id_13741.a, times_3_AU[id=180].q || mov lower_sum_AU[id=186].a, fu_id_13739.q || mov lower_sum_AU[id=186].b, fu_id_13741.q || mov lower_sum_AU[id=186].enable, @builtin_one.q || mov lower_sum_AU[id=186]_enable_trigger@[mux].data1, @builtin_one.q || set lower_sum_AU[id=186]_enable_trigger@[mux].sel, 1 || mov lower_sum_AU[id=186].subNadd, @builtin_one.q || mov lower_sum_AU[id=186].sclr, @builtin_zero.q || mov lower_sum_AU[id=186].sload, @builtin_zero.q || mov fu_id_13931.a, phase_3_final_sum_AU[id=212].q || mov fu_id_13971.a, phase_4_final_sum_AU[id=226].q || mov fu_id_13913.a, sum_outer_AU[id=204].q || mov sum_out_w_rounding_AU[id=210].a, fu_id_13913.q || mov sum_out_w_rounding_AU[id=210].b, @constant_8[w64].q || mov sum_out_w_rounding_AU[id=210].enable, @builtin_one.q || mov sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].data1, @builtin_one.q || set sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].sel, 1 || mov sum_out_w_rounding_AU[id=210].subNadd, @builtin_one.q || mov sum_out_w_rounding_AU[id=210].sclr, @builtin_zero.q || mov sum_out_w_rounding_AU[id=210].sload, @builtin_zero.q || mov fu_id_13925.a, sum_mult9s_AU[id=206].q || mov fu_id_13927.a, sum_mult9s_AU[id=206].q || mov mult9_AU[id=208].a, fu_id_13925.q || mov mult9_AU[id=208].b, fu_id_13927.q || mov mult9_AU[id=208].enable, @builtin_one.q || mov mult9_AU[id=208]_enable_trigger@[mux].data1, @builtin_one.q || set mult9_AU[id=208]_enable_trigger@[mux].sel, 1 || mov mult9_AU[id=208].subNadd, @builtin_zero.q || mov mult9_AU[id=208].sclr, @builtin_zero.q || mov mult9_AU[id=208].sload, @builtin_zero.q || mov fu_id_13953.a, negate_and_8_AU[id=220].q || mov negate_and_8_rounded_AU[id=222].a, fu_id_13953.q || mov negate_and_8_rounded_AU[id=222].b, @constant_16[w64].q || mov negate_and_8_rounded_AU[id=222].enable, @builtin_one.q || mov negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].data1, @builtin_one.q || set negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].sel, 1 || mov negate_and_8_rounded_AU[id=222].subNadd, @builtin_zero.q || mov negate_and_8_rounded_AU[id=222].sclr, @builtin_zero.q || mov negate_and_8_rounded_AU[id=222].sload, @builtin_zero.q || mov fu_id_13965.a, times_28_AU[id=216].q || mov fu_id_13967.a, times_3_AU[id=218].q || mov lower_sum_AU[id=224].a, fu_id_13965.q || mov lower_sum_AU[id=224].b, fu_id_13967.q || mov lower_sum_AU[id=224].enable, @builtin_one.q || mov lower_sum_AU[id=224]_enable_trigger@[mux].data1, @builtin_one.q || set lower_sum_AU[id=224]_enable_trigger@[mux].sel, 1 || mov lower_sum_AU[id=224].subNadd, @builtin_one.q || mov lower_sum_AU[id=224].sclr, @builtin_zero.q || mov lower_sum_AU[id=224].sload, @builtin_zero.q || mov phase_0_result_0_comb_id_14314.d, fu_id_13705.q || mov phase_0_result_0_comb_id_14314.sclr, @builtin_zero.q || mov phase_0_result_0_comb_id_14314.enable, @builtin_one.q || mov phase_0_result_0_comb_id_14314_enable_trigger@[mux].data1, @builtin_one.q || set phase_0_result_0_comb_id_14314_enable_trigger@[mux].sel, 1 || mov phase_2_result_0_comb_id_14317.d, fu_id_13745.q || mov phase_2_result_0_comb_id_14317.sclr, @builtin_zero.q || mov phase_2_result_0_comb_id_14317.enable, @builtin_one.q || mov phase_2_result_0_comb_id_14317_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_result_0_comb_id_14317_enable_trigger@[mux].sel, 1 || mov phase_3_result_0_comb_id_14329.d, fu_id_13931.q || mov phase_3_result_0_comb_id_14329.sclr, @builtin_zero.q || mov phase_3_result_0_comb_id_14329.enable, @builtin_one.q || mov phase_3_result_0_comb_id_14329_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_result_0_comb_id_14329_enable_trigger@[mux].sel, 1 || mov phase_4_result_0_comb_id_14332.d, fu_id_13971.q || mov phase_4_result_0_comb_id_14332.sclr, @builtin_zero.q || mov phase_4_result_0_comb_id_14332.enable, @builtin_one.q || mov phase_4_result_0_comb_id_14332_enable_trigger@[mux].data1, @builtin_one.q || set phase_4_result_0_comb_id_14332_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data4, kernel_5_5_stage_4_id_7845.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle inner_mux[id=159].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set negate_and_2_AU[id=170]_enable_trigger@[mux].sel, 0 || set times_7_AU[id=168]_enable_trigger@[mux].sel, 0 || set negate_and_8_AU[id=182]_enable_trigger@[mux].sel, 0 || set times_28_AU[id=178]_enable_trigger@[mux].sel, 0 || set times_3_AU[id=180]_enable_trigger@[mux].sel, 0 || set sum_outer_AU[id=204]_enable_trigger@[mux].sel, 0 || set sum_mult9s_AU[id=206]_enable_trigger@[mux].sel, 0 || set negate_and_8_AU[id=220]_enable_trigger@[mux].sel, 0 || set times_28_AU[id=216]_enable_trigger@[mux].sel, 0 || set times_3_AU[id=218]_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_2_id_7841_enable_trigger@[mux].sel, 0 || set phase_0_final_sum_AU[id=174]_enable_trigger@[mux].sel, 0 || set phase_2_final_sum_AU[id=188]_enable_trigger@[mux].sel, 0 || set phase_3_final_sum_AU[id=212]_enable_trigger@[mux].sel, 0 || set phase_4_final_sum_AU[id=226]_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 0 || set filter_result_2_AU_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
43 080020023000002d  nop || mov kernel_5_5_stage_4_id_7845.d, kernel_5_5_stage_3_id_7843.q || mov kernel_5_5_stage_4_id_7845.sclr, @builtin_zero.q || mov kernel_5_5_stage_4_id_7845.enable, @builtin_one.q || mov kernel_5_5_stage_4_id_7845_enable_trigger@[mux].data1, @builtin_one.q || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 1 || mov fu_id_13647.a, luma_diff_2_AU[id=125].q || mov fu_id_9091_line1316_75.a, fu_id_13647.q || mov fu_id_9091_line1316_75.b, @constant_0[w64].q || mov fu_id_9091_line1316_75.sign, @builtin_one.q || mov fu_id_9091_line1316_75.equals, @builtin_one.q || mov fu_id_9091_line1316_75.less, @builtin_one.q || mov fu_id_9091_line1316_75.invert, @builtin_one.q || mov fu_id_9393_line1316_120.a, fu_id_13647.q || mov fu_id_9393_line1316_120.b, @constant_18446744073709551615[w64].q || mov fu_id_9393_line1316_120.sign, @builtin_one.q || mov fu_id_9393_line1316_120.equals, @builtin_zero.q || mov fu_id_9393_line1316_120.less, @builtin_one.q || mov fu_id_9393_line1316_120.invert, @builtin_zero.q || mov fu_id_13657.a, fu_id_9091_line1316_75.q || mov fu_id_13657.b, fu_id_9393_line1316_120.q || mov phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.d, fu_id_13657.q || mov phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.sclr, @builtin_zero.q || mov phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable, @builtin_one.q || mov phase_shift_up_from_1_0@[orgvar]_id_7851_line1284_enable_trigger@[mux].data1, @builtin_one.q || set phase_shift_up_from_1_0@[orgvar]_id_7851_line1284_enable_trigger@[mux].sel, 1 || mov fu_id_13671.a, luma_diff_1_AU[id=123].q || mov fu_id_9695_line1321_73.a, fu_id_13671.q || mov fu_id_9695_line1321_73.b, @constant_0[w64].q || mov fu_id_9695_line1321_73.sign, @builtin_one.q || mov fu_id_9695_line1321_73.equals, @builtin_one.q || mov fu_id_9695_line1321_73.less, @builtin_one.q || mov fu_id_9695_line1321_73.invert, @builtin_one.q || mov fu_id_9997_line1321_118.a, fu_id_13671.q || mov fu_id_9997_line1321_118.b, @constant_18446744073709551615[w64].q || mov fu_id_9997_line1321_118.sign, @builtin_one.q || mov fu_id_9997_line1321_118.equals, @builtin_zero.q || mov fu_id_9997_line1321_118.less, @builtin_one.q || mov fu_id_9997_line1321_118.invert, @builtin_zero.q || mov fu_id_13681.a, fu_id_9695_line1321_73.q || mov fu_id_13681.b, fu_id_9997_line1321_118.q || mov phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.d, fu_id_13681.q || mov phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.sclr, @builtin_zero.q || mov phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable, @builtin_one.q || mov phase_shift_down_from_1_0@[orgvar]_id_7853_line1284_enable_trigger@[mux].data1, @builtin_one.q || set phase_shift_down_from_1_0@[orgvar]_id_7853_line1284_enable_trigger@[mux].sel, 1 || mov phase_0_final_sum_AU[id=174].a, negate_and_2_rounded_AU[id=172].q || mov phase_0_final_sum_AU[id=174].b, times_7_AU[id=168].q || mov phase_0_final_sum_AU[id=174].enable, @builtin_one.q || mov phase_0_final_sum_AU[id=174]_enable_trigger@[mux].data1, @builtin_one.q || set phase_0_final_sum_AU[id=174]_enable_trigger@[mux].sel, 1 || mov phase_0_final_sum_AU[id=174].subNadd, @builtin_zero.q || mov phase_0_final_sum_AU[id=174].sclr, @builtin_zero.q || mov phase_0_final_sum_AU[id=174].sload, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].a, negate_and_8_rounded_AU[id=184].q || mov phase_2_final_sum_AU[id=188].b, lower_sum_AU[id=186].q || mov phase_2_final_sum_AU[id=188].enable, @builtin_one.q || mov phase_2_final_sum_AU[id=188]_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_final_sum_AU[id=188]_enable_trigger@[mux].sel, 1 || mov phase_2_final_sum_AU[id=188].subNadd, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].sclr, @builtin_zero.q || mov phase_2_final_sum_AU[id=188].sload, @builtin_zero.q || mov fu_id_13661.a, kernel_AU[fuarr=7].q || mov fu_id_13881.a, kernel_AU[fuarr=9].q || mov luma_diff_2_AU[id=125].a, luma_diff_2_AU[id=125]_a@[mux].q || mov luma_diff_2_AU[id=125]_a@[mux].data1, fu_id_13661.q || set luma_diff_2_AU[id=125]_a@[mux].sel, 1 || mov luma_diff_2_AU[id=125].b, luma_diff_2_AU[id=125]_b@[mux].q || mov luma_diff_2_AU[id=125]_b@[mux].data1, fu_id_13881.q || set luma_diff_2_AU[id=125]_b@[mux].sel, 1 || mov luma_diff_2_AU[id=125].enable, @builtin_one.q || mov luma_diff_2_AU[id=125]_enable_trigger@[mux].data1, @builtin_one.q || set luma_diff_2_AU[id=125]_enable_trigger@[mux].sel, 1 || mov luma_diff_2_AU[id=125].subNadd, @builtin_one.q || mov luma_diff_2_AU[id=125].sclr, @builtin_zero.q || mov luma_diff_2_AU[id=125].sload, @builtin_zero.q || mov phase_3_final_sum_AU[id=212].a, mult9_AU[id=208].q || mov phase_3_final_sum_AU[id=212].b, sum_out_w_rounding_AU[id=210].q || mov phase_3_final_sum_AU[id=212].enable, @builtin_one.q || mov phase_3_final_sum_AU[id=212]_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_final_sum_AU[id=212]_enable_trigger@[mux].sel, 1 || mov phase_3_final_sum_AU[id=212].subNadd, @builtin_one.q || mov phase_3_final_sum_AU[id=212].sclr, @builtin_zero.q || mov phase_3_final_sum_AU[id=212].sload, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].a, negate_and_8_rounded_AU[id=222].q || mov phase_4_final_sum_AU[id=226].b, lower_sum_AU[id=224].q || mov phase_4_final_sum_AU[id=226].enable, @builtin_one.q || mov phase_4_final_sum_AU[id=226]_enable_trigger@[mux].data1, @builtin_one.q || set phase_4_final_sum_AU[id=226]_enable_trigger@[mux].sel, 1 || mov phase_4_final_sum_AU[id=226].subNadd, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].sclr, @builtin_zero.q || mov phase_4_final_sum_AU[id=226].sload, @builtin_zero.q || mov fu_id_9011_line1430_37.a, i_cpy_@[orgvar]_id_7817_line1422.q || mov fu_id_9011_line1430_37.b, width_0@[orgvar]_id_7792_line98.q || mov fu_id_9011_line1430_37.sign, @builtin_zero.q || mov fu_id_9011_line1430_37.equals, @builtin_one.q || mov fu_id_9011_line1430_37.less, @builtin_zero.q || mov fu_id_9011_line1430_37.invert, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7823_line1410.d, fu_id_9011_line1430_37.q || mov is_last_col_0@[orgvar]_id_7823_line1410.sclr, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7823_line1410.enable, @builtin_one.q || mov is_last_col_0@[orgvar]_id_7823_line1410_enable_trigger@[mux].data1, @builtin_one.q || set is_last_col_0@[orgvar]_id_7823_line1410_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, filter_result_2_AU.q || set dout_wdata@[mux].sel, 3 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_13995.a, pre_filter_result_AU[id=154].q || mov fu_id_13999.a, pre_filter_result_AU[id=154].q || mov fu_id_11755_line1251_27.a, fu_id_13995.q || mov fu_id_11755_line1251_27.b, @constant_0[w64].q || mov fu_id_11755_line1251_27.sign, @builtin_one.q || mov fu_id_11755_line1251_27.equals, @builtin_one.q || mov fu_id_11755_line1251_27.less, @builtin_one.q || mov fu_id_11755_line1251_27.invert, @builtin_one.q || mov fu_id_14001.a, pre_filter_result_AU[id=154].q || mov filter_result_2_AU.a, fu_id_13999.q || mov filter_result_2_AU.b, @constant_0[w10].q || mov filter_result_2_AU.l, @constant_1023[w10].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_14001.q || mov filter_result_2_AU.sload, fu_id_11755_line1251_27.q || mov i_cpy_@[orgvar]_id_7817_line1422.a, i_cpy_@[orgvar]_id_7817_line1422.q || mov i_cpy_@[orgvar]_id_7817_line1422.b, @constant_1[w10].q || mov i_cpy_@[orgvar]_id_7817_line1422.enable, @builtin_one.q || mov i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].data1, @builtin_one.q || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 1 || mov i_cpy_@[orgvar]_id_7817_line1422.subNadd, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7817_line1422.sclr, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7817_line1422.sload, i_cpy_@[orgvar]_id_7817_line1422_sload@[mux].q || mov i_cpy_@[orgvar]_id_7817_line1422_sload@[mux].data0, @builtin_zero.q || set i_cpy_@[orgvar]_id_7817_line1422_sload@[mux].sel, 0 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle inner_mux[id=159].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set times_7_AU[id=168]_enable_trigger@[mux].sel, 0 || set negate_and_2_rounded_AU[id=172]_enable_trigger@[mux].sel, 0 || set negate_and_8_rounded_AU[id=184]_enable_trigger@[mux].sel, 0 || set lower_sum_AU[id=186]_enable_trigger@[mux].sel, 0 || set sum_out_w_rounding_AU[id=210]_enable_trigger@[mux].sel, 0 || set mult9_AU[id=208]_enable_trigger@[mux].sel, 0 || set negate_and_8_rounded_AU[id=222]_enable_trigger@[mux].sel, 0 || set lower_sum_AU[id=224]_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_3_id_7843_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set luma_diff_1_AU[id=123]_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set phase_0_result_0_comb_id_14314_enable_trigger@[mux].sel, 0 || set phase_2_result_0_comb_id_14317_enable_trigger@[mux].sel, 0 || set phase_3_result_0_comb_id_14329_enable_trigger@[mux].sel, 0 || set phase_4_result_0_comb_id_14332_enable_trigger@[mux].sel, 0 || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
44 0800200030000000  nop || mov fu_id_13693.a, kernel_AU[fuarr=4].q || mov fu_id_13763.a, phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.q || mov fu_id_13763.b, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov inner_mux[id=153].a, inner_mux[id=153]_a@[mux].q || mov inner_mux[id=153]_a@[mux].data0, phase_2_result_0_comb_id_14317.q || set inner_mux[id=153]_a@[mux].sel, 0 || mov inner_mux[id=153].b, @constant_0[w64].q || mov inner_mux[id=153].l, inner_mux[id=153]_l@[mux].q || mov inner_mux[id=153]_l@[mux].data0, fu_id_13693.q || set inner_mux[id=153]_l@[mux].sel, 0 || mov inner_mux[id=153].enable, @builtin_one.q || mov inner_mux[id=153].sload, fu_id_13763.q || mov inner_mux[id=153].subNadd, @builtin_zero.q || mov inner_mux[id=153].sclr, @builtin_zero.q || mov fu_id_13767.a, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov fu_id_13767.b, phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.q || mov pre_filter_result_AU[id=149].a, inner_mux[id=153].q || mov pre_filter_result_AU[id=149].b, @constant_0[w64].q || mov pre_filter_result_AU[id=149].l, pre_filter_result_AU[id=149]_l@[mux].q || mov pre_filter_result_AU[id=149]_l@[mux].data0, phase_0_result_0_comb_id_14314.q || set pre_filter_result_AU[id=149]_l@[mux].sel, 0 || mov pre_filter_result_AU[id=149].enable, @builtin_one.q || mov pre_filter_result_AU[id=149]_enable_trigger@[mux].data1, @builtin_one.q || set pre_filter_result_AU[id=149]_enable_trigger@[mux].sel, 1 || mov pre_filter_result_AU[id=149].sload, fu_id_13767.q || mov pre_filter_result_AU[id=149].subNadd, @builtin_zero.q || mov pre_filter_result_AU[id=149].sclr, @builtin_zero.q || mov fu_id_13705.a, phase_0_final_sum_AU[id=174].q || mov fu_id_13745.a, phase_2_final_sum_AU[id=188].q || mov phase_2_for_later_REG[fuarr=2].d, fu_id_13745.q || mov phase_2_for_later_REG[fuarr=2].sclr, @builtin_zero.q || mov phase_2_for_later_REG[fuarr=2].enable, @builtin_one.q || mov phase_2_for_later_REG[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_for_later_REG[fuarr=2]_enable_trigger@[mux].sel, 1 || mov fu_id_13647.a, luma_diff_2_AU[id=125].q || mov fu_id_9091_line1316_75.a, fu_id_13647.q || mov fu_id_9091_line1316_75.b, @constant_0[w64].q || mov fu_id_9091_line1316_75.sign, @builtin_one.q || mov fu_id_9091_line1316_75.equals, @builtin_one.q || mov fu_id_9091_line1316_75.less, @builtin_one.q || mov fu_id_9091_line1316_75.invert, @builtin_one.q || mov fu_id_11359_line1366_118.a, fu_id_13647.q || mov fu_id_11359_line1366_118.b, @constant_18446744073709551615[w64].q || mov fu_id_11359_line1366_118.sign, @builtin_one.q || mov fu_id_11359_line1366_118.equals, @builtin_zero.q || mov fu_id_11359_line1366_118.less, @builtin_one.q || mov fu_id_11359_line1366_118.invert, @builtin_zero.q || mov fu_id_13901.a, fu_id_9091_line1316_75.q || mov fu_id_13901.b, fu_id_11359_line1366_118.q || mov phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.d, fu_id_13901.q || mov phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.sclr, @builtin_zero.q || mov phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable, @builtin_one.q || mov phase_shift_down_from_3_0@[orgvar]_id_7855_line1284_enable_trigger@[mux].data1, @builtin_one.q || set phase_shift_down_from_3_0@[orgvar]_id_7855_line1284_enable_trigger@[mux].sel, 1 || mov fu_id_13931.a, phase_3_final_sum_AU[id=212].q || mov fu_id_13971.a, phase_4_final_sum_AU[id=226].q || mov phase_0_result_1_comb_id_14320.d, fu_id_13705.q || mov phase_0_result_1_comb_id_14320.sclr, @builtin_zero.q || mov phase_0_result_1_comb_id_14320.enable, @builtin_one.q || mov phase_0_result_1_comb_id_14320_enable_trigger@[mux].data1, @builtin_one.q || set phase_0_result_1_comb_id_14320_enable_trigger@[mux].sel, 1 || mov phase_2_result_1_comb_id_14323.d, fu_id_13745.q || mov phase_2_result_1_comb_id_14323.sclr, @builtin_zero.q || mov phase_2_result_1_comb_id_14323.enable, @builtin_one.q || mov phase_2_result_1_comb_id_14323_enable_trigger@[mux].data1, @builtin_one.q || set phase_2_result_1_comb_id_14323_enable_trigger@[mux].sel, 1 || mov phase_shift_up_from_3_0_comb_id_14326.d, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov phase_shift_up_from_3_0_comb_id_14326.sclr, @builtin_zero.q || mov phase_shift_up_from_3_0_comb_id_14326.enable, @builtin_one.q || mov phase_shift_up_from_3_0_comb_id_14326_enable_trigger@[mux].data1, @builtin_one.q || set phase_shift_up_from_3_0_comb_id_14326_enable_trigger@[mux].sel, 1 || mov phase_3_result_1_comb_id_14335.d, fu_id_13931.q || mov phase_3_result_1_comb_id_14335.sclr, @builtin_zero.q || mov phase_3_result_1_comb_id_14335.enable, @builtin_one.q || mov phase_3_result_1_comb_id_14335_enable_trigger@[mux].data1, @builtin_one.q || set phase_3_result_1_comb_id_14335_enable_trigger@[mux].sel, 1 || mov phase_4_result_1_comb_id_14338.d, fu_id_13971.q || mov phase_4_result_1_comb_id_14338.sclr, @builtin_zero.q || mov phase_4_result_1_comb_id_14338.enable, @builtin_one.q || mov phase_4_result_1_comb_id_14338_enable_trigger@[mux].data1, @builtin_one.q || set phase_4_result_1_comb_id_14338_enable_trigger@[mux].sel, 1 || mov fu_id_13465.a, is_last_row_0@[orgvar]_id_7797_line1405.q || mov fu_id_13465.b, is_last_col_0@[orgvar]_id_7823_line1410.q || mov eop_0@[orgvar]_id_7825_line1401.d, fu_id_13465.q || mov eop_0@[orgvar]_id_7825_line1401.sclr, @builtin_zero.q || mov eop_0@[orgvar]_id_7825_line1401.enable, @builtin_one.q || mov eop_0@[orgvar]_id_7825_line1401_enable_trigger@[mux].data1, @builtin_one.q || set eop_0@[orgvar]_id_7825_line1401_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, filter_result_2_AU.q || set dout_wdata@[mux].sel, 3 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set phase_0_final_sum_AU[id=174]_enable_trigger@[mux].sel, 0 || set phase_2_final_sum_AU[id=188]_enable_trigger@[mux].sel, 0 || set phase_3_final_sum_AU[id=212]_enable_trigger@[mux].sel, 0 || set phase_4_final_sum_AU[id=226]_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set luma_diff_2_AU[id=125]_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set phase_0_result_0_comb_id_14314_enable_trigger@[mux].sel, 0 || set phase_2_result_0_comb_id_14317_enable_trigger@[mux].sel, 0 || set phase_3_result_0_comb_id_14329_enable_trigger@[mux].sel, 0 || set phase_4_result_0_comb_id_14332_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set phase_shift_up_from_1_0@[orgvar]_id_7851_line1284_enable_trigger@[mux].sel, 0 || set phase_shift_down_from_1_0@[orgvar]_id_7853_line1284_enable_trigger@[mux].sel, 0 || set filter_result_2_AU_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 0 || set is_last_col_0@[orgvar]_id_7823_line1410_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
45 0800300050000002  nop || mov fu_id_13771.a, pre_filter_result_AU[id=149].q || mov fu_id_13775.a, pre_filter_result_AU[id=149].q || mov fu_id_10376_line1190_25.a, fu_id_13771.q || mov fu_id_10376_line1190_25.b, @constant_0[w64].q || mov fu_id_10376_line1190_25.sign, @builtin_one.q || mov fu_id_10376_line1190_25.equals, @builtin_one.q || mov fu_id_10376_line1190_25.less, @builtin_one.q || mov fu_id_10376_line1190_25.invert, @builtin_one.q || mov fu_id_13777.a, pre_filter_result_AU[id=149].q || mov filter_result_AU.a, fu_id_13775.q || mov filter_result_AU.b, @constant_0[w10].q || mov filter_result_AU.l, @constant_1023[w10].q || mov filter_result_AU.enable, @builtin_one.q || mov filter_result_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_AU_enable_trigger@[mux].sel, 1 || mov filter_result_AU.subNadd, @builtin_zero.q || mov filter_result_AU.sclr, fu_id_13777.q || mov filter_result_AU.sload, fu_id_10376_line1190_25.q || mov fu_id_13791.a, kernel_AU[fuarr=6].q || mov fu_id_13763.a, phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.q || mov fu_id_13763.b, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov inner_mux[id=153].a, inner_mux[id=153]_a@[mux].q || mov inner_mux[id=153]_a@[mux].data1, phase_2_result_1_comb_id_14323.q || set inner_mux[id=153]_a@[mux].sel, 1 || mov inner_mux[id=153].b, @constant_0[w64].q || mov inner_mux[id=153].l, inner_mux[id=153]_l@[mux].q || mov inner_mux[id=153]_l@[mux].data1, fu_id_13791.q || set inner_mux[id=153]_l@[mux].sel, 1 || mov inner_mux[id=153].enable, @builtin_one.q || mov inner_mux[id=153].sload, fu_id_13763.q || mov inner_mux[id=153].subNadd, @builtin_zero.q || mov inner_mux[id=153].sclr, @builtin_zero.q || mov fu_id_13767.a, phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.q || mov fu_id_13767.b, phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.q || mov pre_filter_result_AU[id=149].a, inner_mux[id=153].q || mov pre_filter_result_AU[id=149].b, @constant_0[w64].q || mov pre_filter_result_AU[id=149].l, pre_filter_result_AU[id=149]_l@[mux].q || mov pre_filter_result_AU[id=149]_l@[mux].data1, phase_0_result_1_comb_id_14320.q || set pre_filter_result_AU[id=149]_l@[mux].sel, 1 || mov pre_filter_result_AU[id=149].enable, @builtin_one.q || mov pre_filter_result_AU[id=149]_enable_trigger@[mux].data1, @builtin_one.q || set pre_filter_result_AU[id=149]_enable_trigger@[mux].sel, 1 || mov pre_filter_result_AU[id=149].sload, fu_id_13767.q || mov pre_filter_result_AU[id=149].subNadd, @builtin_zero.q || mov pre_filter_result_AU[id=149].sclr, @builtin_zero.q || mov fu_id_13987.a, phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.q || mov fu_id_13987.b, phase_shift_up_from_3_0_comb_id_14326.q || mov inner_mux[id=159].a, inner_mux[id=159]_a@[mux].q || mov inner_mux[id=159]_a@[mux].data0, phase_3_result_0_comb_id_14329.q || set inner_mux[id=159]_a@[mux].sel, 0 || mov inner_mux[id=159].b, @constant_0[w64].q || mov inner_mux[id=159].l, inner_mux[id=159]_l@[mux].q || mov inner_mux[id=159]_l@[mux].data0, phase_2_for_later_REG[fuarr=0].q || set inner_mux[id=159]_l@[mux].sel, 0 || mov inner_mux[id=159].enable, @builtin_one.q || mov inner_mux[id=159].sload, fu_id_13987.q || mov inner_mux[id=159].subNadd, @builtin_zero.q || mov inner_mux[id=159].sclr, @builtin_zero.q || mov fu_id_13991.a, phase_shift_up_from_3_0_comb_id_14326.q || mov fu_id_13991.b, phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.q || mov pre_filter_result_AU[id=154].a, inner_mux[id=159].q || mov pre_filter_result_AU[id=154].b, @constant_0[w64].q || mov pre_filter_result_AU[id=154].l, pre_filter_result_AU[id=154]_l@[mux].q || mov pre_filter_result_AU[id=154]_l@[mux].data0, phase_4_result_0_comb_id_14332.q || set pre_filter_result_AU[id=154]_l@[mux].sel, 0 || mov pre_filter_result_AU[id=154].enable, @builtin_one.q || mov pre_filter_result_AU[id=154]_enable_trigger@[mux].data1, @builtin_one.q || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 1 || mov pre_filter_result_AU[id=154].sload, fu_id_13991.q || mov pre_filter_result_AU[id=154].subNadd, @builtin_zero.q || mov pre_filter_result_AU[id=154].sclr, @builtin_zero.q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, kernel_7_6_stage_2_id_14293.q || set dout_wdata@[mux].sel, 9 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data2, eop_0@[orgvar]_id_7825_line1401.q || set dout_eop@[mux].sel, 4 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=0]_enable_trigger@[mux].sel, 0 || set phase_3_result_0_comb_id_14329_enable_trigger@[mux].sel, 0 || set phase_4_result_0_comb_id_14332_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set phase_shift_up_from_1_0@[orgvar]_id_7851_line1284_enable_trigger@[mux].sel, 0 || set phase_shift_down_from_1_0@[orgvar]_id_7853_line1284_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set phase_shift_down_from_3_0@[orgvar]_id_7855_line1284_enable_trigger@[mux].sel, 0 || set phase_0_result_1_comb_id_14320_enable_trigger@[mux].sel, 0 || set phase_2_result_1_comb_id_14323_enable_trigger@[mux].sel, 0 || set phase_shift_up_from_3_0_comb_id_14326_enable_trigger@[mux].sel, 0 || set phase_3_result_1_comb_id_14335_enable_trigger@[mux].sel, 0 || set phase_4_result_1_comb_id_14338_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 0 || set eop_0@[orgvar]_id_7825_line1401_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
46 0800200800000003  nop || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, filter_result_AU.q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_13771.a, pre_filter_result_AU[id=149].q || mov fu_id_13775.a, pre_filter_result_AU[id=149].q || mov fu_id_10376_line1190_25.a, fu_id_13771.q || mov fu_id_10376_line1190_25.b, @constant_0[w64].q || mov fu_id_10376_line1190_25.sign, @builtin_one.q || mov fu_id_10376_line1190_25.equals, @builtin_one.q || mov fu_id_10376_line1190_25.less, @builtin_one.q || mov fu_id_10376_line1190_25.invert, @builtin_one.q || mov fu_id_13777.a, pre_filter_result_AU[id=149].q || mov filter_result_AU.a, fu_id_13775.q || mov filter_result_AU.b, @constant_0[w10].q || mov filter_result_AU.l, @constant_1023[w10].q || mov filter_result_AU.enable, @builtin_one.q || mov filter_result_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_AU_enable_trigger@[mux].sel, 1 || mov filter_result_AU.subNadd, @builtin_zero.q || mov filter_result_AU.sclr, fu_id_13777.q || mov filter_result_AU.sload, fu_id_10376_line1190_25.q || mov fu_id_13995.a, pre_filter_result_AU[id=154].q || mov fu_id_13999.a, pre_filter_result_AU[id=154].q || mov fu_id_11755_line1251_27.a, fu_id_13995.q || mov fu_id_11755_line1251_27.b, @constant_0[w64].q || mov fu_id_11755_line1251_27.sign, @builtin_one.q || mov fu_id_11755_line1251_27.equals, @builtin_one.q || mov fu_id_11755_line1251_27.less, @builtin_one.q || mov fu_id_11755_line1251_27.invert, @builtin_one.q || mov fu_id_14001.a, pre_filter_result_AU[id=154].q || mov filter_result_2_AU.a, fu_id_13999.q || mov filter_result_2_AU.b, @constant_0[w10].q || mov filter_result_2_AU.l, @constant_1023[w10].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_14001.q || mov filter_result_2_AU.sload, fu_id_11755_line1251_27.q || mov fu_id_13987.a, phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.q || mov fu_id_13987.b, phase_shift_up_from_3_0_comb_id_14326.q || mov inner_mux[id=159].a, inner_mux[id=159]_a@[mux].q || mov inner_mux[id=159]_a@[mux].data1, phase_3_result_1_comb_id_14335.q || set inner_mux[id=159]_a@[mux].sel, 1 || mov inner_mux[id=159].b, @constant_0[w64].q || mov inner_mux[id=159].l, inner_mux[id=159]_l@[mux].q || mov inner_mux[id=159]_l@[mux].data1, phase_2_for_later_REG[fuarr=2].q || set inner_mux[id=159]_l@[mux].sel, 1 || mov inner_mux[id=159].enable, @builtin_one.q || mov inner_mux[id=159].sload, fu_id_13987.q || mov inner_mux[id=159].subNadd, @builtin_zero.q || mov inner_mux[id=159].sclr, @builtin_zero.q || mov fu_id_13991.a, phase_shift_up_from_3_0_comb_id_14326.q || mov fu_id_13991.b, phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.q || mov pre_filter_result_AU[id=154].a, inner_mux[id=159].q || mov pre_filter_result_AU[id=154].b, @constant_0[w64].q || mov pre_filter_result_AU[id=154].l, pre_filter_result_AU[id=154]_l@[mux].q || mov pre_filter_result_AU[id=154]_l@[mux].data1, phase_4_result_1_comb_id_14338.q || set pre_filter_result_AU[id=154]_l@[mux].sel, 1 || mov pre_filter_result_AU[id=154].enable, @builtin_one.q || mov pre_filter_result_AU[id=154]_enable_trigger@[mux].data1, @builtin_one.q || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 1 || mov pre_filter_result_AU[id=154].sload, fu_id_13991.q || mov pre_filter_result_AU[id=154].subNadd, @builtin_zero.q || mov pre_filter_result_AU[id=154].sclr, @builtin_zero.q || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle inner_mux[id=153].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set pre_filter_result_AU[id=149]_enable_trigger@[mux].sel, 0 || set phase_2_for_later_REG[fuarr=2]_enable_trigger@[mux].sel, 0 || set phase_shift_down_from_3_0@[orgvar]_id_7855_line1284_enable_trigger@[mux].sel, 0 || set phase_shift_up_from_3_0_comb_id_14326_enable_trigger@[mux].sel, 0 || set phase_3_result_1_comb_id_14335_enable_trigger@[mux].sel, 0 || set phase_4_result_1_comb_id_14338_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
47 0800200800000000  nop || mov kernel_7_6_stage_2_id_14293.d, kernel_7_6_stage_1_id_14290.q || mov kernel_7_6_stage_2_id_14293.sclr, @builtin_zero.q || mov kernel_7_6_stage_2_id_14293.enable, @builtin_one.q || mov kernel_7_6_stage_2_id_14293_enable_trigger@[mux].data1, @builtin_one.q || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, filter_result_AU.q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_1_id_14290_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set filter_result_AU_enable_trigger@[mux].sel, 0 || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 0 || set filter_result_2_AU_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
48 0800200040000000  nop || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data4, kernel_5_5_stage_4_id_7845.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set kernel_5_5_stage_4_id_7845_enable_trigger@[mux].sel, 0 || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 0 || set filter_result_2_AU_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
49 0800200230000001  nop || mov fu_id_9011_line1430_37.a, i_cpy_@[orgvar]_id_7817_line1422.q || mov fu_id_9011_line1430_37.b, width_0@[orgvar]_id_7792_line98.q || mov fu_id_9011_line1430_37.sign, @builtin_zero.q || mov fu_id_9011_line1430_37.equals, @builtin_one.q || mov fu_id_9011_line1430_37.less, @builtin_zero.q || mov fu_id_9011_line1430_37.invert, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7823_line1410.d, fu_id_9011_line1430_37.q || mov is_last_col_0@[orgvar]_id_7823_line1410.sclr, @builtin_zero.q || mov is_last_col_0@[orgvar]_id_7823_line1410.enable, @builtin_one.q || mov is_last_col_0@[orgvar]_id_7823_line1410_enable_trigger@[mux].data1, @builtin_one.q || set is_last_col_0@[orgvar]_id_7823_line1410_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, filter_result_2_AU.q || set dout_wdata@[mux].sel, 3 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_13995.a, pre_filter_result_AU[id=154].q || mov fu_id_13999.a, pre_filter_result_AU[id=154].q || mov fu_id_11755_line1251_27.a, fu_id_13995.q || mov fu_id_11755_line1251_27.b, @constant_0[w64].q || mov fu_id_11755_line1251_27.sign, @builtin_one.q || mov fu_id_11755_line1251_27.equals, @builtin_one.q || mov fu_id_11755_line1251_27.less, @builtin_one.q || mov fu_id_11755_line1251_27.invert, @builtin_one.q || mov fu_id_14001.a, pre_filter_result_AU[id=154].q || mov filter_result_2_AU.a, fu_id_13999.q || mov filter_result_2_AU.b, @constant_0[w10].q || mov filter_result_2_AU.l, @constant_1023[w10].q || mov filter_result_2_AU.enable, @builtin_one.q || mov filter_result_2_AU_enable_trigger@[mux].data1, @builtin_one.q || set filter_result_2_AU_enable_trigger@[mux].sel, 1 || mov filter_result_2_AU.subNadd, @builtin_zero.q || mov filter_result_2_AU.sclr, fu_id_14001.q || mov filter_result_2_AU.sload, fu_id_11755_line1251_27.q || mov i_cpy_@[orgvar]_id_7817_line1422.a, i_cpy_@[orgvar]_id_7817_line1422.q || mov i_cpy_@[orgvar]_id_7817_line1422.b, @constant_1[w10].q || mov i_cpy_@[orgvar]_id_7817_line1422.enable, @builtin_one.q || mov i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].data1, @builtin_one.q || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 1 || mov i_cpy_@[orgvar]_id_7817_line1422.subNadd, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7817_line1422.sclr, @builtin_zero.q || mov i_cpy_@[orgvar]_id_7817_line1422.sload, i_cpy_@[orgvar]_id_7817_line1422_sload@[mux].q || mov i_cpy_@[orgvar]_id_7817_line1422_sload@[mux].data0, @builtin_zero.q || set i_cpy_@[orgvar]_id_7817_line1422_sload@[mux].sel, 0 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set pre_filter_result_AU[id=154]_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
4a 0800200030000000  nop || mov fu_id_13465.a, is_last_row_0@[orgvar]_id_7797_line1405.q || mov fu_id_13465.b, is_last_col_0@[orgvar]_id_7823_line1410.q || mov eop_0@[orgvar]_id_7825_line1401.d, fu_id_13465.q || mov eop_0@[orgvar]_id_7825_line1401.sclr, @builtin_zero.q || mov eop_0@[orgvar]_id_7825_line1401.enable, @builtin_one.q || mov eop_0@[orgvar]_id_7825_line1401_enable_trigger@[mux].data1, @builtin_one.q || set eop_0@[orgvar]_id_7825_line1401_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, filter_result_2_AU.q || set dout_wdata@[mux].sel, 3 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set filter_result_2_AU_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 0 || set is_last_col_0@[orgvar]_id_7823_line1410_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
4b 0800300050000000  nop || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, kernel_7_6_stage_2_id_14293.q || set dout_wdata@[mux].sel, 9 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data2, eop_0@[orgvar]_id_7825_line1401.q || set dout_eop@[mux].sel, 4 || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set pix_left_this_row_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_@[orgvar]_id_7799_line478_enable_trigger@[mux].sel, 0 || set i_cpy_@[orgvar]_id_7817_line1422_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_7820_line463_enable_trigger@[mux].sel, 0 || set kernel_7_6_stage_2_id_14293_enable_trigger@[mux].sel, 0 || set eop_0@[orgvar]_id_7825_line1401_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_@[orgvar]_id_7811_line466_enable_trigger@[mux].sel, 0
4c 0000008220000800  nop || mov j_@[orgvar]_id_7794_line464.a, j_@[orgvar]_id_7794_line464.q || mov j_@[orgvar]_id_7794_line464.b, @constant_1[w8].q || mov j_@[orgvar]_id_7794_line464.enable, @builtin_one.q || mov j_@[orgvar]_id_7794_line464_enable_trigger@[mux].data1, @builtin_one.q || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 1 || mov j_@[orgvar]_id_7794_line464.subNadd, @builtin_zero.q || mov j_@[orgvar]_id_7794_line464.sclr, @builtin_zero.q || mov j_@[orgvar]_id_7794_line464.sload, j_@[orgvar]_id_7794_line464_sload@[mux].q || mov j_@[orgvar]_id_7794_line464_sload@[mux].data0, @builtin_zero.q || set j_@[orgvar]_id_7794_line464_sload@[mux].sel, 0 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data5, fu_id_14113.q || set @pc_usenextpc_trigger@[mux].sel, 32 || set @pc_nextpc[consts].index, 37 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_14113.a, is_last_row_0@[orgvar]_id_7797_line1405.q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_7797_line1405_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
4d 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
4e 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set width_0@[orgvar]_id_7792_line98_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=12]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=13]_enable_trigger@[mux].sel, 0 || set mirror_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=14]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set kernel_AU[fuarr=15]_enable_trigger@[mux].sel, 0 || set j_@[orgvar]_id_7794_line464_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
4f 0001000800000000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
50 0000002209000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data2, din.eop || set @pc_usenextpc_trigger@[mux].sel, 4 || set @pc_nextpc[consts].index, 86 || mov @pc.nextpc, @pc_nextpc[consts].q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
51 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
52 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
53 0080000800000000  nop || mov fu_id_14115.a, din.eop || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data8, fu_id_14115.q || set din_takeb_trigger@[mux].sel, 256 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
54 0180000800000000  nop || mov fu_id_14115.a, din.eop || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data8, fu_id_14115.q || set din_takeb_trigger@[mux].sel, 256 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || cmov @pc.hold, @builtin_one.q, @builtin_one.q || mov @pc_hold_trigger@[mux].data1, fu_id_14117.q || set @pc_hold_trigger@[mux].sel, 1 || mov fu_id_14117.a, din.eop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
55 0000000000000000  nop || mov fu_id_14117.a, din.eop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
56 0000101000000000  nop || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov @pc.usenextpc, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data1, @builtin_one.q || set @pc_usenextpc_trigger@[mux].sel, 2 || set @pc_nextpc[consts].index, 3 || mov @pc.nextpc, @pc_nextpc[consts].q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0
57 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
58 0000000000000000  nop || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=99].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_7786_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_7788_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
59 0020000a00000000  nop || mov isPreviousEndPacket_REG[id=99].d, din.eop || mov isPreviousEndPacket_REG[id=99].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=99].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 1 || mov fu_id_13065.a, din.eop || mov fu_id_13065.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data6, fu_id_13065.q || set din_takeb_trigger@[mux].sel, 64 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle isEndPacket_REG[id=101].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
5a 0000000c00000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_13161.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=101].d, din.eop || mov isEndPacket_REG[id=101].sclr, @builtin_zero.q || mov isEndPacket_REG[id=101].enable, @builtin_one.q || mov isEndPacket_REG[id=101]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
5b 0840400a10000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_13161.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_13161.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, isEndPacket_REG[id=101].q || set dout_eop@[mux].sel, 8 || mov isPreviousEndPacket_REG[id=99].d, din.eop || mov isPreviousEndPacket_REG[id=99].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=99].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 1 || mov fu_id_13157.a, din.eop || mov fu_id_13157.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_13157.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
5c 0000000c00000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_13161.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=101].d, din.eop || mov isEndPacket_REG[id=101].sclr, @builtin_zero.q || mov isEndPacket_REG[id=101].enable, @builtin_one.q || mov isEndPacket_REG[id=101]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
5d 0840401a10000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_13161.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_13161.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, isEndPacket_REG[id=101].q || set dout_eop@[mux].sel, 8 || mov isPreviousEndPacket_REG[id=99].d, din.eop || mov isPreviousEndPacket_REG[id=99].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=99].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 1 || mov fu_id_13157.a, din.eop || mov fu_id_13157.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, fu_id_13157.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || mov @pc.usenextpc, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data1, @builtin_one.q || set @pc_usenextpc_trigger@[mux].sel, 2 || set @pc_nextpc[consts].index, 30 || mov @pc.nextpc, @pc_nextpc[consts].q || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0
5e 0000000c00000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_13161.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=101].d, din.eop || mov isEndPacket_REG[id=101].sclr, @builtin_zero.q || mov isEndPacket_REG[id=101].enable, @builtin_one.q || mov isEndPacket_REG[id=101]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 1 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
5f 0800400810000000  nop || mov fu_id_13161.a, isPreviousEndPacket_REG[id=99].q || mov fu_id_13161.b, isNotImageData_0@[orgvar]_id_7788_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_13161.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 5 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_13161.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, isEndPacket_REG[id=101].q || set dout_eop@[mux].sel, 8 || idle pix_left_this_row_AU.enable`trigger || idle only_just_run_out_of_pix_this_row_AU.enable`trigger || idle filter_result_AU.enable`trigger || idle filter_result_2_AU.enable`trigger || idle times_7_AU[id=168].enable`trigger || idle negate_and_2_AU[id=170].enable`trigger || idle negate_and_2_rounded_AU[id=172].enable`trigger || idle phase_0_final_sum_AU[id=174].enable`trigger || idle times_28_AU[id=178].enable`trigger || idle times_3_AU[id=180].enable`trigger || idle negate_and_8_AU[id=182].enable`trigger || idle negate_and_8_rounded_AU[id=184].enable`trigger || idle lower_sum_AU[id=186].enable`trigger || idle phase_2_final_sum_AU[id=188].enable`trigger || idle sum_outer_AU[id=204].enable`trigger || idle sum_mult9s_AU[id=206].enable`trigger || idle mult9_AU[id=208].enable`trigger || idle sum_out_w_rounding_AU[id=210].enable`trigger || idle phase_3_final_sum_AU[id=212].enable`trigger || idle times_28_AU[id=216].enable`trigger || idle times_3_AU[id=218].enable`trigger || idle negate_and_8_AU[id=220].enable`trigger || idle negate_and_8_rounded_AU[id=222].enable`trigger || idle lower_sum_AU[id=224].enable`trigger || idle phase_4_final_sum_AU[id=226].enable`trigger || idle pre_filter_result_AU[id=149].enable`trigger || idle inner_mux[id=153].enable`trigger || idle pre_filter_result_AU[id=154].enable`trigger || idle inner_mux[id=159].enable`trigger || idle luma_diff_1_AU[id=123].enable`trigger || idle luma_diff_2_AU[id=125].enable`trigger || idle kernel_AU[fuarr=0].enable`trigger || idle kernel_AU[fuarr=2].enable`trigger || idle kernel_AU[fuarr=3].enable`trigger || idle kernel_AU[fuarr=4].enable`trigger || idle kernel_AU[fuarr=5].enable`trigger || idle kernel_AU[fuarr=6].enable`trigger || idle kernel_AU[fuarr=7].enable`trigger || idle kernel_AU[fuarr=8].enable`trigger || idle kernel_AU[fuarr=9].enable`trigger || idle kernel_AU[fuarr=10].enable`trigger || idle kernel_AU[fuarr=11].enable`trigger || idle kernel_AU[fuarr=12].enable`trigger || idle kernel_AU[fuarr=13].enable`trigger || idle kernel_AU[fuarr=14].enable`trigger || idle kernel_AU[fuarr=15].enable`trigger || idle mirror_kernel_AU[fuarr=0].enable`trigger || idle mirror_kernel_AU[fuarr=2].enable`trigger || idle phase_2_for_later_REG[fuarr=0].enable`trigger || idle phase_2_for_later_REG[fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=0].enable`trigger || idle packetDimensions_REG[id=89][fuarr=1].enable`trigger || idle packetDimensions_REG[id=89][fuarr=2].enable`trigger || idle packetDimensions_REG[id=89][fuarr=3].enable`trigger || idle isControlPacket_0@[orgvar]_id_7790_line217.enable`trigger || idle width_0@[orgvar]_id_7792_line98.enable`trigger || idle j_@[orgvar]_id_7794_line464.enable`trigger || idle is_last_row_0@[orgvar]_id_7797_line1405.enable`trigger || idle run_out_of_pixels_this_row_@[orgvar]_id_7799_line478.enable`trigger || idle fill_cnt_@[orgvar]_id_7802_line486.enable`trigger || idle just_read_@[orgvar]_id_7811_line466.enable`trigger || idle i_cpy_@[orgvar]_id_7817_line1422.enable`trigger || idle i_@[orgvar]_id_7820_line463.enable`trigger || idle is_last_col_0@[orgvar]_id_7823_line1410.enable`trigger || idle eop_0@[orgvar]_id_7825_line1401.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_1_id_7827.enable`trigger || idle only_just_run_out_of_pix_this_row_0_stage_2_id_7829.enable`trigger || idle run_out_of_pixels_this_row_2_stage_1_id_7831.enable`trigger || idle run_out_of_pixels_this_row_2_stage_2_id_7833.enable`trigger || idle cond593_0@[orgvar]_id_7835.enable`trigger || idle cond606_0@[orgvar]_id_7837.enable`trigger || idle kernel_5_5_stage_1_id_7839.enable`trigger || idle kernel_5_5_stage_2_id_7841.enable`trigger || idle kernel_5_5_stage_3_id_7843.enable`trigger || idle kernel_5_5_stage_4_id_7845.enable`trigger || idle cond606_0@[orgvar]_id_7847.enable`trigger || idle cond606_0@[orgvar]_id_7849.enable`trigger || idle phase_shift_up_from_1_0@[orgvar]_id_7851_line1284.enable`trigger || idle phase_shift_down_from_1_0@[orgvar]_id_7853_line1284.enable`trigger || idle phase_shift_down_from_3_0@[orgvar]_id_7855_line1284.enable`trigger || idle kernel_7_6_stage_1_id_14290.enable`trigger || idle kernel_7_6_stage_2_id_14293.enable`trigger || idle run_out_of_pixels_this_row_switch_0_comb_id_14296.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_0_comb_id_14299.enable`trigger || idle mirror_kernel_srcs_12_0_comb_id_14302.enable`trigger || idle run_out_of_pixels_this_row_switch_1_comb_id_14305.enable`trigger || idle only_just_run_out_of_pix_this_row_switch_1_comb_id_14308.enable`trigger || idle mirror_kernel_srcs_14_0_comb_id_14311.enable`trigger || idle phase_0_result_0_comb_id_14314.enable`trigger || idle phase_2_result_0_comb_id_14317.enable`trigger || idle phase_0_result_1_comb_id_14320.enable`trigger || idle phase_2_result_1_comb_id_14323.enable`trigger || idle phase_shift_up_from_3_0_comb_id_14326.enable`trigger || idle phase_3_result_0_comb_id_14329.enable`trigger || idle phase_4_result_0_comb_id_14332.enable`trigger || idle phase_3_result_1_comb_id_14335.enable`trigger || idle phase_4_result_1_comb_id_14338.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=99]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_7786_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_7788_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=101]_enable_trigger@[mux].sel, 0 || set widthFromControlPacket_REG_enable_trigger@[mux].sel, 0 || set height_REG_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
:00000001ff
