{
  "module_name": "regs.h",
  "hash_id": "5f2e1eaed165e8b1d8ef44dfbfbe1801d696734cbbce8420cb743473611a5f10",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb3/regs.h",
  "human_readable_source": " \n#define A_SG_CONTROL 0x0\n\n#define S_CONGMODE    29\n#define V_CONGMODE(x) ((x) << S_CONGMODE)\n#define F_CONGMODE    V_CONGMODE(1U)\n\n#define S_TNLFLMODE    28\n#define V_TNLFLMODE(x) ((x) << S_TNLFLMODE)\n#define F_TNLFLMODE    V_TNLFLMODE(1U)\n\n#define S_FATLPERREN    27\n#define V_FATLPERREN(x) ((x) << S_FATLPERREN)\n#define F_FATLPERREN    V_FATLPERREN(1U)\n\n#define S_DROPPKT    20\n#define V_DROPPKT(x) ((x) << S_DROPPKT)\n#define F_DROPPKT    V_DROPPKT(1U)\n\n#define S_EGRGENCTRL    19\n#define V_EGRGENCTRL(x) ((x) << S_EGRGENCTRL)\n#define F_EGRGENCTRL    V_EGRGENCTRL(1U)\n\n#define S_USERSPACESIZE    14\n#define M_USERSPACESIZE    0x1f\n#define V_USERSPACESIZE(x) ((x) << S_USERSPACESIZE)\n\n#define S_HOSTPAGESIZE    11\n#define M_HOSTPAGESIZE    0x7\n#define V_HOSTPAGESIZE(x) ((x) << S_HOSTPAGESIZE)\n\n#define S_FLMODE    9\n#define V_FLMODE(x) ((x) << S_FLMODE)\n#define F_FLMODE    V_FLMODE(1U)\n\n#define S_PKTSHIFT    6\n#define M_PKTSHIFT    0x7\n#define V_PKTSHIFT(x) ((x) << S_PKTSHIFT)\n\n#define S_ONEINTMULTQ    5\n#define V_ONEINTMULTQ(x) ((x) << S_ONEINTMULTQ)\n#define F_ONEINTMULTQ    V_ONEINTMULTQ(1U)\n\n#define S_BIGENDIANINGRESS    2\n#define V_BIGENDIANINGRESS(x) ((x) << S_BIGENDIANINGRESS)\n#define F_BIGENDIANINGRESS    V_BIGENDIANINGRESS(1U)\n\n#define S_ISCSICOALESCING    1\n#define V_ISCSICOALESCING(x) ((x) << S_ISCSICOALESCING)\n#define F_ISCSICOALESCING    V_ISCSICOALESCING(1U)\n\n#define S_GLOBALENABLE    0\n#define V_GLOBALENABLE(x) ((x) << S_GLOBALENABLE)\n#define F_GLOBALENABLE    V_GLOBALENABLE(1U)\n\n#define S_AVOIDCQOVFL    24\n#define V_AVOIDCQOVFL(x) ((x) << S_AVOIDCQOVFL)\n#define F_AVOIDCQOVFL    V_AVOIDCQOVFL(1U)\n\n#define S_OPTONEINTMULTQ    23\n#define V_OPTONEINTMULTQ(x) ((x) << S_OPTONEINTMULTQ)\n#define F_OPTONEINTMULTQ    V_OPTONEINTMULTQ(1U)\n\n#define S_CQCRDTCTRL    22\n#define V_CQCRDTCTRL(x) ((x) << S_CQCRDTCTRL)\n#define F_CQCRDTCTRL    V_CQCRDTCTRL(1U)\n\n#define A_SG_KDOORBELL 0x4\n\n#define S_SELEGRCNTX    31\n#define V_SELEGRCNTX(x) ((x) << S_SELEGRCNTX)\n#define F_SELEGRCNTX    V_SELEGRCNTX(1U)\n\n#define S_EGRCNTX    0\n#define M_EGRCNTX    0xffff\n#define V_EGRCNTX(x) ((x) << S_EGRCNTX)\n\n#define A_SG_GTS 0x8\n\n#define S_RSPQ    29\n#define M_RSPQ    0x7\n#define V_RSPQ(x) ((x) << S_RSPQ)\n#define G_RSPQ(x) (((x) >> S_RSPQ) & M_RSPQ)\n\n#define S_NEWTIMER    16\n#define M_NEWTIMER    0x1fff\n#define V_NEWTIMER(x) ((x) << S_NEWTIMER)\n\n#define S_NEWINDEX    0\n#define M_NEWINDEX    0xffff\n#define V_NEWINDEX(x) ((x) << S_NEWINDEX)\n\n#define A_SG_CONTEXT_CMD 0xc\n\n#define S_CONTEXT_CMD_OPCODE    28\n#define M_CONTEXT_CMD_OPCODE    0xf\n#define V_CONTEXT_CMD_OPCODE(x) ((x) << S_CONTEXT_CMD_OPCODE)\n\n#define S_CONTEXT_CMD_BUSY    27\n#define V_CONTEXT_CMD_BUSY(x) ((x) << S_CONTEXT_CMD_BUSY)\n#define F_CONTEXT_CMD_BUSY    V_CONTEXT_CMD_BUSY(1U)\n\n#define S_CQ_CREDIT    20\n\n#define M_CQ_CREDIT    0x7f\n\n#define V_CQ_CREDIT(x) ((x) << S_CQ_CREDIT)\n\n#define G_CQ_CREDIT(x) (((x) >> S_CQ_CREDIT) & M_CQ_CREDIT)\n\n#define S_CQ    19\n\n#define V_CQ(x) ((x) << S_CQ)\n#define F_CQ    V_CQ(1U)\n\n#define S_RESPONSEQ    18\n#define V_RESPONSEQ(x) ((x) << S_RESPONSEQ)\n#define F_RESPONSEQ    V_RESPONSEQ(1U)\n\n#define S_EGRESS    17\n#define V_EGRESS(x) ((x) << S_EGRESS)\n#define F_EGRESS    V_EGRESS(1U)\n\n#define S_FREELIST    16\n#define V_FREELIST(x) ((x) << S_FREELIST)\n#define F_FREELIST    V_FREELIST(1U)\n\n#define S_CONTEXT    0\n#define M_CONTEXT    0xffff\n#define V_CONTEXT(x) ((x) << S_CONTEXT)\n\n#define G_CONTEXT(x) (((x) >> S_CONTEXT) & M_CONTEXT)\n\n#define A_SG_CONTEXT_DATA0 0x10\n\n#define A_SG_CONTEXT_DATA1 0x14\n\n#define A_SG_CONTEXT_DATA2 0x18\n\n#define A_SG_CONTEXT_DATA3 0x1c\n\n#define A_SG_CONTEXT_MASK0 0x20\n\n#define A_SG_CONTEXT_MASK1 0x24\n\n#define A_SG_CONTEXT_MASK2 0x28\n\n#define A_SG_CONTEXT_MASK3 0x2c\n\n#define A_SG_RSPQ_CREDIT_RETURN 0x30\n\n#define S_CREDITS    0\n#define M_CREDITS    0xffff\n#define V_CREDITS(x) ((x) << S_CREDITS)\n\n#define A_SG_DATA_INTR 0x34\n\n#define S_ERRINTR    31\n#define V_ERRINTR(x) ((x) << S_ERRINTR)\n#define F_ERRINTR    V_ERRINTR(1U)\n\n#define A_SG_HI_DRB_HI_THRSH 0x38\n\n#define A_SG_HI_DRB_LO_THRSH 0x3c\n\n#define A_SG_LO_DRB_HI_THRSH 0x40\n\n#define A_SG_LO_DRB_LO_THRSH 0x44\n\n#define A_SG_RSPQ_FL_STATUS 0x4c\n\n#define S_RSPQ0DISABLED    8\n\n#define S_FL0EMPTY    16\n#define V_FL0EMPTY(x) ((x) << S_FL0EMPTY)\n#define F_FL0EMPTY    V_FL0EMPTY(1U)\n\n#define A_SG_EGR_RCQ_DRB_THRSH 0x54\n\n#define S_HIRCQDRBTHRSH    16\n#define M_HIRCQDRBTHRSH    0x7ff\n#define V_HIRCQDRBTHRSH(x) ((x) << S_HIRCQDRBTHRSH)\n\n#define S_LORCQDRBTHRSH    0\n#define M_LORCQDRBTHRSH    0x7ff\n#define V_LORCQDRBTHRSH(x) ((x) << S_LORCQDRBTHRSH)\n\n#define A_SG_EGR_CNTX_BADDR 0x58\n\n#define A_SG_INT_CAUSE 0x5c\n\n#define S_HIRCQPARITYERROR    31\n#define V_HIRCQPARITYERROR(x) ((x) << S_HIRCQPARITYERROR)\n#define F_HIRCQPARITYERROR    V_HIRCQPARITYERROR(1U)\n\n#define S_LORCQPARITYERROR    30\n#define V_LORCQPARITYERROR(x) ((x) << S_LORCQPARITYERROR)\n#define F_LORCQPARITYERROR    V_LORCQPARITYERROR(1U)\n\n#define S_HIDRBPARITYERROR    29\n#define V_HIDRBPARITYERROR(x) ((x) << S_HIDRBPARITYERROR)\n#define F_HIDRBPARITYERROR    V_HIDRBPARITYERROR(1U)\n\n#define S_LODRBPARITYERROR    28\n#define V_LODRBPARITYERROR(x) ((x) << S_LODRBPARITYERROR)\n#define F_LODRBPARITYERROR    V_LODRBPARITYERROR(1U)\n\n#define S_FLPARITYERROR    22\n#define M_FLPARITYERROR    0x3f\n#define V_FLPARITYERROR(x) ((x) << S_FLPARITYERROR)\n#define G_FLPARITYERROR(x) (((x) >> S_FLPARITYERROR) & M_FLPARITYERROR)\n\n#define S_ITPARITYERROR    20\n#define M_ITPARITYERROR    0x3\n#define V_ITPARITYERROR(x) ((x) << S_ITPARITYERROR)\n#define G_ITPARITYERROR(x) (((x) >> S_ITPARITYERROR) & M_ITPARITYERROR)\n\n#define S_IRPARITYERROR    19\n#define V_IRPARITYERROR(x) ((x) << S_IRPARITYERROR)\n#define F_IRPARITYERROR    V_IRPARITYERROR(1U)\n\n#define S_RCPARITYERROR    18\n#define V_RCPARITYERROR(x) ((x) << S_RCPARITYERROR)\n#define F_RCPARITYERROR    V_RCPARITYERROR(1U)\n\n#define S_OCPARITYERROR    17\n#define V_OCPARITYERROR(x) ((x) << S_OCPARITYERROR)\n#define F_OCPARITYERROR    V_OCPARITYERROR(1U)\n\n#define S_CPPARITYERROR    16\n#define V_CPPARITYERROR(x) ((x) << S_CPPARITYERROR)\n#define F_CPPARITYERROR    V_CPPARITYERROR(1U)\n\n#define S_R_REQ_FRAMINGERROR    15\n#define V_R_REQ_FRAMINGERROR(x) ((x) << S_R_REQ_FRAMINGERROR)\n#define F_R_REQ_FRAMINGERROR    V_R_REQ_FRAMINGERROR(1U)\n\n#define S_UC_REQ_FRAMINGERROR    14\n#define V_UC_REQ_FRAMINGERROR(x) ((x) << S_UC_REQ_FRAMINGERROR)\n#define F_UC_REQ_FRAMINGERROR    V_UC_REQ_FRAMINGERROR(1U)\n\n#define S_HICTLDRBDROPERR    13\n#define V_HICTLDRBDROPERR(x) ((x) << S_HICTLDRBDROPERR)\n#define F_HICTLDRBDROPERR    V_HICTLDRBDROPERR(1U)\n\n#define S_LOCTLDRBDROPERR    12\n#define V_LOCTLDRBDROPERR(x) ((x) << S_LOCTLDRBDROPERR)\n#define F_LOCTLDRBDROPERR    V_LOCTLDRBDROPERR(1U)\n\n#define S_HIPIODRBDROPERR    11\n#define V_HIPIODRBDROPERR(x) ((x) << S_HIPIODRBDROPERR)\n#define F_HIPIODRBDROPERR    V_HIPIODRBDROPERR(1U)\n\n#define S_LOPIODRBDROPERR    10\n#define V_LOPIODRBDROPERR(x) ((x) << S_LOPIODRBDROPERR)\n#define F_LOPIODRBDROPERR    V_LOPIODRBDROPERR(1U)\n\n#define S_HIPRIORITYDBFULL    7\n#define V_HIPRIORITYDBFULL(x) ((x) << S_HIPRIORITYDBFULL)\n#define F_HIPRIORITYDBFULL    V_HIPRIORITYDBFULL(1U)\n\n#define S_HIPRIORITYDBEMPTY   6\n#define V_HIPRIORITYDBEMPTY(x) ((x) << S_HIPRIORITYDBEMPTY)\n#define F_HIPRIORITYDBEMPTY    V_HIPRIORITYDBEMPTY(1U)\n\n#define S_LOPRIORITYDBFULL    5\n#define V_LOPRIORITYDBFULL(x) ((x) << S_LOPRIORITYDBFULL)\n#define F_LOPRIORITYDBFULL    V_LOPRIORITYDBFULL(1U)\n\n#define S_LOPRIORITYDBEMPTY   4\n#define V_LOPRIORITYDBEMPTY(x) ((x) << S_LOPRIORITYDBEMPTY)\n#define F_LOPRIORITYDBEMPTY    V_LOPRIORITYDBEMPTY(1U)\n\n#define S_RSPQDISABLED    3\n#define V_RSPQDISABLED(x) ((x) << S_RSPQDISABLED)\n#define F_RSPQDISABLED    V_RSPQDISABLED(1U)\n\n#define S_RSPQCREDITOVERFOW    2\n#define V_RSPQCREDITOVERFOW(x) ((x) << S_RSPQCREDITOVERFOW)\n#define F_RSPQCREDITOVERFOW    V_RSPQCREDITOVERFOW(1U)\n\n#define S_FLEMPTY    1\n#define V_FLEMPTY(x) ((x) << S_FLEMPTY)\n#define F_FLEMPTY    V_FLEMPTY(1U)\n\n#define A_SG_INT_ENABLE 0x60\n\n#define A_SG_CMDQ_CREDIT_TH 0x64\n\n#define S_TIMEOUT    8\n#define M_TIMEOUT    0xffffff\n#define V_TIMEOUT(x) ((x) << S_TIMEOUT)\n\n#define S_THRESHOLD    0\n#define M_THRESHOLD    0xff\n#define V_THRESHOLD(x) ((x) << S_THRESHOLD)\n\n#define A_SG_TIMER_TICK 0x68\n\n#define A_SG_CQ_CONTEXT_BADDR 0x6c\n\n#define A_SG_OCO_BASE 0x70\n\n#define S_BASE1    16\n#define M_BASE1    0xffff\n#define V_BASE1(x) ((x) << S_BASE1)\n\n#define A_SG_DRB_PRI_THRESH 0x74\n\n#define A_PCIX_INT_ENABLE 0x80\n\n#define S_MSIXPARERR    22\n#define M_MSIXPARERR    0x7\n\n#define V_MSIXPARERR(x) ((x) << S_MSIXPARERR)\n\n#define S_CFPARERR    18\n#define M_CFPARERR    0xf\n\n#define V_CFPARERR(x) ((x) << S_CFPARERR)\n\n#define S_RFPARERR    14\n#define M_RFPARERR    0xf\n\n#define V_RFPARERR(x) ((x) << S_RFPARERR)\n\n#define S_WFPARERR    12\n#define M_WFPARERR    0x3\n\n#define V_WFPARERR(x) ((x) << S_WFPARERR)\n\n#define S_PIOPARERR    11\n#define V_PIOPARERR(x) ((x) << S_PIOPARERR)\n#define F_PIOPARERR    V_PIOPARERR(1U)\n\n#define S_DETUNCECCERR    10\n#define V_DETUNCECCERR(x) ((x) << S_DETUNCECCERR)\n#define F_DETUNCECCERR    V_DETUNCECCERR(1U)\n\n#define S_DETCORECCERR    9\n#define V_DETCORECCERR(x) ((x) << S_DETCORECCERR)\n#define F_DETCORECCERR    V_DETCORECCERR(1U)\n\n#define S_RCVSPLCMPERR    8\n#define V_RCVSPLCMPERR(x) ((x) << S_RCVSPLCMPERR)\n#define F_RCVSPLCMPERR    V_RCVSPLCMPERR(1U)\n\n#define S_UNXSPLCMP    7\n#define V_UNXSPLCMP(x) ((x) << S_UNXSPLCMP)\n#define F_UNXSPLCMP    V_UNXSPLCMP(1U)\n\n#define S_SPLCMPDIS    6\n#define V_SPLCMPDIS(x) ((x) << S_SPLCMPDIS)\n#define F_SPLCMPDIS    V_SPLCMPDIS(1U)\n\n#define S_DETPARERR    5\n#define V_DETPARERR(x) ((x) << S_DETPARERR)\n#define F_DETPARERR    V_DETPARERR(1U)\n\n#define S_SIGSYSERR    4\n#define V_SIGSYSERR(x) ((x) << S_SIGSYSERR)\n#define F_SIGSYSERR    V_SIGSYSERR(1U)\n\n#define S_RCVMSTABT    3\n#define V_RCVMSTABT(x) ((x) << S_RCVMSTABT)\n#define F_RCVMSTABT    V_RCVMSTABT(1U)\n\n#define S_RCVTARABT    2\n#define V_RCVTARABT(x) ((x) << S_RCVTARABT)\n#define F_RCVTARABT    V_RCVTARABT(1U)\n\n#define S_SIGTARABT    1\n#define V_SIGTARABT(x) ((x) << S_SIGTARABT)\n#define F_SIGTARABT    V_SIGTARABT(1U)\n\n#define S_MSTDETPARERR    0\n#define V_MSTDETPARERR(x) ((x) << S_MSTDETPARERR)\n#define F_MSTDETPARERR    V_MSTDETPARERR(1U)\n\n#define A_PCIX_INT_CAUSE 0x84\n\n#define A_PCIX_CFG 0x88\n\n#define S_DMASTOPEN    19\n#define V_DMASTOPEN(x) ((x) << S_DMASTOPEN)\n#define F_DMASTOPEN    V_DMASTOPEN(1U)\n\n#define S_CLIDECEN    18\n#define V_CLIDECEN(x) ((x) << S_CLIDECEN)\n#define F_CLIDECEN    V_CLIDECEN(1U)\n\n#define A_PCIX_MODE 0x8c\n\n#define S_PCLKRANGE    6\n#define M_PCLKRANGE    0x3\n#define V_PCLKRANGE(x) ((x) << S_PCLKRANGE)\n#define G_PCLKRANGE(x) (((x) >> S_PCLKRANGE) & M_PCLKRANGE)\n\n#define S_PCIXINITPAT    2\n#define M_PCIXINITPAT    0xf\n#define V_PCIXINITPAT(x) ((x) << S_PCIXINITPAT)\n#define G_PCIXINITPAT(x) (((x) >> S_PCIXINITPAT) & M_PCIXINITPAT)\n\n#define S_64BIT    0\n#define V_64BIT(x) ((x) << S_64BIT)\n#define F_64BIT    V_64BIT(1U)\n\n#define A_PCIE_INT_ENABLE 0x80\n\n#define S_BISTERR    15\n#define M_BISTERR    0xff\n\n#define V_BISTERR(x) ((x) << S_BISTERR)\n\n#define S_TXPARERR    18\n#define V_TXPARERR(x) ((x) << S_TXPARERR)\n#define F_TXPARERR    V_TXPARERR(1U)\n\n#define S_RXPARERR    17\n#define V_RXPARERR(x) ((x) << S_RXPARERR)\n#define F_RXPARERR    V_RXPARERR(1U)\n\n#define S_RETRYLUTPARERR    16\n#define V_RETRYLUTPARERR(x) ((x) << S_RETRYLUTPARERR)\n#define F_RETRYLUTPARERR    V_RETRYLUTPARERR(1U)\n\n#define S_RETRYBUFPARERR    15\n#define V_RETRYBUFPARERR(x) ((x) << S_RETRYBUFPARERR)\n#define F_RETRYBUFPARERR    V_RETRYBUFPARERR(1U)\n\n#define S_PCIE_MSIXPARERR    12\n#define M_PCIE_MSIXPARERR    0x7\n\n#define V_PCIE_MSIXPARERR(x) ((x) << S_PCIE_MSIXPARERR)\n\n#define S_PCIE_CFPARERR    11\n#define V_PCIE_CFPARERR(x) ((x) << S_PCIE_CFPARERR)\n#define F_PCIE_CFPARERR    V_PCIE_CFPARERR(1U)\n\n#define S_PCIE_RFPARERR    10\n#define V_PCIE_RFPARERR(x) ((x) << S_PCIE_RFPARERR)\n#define F_PCIE_RFPARERR    V_PCIE_RFPARERR(1U)\n\n#define S_PCIE_WFPARERR    9\n#define V_PCIE_WFPARERR(x) ((x) << S_PCIE_WFPARERR)\n#define F_PCIE_WFPARERR    V_PCIE_WFPARERR(1U)\n\n#define S_PCIE_PIOPARERR    8\n#define V_PCIE_PIOPARERR(x) ((x) << S_PCIE_PIOPARERR)\n#define F_PCIE_PIOPARERR    V_PCIE_PIOPARERR(1U)\n\n#define S_UNXSPLCPLERRC    7\n#define V_UNXSPLCPLERRC(x) ((x) << S_UNXSPLCPLERRC)\n#define F_UNXSPLCPLERRC    V_UNXSPLCPLERRC(1U)\n\n#define S_UNXSPLCPLERRR    6\n#define V_UNXSPLCPLERRR(x) ((x) << S_UNXSPLCPLERRR)\n#define F_UNXSPLCPLERRR    V_UNXSPLCPLERRR(1U)\n\n#define S_PEXERR    0\n#define V_PEXERR(x) ((x) << S_PEXERR)\n#define F_PEXERR    V_PEXERR(1U)\n\n#define A_PCIE_INT_CAUSE 0x84\n\n#define S_PCIE_DMASTOPEN    24\n#define V_PCIE_DMASTOPEN(x) ((x) << S_PCIE_DMASTOPEN)\n#define F_PCIE_DMASTOPEN    V_PCIE_DMASTOPEN(1U)\n\n#define A_PCIE_CFG 0x88\n\n#define S_ENABLELINKDWNDRST    21\n#define V_ENABLELINKDWNDRST(x) ((x) << S_ENABLELINKDWNDRST)\n#define F_ENABLELINKDWNDRST    V_ENABLELINKDWNDRST(1U)\n\n#define S_ENABLELINKDOWNRST    20\n#define V_ENABLELINKDOWNRST(x) ((x) << S_ENABLELINKDOWNRST)\n#define F_ENABLELINKDOWNRST    V_ENABLELINKDOWNRST(1U)\n\n#define S_PCIE_CLIDECEN    16\n#define V_PCIE_CLIDECEN(x) ((x) << S_PCIE_CLIDECEN)\n#define F_PCIE_CLIDECEN    V_PCIE_CLIDECEN(1U)\n\n#define S_CRSTWRMMODE    0\n#define V_CRSTWRMMODE(x) ((x) << S_CRSTWRMMODE)\n#define F_CRSTWRMMODE    V_CRSTWRMMODE(1U)\n\n#define A_PCIE_MODE 0x8c\n\n#define S_NUMFSTTRNSEQRX    10\n#define M_NUMFSTTRNSEQRX    0xff\n#define V_NUMFSTTRNSEQRX(x) ((x) << S_NUMFSTTRNSEQRX)\n#define G_NUMFSTTRNSEQRX(x) (((x) >> S_NUMFSTTRNSEQRX) & M_NUMFSTTRNSEQRX)\n\n#define A_PCIE_PEX_CTRL0 0x98\n\n#define S_NUMFSTTRNSEQ    22\n#define M_NUMFSTTRNSEQ    0xff\n#define V_NUMFSTTRNSEQ(x) ((x) << S_NUMFSTTRNSEQ)\n#define G_NUMFSTTRNSEQ(x) (((x) >> S_NUMFSTTRNSEQ) & M_NUMFSTTRNSEQ)\n\n#define S_REPLAYLMT    2\n#define M_REPLAYLMT    0xfffff\n\n#define V_REPLAYLMT(x) ((x) << S_REPLAYLMT)\n\n#define A_PCIE_PEX_CTRL1 0x9c\n\n#define S_T3A_ACKLAT    0\n#define M_T3A_ACKLAT    0x7ff\n\n#define V_T3A_ACKLAT(x) ((x) << S_T3A_ACKLAT)\n\n#define S_ACKLAT    0\n#define M_ACKLAT    0x1fff\n\n#define V_ACKLAT(x) ((x) << S_ACKLAT)\n\n#define A_PCIE_PEX_ERR 0xa4\n\n#define A_T3DBG_GPIO_EN 0xd0\n\n#define S_GPIO11_OEN    27\n#define V_GPIO11_OEN(x) ((x) << S_GPIO11_OEN)\n#define F_GPIO11_OEN    V_GPIO11_OEN(1U)\n\n#define S_GPIO10_OEN    26\n#define V_GPIO10_OEN(x) ((x) << S_GPIO10_OEN)\n#define F_GPIO10_OEN    V_GPIO10_OEN(1U)\n\n#define S_GPIO7_OEN    23\n#define V_GPIO7_OEN(x) ((x) << S_GPIO7_OEN)\n#define F_GPIO7_OEN    V_GPIO7_OEN(1U)\n\n#define S_GPIO6_OEN    22\n#define V_GPIO6_OEN(x) ((x) << S_GPIO6_OEN)\n#define F_GPIO6_OEN    V_GPIO6_OEN(1U)\n\n#define S_GPIO5_OEN    21\n#define V_GPIO5_OEN(x) ((x) << S_GPIO5_OEN)\n#define F_GPIO5_OEN    V_GPIO5_OEN(1U)\n\n#define S_GPIO4_OEN    20\n#define V_GPIO4_OEN(x) ((x) << S_GPIO4_OEN)\n#define F_GPIO4_OEN    V_GPIO4_OEN(1U)\n\n#define S_GPIO2_OEN    18\n#define V_GPIO2_OEN(x) ((x) << S_GPIO2_OEN)\n#define F_GPIO2_OEN    V_GPIO2_OEN(1U)\n\n#define S_GPIO1_OEN    17\n#define V_GPIO1_OEN(x) ((x) << S_GPIO1_OEN)\n#define F_GPIO1_OEN    V_GPIO1_OEN(1U)\n\n#define S_GPIO0_OEN    16\n#define V_GPIO0_OEN(x) ((x) << S_GPIO0_OEN)\n#define F_GPIO0_OEN    V_GPIO0_OEN(1U)\n\n#define S_GPIO10_OUT_VAL    10\n#define V_GPIO10_OUT_VAL(x) ((x) << S_GPIO10_OUT_VAL)\n#define F_GPIO10_OUT_VAL    V_GPIO10_OUT_VAL(1U)\n\n#define S_GPIO7_OUT_VAL    7\n#define V_GPIO7_OUT_VAL(x) ((x) << S_GPIO7_OUT_VAL)\n#define F_GPIO7_OUT_VAL    V_GPIO7_OUT_VAL(1U)\n\n#define S_GPIO6_OUT_VAL    6\n#define V_GPIO6_OUT_VAL(x) ((x) << S_GPIO6_OUT_VAL)\n#define F_GPIO6_OUT_VAL    V_GPIO6_OUT_VAL(1U)\n\n#define S_GPIO5_OUT_VAL    5\n#define V_GPIO5_OUT_VAL(x) ((x) << S_GPIO5_OUT_VAL)\n#define F_GPIO5_OUT_VAL    V_GPIO5_OUT_VAL(1U)\n\n#define S_GPIO4_OUT_VAL    4\n#define V_GPIO4_OUT_VAL(x) ((x) << S_GPIO4_OUT_VAL)\n#define F_GPIO4_OUT_VAL    V_GPIO4_OUT_VAL(1U)\n\n#define S_GPIO2_OUT_VAL    2\n#define V_GPIO2_OUT_VAL(x) ((x) << S_GPIO2_OUT_VAL)\n#define F_GPIO2_OUT_VAL    V_GPIO2_OUT_VAL(1U)\n\n#define S_GPIO1_OUT_VAL    1\n#define V_GPIO1_OUT_VAL(x) ((x) << S_GPIO1_OUT_VAL)\n#define F_GPIO1_OUT_VAL    V_GPIO1_OUT_VAL(1U)\n\n#define S_GPIO0_OUT_VAL    0\n#define V_GPIO0_OUT_VAL(x) ((x) << S_GPIO0_OUT_VAL)\n#define F_GPIO0_OUT_VAL    V_GPIO0_OUT_VAL(1U)\n\n#define A_T3DBG_INT_ENABLE 0xd8\n\n#define S_GPIO11    11\n#define V_GPIO11(x) ((x) << S_GPIO11)\n#define F_GPIO11    V_GPIO11(1U)\n\n#define S_GPIO10    10\n#define V_GPIO10(x) ((x) << S_GPIO10)\n#define F_GPIO10    V_GPIO10(1U)\n\n#define S_GPIO9    9\n#define V_GPIO9(x) ((x) << S_GPIO9)\n#define F_GPIO9    V_GPIO9(1U)\n\n#define S_GPIO7    7\n#define V_GPIO7(x) ((x) << S_GPIO7)\n#define F_GPIO7    V_GPIO7(1U)\n\n#define S_GPIO6    6\n#define V_GPIO6(x) ((x) << S_GPIO6)\n#define F_GPIO6    V_GPIO6(1U)\n\n#define S_GPIO5    5\n#define V_GPIO5(x) ((x) << S_GPIO5)\n#define F_GPIO5    V_GPIO5(1U)\n\n#define S_GPIO4    4\n#define V_GPIO4(x) ((x) << S_GPIO4)\n#define F_GPIO4    V_GPIO4(1U)\n\n#define S_GPIO3    3\n#define V_GPIO3(x) ((x) << S_GPIO3)\n#define F_GPIO3    V_GPIO3(1U)\n\n#define S_GPIO2    2\n#define V_GPIO2(x) ((x) << S_GPIO2)\n#define F_GPIO2    V_GPIO2(1U)\n\n#define S_GPIO1    1\n#define V_GPIO1(x) ((x) << S_GPIO1)\n#define F_GPIO1    V_GPIO1(1U)\n\n#define S_GPIO0    0\n#define V_GPIO0(x) ((x) << S_GPIO0)\n#define F_GPIO0    V_GPIO0(1U)\n\n#define A_T3DBG_INT_CAUSE 0xdc\n\n#define A_T3DBG_GPIO_ACT_LOW 0xf0\n\n#define MC7_PMRX_BASE_ADDR 0x100\n\n#define A_MC7_CFG 0x100\n\n#define S_IFEN    13\n#define V_IFEN(x) ((x) << S_IFEN)\n#define F_IFEN    V_IFEN(1U)\n\n#define S_TERM150    11\n#define V_TERM150(x) ((x) << S_TERM150)\n#define F_TERM150    V_TERM150(1U)\n\n#define S_SLOW    10\n#define V_SLOW(x) ((x) << S_SLOW)\n#define F_SLOW    V_SLOW(1U)\n\n#define S_WIDTH    8\n#define M_WIDTH    0x3\n#define V_WIDTH(x) ((x) << S_WIDTH)\n#define G_WIDTH(x) (((x) >> S_WIDTH) & M_WIDTH)\n\n#define S_BKS    6\n#define V_BKS(x) ((x) << S_BKS)\n#define F_BKS    V_BKS(1U)\n\n#define S_ORG    5\n#define V_ORG(x) ((x) << S_ORG)\n#define F_ORG    V_ORG(1U)\n\n#define S_DEN    2\n#define M_DEN    0x7\n#define V_DEN(x) ((x) << S_DEN)\n#define G_DEN(x) (((x) >> S_DEN) & M_DEN)\n\n#define S_RDY    1\n#define V_RDY(x) ((x) << S_RDY)\n#define F_RDY    V_RDY(1U)\n\n#define S_CLKEN    0\n#define V_CLKEN(x) ((x) << S_CLKEN)\n#define F_CLKEN    V_CLKEN(1U)\n\n#define A_MC7_MODE 0x104\n\n#define S_BUSY    31\n#define V_BUSY(x) ((x) << S_BUSY)\n#define F_BUSY    V_BUSY(1U)\n\n#define A_MC7_EXT_MODE1 0x108\n\n#define A_MC7_EXT_MODE2 0x10c\n\n#define A_MC7_EXT_MODE3 0x110\n\n#define A_MC7_PRE 0x114\n\n#define A_MC7_REF 0x118\n\n#define S_PREREFDIV    1\n#define M_PREREFDIV    0x3fff\n#define V_PREREFDIV(x) ((x) << S_PREREFDIV)\n\n#define S_PERREFEN    0\n#define V_PERREFEN(x) ((x) << S_PERREFEN)\n#define F_PERREFEN    V_PERREFEN(1U)\n\n#define A_MC7_DLL 0x11c\n\n#define S_DLLENB    1\n#define V_DLLENB(x) ((x) << S_DLLENB)\n#define F_DLLENB    V_DLLENB(1U)\n\n#define S_DLLRST    0\n#define V_DLLRST(x) ((x) << S_DLLRST)\n#define F_DLLRST    V_DLLRST(1U)\n\n#define A_MC7_PARM 0x120\n\n#define S_ACTTOPREDLY    26\n#define M_ACTTOPREDLY    0xf\n#define V_ACTTOPREDLY(x) ((x) << S_ACTTOPREDLY)\n\n#define S_ACTTORDWRDLY    23\n#define M_ACTTORDWRDLY    0x7\n#define V_ACTTORDWRDLY(x) ((x) << S_ACTTORDWRDLY)\n\n#define S_PRECYC    20\n#define M_PRECYC    0x7\n#define V_PRECYC(x) ((x) << S_PRECYC)\n\n#define S_REFCYC    13\n#define M_REFCYC    0x7f\n#define V_REFCYC(x) ((x) << S_REFCYC)\n\n#define S_BKCYC    8\n#define M_BKCYC    0x1f\n#define V_BKCYC(x) ((x) << S_BKCYC)\n\n#define S_WRTORDDLY    4\n#define M_WRTORDDLY    0xf\n#define V_WRTORDDLY(x) ((x) << S_WRTORDDLY)\n\n#define S_RDTOWRDLY    0\n#define M_RDTOWRDLY    0xf\n#define V_RDTOWRDLY(x) ((x) << S_RDTOWRDLY)\n\n#define A_MC7_CAL 0x128\n\n#define S_CAL_FAULT    30\n#define V_CAL_FAULT(x) ((x) << S_CAL_FAULT)\n#define F_CAL_FAULT    V_CAL_FAULT(1U)\n\n#define S_SGL_CAL_EN    20\n#define V_SGL_CAL_EN(x) ((x) << S_SGL_CAL_EN)\n#define F_SGL_CAL_EN    V_SGL_CAL_EN(1U)\n\n#define A_MC7_ERR_ADDR 0x12c\n\n#define A_MC7_ECC 0x130\n\n#define S_ECCCHKEN    1\n#define V_ECCCHKEN(x) ((x) << S_ECCCHKEN)\n#define F_ECCCHKEN    V_ECCCHKEN(1U)\n\n#define S_ECCGENEN    0\n#define V_ECCGENEN(x) ((x) << S_ECCGENEN)\n#define F_ECCGENEN    V_ECCGENEN(1U)\n\n#define A_MC7_CE_ADDR 0x134\n\n#define A_MC7_CE_DATA0 0x138\n\n#define A_MC7_CE_DATA1 0x13c\n\n#define A_MC7_CE_DATA2 0x140\n\n#define S_DATA    0\n#define M_DATA    0xff\n\n#define G_DATA(x) (((x) >> S_DATA) & M_DATA)\n\n#define A_MC7_UE_ADDR 0x144\n\n#define A_MC7_UE_DATA0 0x148\n\n#define A_MC7_UE_DATA1 0x14c\n\n#define A_MC7_UE_DATA2 0x150\n\n#define A_MC7_BD_ADDR 0x154\n\n#define S_ADDR    3\n\n#define M_ADDR    0x1fffffff\n\n#define A_MC7_BD_DATA0 0x158\n\n#define A_MC7_BD_DATA1 0x15c\n\n#define A_MC7_BD_OP 0x164\n\n#define S_OP    0\n\n#define V_OP(x) ((x) << S_OP)\n#define F_OP    V_OP(1U)\n\n#define A_MC7_BIST_ADDR_BEG 0x168\n\n#define A_MC7_BIST_ADDR_END 0x16c\n\n#define A_MC7_BIST_DATA 0x170\n\n#define A_MC7_BIST_OP 0x174\n\n#define S_CONT    3\n#define V_CONT(x) ((x) << S_CONT)\n#define F_CONT    V_CONT(1U)\n\n#define A_MC7_INT_ENABLE 0x178\n\n#define S_AE    17\n#define V_AE(x) ((x) << S_AE)\n#define F_AE    V_AE(1U)\n\n#define S_PE    2\n#define M_PE    0x7fff\n\n#define V_PE(x) ((x) << S_PE)\n\n#define G_PE(x) (((x) >> S_PE) & M_PE)\n\n#define S_UE    1\n#define V_UE(x) ((x) << S_UE)\n#define F_UE    V_UE(1U)\n\n#define S_CE    0\n#define V_CE(x) ((x) << S_CE)\n#define F_CE    V_CE(1U)\n\n#define A_MC7_INT_CAUSE 0x17c\n\n#define MC7_PMTX_BASE_ADDR 0x180\n\n#define MC7_CM_BASE_ADDR 0x200\n\n#define A_CIM_BOOT_CFG 0x280\n\n#define S_BOOTADDR    2\n#define M_BOOTADDR    0x3fffffff\n#define V_BOOTADDR(x) ((x) << S_BOOTADDR)\n\n#define A_CIM_SDRAM_BASE_ADDR 0x28c\n\n#define A_CIM_SDRAM_ADDR_SIZE 0x290\n\n#define A_CIM_HOST_INT_ENABLE 0x298\n\n#define S_DTAGPARERR    28\n#define V_DTAGPARERR(x) ((x) << S_DTAGPARERR)\n#define F_DTAGPARERR    V_DTAGPARERR(1U)\n\n#define S_ITAGPARERR    27\n#define V_ITAGPARERR(x) ((x) << S_ITAGPARERR)\n#define F_ITAGPARERR    V_ITAGPARERR(1U)\n\n#define S_IBQTPPARERR    26\n#define V_IBQTPPARERR(x) ((x) << S_IBQTPPARERR)\n#define F_IBQTPPARERR    V_IBQTPPARERR(1U)\n\n#define S_IBQULPPARERR    25\n#define V_IBQULPPARERR(x) ((x) << S_IBQULPPARERR)\n#define F_IBQULPPARERR    V_IBQULPPARERR(1U)\n\n#define S_IBQSGEHIPARERR    24\n#define V_IBQSGEHIPARERR(x) ((x) << S_IBQSGEHIPARERR)\n#define F_IBQSGEHIPARERR    V_IBQSGEHIPARERR(1U)\n\n#define S_IBQSGELOPARERR    23\n#define V_IBQSGELOPARERR(x) ((x) << S_IBQSGELOPARERR)\n#define F_IBQSGELOPARERR    V_IBQSGELOPARERR(1U)\n\n#define S_OBQULPLOPARERR    22\n#define V_OBQULPLOPARERR(x) ((x) << S_OBQULPLOPARERR)\n#define F_OBQULPLOPARERR    V_OBQULPLOPARERR(1U)\n\n#define S_OBQULPHIPARERR    21\n#define V_OBQULPHIPARERR(x) ((x) << S_OBQULPHIPARERR)\n#define F_OBQULPHIPARERR    V_OBQULPHIPARERR(1U)\n\n#define S_OBQSGEPARERR    20\n#define V_OBQSGEPARERR(x) ((x) << S_OBQSGEPARERR)\n#define F_OBQSGEPARERR    V_OBQSGEPARERR(1U)\n\n#define S_DCACHEPARERR    19\n#define V_DCACHEPARERR(x) ((x) << S_DCACHEPARERR)\n#define F_DCACHEPARERR    V_DCACHEPARERR(1U)\n\n#define S_ICACHEPARERR    18\n#define V_ICACHEPARERR(x) ((x) << S_ICACHEPARERR)\n#define F_ICACHEPARERR    V_ICACHEPARERR(1U)\n\n#define S_DRAMPARERR    17\n#define V_DRAMPARERR(x) ((x) << S_DRAMPARERR)\n#define F_DRAMPARERR    V_DRAMPARERR(1U)\n\n#define A_CIM_HOST_INT_CAUSE 0x29c\n\n#define S_BLKWRPLINT    12\n#define V_BLKWRPLINT(x) ((x) << S_BLKWRPLINT)\n#define F_BLKWRPLINT    V_BLKWRPLINT(1U)\n\n#define S_BLKRDPLINT    11\n#define V_BLKRDPLINT(x) ((x) << S_BLKRDPLINT)\n#define F_BLKRDPLINT    V_BLKRDPLINT(1U)\n\n#define S_BLKWRCTLINT    10\n#define V_BLKWRCTLINT(x) ((x) << S_BLKWRCTLINT)\n#define F_BLKWRCTLINT    V_BLKWRCTLINT(1U)\n\n#define S_BLKRDCTLINT    9\n#define V_BLKRDCTLINT(x) ((x) << S_BLKRDCTLINT)\n#define F_BLKRDCTLINT    V_BLKRDCTLINT(1U)\n\n#define S_BLKWRFLASHINT    8\n#define V_BLKWRFLASHINT(x) ((x) << S_BLKWRFLASHINT)\n#define F_BLKWRFLASHINT    V_BLKWRFLASHINT(1U)\n\n#define S_BLKRDFLASHINT    7\n#define V_BLKRDFLASHINT(x) ((x) << S_BLKRDFLASHINT)\n#define F_BLKRDFLASHINT    V_BLKRDFLASHINT(1U)\n\n#define S_SGLWRFLASHINT    6\n#define V_SGLWRFLASHINT(x) ((x) << S_SGLWRFLASHINT)\n#define F_SGLWRFLASHINT    V_SGLWRFLASHINT(1U)\n\n#define S_WRBLKFLASHINT    5\n#define V_WRBLKFLASHINT(x) ((x) << S_WRBLKFLASHINT)\n#define F_WRBLKFLASHINT    V_WRBLKFLASHINT(1U)\n\n#define S_BLKWRBOOTINT    4\n#define V_BLKWRBOOTINT(x) ((x) << S_BLKWRBOOTINT)\n#define F_BLKWRBOOTINT    V_BLKWRBOOTINT(1U)\n\n#define S_FLASHRANGEINT    2\n#define V_FLASHRANGEINT(x) ((x) << S_FLASHRANGEINT)\n#define F_FLASHRANGEINT    V_FLASHRANGEINT(1U)\n\n#define S_SDRAMRANGEINT    1\n#define V_SDRAMRANGEINT(x) ((x) << S_SDRAMRANGEINT)\n#define F_SDRAMRANGEINT    V_SDRAMRANGEINT(1U)\n\n#define S_RSVDSPACEINT    0\n#define V_RSVDSPACEINT(x) ((x) << S_RSVDSPACEINT)\n#define F_RSVDSPACEINT    V_RSVDSPACEINT(1U)\n\n#define A_CIM_HOST_ACC_CTRL 0x2b0\n\n#define S_HOSTBUSY    17\n#define V_HOSTBUSY(x) ((x) << S_HOSTBUSY)\n#define F_HOSTBUSY    V_HOSTBUSY(1U)\n\n#define A_CIM_HOST_ACC_DATA 0x2b4\n\n#define A_CIM_IBQ_DBG_CFG 0x2c0\n\n#define S_IBQDBGADDR    16\n#define M_IBQDBGADDR    0x1ff\n#define V_IBQDBGADDR(x) ((x) << S_IBQDBGADDR)\n#define G_IBQDBGADDR(x) (((x) >> S_IBQDBGADDR) & M_IBQDBGADDR)\n\n#define S_IBQDBGQID    3\n#define M_IBQDBGQID    0x3\n#define V_IBQDBGQID(x) ((x) << S_IBQDBGQID)\n#define G_IBQDBGQID(x) (((x) >> S_IBQDBGQID) & M_IBQDBGQID)\n\n#define S_IBQDBGWR    2\n#define V_IBQDBGWR(x) ((x) << S_IBQDBGWR)\n#define F_IBQDBGWR    V_IBQDBGWR(1U)\n\n#define S_IBQDBGBUSY    1\n#define V_IBQDBGBUSY(x) ((x) << S_IBQDBGBUSY)\n#define F_IBQDBGBUSY    V_IBQDBGBUSY(1U)\n\n#define S_IBQDBGEN    0\n#define V_IBQDBGEN(x) ((x) << S_IBQDBGEN)\n#define F_IBQDBGEN    V_IBQDBGEN(1U)\n\n#define A_CIM_IBQ_DBG_DATA 0x2c8\n\n#define A_TP_IN_CONFIG 0x300\n\n#define S_RXFBARBPRIO    25\n#define V_RXFBARBPRIO(x) ((x) << S_RXFBARBPRIO)\n#define F_RXFBARBPRIO    V_RXFBARBPRIO(1U)\n\n#define S_TXFBARBPRIO    24\n#define V_TXFBARBPRIO(x) ((x) << S_TXFBARBPRIO)\n#define F_TXFBARBPRIO    V_TXFBARBPRIO(1U)\n\n#define S_NICMODE    14\n#define V_NICMODE(x) ((x) << S_NICMODE)\n#define F_NICMODE    V_NICMODE(1U)\n\n#define S_IPV6ENABLE    15\n#define V_IPV6ENABLE(x) ((x) << S_IPV6ENABLE)\n#define F_IPV6ENABLE    V_IPV6ENABLE(1U)\n\n#define A_TP_OUT_CONFIG 0x304\n\n#define S_VLANEXTRACTIONENABLE    12\n\n#define A_TP_GLOBAL_CONFIG 0x308\n\n#define S_TXPACINGENABLE    24\n#define V_TXPACINGENABLE(x) ((x) << S_TXPACINGENABLE)\n#define F_TXPACINGENABLE    V_TXPACINGENABLE(1U)\n\n#define S_PATHMTU    15\n#define V_PATHMTU(x) ((x) << S_PATHMTU)\n#define F_PATHMTU    V_PATHMTU(1U)\n\n#define S_IPCHECKSUMOFFLOAD    13\n#define V_IPCHECKSUMOFFLOAD(x) ((x) << S_IPCHECKSUMOFFLOAD)\n#define F_IPCHECKSUMOFFLOAD    V_IPCHECKSUMOFFLOAD(1U)\n\n#define S_UDPCHECKSUMOFFLOAD    12\n#define V_UDPCHECKSUMOFFLOAD(x) ((x) << S_UDPCHECKSUMOFFLOAD)\n#define F_UDPCHECKSUMOFFLOAD    V_UDPCHECKSUMOFFLOAD(1U)\n\n#define S_TCPCHECKSUMOFFLOAD    11\n#define V_TCPCHECKSUMOFFLOAD(x) ((x) << S_TCPCHECKSUMOFFLOAD)\n#define F_TCPCHECKSUMOFFLOAD    V_TCPCHECKSUMOFFLOAD(1U)\n\n#define S_IPTTL    0\n#define M_IPTTL    0xff\n#define V_IPTTL(x) ((x) << S_IPTTL)\n\n#define A_TP_CMM_MM_BASE 0x314\n\n#define A_TP_CMM_TIMER_BASE 0x318\n\n#define S_CMTIMERMAXNUM    28\n#define M_CMTIMERMAXNUM    0x3\n#define V_CMTIMERMAXNUM(x) ((x) << S_CMTIMERMAXNUM)\n\n#define A_TP_PMM_SIZE 0x31c\n\n#define A_TP_PMM_TX_BASE 0x320\n\n#define A_TP_PMM_RX_BASE 0x328\n\n#define A_TP_PMM_RX_PAGE_SIZE 0x32c\n\n#define A_TP_PMM_RX_MAX_PAGE 0x330\n\n#define A_TP_PMM_TX_PAGE_SIZE 0x334\n\n#define A_TP_PMM_TX_MAX_PAGE 0x338\n\n#define A_TP_TCP_OPTIONS 0x340\n\n#define S_MTUDEFAULT    16\n#define M_MTUDEFAULT    0xffff\n#define V_MTUDEFAULT(x) ((x) << S_MTUDEFAULT)\n\n#define S_MTUENABLE    10\n#define V_MTUENABLE(x) ((x) << S_MTUENABLE)\n#define F_MTUENABLE    V_MTUENABLE(1U)\n\n#define S_SACKRX    8\n#define V_SACKRX(x) ((x) << S_SACKRX)\n#define F_SACKRX    V_SACKRX(1U)\n\n#define S_SACKMODE    4\n\n#define M_SACKMODE    0x3\n\n#define V_SACKMODE(x) ((x) << S_SACKMODE)\n\n#define S_WINDOWSCALEMODE    2\n#define M_WINDOWSCALEMODE    0x3\n#define V_WINDOWSCALEMODE(x) ((x) << S_WINDOWSCALEMODE)\n\n#define S_TIMESTAMPSMODE    0\n\n#define M_TIMESTAMPSMODE    0x3\n\n#define V_TIMESTAMPSMODE(x) ((x) << S_TIMESTAMPSMODE)\n\n#define A_TP_DACK_CONFIG 0x344\n\n#define S_AUTOSTATE3    30\n#define M_AUTOSTATE3    0x3\n#define V_AUTOSTATE3(x) ((x) << S_AUTOSTATE3)\n\n#define S_AUTOSTATE2    28\n#define M_AUTOSTATE2    0x3\n#define V_AUTOSTATE2(x) ((x) << S_AUTOSTATE2)\n\n#define S_AUTOSTATE1    26\n#define M_AUTOSTATE1    0x3\n#define V_AUTOSTATE1(x) ((x) << S_AUTOSTATE1)\n\n#define S_BYTETHRESHOLD    5\n#define M_BYTETHRESHOLD    0xfffff\n#define V_BYTETHRESHOLD(x) ((x) << S_BYTETHRESHOLD)\n\n#define S_MSSTHRESHOLD    3\n#define M_MSSTHRESHOLD    0x3\n#define V_MSSTHRESHOLD(x) ((x) << S_MSSTHRESHOLD)\n\n#define S_AUTOCAREFUL    2\n#define V_AUTOCAREFUL(x) ((x) << S_AUTOCAREFUL)\n#define F_AUTOCAREFUL    V_AUTOCAREFUL(1U)\n\n#define S_AUTOENABLE    1\n#define V_AUTOENABLE(x) ((x) << S_AUTOENABLE)\n#define F_AUTOENABLE    V_AUTOENABLE(1U)\n\n#define S_DACK_MODE    0\n#define V_DACK_MODE(x) ((x) << S_DACK_MODE)\n#define F_DACK_MODE    V_DACK_MODE(1U)\n\n#define A_TP_PC_CONFIG 0x348\n\n#define S_TXTOSQUEUEMAPMODE    26\n#define V_TXTOSQUEUEMAPMODE(x) ((x) << S_TXTOSQUEUEMAPMODE)\n#define F_TXTOSQUEUEMAPMODE    V_TXTOSQUEUEMAPMODE(1U)\n\n#define S_ENABLEEPCMDAFULL    23\n#define V_ENABLEEPCMDAFULL(x) ((x) << S_ENABLEEPCMDAFULL)\n#define F_ENABLEEPCMDAFULL    V_ENABLEEPCMDAFULL(1U)\n\n#define S_MODULATEUNIONMODE    22\n#define V_MODULATEUNIONMODE(x) ((x) << S_MODULATEUNIONMODE)\n#define F_MODULATEUNIONMODE    V_MODULATEUNIONMODE(1U)\n\n#define S_TXDEFERENABLE    20\n#define V_TXDEFERENABLE(x) ((x) << S_TXDEFERENABLE)\n#define F_TXDEFERENABLE    V_TXDEFERENABLE(1U)\n\n#define S_RXCONGESTIONMODE    19\n#define V_RXCONGESTIONMODE(x) ((x) << S_RXCONGESTIONMODE)\n#define F_RXCONGESTIONMODE    V_RXCONGESTIONMODE(1U)\n\n#define S_HEARBEATDACK    16\n#define V_HEARBEATDACK(x) ((x) << S_HEARBEATDACK)\n#define F_HEARBEATDACK    V_HEARBEATDACK(1U)\n\n#define S_TXCONGESTIONMODE    15\n#define V_TXCONGESTIONMODE(x) ((x) << S_TXCONGESTIONMODE)\n#define F_TXCONGESTIONMODE    V_TXCONGESTIONMODE(1U)\n\n#define S_ENABLEOCSPIFULL    30\n#define V_ENABLEOCSPIFULL(x) ((x) << S_ENABLEOCSPIFULL)\n#define F_ENABLEOCSPIFULL    V_ENABLEOCSPIFULL(1U)\n\n#define S_LOCKTID    28\n#define V_LOCKTID(x) ((x) << S_LOCKTID)\n#define F_LOCKTID    V_LOCKTID(1U)\n\n#define S_TABLELATENCYDELTA    0\n#define M_TABLELATENCYDELTA    0xf\n#define V_TABLELATENCYDELTA(x) ((x) << S_TABLELATENCYDELTA)\n#define G_TABLELATENCYDELTA(x) \\\n\t(((x) >> S_TABLELATENCYDELTA) & M_TABLELATENCYDELTA)\n\n#define A_TP_PC_CONFIG2 0x34c\n\n#define S_DISBLEDAPARBIT0    15\n#define V_DISBLEDAPARBIT0(x) ((x) << S_DISBLEDAPARBIT0)\n#define F_DISBLEDAPARBIT0    V_DISBLEDAPARBIT0(1U)\n\n#define S_ENABLEARPMISS    13\n#define V_ENABLEARPMISS(x) ((x) << S_ENABLEARPMISS)\n#define F_ENABLEARPMISS    V_ENABLEARPMISS(1U)\n\n#define S_ENABLENONOFDTNLSYN    12\n#define V_ENABLENONOFDTNLSYN(x) ((x) << S_ENABLENONOFDTNLSYN)\n#define F_ENABLENONOFDTNLSYN    V_ENABLENONOFDTNLSYN(1U)\n\n#define S_ENABLEIPV6RSS    11\n#define V_ENABLEIPV6RSS(x) ((x) << S_ENABLEIPV6RSS)\n#define F_ENABLEIPV6RSS    V_ENABLEIPV6RSS(1U)\n\n#define S_CHDRAFULL    4\n#define V_CHDRAFULL(x) ((x) << S_CHDRAFULL)\n#define F_CHDRAFULL    V_CHDRAFULL(1U)\n\n#define A_TP_TCP_BACKOFF_REG0 0x350\n\n#define A_TP_TCP_BACKOFF_REG1 0x354\n\n#define A_TP_TCP_BACKOFF_REG2 0x358\n\n#define A_TP_TCP_BACKOFF_REG3 0x35c\n\n#define A_TP_PARA_REG2 0x368\n\n#define S_MAXRXDATA    16\n#define M_MAXRXDATA    0xffff\n#define V_MAXRXDATA(x) ((x) << S_MAXRXDATA)\n\n#define S_RXCOALESCESIZE    0\n#define M_RXCOALESCESIZE    0xffff\n#define V_RXCOALESCESIZE(x) ((x) << S_RXCOALESCESIZE)\n\n#define A_TP_PARA_REG3 0x36c\n\n#define S_TXDATAACKIDX    16\n#define M_TXDATAACKIDX    0xf\n\n#define V_TXDATAACKIDX(x) ((x) << S_TXDATAACKIDX)\n\n#define S_TXPACEAUTOSTRICT    10\n#define V_TXPACEAUTOSTRICT(x) ((x) << S_TXPACEAUTOSTRICT)\n#define F_TXPACEAUTOSTRICT    V_TXPACEAUTOSTRICT(1U)\n\n#define S_TXPACEFIXED    9\n#define V_TXPACEFIXED(x) ((x) << S_TXPACEFIXED)\n#define F_TXPACEFIXED    V_TXPACEFIXED(1U)\n\n#define S_TXPACEAUTO    8\n#define V_TXPACEAUTO(x) ((x) << S_TXPACEAUTO)\n#define F_TXPACEAUTO    V_TXPACEAUTO(1U)\n\n#define S_RXCOALESCEENABLE    1\n#define V_RXCOALESCEENABLE(x) ((x) << S_RXCOALESCEENABLE)\n#define F_RXCOALESCEENABLE    V_RXCOALESCEENABLE(1U)\n\n#define S_RXCOALESCEPSHEN    0\n#define V_RXCOALESCEPSHEN(x) ((x) << S_RXCOALESCEPSHEN)\n#define F_RXCOALESCEPSHEN    V_RXCOALESCEPSHEN(1U)\n\n#define A_TP_PARA_REG4 0x370\n\n#define A_TP_PARA_REG5 0x374\n\n#define S_RXDDPOFFINIT    3\n#define V_RXDDPOFFINIT(x) ((x) << S_RXDDPOFFINIT)\n#define F_RXDDPOFFINIT    V_RXDDPOFFINIT(1U)\n\n#define A_TP_PARA_REG6 0x378\n\n#define S_T3A_ENABLEESND    13\n#define V_T3A_ENABLEESND(x) ((x) << S_T3A_ENABLEESND)\n#define F_T3A_ENABLEESND    V_T3A_ENABLEESND(1U)\n\n#define S_ENABLEESND    11\n#define V_ENABLEESND(x) ((x) << S_ENABLEESND)\n#define F_ENABLEESND    V_ENABLEESND(1U)\n\n#define A_TP_PARA_REG7 0x37c\n\n#define S_PMMAXXFERLEN1    16\n#define M_PMMAXXFERLEN1    0xffff\n#define V_PMMAXXFERLEN1(x) ((x) << S_PMMAXXFERLEN1)\n\n#define S_PMMAXXFERLEN0    0\n#define M_PMMAXXFERLEN0    0xffff\n#define V_PMMAXXFERLEN0(x) ((x) << S_PMMAXXFERLEN0)\n\n#define A_TP_TIMER_RESOLUTION 0x390\n\n#define S_TIMERRESOLUTION    16\n#define M_TIMERRESOLUTION    0xff\n#define V_TIMERRESOLUTION(x) ((x) << S_TIMERRESOLUTION)\n\n#define S_TIMESTAMPRESOLUTION    8\n#define M_TIMESTAMPRESOLUTION    0xff\n#define V_TIMESTAMPRESOLUTION(x) ((x) << S_TIMESTAMPRESOLUTION)\n\n#define S_DELAYEDACKRESOLUTION    0\n#define M_DELAYEDACKRESOLUTION    0xff\n#define V_DELAYEDACKRESOLUTION(x) ((x) << S_DELAYEDACKRESOLUTION)\n\n#define A_TP_MSL 0x394\n\n#define A_TP_RXT_MIN 0x398\n\n#define A_TP_RXT_MAX 0x39c\n\n#define A_TP_PERS_MIN 0x3a0\n\n#define A_TP_PERS_MAX 0x3a4\n\n#define A_TP_KEEP_IDLE 0x3a8\n\n#define A_TP_KEEP_INTVL 0x3ac\n\n#define A_TP_INIT_SRTT 0x3b0\n\n#define A_TP_DACK_TIMER 0x3b4\n\n#define A_TP_FINWAIT2_TIMER 0x3b8\n\n#define A_TP_SHIFT_CNT 0x3c0\n\n#define S_SYNSHIFTMAX    24\n\n#define M_SYNSHIFTMAX    0xff\n\n#define V_SYNSHIFTMAX(x) ((x) << S_SYNSHIFTMAX)\n\n#define S_RXTSHIFTMAXR1    20\n\n#define M_RXTSHIFTMAXR1    0xf\n\n#define V_RXTSHIFTMAXR1(x) ((x) << S_RXTSHIFTMAXR1)\n\n#define S_RXTSHIFTMAXR2    16\n\n#define M_RXTSHIFTMAXR2    0xf\n\n#define V_RXTSHIFTMAXR2(x) ((x) << S_RXTSHIFTMAXR2)\n\n#define S_PERSHIFTBACKOFFMAX    12\n#define M_PERSHIFTBACKOFFMAX    0xf\n#define V_PERSHIFTBACKOFFMAX(x) ((x) << S_PERSHIFTBACKOFFMAX)\n\n#define S_PERSHIFTMAX    8\n#define M_PERSHIFTMAX    0xf\n#define V_PERSHIFTMAX(x) ((x) << S_PERSHIFTMAX)\n\n#define S_KEEPALIVEMAX    0\n\n#define M_KEEPALIVEMAX    0xff\n\n#define V_KEEPALIVEMAX(x) ((x) << S_KEEPALIVEMAX)\n\n#define A_TP_MTU_PORT_TABLE 0x3d0\n\n#define A_TP_CCTRL_TABLE 0x3dc\n\n#define A_TP_MTU_TABLE 0x3e4\n\n#define A_TP_RSS_MAP_TABLE 0x3e8\n\n#define A_TP_RSS_LKP_TABLE 0x3ec\n\n#define A_TP_RSS_CONFIG 0x3f0\n\n#define S_TNL4TUPEN    29\n#define V_TNL4TUPEN(x) ((x) << S_TNL4TUPEN)\n#define F_TNL4TUPEN    V_TNL4TUPEN(1U)\n\n#define S_TNL2TUPEN    28\n#define V_TNL2TUPEN(x) ((x) << S_TNL2TUPEN)\n#define F_TNL2TUPEN    V_TNL2TUPEN(1U)\n\n#define S_TNLPRTEN    26\n#define V_TNLPRTEN(x) ((x) << S_TNLPRTEN)\n#define F_TNLPRTEN    V_TNLPRTEN(1U)\n\n#define S_TNLMAPEN    25\n#define V_TNLMAPEN(x) ((x) << S_TNLMAPEN)\n#define F_TNLMAPEN    V_TNLMAPEN(1U)\n\n#define S_TNLLKPEN    24\n#define V_TNLLKPEN(x) ((x) << S_TNLLKPEN)\n#define F_TNLLKPEN    V_TNLLKPEN(1U)\n\n#define S_RRCPLMAPEN    7\n#define V_RRCPLMAPEN(x) ((x) << S_RRCPLMAPEN)\n#define F_RRCPLMAPEN    V_RRCPLMAPEN(1U)\n\n#define S_RRCPLCPUSIZE    4\n#define M_RRCPLCPUSIZE    0x7\n#define V_RRCPLCPUSIZE(x) ((x) << S_RRCPLCPUSIZE)\n\n#define S_RQFEEDBACKENABLE    3\n#define V_RQFEEDBACKENABLE(x) ((x) << S_RQFEEDBACKENABLE)\n#define F_RQFEEDBACKENABLE    V_RQFEEDBACKENABLE(1U)\n\n#define S_HASHTOEPLITZ    2\n#define V_HASHTOEPLITZ(x) ((x) << S_HASHTOEPLITZ)\n#define F_HASHTOEPLITZ    V_HASHTOEPLITZ(1U)\n\n#define S_DISABLE    0\n\n#define A_TP_TM_PIO_ADDR 0x418\n\n#define A_TP_TM_PIO_DATA 0x41c\n\n#define A_TP_TX_MOD_QUE_TABLE 0x420\n\n#define A_TP_TX_RESOURCE_LIMIT 0x424\n\n#define A_TP_TX_MOD_QUEUE_REQ_MAP 0x428\n\n#define S_TX_MOD_QUEUE_REQ_MAP    0\n#define M_TX_MOD_QUEUE_REQ_MAP    0xff\n#define V_TX_MOD_QUEUE_REQ_MAP(x) ((x) << S_TX_MOD_QUEUE_REQ_MAP)\n\n#define A_TP_TX_MOD_QUEUE_WEIGHT1 0x42c\n\n#define A_TP_TX_MOD_QUEUE_WEIGHT0 0x430\n\n#define A_TP_MOD_CHANNEL_WEIGHT 0x434\n\n#define A_TP_MOD_RATE_LIMIT 0x438\n\n#define A_TP_PIO_ADDR 0x440\n\n#define A_TP_PIO_DATA 0x444\n\n#define A_TP_RESET 0x44c\n\n#define S_FLSTINITENABLE    1\n#define V_FLSTINITENABLE(x) ((x) << S_FLSTINITENABLE)\n#define F_FLSTINITENABLE    V_FLSTINITENABLE(1U)\n\n#define S_TPRESET    0\n#define V_TPRESET(x) ((x) << S_TPRESET)\n#define F_TPRESET    V_TPRESET(1U)\n\n#define A_TP_CMM_MM_RX_FLST_BASE 0x460\n\n#define A_TP_CMM_MM_TX_FLST_BASE 0x464\n\n#define A_TP_CMM_MM_PS_FLST_BASE 0x468\n\n#define A_TP_MIB_INDEX 0x450\n\n#define A_TP_MIB_RDATA 0x454\n\n#define A_TP_CMM_MM_MAX_PSTRUCT 0x46c\n\n#define A_TP_INT_ENABLE 0x470\n\n#define S_FLMTXFLSTEMPTY    30\n#define V_FLMTXFLSTEMPTY(x) ((x) << S_FLMTXFLSTEMPTY)\n#define F_FLMTXFLSTEMPTY    V_FLMTXFLSTEMPTY(1U)\n\n#define S_FLMRXFLSTEMPTY    29\n#define V_FLMRXFLSTEMPTY(x) ((x) << S_FLMRXFLSTEMPTY)\n#define F_FLMRXFLSTEMPTY    V_FLMRXFLSTEMPTY(1U)\n\n#define S_ARPLUTPERR    26\n#define V_ARPLUTPERR(x) ((x) << S_ARPLUTPERR)\n#define F_ARPLUTPERR    V_ARPLUTPERR(1U)\n\n#define S_CMCACHEPERR    24\n#define V_CMCACHEPERR(x) ((x) << S_CMCACHEPERR)\n#define F_CMCACHEPERR    V_CMCACHEPERR(1U)\n\n#define A_TP_INT_CAUSE 0x474\n\n#define A_TP_TX_MOD_Q1_Q0_RATE_LIMIT 0x8\n\n#define A_TP_TX_DROP_CFG_CH0 0x12b\n\n#define A_TP_TX_DROP_MODE 0x12f\n\n#define A_TP_EGRESS_CONFIG 0x145\n\n#define S_REWRITEFORCETOSIZE    0\n#define V_REWRITEFORCETOSIZE(x) ((x) << S_REWRITEFORCETOSIZE)\n#define F_REWRITEFORCETOSIZE    V_REWRITEFORCETOSIZE(1U)\n\n#define A_TP_TX_TRC_KEY0 0x20\n\n#define A_TP_RX_TRC_KEY0 0x120\n\n#define A_TP_TX_DROP_CNT_CH0 0x12d\n\n#define S_TXDROPCNTCH0RCVD    0\n#define M_TXDROPCNTCH0RCVD    0xffff\n#define V_TXDROPCNTCH0RCVD(x) ((x) << S_TXDROPCNTCH0RCVD)\n#define G_TXDROPCNTCH0RCVD(x) (((x) >> S_TXDROPCNTCH0RCVD) & \\\n\t\t\t       M_TXDROPCNTCH0RCVD)\n\n#define A_TP_PROXY_FLOW_CNTL 0x4b0\n\n#define A_TP_EMBED_OP_FIELD0 0x4e8\n#define A_TP_EMBED_OP_FIELD1 0x4ec\n#define A_TP_EMBED_OP_FIELD2 0x4f0\n#define A_TP_EMBED_OP_FIELD3 0x4f4\n#define A_TP_EMBED_OP_FIELD4 0x4f8\n#define A_TP_EMBED_OP_FIELD5 0x4fc\n\n#define A_ULPRX_CTL 0x500\n\n#define S_ROUND_ROBIN    4\n#define V_ROUND_ROBIN(x) ((x) << S_ROUND_ROBIN)\n#define F_ROUND_ROBIN    V_ROUND_ROBIN(1U)\n\n#define A_ULPRX_INT_ENABLE 0x504\n\n#define S_DATASELFRAMEERR0    7\n#define V_DATASELFRAMEERR0(x) ((x) << S_DATASELFRAMEERR0)\n#define F_DATASELFRAMEERR0    V_DATASELFRAMEERR0(1U)\n\n#define S_DATASELFRAMEERR1    6\n#define V_DATASELFRAMEERR1(x) ((x) << S_DATASELFRAMEERR1)\n#define F_DATASELFRAMEERR1    V_DATASELFRAMEERR1(1U)\n\n#define S_PCMDMUXPERR    5\n#define V_PCMDMUXPERR(x) ((x) << S_PCMDMUXPERR)\n#define F_PCMDMUXPERR    V_PCMDMUXPERR(1U)\n\n#define S_ARBFPERR    4\n#define V_ARBFPERR(x) ((x) << S_ARBFPERR)\n#define F_ARBFPERR    V_ARBFPERR(1U)\n\n#define S_ARBPF0PERR    3\n#define V_ARBPF0PERR(x) ((x) << S_ARBPF0PERR)\n#define F_ARBPF0PERR    V_ARBPF0PERR(1U)\n\n#define S_ARBPF1PERR    2\n#define V_ARBPF1PERR(x) ((x) << S_ARBPF1PERR)\n#define F_ARBPF1PERR    V_ARBPF1PERR(1U)\n\n#define S_PARERRPCMD    1\n#define V_PARERRPCMD(x) ((x) << S_PARERRPCMD)\n#define F_PARERRPCMD    V_PARERRPCMD(1U)\n\n#define S_PARERRDATA    0\n#define V_PARERRDATA(x) ((x) << S_PARERRDATA)\n#define F_PARERRDATA    V_PARERRDATA(1U)\n\n#define A_ULPRX_INT_CAUSE 0x508\n\n#define A_ULPRX_ISCSI_LLIMIT 0x50c\n\n#define A_ULPRX_ISCSI_ULIMIT 0x510\n\n#define A_ULPRX_ISCSI_TAGMASK 0x514\n\n#define A_ULPRX_ISCSI_PSZ 0x518\n\n#define A_ULPRX_TDDP_LLIMIT 0x51c\n\n#define A_ULPRX_TDDP_ULIMIT 0x520\n#define A_ULPRX_TDDP_PSZ 0x528\n\n#define S_HPZ0    0\n#define M_HPZ0    0xf\n#define V_HPZ0(x) ((x) << S_HPZ0)\n#define G_HPZ0(x) (((x) >> S_HPZ0) & M_HPZ0)\n\n#define A_ULPRX_STAG_LLIMIT 0x52c\n\n#define A_ULPRX_STAG_ULIMIT 0x530\n\n#define A_ULPRX_RQ_LLIMIT 0x534\n\n#define A_ULPRX_RQ_ULIMIT 0x538\n\n#define A_ULPRX_PBL_LLIMIT 0x53c\n\n#define A_ULPRX_PBL_ULIMIT 0x540\n\n#define A_ULPRX_TDDP_TAGMASK 0x524\n\n#define A_ULPTX_CONFIG 0x580\n\n#define S_CFG_CQE_SOP_MASK    1\n#define V_CFG_CQE_SOP_MASK(x) ((x) << S_CFG_CQE_SOP_MASK)\n#define F_CFG_CQE_SOP_MASK    V_CFG_CQE_SOP_MASK(1U)\n\n#define S_CFG_RR_ARB    0\n#define V_CFG_RR_ARB(x) ((x) << S_CFG_RR_ARB)\n#define F_CFG_RR_ARB    V_CFG_RR_ARB(1U)\n\n#define A_ULPTX_INT_ENABLE 0x584\n\n#define S_PBL_BOUND_ERR_CH1    1\n#define V_PBL_BOUND_ERR_CH1(x) ((x) << S_PBL_BOUND_ERR_CH1)\n#define F_PBL_BOUND_ERR_CH1    V_PBL_BOUND_ERR_CH1(1U)\n\n#define S_PBL_BOUND_ERR_CH0    0\n#define V_PBL_BOUND_ERR_CH0(x) ((x) << S_PBL_BOUND_ERR_CH0)\n#define F_PBL_BOUND_ERR_CH0    V_PBL_BOUND_ERR_CH0(1U)\n\n#define A_ULPTX_INT_CAUSE 0x588\n\n#define A_ULPTX_TPT_LLIMIT 0x58c\n\n#define A_ULPTX_TPT_ULIMIT 0x590\n\n#define A_ULPTX_PBL_LLIMIT 0x594\n\n#define A_ULPTX_PBL_ULIMIT 0x598\n\n#define A_ULPTX_DMA_WEIGHT 0x5ac\n\n#define S_D1_WEIGHT    16\n#define M_D1_WEIGHT    0xffff\n#define V_D1_WEIGHT(x) ((x) << S_D1_WEIGHT)\n\n#define S_D0_WEIGHT    0\n#define M_D0_WEIGHT    0xffff\n#define V_D0_WEIGHT(x) ((x) << S_D0_WEIGHT)\n\n#define A_PM1_RX_CFG 0x5c0\n#define A_PM1_RX_MODE 0x5c4\n\n#define A_PM1_RX_INT_ENABLE 0x5d8\n\n#define S_ZERO_E_CMD_ERROR    18\n#define V_ZERO_E_CMD_ERROR(x) ((x) << S_ZERO_E_CMD_ERROR)\n#define F_ZERO_E_CMD_ERROR    V_ZERO_E_CMD_ERROR(1U)\n\n#define S_IESPI0_FIFO2X_RX_FRAMING_ERROR    17\n#define V_IESPI0_FIFO2X_RX_FRAMING_ERROR(x) ((x) << S_IESPI0_FIFO2X_RX_FRAMING_ERROR)\n#define F_IESPI0_FIFO2X_RX_FRAMING_ERROR    V_IESPI0_FIFO2X_RX_FRAMING_ERROR(1U)\n\n#define S_IESPI1_FIFO2X_RX_FRAMING_ERROR    16\n#define V_IESPI1_FIFO2X_RX_FRAMING_ERROR(x) ((x) << S_IESPI1_FIFO2X_RX_FRAMING_ERROR)\n#define F_IESPI1_FIFO2X_RX_FRAMING_ERROR    V_IESPI1_FIFO2X_RX_FRAMING_ERROR(1U)\n\n#define S_IESPI0_RX_FRAMING_ERROR    15\n#define V_IESPI0_RX_FRAMING_ERROR(x) ((x) << S_IESPI0_RX_FRAMING_ERROR)\n#define F_IESPI0_RX_FRAMING_ERROR    V_IESPI0_RX_FRAMING_ERROR(1U)\n\n#define S_IESPI1_RX_FRAMING_ERROR    14\n#define V_IESPI1_RX_FRAMING_ERROR(x) ((x) << S_IESPI1_RX_FRAMING_ERROR)\n#define F_IESPI1_RX_FRAMING_ERROR    V_IESPI1_RX_FRAMING_ERROR(1U)\n\n#define S_IESPI0_TX_FRAMING_ERROR    13\n#define V_IESPI0_TX_FRAMING_ERROR(x) ((x) << S_IESPI0_TX_FRAMING_ERROR)\n#define F_IESPI0_TX_FRAMING_ERROR    V_IESPI0_TX_FRAMING_ERROR(1U)\n\n#define S_IESPI1_TX_FRAMING_ERROR    12\n#define V_IESPI1_TX_FRAMING_ERROR(x) ((x) << S_IESPI1_TX_FRAMING_ERROR)\n#define F_IESPI1_TX_FRAMING_ERROR    V_IESPI1_TX_FRAMING_ERROR(1U)\n\n#define S_OCSPI0_RX_FRAMING_ERROR    11\n#define V_OCSPI0_RX_FRAMING_ERROR(x) ((x) << S_OCSPI0_RX_FRAMING_ERROR)\n#define F_OCSPI0_RX_FRAMING_ERROR    V_OCSPI0_RX_FRAMING_ERROR(1U)\n\n#define S_OCSPI1_RX_FRAMING_ERROR    10\n#define V_OCSPI1_RX_FRAMING_ERROR(x) ((x) << S_OCSPI1_RX_FRAMING_ERROR)\n#define F_OCSPI1_RX_FRAMING_ERROR    V_OCSPI1_RX_FRAMING_ERROR(1U)\n\n#define S_OCSPI0_TX_FRAMING_ERROR    9\n#define V_OCSPI0_TX_FRAMING_ERROR(x) ((x) << S_OCSPI0_TX_FRAMING_ERROR)\n#define F_OCSPI0_TX_FRAMING_ERROR    V_OCSPI0_TX_FRAMING_ERROR(1U)\n\n#define S_OCSPI1_TX_FRAMING_ERROR    8\n#define V_OCSPI1_TX_FRAMING_ERROR(x) ((x) << S_OCSPI1_TX_FRAMING_ERROR)\n#define F_OCSPI1_TX_FRAMING_ERROR    V_OCSPI1_TX_FRAMING_ERROR(1U)\n\n#define S_OCSPI0_OFIFO2X_TX_FRAMING_ERROR    7\n#define V_OCSPI0_OFIFO2X_TX_FRAMING_ERROR(x) ((x) << S_OCSPI0_OFIFO2X_TX_FRAMING_ERROR)\n#define F_OCSPI0_OFIFO2X_TX_FRAMING_ERROR    V_OCSPI0_OFIFO2X_TX_FRAMING_ERROR(1U)\n\n#define S_OCSPI1_OFIFO2X_TX_FRAMING_ERROR    6\n#define V_OCSPI1_OFIFO2X_TX_FRAMING_ERROR(x) ((x) << S_OCSPI1_OFIFO2X_TX_FRAMING_ERROR)\n#define F_OCSPI1_OFIFO2X_TX_FRAMING_ERROR    V_OCSPI1_OFIFO2X_TX_FRAMING_ERROR(1U)\n\n#define S_IESPI_PAR_ERROR    3\n#define M_IESPI_PAR_ERROR    0x7\n\n#define V_IESPI_PAR_ERROR(x) ((x) << S_IESPI_PAR_ERROR)\n\n#define S_OCSPI_PAR_ERROR    0\n#define M_OCSPI_PAR_ERROR    0x7\n\n#define V_OCSPI_PAR_ERROR(x) ((x) << S_OCSPI_PAR_ERROR)\n\n#define A_PM1_RX_INT_CAUSE 0x5dc\n\n#define A_PM1_TX_CFG 0x5e0\n#define A_PM1_TX_MODE 0x5e4\n\n#define A_PM1_TX_INT_ENABLE 0x5f8\n\n#define S_ZERO_C_CMD_ERROR    18\n#define V_ZERO_C_CMD_ERROR(x) ((x) << S_ZERO_C_CMD_ERROR)\n#define F_ZERO_C_CMD_ERROR    V_ZERO_C_CMD_ERROR(1U)\n\n#define S_ICSPI0_FIFO2X_RX_FRAMING_ERROR    17\n#define V_ICSPI0_FIFO2X_RX_FRAMING_ERROR(x) ((x) << S_ICSPI0_FIFO2X_RX_FRAMING_ERROR)\n#define F_ICSPI0_FIFO2X_RX_FRAMING_ERROR    V_ICSPI0_FIFO2X_RX_FRAMING_ERROR(1U)\n\n#define S_ICSPI1_FIFO2X_RX_FRAMING_ERROR    16\n#define V_ICSPI1_FIFO2X_RX_FRAMING_ERROR(x) ((x) << S_ICSPI1_FIFO2X_RX_FRAMING_ERROR)\n#define F_ICSPI1_FIFO2X_RX_FRAMING_ERROR    V_ICSPI1_FIFO2X_RX_FRAMING_ERROR(1U)\n\n#define S_ICSPI0_RX_FRAMING_ERROR    15\n#define V_ICSPI0_RX_FRAMING_ERROR(x) ((x) << S_ICSPI0_RX_FRAMING_ERROR)\n#define F_ICSPI0_RX_FRAMING_ERROR    V_ICSPI0_RX_FRAMING_ERROR(1U)\n\n#define S_ICSPI1_RX_FRAMING_ERROR    14\n#define V_ICSPI1_RX_FRAMING_ERROR(x) ((x) << S_ICSPI1_RX_FRAMING_ERROR)\n#define F_ICSPI1_RX_FRAMING_ERROR    V_ICSPI1_RX_FRAMING_ERROR(1U)\n\n#define S_ICSPI0_TX_FRAMING_ERROR    13\n#define V_ICSPI0_TX_FRAMING_ERROR(x) ((x) << S_ICSPI0_TX_FRAMING_ERROR)\n#define F_ICSPI0_TX_FRAMING_ERROR    V_ICSPI0_TX_FRAMING_ERROR(1U)\n\n#define S_ICSPI1_TX_FRAMING_ERROR    12\n#define V_ICSPI1_TX_FRAMING_ERROR(x) ((x) << S_ICSPI1_TX_FRAMING_ERROR)\n#define F_ICSPI1_TX_FRAMING_ERROR    V_ICSPI1_TX_FRAMING_ERROR(1U)\n\n#define S_OESPI0_RX_FRAMING_ERROR    11\n#define V_OESPI0_RX_FRAMING_ERROR(x) ((x) << S_OESPI0_RX_FRAMING_ERROR)\n#define F_OESPI0_RX_FRAMING_ERROR    V_OESPI0_RX_FRAMING_ERROR(1U)\n\n#define S_OESPI1_RX_FRAMING_ERROR    10\n#define V_OESPI1_RX_FRAMING_ERROR(x) ((x) << S_OESPI1_RX_FRAMING_ERROR)\n#define F_OESPI1_RX_FRAMING_ERROR    V_OESPI1_RX_FRAMING_ERROR(1U)\n\n#define S_OESPI0_TX_FRAMING_ERROR    9\n#define V_OESPI0_TX_FRAMING_ERROR(x) ((x) << S_OESPI0_TX_FRAMING_ERROR)\n#define F_OESPI0_TX_FRAMING_ERROR    V_OESPI0_TX_FRAMING_ERROR(1U)\n\n#define S_OESPI1_TX_FRAMING_ERROR    8\n#define V_OESPI1_TX_FRAMING_ERROR(x) ((x) << S_OESPI1_TX_FRAMING_ERROR)\n#define F_OESPI1_TX_FRAMING_ERROR    V_OESPI1_TX_FRAMING_ERROR(1U)\n\n#define S_OESPI0_OFIFO2X_TX_FRAMING_ERROR    7\n#define V_OESPI0_OFIFO2X_TX_FRAMING_ERROR(x) ((x) << S_OESPI0_OFIFO2X_TX_FRAMING_ERROR)\n#define F_OESPI0_OFIFO2X_TX_FRAMING_ERROR    V_OESPI0_OFIFO2X_TX_FRAMING_ERROR(1U)\n\n#define S_OESPI1_OFIFO2X_TX_FRAMING_ERROR    6\n#define V_OESPI1_OFIFO2X_TX_FRAMING_ERROR(x) ((x) << S_OESPI1_OFIFO2X_TX_FRAMING_ERROR)\n#define F_OESPI1_OFIFO2X_TX_FRAMING_ERROR    V_OESPI1_OFIFO2X_TX_FRAMING_ERROR(1U)\n\n#define S_ICSPI_PAR_ERROR    3\n#define M_ICSPI_PAR_ERROR    0x7\n\n#define V_ICSPI_PAR_ERROR(x) ((x) << S_ICSPI_PAR_ERROR)\n\n#define S_OESPI_PAR_ERROR    0\n#define M_OESPI_PAR_ERROR    0x7\n\n#define V_OESPI_PAR_ERROR(x) ((x) << S_OESPI_PAR_ERROR)\n\n#define A_PM1_TX_INT_CAUSE 0x5fc\n\n#define A_MPS_CFG 0x600\n\n#define S_TPRXPORTEN    4\n#define V_TPRXPORTEN(x) ((x) << S_TPRXPORTEN)\n#define F_TPRXPORTEN    V_TPRXPORTEN(1U)\n\n#define S_TPTXPORT1EN    3\n#define V_TPTXPORT1EN(x) ((x) << S_TPTXPORT1EN)\n#define F_TPTXPORT1EN    V_TPTXPORT1EN(1U)\n\n#define S_TPTXPORT0EN    2\n#define V_TPTXPORT0EN(x) ((x) << S_TPTXPORT0EN)\n#define F_TPTXPORT0EN    V_TPTXPORT0EN(1U)\n\n#define S_PORT1ACTIVE    1\n#define V_PORT1ACTIVE(x) ((x) << S_PORT1ACTIVE)\n#define F_PORT1ACTIVE    V_PORT1ACTIVE(1U)\n\n#define S_PORT0ACTIVE    0\n#define V_PORT0ACTIVE(x) ((x) << S_PORT0ACTIVE)\n#define F_PORT0ACTIVE    V_PORT0ACTIVE(1U)\n\n#define S_ENFORCEPKT    11\n#define V_ENFORCEPKT(x) ((x) << S_ENFORCEPKT)\n#define F_ENFORCEPKT    V_ENFORCEPKT(1U)\n\n#define A_MPS_INT_ENABLE 0x61c\n\n#define S_MCAPARERRENB    6\n#define M_MCAPARERRENB    0x7\n\n#define V_MCAPARERRENB(x) ((x) << S_MCAPARERRENB)\n\n#define S_RXTPPARERRENB    4\n#define M_RXTPPARERRENB    0x3\n\n#define V_RXTPPARERRENB(x) ((x) << S_RXTPPARERRENB)\n\n#define S_TX1TPPARERRENB    2\n#define M_TX1TPPARERRENB    0x3\n\n#define V_TX1TPPARERRENB(x) ((x) << S_TX1TPPARERRENB)\n\n#define S_TX0TPPARERRENB    0\n#define M_TX0TPPARERRENB    0x3\n\n#define V_TX0TPPARERRENB(x) ((x) << S_TX0TPPARERRENB)\n\n#define A_MPS_INT_CAUSE 0x620\n\n#define S_MCAPARERR    6\n#define M_MCAPARERR    0x7\n\n#define V_MCAPARERR(x) ((x) << S_MCAPARERR)\n\n#define S_RXTPPARERR    4\n#define M_RXTPPARERR    0x3\n\n#define V_RXTPPARERR(x) ((x) << S_RXTPPARERR)\n\n#define S_TX1TPPARERR    2\n#define M_TX1TPPARERR    0x3\n\n#define V_TX1TPPARERR(x) ((x) << S_TX1TPPARERR)\n\n#define S_TX0TPPARERR    0\n#define M_TX0TPPARERR    0x3\n\n#define V_TX0TPPARERR(x) ((x) << S_TX0TPPARERR)\n\n#define A_CPL_SWITCH_CNTRL 0x640\n\n#define A_CPL_INTR_ENABLE 0x650\n\n#define S_CIM_OP_MAP_PERR    5\n#define V_CIM_OP_MAP_PERR(x) ((x) << S_CIM_OP_MAP_PERR)\n#define F_CIM_OP_MAP_PERR    V_CIM_OP_MAP_PERR(1U)\n\n#define S_CIM_OVFL_ERROR    4\n#define V_CIM_OVFL_ERROR(x) ((x) << S_CIM_OVFL_ERROR)\n#define F_CIM_OVFL_ERROR    V_CIM_OVFL_ERROR(1U)\n\n#define S_TP_FRAMING_ERROR    3\n#define V_TP_FRAMING_ERROR(x) ((x) << S_TP_FRAMING_ERROR)\n#define F_TP_FRAMING_ERROR    V_TP_FRAMING_ERROR(1U)\n\n#define S_SGE_FRAMING_ERROR    2\n#define V_SGE_FRAMING_ERROR(x) ((x) << S_SGE_FRAMING_ERROR)\n#define F_SGE_FRAMING_ERROR    V_SGE_FRAMING_ERROR(1U)\n\n#define S_CIM_FRAMING_ERROR    1\n#define V_CIM_FRAMING_ERROR(x) ((x) << S_CIM_FRAMING_ERROR)\n#define F_CIM_FRAMING_ERROR    V_CIM_FRAMING_ERROR(1U)\n\n#define S_ZERO_SWITCH_ERROR    0\n#define V_ZERO_SWITCH_ERROR(x) ((x) << S_ZERO_SWITCH_ERROR)\n#define F_ZERO_SWITCH_ERROR    V_ZERO_SWITCH_ERROR(1U)\n\n#define A_CPL_INTR_CAUSE 0x654\n\n#define A_CPL_MAP_TBL_DATA 0x65c\n\n#define A_SMB_GLOBAL_TIME_CFG 0x660\n\n#define A_I2C_CFG 0x6a0\n\n#define S_I2C_CLKDIV    0\n#define M_I2C_CLKDIV    0xfff\n#define V_I2C_CLKDIV(x) ((x) << S_I2C_CLKDIV)\n\n#define A_MI1_CFG 0x6b0\n\n#define S_CLKDIV    5\n#define M_CLKDIV    0xff\n#define V_CLKDIV(x) ((x) << S_CLKDIV)\n\n#define S_ST    3\n\n#define M_ST    0x3\n\n#define V_ST(x) ((x) << S_ST)\n\n#define G_ST(x) (((x) >> S_ST) & M_ST)\n\n#define S_PREEN    2\n#define V_PREEN(x) ((x) << S_PREEN)\n#define F_PREEN    V_PREEN(1U)\n\n#define S_MDIINV    1\n#define V_MDIINV(x) ((x) << S_MDIINV)\n#define F_MDIINV    V_MDIINV(1U)\n\n#define S_MDIEN    0\n#define V_MDIEN(x) ((x) << S_MDIEN)\n#define F_MDIEN    V_MDIEN(1U)\n\n#define A_MI1_ADDR 0x6b4\n\n#define S_PHYADDR    5\n#define M_PHYADDR    0x1f\n#define V_PHYADDR(x) ((x) << S_PHYADDR)\n\n#define S_REGADDR    0\n#define M_REGADDR    0x1f\n#define V_REGADDR(x) ((x) << S_REGADDR)\n\n#define A_MI1_DATA 0x6b8\n\n#define A_MI1_OP 0x6bc\n\n#define S_MDI_OP    0\n#define M_MDI_OP    0x3\n#define V_MDI_OP(x) ((x) << S_MDI_OP)\n\n#define A_SF_DATA 0x6d8\n\n#define A_SF_OP 0x6dc\n\n#define S_BYTECNT    1\n#define M_BYTECNT    0x3\n#define V_BYTECNT(x) ((x) << S_BYTECNT)\n\n#define A_PL_INT_ENABLE0 0x6e0\n\n#define S_T3DBG    23\n#define V_T3DBG(x) ((x) << S_T3DBG)\n#define F_T3DBG    V_T3DBG(1U)\n\n#define S_XGMAC0_1    20\n#define V_XGMAC0_1(x) ((x) << S_XGMAC0_1)\n#define F_XGMAC0_1    V_XGMAC0_1(1U)\n\n#define S_XGMAC0_0    19\n#define V_XGMAC0_0(x) ((x) << S_XGMAC0_0)\n#define F_XGMAC0_0    V_XGMAC0_0(1U)\n\n#define S_MC5A    18\n#define V_MC5A(x) ((x) << S_MC5A)\n#define F_MC5A    V_MC5A(1U)\n\n#define S_CPL_SWITCH    12\n#define V_CPL_SWITCH(x) ((x) << S_CPL_SWITCH)\n#define F_CPL_SWITCH    V_CPL_SWITCH(1U)\n\n#define S_MPS0    11\n#define V_MPS0(x) ((x) << S_MPS0)\n#define F_MPS0    V_MPS0(1U)\n\n#define S_PM1_TX    10\n#define V_PM1_TX(x) ((x) << S_PM1_TX)\n#define F_PM1_TX    V_PM1_TX(1U)\n\n#define S_PM1_RX    9\n#define V_PM1_RX(x) ((x) << S_PM1_RX)\n#define F_PM1_RX    V_PM1_RX(1U)\n\n#define S_ULP2_TX    8\n#define V_ULP2_TX(x) ((x) << S_ULP2_TX)\n#define F_ULP2_TX    V_ULP2_TX(1U)\n\n#define S_ULP2_RX    7\n#define V_ULP2_RX(x) ((x) << S_ULP2_RX)\n#define F_ULP2_RX    V_ULP2_RX(1U)\n\n#define S_TP1    6\n#define V_TP1(x) ((x) << S_TP1)\n#define F_TP1    V_TP1(1U)\n\n#define S_CIM    5\n#define V_CIM(x) ((x) << S_CIM)\n#define F_CIM    V_CIM(1U)\n\n#define S_MC7_CM    4\n#define V_MC7_CM(x) ((x) << S_MC7_CM)\n#define F_MC7_CM    V_MC7_CM(1U)\n\n#define S_MC7_PMTX    3\n#define V_MC7_PMTX(x) ((x) << S_MC7_PMTX)\n#define F_MC7_PMTX    V_MC7_PMTX(1U)\n\n#define S_MC7_PMRX    2\n#define V_MC7_PMRX(x) ((x) << S_MC7_PMRX)\n#define F_MC7_PMRX    V_MC7_PMRX(1U)\n\n#define S_PCIM0    1\n#define V_PCIM0(x) ((x) << S_PCIM0)\n#define F_PCIM0    V_PCIM0(1U)\n\n#define S_SGE3    0\n#define V_SGE3(x) ((x) << S_SGE3)\n#define F_SGE3    V_SGE3(1U)\n\n#define A_PL_INT_CAUSE0 0x6e4\n\n#define A_PL_RST 0x6f0\n\n#define S_FATALPERREN    4\n#define V_FATALPERREN(x) ((x) << S_FATALPERREN)\n#define F_FATALPERREN    V_FATALPERREN(1U)\n\n#define S_CRSTWRM    1\n#define V_CRSTWRM(x) ((x) << S_CRSTWRM)\n#define F_CRSTWRM    V_CRSTWRM(1U)\n\n#define A_PL_REV 0x6f4\n\n#define A_PL_CLI 0x6f8\n\n#define A_MC5_DB_CONFIG 0x704\n\n#define S_TMTYPEHI    30\n#define V_TMTYPEHI(x) ((x) << S_TMTYPEHI)\n#define F_TMTYPEHI    V_TMTYPEHI(1U)\n\n#define S_TMPARTSIZE    28\n#define M_TMPARTSIZE    0x3\n#define V_TMPARTSIZE(x) ((x) << S_TMPARTSIZE)\n#define G_TMPARTSIZE(x) (((x) >> S_TMPARTSIZE) & M_TMPARTSIZE)\n\n#define S_TMTYPE    26\n#define M_TMTYPE    0x3\n#define V_TMTYPE(x) ((x) << S_TMTYPE)\n#define G_TMTYPE(x) (((x) >> S_TMTYPE) & M_TMTYPE)\n\n#define S_COMPEN    17\n#define V_COMPEN(x) ((x) << S_COMPEN)\n#define F_COMPEN    V_COMPEN(1U)\n\n#define S_PRTYEN    6\n#define V_PRTYEN(x) ((x) << S_PRTYEN)\n#define F_PRTYEN    V_PRTYEN(1U)\n\n#define S_MBUSEN    5\n#define V_MBUSEN(x) ((x) << S_MBUSEN)\n#define F_MBUSEN    V_MBUSEN(1U)\n\n#define S_DBGIEN    4\n#define V_DBGIEN(x) ((x) << S_DBGIEN)\n#define F_DBGIEN    V_DBGIEN(1U)\n\n#define S_TMRDY    2\n#define V_TMRDY(x) ((x) << S_TMRDY)\n#define F_TMRDY    V_TMRDY(1U)\n\n#define S_TMRST    1\n#define V_TMRST(x) ((x) << S_TMRST)\n#define F_TMRST    V_TMRST(1U)\n\n#define S_TMMODE    0\n#define V_TMMODE(x) ((x) << S_TMMODE)\n#define F_TMMODE    V_TMMODE(1U)\n\n#define A_MC5_DB_ROUTING_TABLE_INDEX 0x70c\n\n#define A_MC5_DB_FILTER_TABLE 0x710\n\n#define A_MC5_DB_SERVER_INDEX 0x714\n\n#define A_MC5_DB_RSP_LATENCY 0x720\n\n#define S_RDLAT    16\n#define M_RDLAT    0x1f\n#define V_RDLAT(x) ((x) << S_RDLAT)\n\n#define S_LRNLAT    8\n#define M_LRNLAT    0x1f\n#define V_LRNLAT(x) ((x) << S_LRNLAT)\n\n#define S_SRCHLAT    0\n#define M_SRCHLAT    0x1f\n#define V_SRCHLAT(x) ((x) << S_SRCHLAT)\n\n#define A_MC5_DB_PART_ID_INDEX 0x72c\n\n#define A_MC5_DB_INT_ENABLE 0x740\n\n#define S_DELACTEMPTY    18\n#define V_DELACTEMPTY(x) ((x) << S_DELACTEMPTY)\n#define F_DELACTEMPTY    V_DELACTEMPTY(1U)\n\n#define S_DISPQPARERR    17\n#define V_DISPQPARERR(x) ((x) << S_DISPQPARERR)\n#define F_DISPQPARERR    V_DISPQPARERR(1U)\n\n#define S_REQQPARERR    16\n#define V_REQQPARERR(x) ((x) << S_REQQPARERR)\n#define F_REQQPARERR    V_REQQPARERR(1U)\n\n#define S_UNKNOWNCMD    15\n#define V_UNKNOWNCMD(x) ((x) << S_UNKNOWNCMD)\n#define F_UNKNOWNCMD    V_UNKNOWNCMD(1U)\n\n#define S_NFASRCHFAIL    8\n#define V_NFASRCHFAIL(x) ((x) << S_NFASRCHFAIL)\n#define F_NFASRCHFAIL    V_NFASRCHFAIL(1U)\n\n#define S_ACTRGNFULL    7\n#define V_ACTRGNFULL(x) ((x) << S_ACTRGNFULL)\n#define F_ACTRGNFULL    V_ACTRGNFULL(1U)\n\n#define S_PARITYERR    6\n#define V_PARITYERR(x) ((x) << S_PARITYERR)\n#define F_PARITYERR    V_PARITYERR(1U)\n\n#define A_MC5_DB_INT_CAUSE 0x744\n\n#define A_MC5_DB_DBGI_CONFIG 0x774\n\n#define A_MC5_DB_DBGI_REQ_CMD 0x778\n\n#define A_MC5_DB_DBGI_REQ_ADDR0 0x77c\n\n#define A_MC5_DB_DBGI_REQ_ADDR1 0x780\n\n#define A_MC5_DB_DBGI_REQ_ADDR2 0x784\n\n#define A_MC5_DB_DBGI_REQ_DATA0 0x788\n\n#define A_MC5_DB_DBGI_REQ_DATA1 0x78c\n\n#define A_MC5_DB_DBGI_REQ_DATA2 0x790\n\n#define A_MC5_DB_DBGI_RSP_STATUS 0x7b0\n\n#define S_DBGIRSPVALID    0\n#define V_DBGIRSPVALID(x) ((x) << S_DBGIRSPVALID)\n#define F_DBGIRSPVALID    V_DBGIRSPVALID(1U)\n\n#define A_MC5_DB_DBGI_RSP_DATA0 0x7b4\n\n#define A_MC5_DB_DBGI_RSP_DATA1 0x7b8\n\n#define A_MC5_DB_DBGI_RSP_DATA2 0x7bc\n\n#define A_MC5_DB_POPEN_DATA_WR_CMD 0x7cc\n\n#define A_MC5_DB_POPEN_MASK_WR_CMD 0x7d0\n\n#define A_MC5_DB_AOPEN_SRCH_CMD 0x7d4\n\n#define A_MC5_DB_AOPEN_LRN_CMD 0x7d8\n\n#define A_MC5_DB_SYN_SRCH_CMD 0x7dc\n\n#define A_MC5_DB_SYN_LRN_CMD 0x7e0\n\n#define A_MC5_DB_ACK_SRCH_CMD 0x7e4\n\n#define A_MC5_DB_ACK_LRN_CMD 0x7e8\n\n#define A_MC5_DB_ILOOKUP_CMD 0x7ec\n\n#define A_MC5_DB_ELOOKUP_CMD 0x7f0\n\n#define A_MC5_DB_DATA_WRITE_CMD 0x7f4\n\n#define A_MC5_DB_DATA_READ_CMD 0x7f8\n\n#define XGMAC0_0_BASE_ADDR 0x800\n\n#define A_XGM_TX_CTRL 0x800\n\n#define S_TXEN    0\n#define V_TXEN(x) ((x) << S_TXEN)\n#define F_TXEN    V_TXEN(1U)\n\n#define A_XGM_TX_CFG 0x804\n\n#define S_TXPAUSEEN    0\n#define V_TXPAUSEEN(x) ((x) << S_TXPAUSEEN)\n#define F_TXPAUSEEN    V_TXPAUSEEN(1U)\n\n#define A_XGM_TX_PAUSE_QUANTA 0x808\n\n#define A_XGM_RX_CTRL 0x80c\n\n#define S_RXEN    0\n#define V_RXEN(x) ((x) << S_RXEN)\n#define F_RXEN    V_RXEN(1U)\n\n#define A_XGM_RX_CFG 0x810\n\n#define S_DISPAUSEFRAMES    9\n#define V_DISPAUSEFRAMES(x) ((x) << S_DISPAUSEFRAMES)\n#define F_DISPAUSEFRAMES    V_DISPAUSEFRAMES(1U)\n\n#define S_EN1536BFRAMES    8\n#define V_EN1536BFRAMES(x) ((x) << S_EN1536BFRAMES)\n#define F_EN1536BFRAMES    V_EN1536BFRAMES(1U)\n\n#define S_ENJUMBO    7\n#define V_ENJUMBO(x) ((x) << S_ENJUMBO)\n#define F_ENJUMBO    V_ENJUMBO(1U)\n\n#define S_RMFCS    6\n#define V_RMFCS(x) ((x) << S_RMFCS)\n#define F_RMFCS    V_RMFCS(1U)\n\n#define S_ENHASHMCAST    2\n#define V_ENHASHMCAST(x) ((x) << S_ENHASHMCAST)\n#define F_ENHASHMCAST    V_ENHASHMCAST(1U)\n\n#define S_COPYALLFRAMES    0\n#define V_COPYALLFRAMES(x) ((x) << S_COPYALLFRAMES)\n#define F_COPYALLFRAMES    V_COPYALLFRAMES(1U)\n\n#define S_DISBCAST    1\n#define V_DISBCAST(x) ((x) << S_DISBCAST)\n#define F_DISBCAST    V_DISBCAST(1U)\n\n#define A_XGM_RX_HASH_LOW 0x814\n\n#define A_XGM_RX_HASH_HIGH 0x818\n\n#define A_XGM_RX_EXACT_MATCH_LOW_1 0x81c\n\n#define A_XGM_RX_EXACT_MATCH_HIGH_1 0x820\n\n#define A_XGM_RX_EXACT_MATCH_LOW_2 0x824\n\n#define A_XGM_RX_EXACT_MATCH_LOW_3 0x82c\n\n#define A_XGM_RX_EXACT_MATCH_LOW_4 0x834\n\n#define A_XGM_RX_EXACT_MATCH_LOW_5 0x83c\n\n#define A_XGM_RX_EXACT_MATCH_LOW_6 0x844\n\n#define A_XGM_RX_EXACT_MATCH_LOW_7 0x84c\n\n#define A_XGM_RX_EXACT_MATCH_LOW_8 0x854\n\n#define A_XGM_INT_STATUS 0x86c\n\n#define S_LINKFAULTCHANGE    9\n#define V_LINKFAULTCHANGE(x) ((x) << S_LINKFAULTCHANGE)\n#define F_LINKFAULTCHANGE    V_LINKFAULTCHANGE(1U)\n\n#define A_XGM_XGM_INT_ENABLE 0x874\n#define A_XGM_XGM_INT_DISABLE 0x878\n\n#define A_XGM_STAT_CTRL 0x880\n\n#define S_CLRSTATS    2\n#define V_CLRSTATS(x) ((x) << S_CLRSTATS)\n#define F_CLRSTATS    V_CLRSTATS(1U)\n\n#define A_XGM_RXFIFO_CFG 0x884\n\n#define S_RXFIFO_EMPTY    31\n#define V_RXFIFO_EMPTY(x) ((x) << S_RXFIFO_EMPTY)\n#define F_RXFIFO_EMPTY    V_RXFIFO_EMPTY(1U)\n\n#define S_RXFIFOPAUSEHWM    17\n#define M_RXFIFOPAUSEHWM    0xfff\n\n#define V_RXFIFOPAUSEHWM(x) ((x) << S_RXFIFOPAUSEHWM)\n\n#define G_RXFIFOPAUSEHWM(x) (((x) >> S_RXFIFOPAUSEHWM) & M_RXFIFOPAUSEHWM)\n\n#define S_RXFIFOPAUSELWM    5\n#define M_RXFIFOPAUSELWM    0xfff\n\n#define V_RXFIFOPAUSELWM(x) ((x) << S_RXFIFOPAUSELWM)\n\n#define G_RXFIFOPAUSELWM(x) (((x) >> S_RXFIFOPAUSELWM) & M_RXFIFOPAUSELWM)\n\n#define S_RXSTRFRWRD    1\n#define V_RXSTRFRWRD(x) ((x) << S_RXSTRFRWRD)\n#define F_RXSTRFRWRD    V_RXSTRFRWRD(1U)\n\n#define S_DISERRFRAMES    0\n#define V_DISERRFRAMES(x) ((x) << S_DISERRFRAMES)\n#define F_DISERRFRAMES    V_DISERRFRAMES(1U)\n\n#define A_XGM_TXFIFO_CFG 0x888\n\n#define S_UNDERUNFIX    22\n#define V_UNDERUNFIX(x) ((x) << S_UNDERUNFIX)\n#define F_UNDERUNFIX    V_UNDERUNFIX(1U)\n\n#define S_TXIPG    13\n#define M_TXIPG    0xff\n#define V_TXIPG(x) ((x) << S_TXIPG)\n#define G_TXIPG(x) (((x) >> S_TXIPG) & M_TXIPG)\n\n#define S_TXFIFOTHRESH    4\n#define M_TXFIFOTHRESH    0x1ff\n\n#define V_TXFIFOTHRESH(x) ((x) << S_TXFIFOTHRESH)\n\n#define S_ENDROPPKT    21\n#define V_ENDROPPKT(x) ((x) << S_ENDROPPKT)\n#define F_ENDROPPKT    V_ENDROPPKT(1U)\n\n#define A_XGM_SERDES_CTRL 0x890\n#define A_XGM_SERDES_CTRL0 0x8e0\n\n#define S_SERDESRESET_    24\n#define V_SERDESRESET_(x) ((x) << S_SERDESRESET_)\n#define F_SERDESRESET_    V_SERDESRESET_(1U)\n\n#define S_RXENABLE    4\n#define V_RXENABLE(x) ((x) << S_RXENABLE)\n#define F_RXENABLE    V_RXENABLE(1U)\n\n#define S_TXENABLE    3\n#define V_TXENABLE(x) ((x) << S_TXENABLE)\n#define F_TXENABLE    V_TXENABLE(1U)\n\n#define A_XGM_PAUSE_TIMER 0x890\n\n#define A_XGM_RGMII_IMP 0x89c\n\n#define S_XGM_IMPSETUPDATE    6\n#define V_XGM_IMPSETUPDATE(x) ((x) << S_XGM_IMPSETUPDATE)\n#define F_XGM_IMPSETUPDATE    V_XGM_IMPSETUPDATE(1U)\n\n#define S_RGMIIIMPPD    3\n#define M_RGMIIIMPPD    0x7\n#define V_RGMIIIMPPD(x) ((x) << S_RGMIIIMPPD)\n\n#define S_RGMIIIMPPU    0\n#define M_RGMIIIMPPU    0x7\n#define V_RGMIIIMPPU(x) ((x) << S_RGMIIIMPPU)\n\n#define S_CALRESET    8\n#define V_CALRESET(x) ((x) << S_CALRESET)\n#define F_CALRESET    V_CALRESET(1U)\n\n#define S_CALUPDATE    7\n#define V_CALUPDATE(x) ((x) << S_CALUPDATE)\n#define F_CALUPDATE    V_CALUPDATE(1U)\n\n#define A_XGM_XAUI_IMP 0x8a0\n\n#define S_CALBUSY    31\n#define V_CALBUSY(x) ((x) << S_CALBUSY)\n#define F_CALBUSY    V_CALBUSY(1U)\n\n#define S_XGM_CALFAULT    29\n#define V_XGM_CALFAULT(x) ((x) << S_XGM_CALFAULT)\n#define F_XGM_CALFAULT    V_XGM_CALFAULT(1U)\n\n#define S_CALIMP    24\n#define M_CALIMP    0x1f\n#define V_CALIMP(x) ((x) << S_CALIMP)\n#define G_CALIMP(x) (((x) >> S_CALIMP) & M_CALIMP)\n\n#define S_XAUIIMP    0\n#define M_XAUIIMP    0x7\n#define V_XAUIIMP(x) ((x) << S_XAUIIMP)\n\n#define A_XGM_RX_MAX_PKT_SIZE 0x8a8\n\n#define S_RXMAXFRAMERSIZE    17\n#define M_RXMAXFRAMERSIZE    0x3fff\n#define V_RXMAXFRAMERSIZE(x) ((x) << S_RXMAXFRAMERSIZE)\n#define G_RXMAXFRAMERSIZE(x) (((x) >> S_RXMAXFRAMERSIZE) & M_RXMAXFRAMERSIZE)\n\n#define S_RXENFRAMER    14\n#define V_RXENFRAMER(x) ((x) << S_RXENFRAMER)\n#define F_RXENFRAMER    V_RXENFRAMER(1U)\n\n#define S_RXMAXPKTSIZE    0\n#define M_RXMAXPKTSIZE    0x3fff\n#define V_RXMAXPKTSIZE(x) ((x) << S_RXMAXPKTSIZE)\n#define G_RXMAXPKTSIZE(x) (((x) >> S_RXMAXPKTSIZE) & M_RXMAXPKTSIZE)\n\n#define A_XGM_RESET_CTRL 0x8ac\n\n#define S_XGMAC_STOP_EN    4\n#define V_XGMAC_STOP_EN(x) ((x) << S_XGMAC_STOP_EN)\n#define F_XGMAC_STOP_EN    V_XGMAC_STOP_EN(1U)\n\n#define S_XG2G_RESET_    3\n#define V_XG2G_RESET_(x) ((x) << S_XG2G_RESET_)\n#define F_XG2G_RESET_    V_XG2G_RESET_(1U)\n\n#define S_RGMII_RESET_    2\n#define V_RGMII_RESET_(x) ((x) << S_RGMII_RESET_)\n#define F_RGMII_RESET_    V_RGMII_RESET_(1U)\n\n#define S_PCS_RESET_    1\n#define V_PCS_RESET_(x) ((x) << S_PCS_RESET_)\n#define F_PCS_RESET_    V_PCS_RESET_(1U)\n\n#define S_MAC_RESET_    0\n#define V_MAC_RESET_(x) ((x) << S_MAC_RESET_)\n#define F_MAC_RESET_    V_MAC_RESET_(1U)\n\n#define A_XGM_PORT_CFG 0x8b8\n\n#define S_CLKDIVRESET_    3\n#define V_CLKDIVRESET_(x) ((x) << S_CLKDIVRESET_)\n#define F_CLKDIVRESET_    V_CLKDIVRESET_(1U)\n\n#define S_PORTSPEED    1\n#define M_PORTSPEED    0x3\n\n#define V_PORTSPEED(x) ((x) << S_PORTSPEED)\n\n#define S_ENRGMII    0\n#define V_ENRGMII(x) ((x) << S_ENRGMII)\n#define F_ENRGMII    V_ENRGMII(1U)\n\n#define A_XGM_INT_ENABLE 0x8d4\n\n#define S_TXFIFO_PRTY_ERR    17\n#define M_TXFIFO_PRTY_ERR    0x7\n\n#define V_TXFIFO_PRTY_ERR(x) ((x) << S_TXFIFO_PRTY_ERR)\n\n#define S_RXFIFO_PRTY_ERR    14\n#define M_RXFIFO_PRTY_ERR    0x7\n\n#define V_RXFIFO_PRTY_ERR(x) ((x) << S_RXFIFO_PRTY_ERR)\n\n#define S_TXFIFO_UNDERRUN    13\n#define V_TXFIFO_UNDERRUN(x) ((x) << S_TXFIFO_UNDERRUN)\n#define F_TXFIFO_UNDERRUN    V_TXFIFO_UNDERRUN(1U)\n\n#define S_RXFIFO_OVERFLOW    12\n#define V_RXFIFO_OVERFLOW(x) ((x) << S_RXFIFO_OVERFLOW)\n#define F_RXFIFO_OVERFLOW    V_RXFIFO_OVERFLOW(1U)\n\n#define S_SERDES_LOS    4\n#define M_SERDES_LOS    0xf\n\n#define V_SERDES_LOS(x) ((x) << S_SERDES_LOS)\n\n#define S_XAUIPCSCTCERR    3\n#define V_XAUIPCSCTCERR(x) ((x) << S_XAUIPCSCTCERR)\n#define F_XAUIPCSCTCERR    V_XAUIPCSCTCERR(1U)\n\n#define S_XAUIPCSALIGNCHANGE    2\n#define V_XAUIPCSALIGNCHANGE(x) ((x) << S_XAUIPCSALIGNCHANGE)\n#define F_XAUIPCSALIGNCHANGE    V_XAUIPCSALIGNCHANGE(1U)\n\n#define S_XGM_INT    0\n#define V_XGM_INT(x) ((x) << S_XGM_INT)\n#define F_XGM_INT    V_XGM_INT(1U)\n\n#define A_XGM_INT_CAUSE 0x8d8\n\n#define A_XGM_XAUI_ACT_CTRL 0x8dc\n\n#define S_TXACTENABLE    1\n#define V_TXACTENABLE(x) ((x) << S_TXACTENABLE)\n#define F_TXACTENABLE    V_TXACTENABLE(1U)\n\n#define S_RESET3    23\n#define V_RESET3(x) ((x) << S_RESET3)\n#define F_RESET3    V_RESET3(1U)\n\n#define S_RESET2    22\n#define V_RESET2(x) ((x) << S_RESET2)\n#define F_RESET2    V_RESET2(1U)\n\n#define S_RESET1    21\n#define V_RESET1(x) ((x) << S_RESET1)\n#define F_RESET1    V_RESET1(1U)\n\n#define S_RESET0    20\n#define V_RESET0(x) ((x) << S_RESET0)\n#define F_RESET0    V_RESET0(1U)\n\n#define S_PWRDN3    19\n#define V_PWRDN3(x) ((x) << S_PWRDN3)\n#define F_PWRDN3    V_PWRDN3(1U)\n\n#define S_PWRDN2    18\n#define V_PWRDN2(x) ((x) << S_PWRDN2)\n#define F_PWRDN2    V_PWRDN2(1U)\n\n#define S_PWRDN1    17\n#define V_PWRDN1(x) ((x) << S_PWRDN1)\n#define F_PWRDN1    V_PWRDN1(1U)\n\n#define S_PWRDN0    16\n#define V_PWRDN0(x) ((x) << S_PWRDN0)\n#define F_PWRDN0    V_PWRDN0(1U)\n\n#define S_RESETPLL23    15\n#define V_RESETPLL23(x) ((x) << S_RESETPLL23)\n#define F_RESETPLL23    V_RESETPLL23(1U)\n\n#define S_RESETPLL01    14\n#define V_RESETPLL01(x) ((x) << S_RESETPLL01)\n#define F_RESETPLL01    V_RESETPLL01(1U)\n\n#define A_XGM_SERDES_STAT0 0x8f0\n#define A_XGM_SERDES_STAT1 0x8f4\n#define A_XGM_SERDES_STAT2 0x8f8\n\n#define S_LOWSIG0    0\n#define V_LOWSIG0(x) ((x) << S_LOWSIG0)\n#define F_LOWSIG0    V_LOWSIG0(1U)\n\n#define A_XGM_SERDES_STAT3 0x8fc\n\n#define A_XGM_STAT_TX_BYTE_LOW 0x900\n\n#define A_XGM_STAT_TX_BYTE_HIGH 0x904\n\n#define A_XGM_STAT_TX_FRAME_LOW 0x908\n\n#define A_XGM_STAT_TX_FRAME_HIGH 0x90c\n\n#define A_XGM_STAT_TX_BCAST 0x910\n\n#define A_XGM_STAT_TX_MCAST 0x914\n\n#define A_XGM_STAT_TX_PAUSE 0x918\n\n#define A_XGM_STAT_TX_64B_FRAMES 0x91c\n\n#define A_XGM_STAT_TX_65_127B_FRAMES 0x920\n\n#define A_XGM_STAT_TX_128_255B_FRAMES 0x924\n\n#define A_XGM_STAT_TX_256_511B_FRAMES 0x928\n\n#define A_XGM_STAT_TX_512_1023B_FRAMES 0x92c\n\n#define A_XGM_STAT_TX_1024_1518B_FRAMES 0x930\n\n#define A_XGM_STAT_TX_1519_MAXB_FRAMES 0x934\n\n#define A_XGM_STAT_TX_ERR_FRAMES 0x938\n\n#define A_XGM_STAT_RX_BYTES_LOW 0x93c\n\n#define A_XGM_STAT_RX_BYTES_HIGH 0x940\n\n#define A_XGM_STAT_RX_FRAMES_LOW 0x944\n\n#define A_XGM_STAT_RX_FRAMES_HIGH 0x948\n\n#define A_XGM_STAT_RX_BCAST_FRAMES 0x94c\n\n#define A_XGM_STAT_RX_MCAST_FRAMES 0x950\n\n#define A_XGM_STAT_RX_PAUSE_FRAMES 0x954\n\n#define A_XGM_STAT_RX_64B_FRAMES 0x958\n\n#define A_XGM_STAT_RX_65_127B_FRAMES 0x95c\n\n#define A_XGM_STAT_RX_128_255B_FRAMES 0x960\n\n#define A_XGM_STAT_RX_256_511B_FRAMES 0x964\n\n#define A_XGM_STAT_RX_512_1023B_FRAMES 0x968\n\n#define A_XGM_STAT_RX_1024_1518B_FRAMES 0x96c\n\n#define A_XGM_STAT_RX_1519_MAXB_FRAMES 0x970\n\n#define A_XGM_STAT_RX_SHORT_FRAMES 0x974\n\n#define A_XGM_STAT_RX_OVERSIZE_FRAMES 0x978\n\n#define A_XGM_STAT_RX_JABBER_FRAMES 0x97c\n\n#define A_XGM_STAT_RX_CRC_ERR_FRAMES 0x980\n\n#define A_XGM_STAT_RX_LENGTH_ERR_FRAMES 0x984\n\n#define A_XGM_STAT_RX_SYM_CODE_ERR_FRAMES 0x988\n\n#define A_XGM_SERDES_STATUS0 0x98c\n\n#define A_XGM_SERDES_STATUS1 0x990\n\n#define S_CMULOCK    31\n#define V_CMULOCK(x) ((x) << S_CMULOCK)\n#define F_CMULOCK    V_CMULOCK(1U)\n\n#define A_XGM_RX_MAX_PKT_SIZE_ERR_CNT 0x9a4\n\n#define A_XGM_TX_SPI4_SOP_EOP_CNT 0x9a8\n\n#define S_TXSPI4SOPCNT    16\n#define M_TXSPI4SOPCNT    0xffff\n#define V_TXSPI4SOPCNT(x) ((x) << S_TXSPI4SOPCNT)\n#define G_TXSPI4SOPCNT(x) (((x) >> S_TXSPI4SOPCNT) & M_TXSPI4SOPCNT)\n\n#define A_XGM_RX_SPI4_SOP_EOP_CNT 0x9ac\n\n#define XGMAC0_1_BASE_ADDR 0xa00\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}