// Seed: 3107154826
macromodule module_0 (
    id_1
);
  output uwire id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd56
) (
    input wand _id_0
);
  wire [-1 : id_0] id_2;
  module_0 modCall_1 (id_2);
endmodule
module module_2 #(
    parameter id_9 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire _id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  module_0 modCall_1 (id_1);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire [id_9 : 1] id_17;
  assign id_6 = -1;
endmodule
