<def f='tvm/src/tir/ir/data_layout.cc' l='37' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/ir/function.cc' l='57' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/schedule/analysis/analysis.cc' l='1628' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/schedule/block_scope.cc' l='140' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/schedule/schedule.cc' l='43' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/schedule/state.cc' l='1109' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/transforms/hoist_expression.cc' l='95' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/transforms/inject_double_buffer.cc' l='48' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/transforms/loop_partition.cc' l='64' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/transforms/remove_no_op.cc' l='60' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/src/tir/transforms/unroll_loop.cc' l='68' macro='1' type='::tvm::ReflectionVTable::Registry'/>
