
*** Running vivado
    with args -log MemoryController.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MemoryController.tcl


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MemoryController.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/utils_1/imports/synth_1/pingo.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/utils_1/imports/synth_1/pingo.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top MemoryController -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13060
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 924.391 ; gain = 439.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MemoryController' [C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/MemoryController.vhd:50]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/Memory.vhd:34' bound to instance 'Mem' of component 'Memory' [C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/MemoryController.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/Memory.vhd:45]
INFO: [Synth 8-3491] module 'RAM' declared at 'C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/RAM.vhd:35' bound to instance 'RamMemory' of component 'RAM' [C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/Memory.vhd:63]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/RAM.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'RAM' (0#1) [C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/RAM.vhd:46]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/ROM.vhd:35' bound to instance 'RomInstruction' of component 'ROM' [C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/Memory.vhd:64]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/ROM.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ROM' (0#1) [C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/ROM.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Memory' (0#1) [C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/Memory.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'MemoryController' (0#1) [C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/MemoryController.vhd:50]
WARNING: [Synth 8-3848] Net extendSignSelect in module/entity MemoryController does not have driver. [C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/sources_1/new/MemoryController.vhd:73]
WARNING: [Synth 8-7129] Port addressIn[11] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addressIn[10] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addressIn[9] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addressIn[8] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addressIn[7] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addressIn[6] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addressIn[5] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addressIn[4] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addressIn[3] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addressIn[2] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addressIn[1] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addressIn[0] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port extendSign in module MemoryController is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1032.898 ; gain = 548.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1032.898 ; gain = 548.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1032.898 ; gain = 548.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.srcs/utils_1/imports/synth_1/pingo.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1032.898 ; gain = 548.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1032.898 ; gain = 548.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1032.898 ; gain = 548.273
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	              32K Bit	(4096 X 8 bit)          RAMs := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 13    
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port extendSign in module MemoryController is either unconnected or has no load
RAM Pipeline Warning: Read Address Register Found For RAM Mem/RamMemory/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Mem/RamMemory/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Mem/RamMemory/ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1220.812 ; gain = 736.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MemoryController | Mem/RamMemory/ram_reg | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+-----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1220.812 ; gain = 736.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MemoryController | Mem/RamMemory/ram_reg | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+-----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance Mem/RamMemory/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1225.781 ; gain = 741.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1225.781 ; gain = 741.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1225.781 ; gain = 741.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1225.781 ; gain = 741.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1225.781 ; gain = 741.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1225.781 ; gain = 741.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1225.781 ; gain = 741.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     3|
|3     |LUT2     |     6|
|4     |LUT3     |    12|
|5     |LUT4     |    10|
|6     |LUT5     |    19|
|7     |LUT6     |    40|
|8     |RAMB36E1 |     1|
|9     |FDRE     |    50|
|10    |IBUF     |    51|
|11    |OBUF     |    33|
+------+---------+------+

Report Instance Areas: 
+------+--------------+-------+------+
|      |Instance      |Module |Cells |
+------+--------------+-------+------+
|1     |top           |       |   226|
|2     |  Mem         |Memory |    38|
|3     |    RamMemory |RAM    |    38|
+------+--------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1225.781 ; gain = 741.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1225.781 ; gain = 741.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1225.781 ; gain = 741.156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1228.645 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1319.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: 8ca5613d
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 16 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1319.090 ; gain = 841.277
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1319.090 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mirare69/Desktop/cpu_phr/cpu_phr.runs/synth_1/MemoryController.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MemoryController_utilization_synth.rpt -pb MemoryController_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 12 21:20:04 2024...
