/*
 * Samsung Exynos STR device driver
 *
 * Copyright (c) 2018 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#ifndef CAMERAPP_STR_SFR_V100_H
#define CAMERAPP_STR_SFR_V100_H

#include "camerapp-sfr-api-common.h"

enum str_top_reg_name {
	STR_R_STR_PU_CORE_CLK_ON_0,
	STR_R_STR_PU_CORE_CLK_ON_1,
	STR_R_STR_PU_GATED_CLK_ON_0,
	STR_R_STR_PU_GATED_CLK_ON_1,
	STR_R_STR_PU_CORE_SW_RST_0,
	STR_R_STR_PU_CORE_SW_RST_1,
	STR_R_STR_PU_APB_SW_RST_0,
	STR_R_STR_PU_APB_SW_RST_1,
	STR_R_STR_DMA_CORE_CLK_ON_0,
	STR_R_STR_DMA_CORE_CLK_ON_1,
	STR_R_STR_DMA_GATED_CLK_ON_0,
	STR_R_STR_DMA_GATED_CLK_ON_1,
	STR_R_STR_DMA_CORE_SW_RST_0,
	STR_R_STR_DMA_CORE_SW_RST_1,
	STR_R_STR_DMA_APB_SW_RST_0,
	STR_R_STR_DMA_APB_SW_RST_1,
	STR_R_STR_PU_DRCG_DIS_0,
	STR_R_STR_PU_DRCG_DIS_1,
	STR_R_STR_DMA_DRCG_DIS_0,
	STR_R_STR_DMA_DRCG_DIS_1,
	STR_R_STR_BUSY_VALUE_ENABLE_PU_0,
	STR_R_STR_BUSY_VALUE_ENABLE_PU_1,
	STR_R_STR_BUSY_VALUE_ENABLE_DMA_0,
	STR_R_STR_BUSY_VALUE_ENABLE_DMA_1,
	STR_R_STR_BUSY_VALUE_PU_0,
	STR_R_STR_BUSY_VALUE_PU_1,
	STR_R_STR_BUSY_VALUE_DMA_0,
	STR_R_STR_BUSY_VALUE_DMA_1,
	STR_R_STR_PU_APB_UPDATE_0,
	STR_R_STR_PU_APB_UPDATE_1,
	STR_R_STR_DMA_APB_UPDATE_0,
	STR_R_STR_DMA_APB_UPDATE_1,
	STR_R_STR_PU_FRAME_START_0,
	STR_R_STR_PU_FRAME_START_1,
	STR_R_STR_DMA_FRAME_START_0,
	STR_R_STR_DMA_FRAME_START_1,
	STR_R_STR_BUSY_STATUS_PU_0,
	STR_R_STR_BUSY_STATUS_PU_1,
	STR_R_STR_BUSY_STATUS_DMA_0,
	STR_R_STR_BUSY_STATUS_DMA_1,
	STR_R_STR_CMDQ_ROI_EVT_EN,
	STR_R_STR_ENABLE_IRQ_0,
	STR_R_STR_ENABLE_IRQ_1,
	STR_R_STR_ENABLE_IRQ_2,
	STR_R_STR_ENABLE_IRQ_3,
	STR_R_STR_ENABLE_IRQ_4,
	STR_R_STR_ENABLE_IRQ_5,
	STR_R_STR_INTR_STATUS_PU_TILE_0,
	STR_R_STR_INTR_STATUS_PU_TILE_1,
	STR_R_STR_INTR_STATUS_PU_FRAME_0,
	STR_R_STR_INTR_STATUS_PU_FRAME_1,
	STR_R_STR_INTR_STATUS_PU_ERROR_0,
	STR_R_STR_INTR_STATUS_PU_ERROR_1,
	STR_R_STR_INTR_STATUS_DMA_TILE_0,
	STR_R_STR_INTR_STATUS_DMA_TILE_1,
	STR_R_STR_INTR_STATUS_DMA_FRAME_0,
	STR_R_STR_INTR_STATUS_DMA_FRAME_1,
	STR_R_STR_INTR_STATUS_DMA_ERROR_0,
	STR_R_STR_INTR_STATUS_DMA_ERROR_1,
	STR_R_STR_INTR_STATUS_DXI_TILE_0,
	STR_R_STR_INTR_STATUS_DXI_TILE_1,
	STR_R_STR_INTR_STATUS_DXI_FRAME_0,
	STR_R_STR_INTR_STATUS_DXI_FRAME_1,
	STR_R_STR_INTR_ENABLE_PU_TILE_0,
	STR_R_STR_INTR_ENABLE_PU_TILE_1,
	STR_R_STR_INTR_ENABLE_PU_FRAME_0,
	STR_R_STR_INTR_ENABLE_PU_FRAME_1,
	STR_R_STR_INTR_ENABLE_PU_ERROR_0,
	STR_R_STR_INTR_ENABLE_PU_ERROR_1,
	STR_R_STR_INTR_ENABLE_DMA_TILE_0,
	STR_R_STR_INTR_ENABLE_DMA_TILE_1,
	STR_R_STR_INTR_ENABLE_DMA_FRAME_0,
	STR_R_STR_INTR_ENABLE_DMA_FRAME_1,
	STR_R_STR_INTR_ENABLE_DMA_ERROR_0,
	STR_R_STR_INTR_ENABLE_DMA_ERROR_1,
	STR_R_STR_INTR_ENABLE_DXI_TILE_0,
	STR_R_STR_INTR_ENABLE_DXI_TILE_1,
	STR_R_STR_INTR_ENABLE_DXI_FRAME_0,
	STR_R_STR_INTR_ENABLE_DXI_FRAME_1,
	STR_R_STR_INTR_CLEAR_PU_TILE_0,
	STR_R_STR_INTR_CLEAR_PU_TILE_1,
	STR_R_STR_INTR_CLEAR_PU_FRAME_0,
	STR_R_STR_INTR_CLEAR_PU_FRAME_1,
	STR_R_STR_INTR_CLEAR_PU_ERROR_0,
	STR_R_STR_INTR_CLEAR_PU_ERROR_1,
	STR_R_STR_INTR_CLEAR_DMA_TILE_0,
	STR_R_STR_INTR_CLEAR_DMA_TILE_1,
	STR_R_STR_INTR_CLEAR_DMA_FRAME_0,
	STR_R_STR_INTR_CLEAR_DMA_FRAME_1,
	STR_R_STR_INTR_CLEAR_DMA_ERROR_0,
	STR_R_STR_INTR_CLEAR_DMA_ERROR_1,
	STR_R_STR_INTR_CLEAR_DXI_TILE_0,
	STR_R_STR_INTR_CLEAR_DXI_TILE_1,
	STR_R_STR_INTR_CLEAR_DXI_FRAME_0,
	STR_R_STR_INTR_CLEAR_DXI_FRAME_1,
	STR_R_STR_INTR_FORCING_PU_TILE_0,
	STR_R_STR_INTR_FORCING_PU_TILE_1,
	STR_R_STR_INTR_FORCING_PU_FRAME_0,
	STR_R_STR_INTR_FORCING_PU_FRAME_1,
	STR_R_STR_INTR_FORCING_PU_ERROR_0,
	STR_R_STR_INTR_FORCING_PU_ERROR_1,
	STR_R_STR_INTR_FORCING_DMA_TILE_0,
	STR_R_STR_INTR_FORCING_DMA_TILE_1,
	STR_R_STR_INTR_FORCING_DMA_FRAME_0,
	STR_R_STR_INTR_FORCING_DMA_FRAME_1,
	STR_R_STR_INTR_FORCING_DMA_ERROR_0,
	STR_R_STR_INTR_FORCING_DMA_ERROR_1,
	STR_R_STR_INTR_FORCING_DXI_TILE_0,
	STR_R_STR_INTR_FORCING_DXI_TILE_1,
	STR_R_STR_INTR_FORCING_DXI_FRAME_0,
	STR_R_STR_INTR_FORCING_DXI_FRAME_1,
	STR_R_STR_REG_VERSION,
	STR_R_STR_SLSI_VERSION,
	STR_TOP_REG_CNT
};

static const struct camerapp_sfr_reg str_top_regs[STR_TOP_REG_CNT] = {
	{0x0000, "STR_PU_CORE_CLK_ON_0"},
	{0x0004, "STR_PU_CORE_CLK_ON_1"},
	{0x0008, "STR_PU_GATED_CLK_ON_0"},
	{0x000C, "STR_PU_GATED_CLK_ON_1"},
	{0x0010, "STR_PU_CORE_SW_RST_0"},
	{0x0014, "STR_PU_CORE_SW_RST_1"},
	{0x0018, "STR_PU_APB_SW_RST_0"},
	{0x001C, "STR_PU_APB_SW_RST_1"},
	{0x0020, "STR_DMA_CORE_CLK_ON_0"},
	{0x0024, "STR_DMA_CORE_CLK_ON_1"},
	{0x0028, "STR_DMA_GATED_CLK_ON_0"},
	{0x002C, "STR_DMA_GATED_CLK_ON_1"},
	{0x0030, "STR_DMA_CORE_SW_RST_0"},
	{0x0034, "STR_DMA_CORE_SW_RST_1"},
	{0x0038, "STR_DMA_APB_SW_RST_0"},
	{0x003C, "STR_DMA_APB_SW_RST_1"},
	{0x0040, "STR_PU_DRCG_DIS_0"},
	{0x0044, "STR_PU_DRCG_DIS_1"},
	{0x0048, "STR_DMA_DRCG_DIS_0"},
	{0x004C, "STR_DMA_DRCG_DIS_1"},
	{0x0050, "STR_BUSY_VALUE_ENABLE_PU_0"},
	{0x0054, "STR_BUSY_VALUE_ENABLE_PU_1"},
	{0x0058, "STR_BUSY_VALUE_ENABLE_DMA_0"},
	{0x005C, "STR_BUSY_VALUE_ENABLE_DMA_1"},
	{0x0060, "STR_BUSY_VALUE_PU_0"},
	{0x0064, "STR_BUSY_VALUE_PU_1"},
	{0x0068, "STR_BUSY_VALUE_DMA_0"},
	{0x006C, "STR_BUSY_VALUE_DMA_1"},
	{0x0070, "STR_PU_APB_UPDATE_0"},
	{0x0074, "STR_PU_APB_UPDATE_1"},
	{0x0078, "STR_DMA_APB_UPDATE_0"},
	{0x007C, "STR_DMA_APB_UPDATE_1"},
	{0x0080, "STR_PU_FRAME_START_0"},
	{0x0084, "STR_PU_FRAME_START_1"},
	{0x0088, "STR_DMA_FRAME_START_0"},
	{0x008C, "STR_DMA_FRAME_START_1"},
	{0x0090, "STR_BUSY_STATUS_PU_0"},
	{0x0094, "STR_BUSY_STATUS_PU_1"},
	{0x0098, "STR_BUSY_STATUS_DMA_0"},
	{0x009C, "STR_BUSY_STATUS_DMA_1"},
	{0x00A0, "STR_CMDQ_ROI_EVT_EN"},
	{0x00E0, "STR_ENABLE_IRQ_0"},
	{0x00E4, "STR_ENABLE_IRQ_1"},
	{0x00E8, "STR_ENABLE_IRQ_2"},
	{0x00EC, "STR_ENABLE_IRQ_3"},
	{0x00F0, "STR_ENABLE_IRQ_4"},
	{0x00F4, "STR_ENABLE_IRQ_5"},
	{0x0100, "STR_INTR_STATUS_PU_TILE_0"},
	{0x0104, "STR_INTR_STATUS_PU_TILE_1"},
	{0x0108, "STR_INTR_STATUS_PU_FRAME_0"},
	{0x010C, "STR_INTR_STATUS_PU_FRAME_1"},
	{0x0110, "STR_INTR_STATUS_PU_ERROR_0"},
	{0x0114, "STR_INTR_STATUS_PU_ERROR_1"},
	{0x0118, "STR_INTR_STATUS_DMA_TILE_0"},
	{0x011C, "STR_INTR_STATUS_DMA_TILE_1"},
	{0x0120, "STR_INTR_STATUS_DMA_FRAME_0"},
	{0x0124, "STR_INTR_STATUS_DMA_FRAME_1"},
	{0x0128, "STR_INTR_STATUS_DMA_ERROR_0"},
	{0x012C, "STR_INTR_STATUS_DMA_ERROR_1"},
	{0x0130, "STR_INTR_STATUS_DXI_TILE_0"},
	{0x0134, "STR_INTR_STATUS_DXI_TILE_1"},
	{0x0138, "STR_INTR_STATUS_DXI_FRAME_0"},
	{0x013C, "STR_INTR_STATUS_DXI_FRAME_1"},
	{0x0140, "STR_INTR_ENABLE_PU_TILE_0"},
	{0x0144, "STR_INTR_ENABLE_PU_TILE_1"},
	{0x0148, "STR_INTR_ENABLE_PU_FRAME_0"},
	{0x014C, "STR_INTR_ENABLE_PU_FRAME_1"},
	{0x0150, "STR_INTR_ENABLE_PU_ERROR_0"},
	{0x0154, "STR_INTR_ENABLE_PU_ERROR_1"},
	{0x0158, "STR_INTR_ENABLE_DMA_TILE_0"},
	{0x015C, "STR_INTR_ENABLE_DMA_TILE_1"},
	{0x0160, "STR_INTR_ENABLE_DMA_FRAME_0"},
	{0x0164, "STR_INTR_ENABLE_DMA_FRAME_1"},
	{0x0168, "STR_INTR_ENABLE_DMA_ERROR_0"},
	{0x016C, "STR_INTR_ENABLE_DMA_ERROR_1"},
	{0x0170, "STR_INTR_ENABLE_DXI_TILE_0"},
	{0x0174, "STR_INTR_ENABLE_DXI_TILE_1"},
	{0x0178, "STR_INTR_ENABLE_DXI_FRAME_0"},
	{0x017C, "STR_INTR_ENABLE_DXI_FRAME_1"},
	{0x0180, "STR_INTR_CLEAR_PU_TILE_0"},
	{0x0184, "STR_INTR_CLEAR_PU_TILE_1"},
	{0x0188, "STR_INTR_CLEAR_PU_FRAME_0"},
	{0x018C, "STR_INTR_CLEAR_PU_FRAME_1"},
	{0x0190, "STR_INTR_CLEAR_PU_ERROR_0"},
	{0x0194, "STR_INTR_CLEAR_PU_ERROR_1"},
	{0x0198, "STR_INTR_CLEAR_DMA_TILE_0"},
	{0x019C, "STR_INTR_CLEAR_DMA_TILE_1"},
	{0x01A0, "STR_INTR_CLEAR_DMA_FRAME_0"},
	{0x01A4, "STR_INTR_CLEAR_DMA_FRAME_1"},
	{0x01A8, "STR_INTR_CLEAR_DMA_ERROR_0"},
	{0x01AC, "STR_INTR_CLEAR_DMA_ERROR_1"},
	{0x01B0, "STR_INTR_CLEAR_DXI_TILE_0"},
	{0x01B4, "STR_INTR_CLEAR_DXI_TILE_1"},
	{0x01B8, "STR_INTR_CLEAR_DXI_FRAME_0"},
	{0x01BC, "STR_INTR_CLEAR_DXI_FRAME_1"},
	{0x01C0, "STR_INTR_FORCING_PU_TILE_0"},
	{0x01C4, "STR_INTR_FORCING_PU_TILE_1"},
	{0x01C8, "STR_INTR_FORCING_PU_FRAME_0"},
	{0x01CC, "STR_INTR_FORCING_PU_FRAME_1"},
	{0x01D0, "STR_INTR_FORCING_PU_ERROR_0"},
	{0x01D4, "STR_INTR_FORCING_PU_ERROR_1"},
	{0x01D8, "STR_INTR_FORCING_DMA_TILE_0"},
	{0x01DC, "STR_INTR_FORCING_DMA_TILE_1"},
	{0x01E0, "STR_INTR_FORCING_DMA_FRAME_0"},
	{0x01E4, "STR_INTR_FORCING_DMA_FRAME_1"},
	{0x01E8, "STR_INTR_FORCING_DMA_ERROR_0"},
	{0x01EC, "STR_INTR_FORCING_DMA_ERROR_1"},
	{0x01F0, "STR_INTR_FORCING_DXI_TILE_0"},
	{0x01F4, "STR_INTR_FORCING_DXI_TILE_1"},
	{0x01F8, "STR_INTR_FORCING_DXI_FRAME_0"},
	{0x01FC, "STR_INTR_FORCING_DXI_FRAME_1"},
	{0x0F00, "STR_REG_VERSION"},
	{0x0FF0, "STR_SLSI_VERSION"},
};

enum str_top_reg_field {
	STR_F_STR_PU_CORE_CLK_ON_0,
	STR_F_STR_PU_CORE_CLK_ON_1,
	STR_F_STR_PU_GATED_CLK_ON_0,
	STR_F_STR_PU_GATED_CLK_ON_1,
	STR_F_STR_PU_CORE_SW_RST_0,
	STR_F_STR_PU_CORE_SW_RST_1,
	STR_F_STR_PU_APB_SW_RST_0,
	STR_F_STR_PU_APB_SW_RST_1,
	STR_F_STR_DMA_CORE_CLK_ON_0,
	STR_F_STR_DMA_CORE_CLK_ON_1,
	STR_F_STR_DMA_GATED_CLK_ON_0,
	STR_F_STR_DMA_GATED_CLK_ON_1,
	STR_F_STR_DMA_CORE_SW_RST_0,
	STR_F_STR_DMA_CORE_SW_RST_1,
	STR_F_STR_DMA_APB_SW_RST_0,
	STR_F_STR_DMA_APB_SW_RST_1,
	STR_F_STR_PU_DRCG_DIS_0,
	STR_F_STR_PU_DRCG_DIS_1,
	STR_F_STR_DMA_DRCG_DIS_0,
	STR_F_STR_DMA_DRCG_DIS_1,
	STR_F_STR_BUSY_VAL_EN_PU_0,
	STR_F_STR_BUSY_VAL_EN_PU_1,
	STR_F_STR_BUSY_VAL_EN_DMA_0,
	STR_F_STR_BUSY_VAL_EN_DMA_1,
	STR_F_STR_BUSY_VAL_PU_0,
	STR_F_STR_BUSY_VAL_PU_1,
	STR_F_STR_BUSY_VAL_DMA_0,
	STR_F_STR_BUSY_VAL_DMA_1,
	STR_F_STR_PU_APB_UPDATE_0,
	STR_F_STR_PU_APB_UPDATE_1,
	STR_F_STR_DMA_APB_UPDATE_0,
	STR_F_STR_DMA_APB_UPDATE_1,
	STR_F_STR_PU_FRAME_START_0,
	STR_F_STR_PU_FRAME_START_1,
	STR_F_STR_DMA_FRAME_START_0,
	STR_F_STR_DMA_FRAME_START_1,
	STR_F_STR_BUSY_STATUS_PU_0,
	STR_F_STR_BUSY_STATUS_PU_1,
	STR_F_STR_BUSY_STATUS_DMA_0,
	STR_F_STR_BUSY_STATUS_DMA_1,
	STR_F_STR_CMDQ_ROI_EVT_EN,
	STR_F_STR_ENABLE_IRQ_0,
	STR_F_STR_ENABLE_IRQ_1,
	STR_F_STR_ENABLE_IRQ_2,
	STR_F_STR_ENABLE_IRQ_3,
	STR_F_STR_ENABLE_IRQ_4,
	STR_F_STR_ENABLE_IRQ_5,
	STR_F_STR_INTR_ST_PU_TILE_0,
	STR_F_STR_INTR_ST_PU_TILE_1,
	STR_F_STR_INTR_ST_PU_FRAME_0,
	STR_F_STR_INTR_ST_PU_FRAME_1,
	STR_F_STR_INTR_ST_PU_ERROR_0,
	STR_F_STR_INTR_ST_PU_ERROR_1,
	STR_F_STR_INTR_ST_DMA_TILE_0,
	STR_F_STR_INTR_ST_DMA_TILE_1,
	STR_F_STR_INTR_ST_DMA_FRAME_0,
	STR_F_STR_INTR_ST_DMA_FRAME_1,
	STR_F_STR_INTR_ST_DMA_ERROR_0,
	STR_F_STR_INTR_ST_DMA_ERROR_1,
	STR_F_STR_INTR_ST_DXI_TILE_0,
	STR_F_STR_INTR_ST_DXI_TILE_1,
	STR_F_STR_INTR_ST_DXI_FRAME_0,
	STR_F_STR_INTR_ST_DXI_FRAME_1,
	STR_F_STR_INTR_EN_PU_TILE_0,
	STR_F_STR_INTR_EN_PU_TILE_1,
	STR_F_STR_INTR_EN_PU_FRAME_0,
	STR_F_STR_INTR_EN_PU_FRAME_1,
	STR_F_STR_INTR_EN_PU_ERROR_0,
	STR_F_STR_INTR_EN_PU_ERROR_1,
	STR_F_STR_INTR_EN_DMA_TILE_0,
	STR_F_STR_INTR_EN_DMA_TILE_1,
	STR_F_STR_INTR_EN_DMA_FRAME_0,
	STR_F_STR_INTR_EN_DMA_FRAME_1,
	STR_F_STR_INTR_EN_DMA_ERROR_0,
	STR_F_STR_INTR_EN_DMA_ERROR_1,
	STR_F_STR_INTR_EN_DXI_TILE_0,
	STR_F_STR_INTR_EN_DXI_TILE_1,
	STR_F_STR_INTR_EN_DXI_FRAME_0,
	STR_F_STR_INTR_EN_DXI_FRAME_1,
	STR_F_STR_INTR_CL_PU_TILE_0,
	STR_F_STR_INTR_CL_PU_TILE_1,
	STR_F_STR_INTR_CL_PU_FRAME_0,
	STR_F_STR_INTR_CL_PU_FRAME_1,
	STR_F_STR_INTR_CL_PU_ERROR_0,
	STR_F_STR_INTR_CL_PU_ERROR_1,
	STR_F_STR_INTR_CL_DMA_TILE_0,
	STR_F_STR_INTR_CL_DMA_TILE_1,
	STR_F_STR_INTR_CL_DMA_FRAME_0,
	STR_F_STR_INTR_CL_DMA_FRAME_1,
	STR_F_STR_INTR_CL_DMA_ERROR_0,
	STR_F_STR_INTR_CL_DMA_ERROR_1,
	STR_F_STR_INTR_CL_DXI_TILE_0,
	STR_F_STR_INTR_CL_DXI_TILE_1,
	STR_F_STR_INTR_CL_DXI_FRAME_0,
	STR_F_STR_INTR_CL_DXI_FRAME_1,
	STR_F_STR_INTR_FO_PU_TILE_0,
	STR_F_STR_INTR_FO_PU_TILE_1,
	STR_F_STR_INTR_FO_PU_FRAME_0,
	STR_F_STR_INTR_FO_PU_FRAME_1,
	STR_F_STR_INTR_FO_PU_ERROR_0,
	STR_F_STR_INTR_FO_PU_ERROR_1,
	STR_F_STR_INTR_FO_DMA_TILE_0,
	STR_F_STR_INTR_FO_DMA_TILE_1,
	STR_F_STR_INTR_FO_DMA_FRAME_0,
	STR_F_STR_INTR_FO_DMA_FRAME_1,
	STR_F_STR_INTR_FO_DMA_ERROR_0,
	STR_F_STR_INTR_FO_DMA_ERROR_1,
	STR_F_STR_INTR_FO_DXI_TILE_0,
	STR_F_STR_INTR_FO_DXI_TILE_1,
	STR_F_STR_INTR_FO_DXI_FRAME_0,
	STR_F_STR_INTR_FO_DXI_FRAME_1,
	STR_F_STR_REG_VERSION,
	STR_F_STR_SLSI_VERSION,
	STR_TOP_REG_FIELD_CNT
};

static const struct camerapp_sfr_field str_top_fields[STR_TOP_REG_FIELD_CNT] = {
	/* field name, offset, bit width, access type, reset value */
	{"STR_PU_CORE_CLK_ON_0", 0, 32, RW, 0xFFFFFFFF},
	{"STR_PU_CORE_CLK_ON_1", 0, 32, RW, 0xFFFFFFFF},
	{"STR_PU_GATED_CLK_ON_0", 0, 32, RW, 0xFFFFFFFF},
	{"STR_PU_GATED_CLK_ON_1", 0, 32, RW, 0xFFFFFFFF},
	{"STR_PU_CORE_SW_RST_0", 0, 32, RW, 0x0},
	{"STR_PU_CORE_SW_RST_1", 0, 32, RW, 0x0},
	{"STR_PU_APB_SW_RST_0", 0, 32, RW, 0x0},
	{"STR_PU_APB_SW_RST_1", 0, 32, RW, 0x0},
	{"STR_DMA_CORE_CLK_ON_0", 0, 32, RW, 0xFFFFFFFF},
	{"STR_DMA_CORE_CLK_ON_1", 0, 32, RW, 0xFFFFFFFF},
	{"STR_DMA_GATED_CLK_ON_0", 0, 32, RW, 0xFFFFFFFF},
	{"STR_DMA_GATED_CLK_ON_1", 0, 32, RW, 0xFFFFFFFF},
	{"STR_DMA_CORE_SW_RST_0", 0, 32, RW, 0x0},
	{"STR_DMA_CORE_SW_RST_1", 0, 32, RW, 0x0},
	{"STR_DMA_APB_SW_RST_0", 0, 32, RW, 0x0},
	{"STR_DMA_APB_SW_RST_1", 0, 32, RW, 0x0},
	{"STR_PU_DRCG_DIS_0", 0, 32, RW, 0x0},
	{"STR_PU_DRCG_DIS_1", 0, 32, RW, 0x0},
	{"STR_DMA_DRCG_DIS_0", 0, 32, RW, 0x0},
	{"STR_DMA_DRCG_DIS_1", 0, 32, RW, 0x0},
	{"STR_BUSY_VAL_EN_PU_0", 0, 32, RW, 0x0},
	{"STR_BUSY_VAL_EN_PU_1", 0, 32, RW, 0x0},
	{"STR_BUSY_VAL_EN_DMA_0", 0, 32, RW, 0x0},
	{"STR_BUSY_VAL_EN_DMA_1", 0, 32, RW, 0x0},
	{"STR_BUSY_VAL_PU_0", 0, 32, RW, 0x0},
	{"STR_BUSY_VAL_PU_1", 0, 32, RW, 0x0},
	{"STR_BUSY_VAL_DMA_0", 0, 32, RW, 0x0},
	{"STR_BUSY_VAL_DMA_1", 0, 32, RW, 0x0},
	{"STR_PU_APB_UPDATE_0", 0, 32, RIW, 0x0},
	{"STR_PU_APB_UPDATE_1", 0, 32, RIW, 0x0},
	{"STR_DMA_APB_UPDATE_0", 0, 32, RIW, 0x0},
	{"STR_DMA_APB_UPDATE_1", 0, 32, RIW, 0x0},
	{"STR_PU_FRAME_START_0", 0, 32, RIW, 0x0},
	{"STR_PU_FRAME_START_1", 0, 32, RIW, 0x0},
	{"STR_DMA_FRAME_START_0", 0, 32, RIW, 0x0},
	{"STR_DMA_FRAME_START_1", 0, 32, RIW, 0x0},
	{"STR_BUSY_STATUS_PU_0", 0, 32, RWI, 0x0},
	{"STR_BUSY_STATUS_PU_1", 0, 32, RWI, 0x0},
	{"STR_BUSY_STATUS_DMA_0", 0, 32, RWI, 0x0},
	{"STR_BUSY_STATUS_DMA_1", 0, 32, RWI, 0x0},
	{"STR_CMDQ_ROI_EVT_EN", 0, 24, RW, 0x0},
	{"STR_ENABLE_IRQ_0", 0, 9, RW, 0x0},
	{"STR_ENABLE_IRQ_1", 0, 9, RW, 0x0},
	{"STR_ENABLE_IRQ_2", 0, 9, RW, 0x0},
	{"STR_ENABLE_IRQ_3", 0, 9, RW, 0x0},
	{"STR_ENABLE_IRQ_4", 0, 9, RW, 0x0},
	{"STR_ENABLE_IRQ_5", 0, 9, RW, 0x0},
	{"STR_INTR_ST_PU_TILE_0", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_PU_TILE_1", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_PU_FRAME_0", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_PU_FRAME_1", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_PU_ERROR_0", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_PU_ERROR_1", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_DMA_TILE_0", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_DMA_TILE_1", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_DMA_FRAME_0", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_DMA_FRAME_1", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_DMA_ERROR_0", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_DMA_ERROR_1", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_DXI_TILE_0", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_DXI_TILE_1", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_DXI_FRAME_0", 0, 32, RWI, 0x0},
	{"STR_INTR_ST_DXI_FRAME_1", 0, 32, RWI, 0x0},
	{"STR_INTR_EN_PU_TILE_0", 0, 32, RW, 0x0},
	{"STR_INTR_EN_PU_TILE_1", 0, 32, RW, 0x0},
	{"STR_INTR_EN_PU_FRAME_0", 0, 32, RW, 0x0},
	{"STR_INTR_EN_PU_FRAME_1", 0, 32, RW, 0x0},
	{"STR_INTR_EN_PU_ERROR_0", 0, 32, RW, 0x0},
	{"STR_INTR_EN_PU_ERROR_1", 0, 32, RW, 0x0},
	{"STR_INTR_EN_DMA_TILE_0", 0, 32, RW, 0x0},
	{"STR_INTR_EN_DMA_TILE_1", 0, 32, RW, 0x0},
	{"STR_INTR_EN_DMA_FRAME_0", 0, 32, RW, 0x0},
	{"STR_INTR_EN_DMA_FRAME_1", 0, 32, RW, 0x0},
	{"STR_INTR_EN_DMA_ERROR_0", 0, 32, RW, 0x0},
	{"STR_INTR_EN_DMA_ERROR_1", 0, 32, RW, 0x0},
	{"STR_INTR_EN_DXI_TILE_0", 0, 32, RW, 0x0},
	{"STR_INTR_EN_DXI_TILE_1", 0, 32, RW, 0x0},
	{"STR_INTR_EN_DXI_FRAME_0", 0, 32, RW, 0x0},
	{"STR_INTR_EN_DXI_FRAME_1", 0, 32, RW, 0x0},
	{"STR_INTR_CL_PU_TILE_0", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_PU_TILE_1", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_PU_FRAME_0", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_PU_FRAME_1", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_PU_ERROR_0", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_PU_ERROR_1", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_DMA_TILE_0", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_DMA_TILE_1", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_DMA_FRAME_0", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_DMA_FRAME_1", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_DMA_ERROR_0", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_DMA_ERROR_1", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_DXI_TILE_0", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_DXI_TILE_1", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_DXI_FRAME_0", 0, 32, RIW, 0x0},
	{"STR_INTR_CL_DXI_FRAME_1", 0, 32, RIW, 0x0},
	{"STR_INTR_FO_PU_TILE_0", 0, 32, RW, 0x0},
	{"STR_INTR_FO_PU_TILE_1", 0, 32, RW, 0x0},
	{"STR_INTR_FO_PU_FRAME_0", 0, 32, RW, 0x0},
	{"STR_INTR_FO_PU_FRAME_1", 0, 32, RW, 0x0},
	{"STR_INTR_FO_PU_ERROR_0", 0, 32, RW, 0x0},
	{"STR_INTR_FO_PU_ERROR_1", 0, 32, RW, 0x0},
	{"STR_INTR_FO_DMA_TILE_0", 0, 32, RW, 0x0},
	{"STR_INTR_FO_DMA_TILE_1", 0, 32, RW, 0x0},
	{"STR_INTR_FO_DMA_FRAME_0", 0, 32, RW, 0x0},
	{"STR_INTR_FO_DMA_FRAME_1", 0, 32, RW, 0x0},
	{"STR_INTR_FO_DMA_ERROR_0", 0, 32, RW, 0x0},
	{"STR_INTR_FO_DMA_ERROR_1", 0, 32, RW, 0x0},
	{"STR_INTR_FO_DXI_TILE_0", 0, 32, RW, 0x0},
	{"STR_INTR_FO_DXI_TILE_1", 0, 32, RW, 0x0},
	{"STR_INTR_FO_DXI_FRAME_0", 0, 32, RW, 0x0},
	{"STR_INTR_FO_DXI_FRAME_1", 0, 32, RW, 0x0},
	{"STR_REG_VERSION", 0, 32, RWI, 0x17120500},
	{"STR_SLSI_VERSION", 0, 32, RWI, 0x01000000},
};

enum str_mux_reg_name {
	STR_R_MUXSEL_WDMA00,
	STR_R_MUXSEL_WDMA01,
	STR_R_MUXSEL_WDMA02,
	STR_R_MUXSEL_WDMA03,
	STR_R_MUXSEL_STRA_IN0,
	STR_R_MUXSEL_STRB_IN0,
	STR_R_MUXSEL_STRB_IN1,
	STR_R_MUXSEL_STRB_IN2,
	STR_R_MUXSEL_STRC_IN0,
	STR_R_MUXSEL_STRC_IN1,
	STR_R_MUXSEL_STRC_IN2,
	STR_R_MUXSEL_STRD_IN0,
	STR_R_MUXSEL_STRD_IN1,
	STR_MUX_REG_CNT
};

static const struct camerapp_sfr_reg str_mux_regs[STR_MUX_REG_CNT] = {
	{0x1000, "MUXSEL_WDMA00"},
	{0x1004, "MUXSEL_WDMA01"},
	{0x1008, "MUXSEL_WDMA02"},
	{0x100C, "MUXSEL_WDMA03"},
	{0x1010, "MUXSEL_STRA_IN0"},
	{0x1014, "MUXSEL_STRB_IN0"},
	{0x1018, "MUXSEL_STRB_IN1"},
	{0x101C, "MUXSEL_STRB_IN2"},
	{0x1020, "MUXSEL_STRC_IN0"},
	{0x1024, "MUXSEL_STRC_IN1"},
	{0x1028, "MUXSEL_STRC_IN2"},
	{0x102C, "MUXSEL_STRD_IN0"},
	{0x1030, "MUXSEL_STRD_IN1"},
};

enum str_mux_reg_field {
	STR_F_MUXSEL_WDMA00,
	STR_F_MUXSEL_WDMA01,
	STR_F_MUXSEL_WDMA02,
	STR_F_MUXSEL_WDMA03,
	STR_F_MUXSEL_STRA_IN0,
	STR_F_MUXSEL_STRB_IN0,
	STR_F_MUXSEL_STRB_IN1,
	STR_F_MUXSEL_STRB_IN2,
	STR_F_MUXSEL_STRC_IN0,
	STR_F_MUXSEL_STRC_IN1,
	STR_F_MUXSEL_STRC_IN2,
	STR_F_MUXSEL_STRD_IN0,
	STR_F_MUXSEL_STRD_IN1,
	STR_MUX_REG_FIELD_CNT
};

static const struct camerapp_sfr_field str_mux_fields[STR_MUX_REG_FIELD_CNT] = {
	/* field name, offset, bit width, access type, reset value */
	{"MUXSEL_WDMA00", 0, 4, RW, 0x0},
	{"MUXSEL_WDMA01", 0, 4, RW, 0x0},
	{"MUXSEL_WDMA02", 0, 4, RW, 0x0},
	{"MUXSEL_WDMA03", 0, 4, RW, 0x0},
	{"MUXSEL_STRA_IN0", 0, 4, RW, 0x0},
	{"MUXSEL_STRB_IN0", 0, 4, RW, 0x0},
	{"MUXSEL_STRB_IN1", 0, 4, RW, 0x0},
	{"MUXSEL_STRB_IN2", 0, 4, RW, 0x0},
	{"MUXSEL_STRC_IN0", 0, 4, RW, 0x0},
	{"MUXSEL_STRC_IN1", 0, 4, RW, 0x0},
	{"MUXSEL_STRC_IN2", 0, 4, RW, 0x0},
	{"MUXSEL_STRD_IN0", 0, 4, RW, 0x0},
	{"MUXSEL_STRD_IN1", 0, 4, RW, 0x0},
};

enum str_rst_reg_name {
	STR_R_STR_ALL_SW_RST,
	STR_RST_REG_CNT
};

static const struct camerapp_sfr_reg str_rst_regs[STR_RST_REG_CNT] = {
	{0x2000, "STR_ALL_SW_RST"},
};

enum str_rst_reg_field {
	STR_F_STR_ALL_SW_RST,
	STR_RST_REG_FIELD_CNT
};

static const struct camerapp_sfr_field str_rst_fields[STR_RST_REG_FIELD_CNT] = {
	/* field name, offset, bit width, access type, reset value */
	{"STR_ALL_SW_RST", 0, 2, RW, 0x0},
};

enum str_dma_cfg_reg_name {
	STR_R_TDMA_START,
	STR_R_TDMA_MODE,
	STR_R_TDMA_ADDR,
	STR_R_TDMA_SIZE,
	STR_R_TDMA_FIX_DATA,
	STR_R_TDMA_STATUS,
	STR_R_RDMA0_SBI_CONFIG,
	STR_R_RDMA0_SBI_STATUS,
	STR_R_WDMA0_SBI_CONFIG,
	STR_R_WDMA0_SBI_STATUS,
	STR_DMA_CFG_REG_CNT
};

static const struct camerapp_sfr_reg str_dma_cfg_regs[STR_DMA_CFG_REG_CNT] = {
	{0x3000, "TDMA_START"},
	{0x3004, "TDMA_MODE"},
	{0x3008, "TDMA_ADDR"},
	{0x300C, "TDMA_SIZE"},
	{0x3010, "TDMA_FIX_DATA"},
	{0x3014, "TDMA_STATUS"},
	{0x3100, "RDMA0_SBI_CONFIG"},
	{0x3104, "RDMA0_SBI_STATUS"},
	{0x3180, "WDMA0_SBI_CONFIG"},
	{0x3184, "WDMA0_SBI_STATUS"},
};

enum str_dma_cfg_reg_field {
	STR_F_TDMA_START,
	STR_F_TDMA_ENABLE,
	STR_F_TDMA_MODE,
	STR_F_TDMA_ADDR,
	STR_F_TDMA_SIZE,
	STR_F_TDMA_FIX_DATA,
	STR_F_TDMA_STATUS,
	STR_F_RDMA0_SBI_STOP_REQ,
	STR_F_RDMA0_SBI_CONFIG,
	STR_F_RDMA0_SBI_STOP_ACK,
	STR_F_RDMA0_SBI_STATUS,
	STR_F_WDMA0_SBI_STOP_REQ,
	STR_F_WDMA0_SBI_CONFIG,
	STR_F_WDMA0_SBI_STOP_ACK,
	STR_F_WDMA0_SBI_STATUS,
	STR_DMA_CFG_REG_FIELD_CNT
};

static const struct camerapp_sfr_field str_dma_cfg_fields[STR_DMA_CFG_REG_FIELD_CNT] = {
	/* field name, offset, bit width, access type, reset value */
	{"TDMA_START", 0, 1, RIW, 0x0},
	{"TDMA_ENABLE", 4, 1, RW, 0x0},
	{"TDMA_MODE", 0, 4, RW, 0x0},
	{"TDMA_ADDR", 0, 32, RW, 0x0},
	{"TDMA_SIZE", 0, 32, RW, 0x0},
	{"TDMA_FIX_DATA", 0, 32, RW, 0x0},
	{"TDMA_STATUS", 0, 32, RWI, 0x0},
	{"RDMA0_SBI_STOP_REQ", 16, 1, RW, 0x0},
	{"RDMA0_SBI_CONFIG", 0, 16, RW, 0x28},
	{"RDMA0_SBI_STOP_ACK", 16, 1, RWI, 0x0},
	{"RDMA0_SBI_STATUS", 0, 16, RWI, 0x0},
	{"WDMA0_SBI_STOP_REQ", 16, 1, RW, 0x0},
	{"WDMA0_SBI_CONFIG", 0, 16, RW, 0x28},
	{"WDMA0_SBI_STOP_ACK", 16, 1, RWI, 0x0},
	{"WDMA0_SBI_STATUS", 0, 16, RWI, 0x0},
};

enum str_rdma_reg_name {
	STR_R_RDMA0_CH0_FRAME_START,
	STR_R_RDMA0_CH0_TILE_CTRL_FRAME_SIZE,
	STR_R_RDMA0_CH0_TILE_CTRL_FRAME_START,
	STR_R_RDMA0_CH0_TILE_CTRL_TILE_SIZE,
	STR_R_RDMA0_CH0_TILE_CTRL_TILE_NUM,
	STR_R_RDMA0_CH0_TILE_CTRL_TOT_RING,
	STR_R_RDMA0_CH0_TILE_CTRL_MODE,
	STR_R_RDMA0_CH0_TILE_CTRL_TILE_POS,
	STR_R_RDMA0_CH0_TILE_CTRL_DBG_CNT,
	STR_R_RDMA0_CH0_TILE_CTRL_DBG_TILE,
	STR_R_RDMA0_CH0_TILE_CTRL_DBG_FRAME,
	STR_R_RDMA0_CH0_DBG_STATE,
	STR_R_RDMA0_CH0_BASEADDR,
	STR_R_RDMA0_CH0_STRIDE,
	STR_R_RDMA0_CH0_FORMAT,
	STR_R_RDMA0_CH0_CONTROL,
	STR_R_RDMA0_CH0_ERROR_ENABLE,
	STR_R_RDMA0_CH0_ERROR_CLEAR,
	STR_R_RDMA0_CH0_ERROR_STATUS,
	STR_R_RDMA0_CH1_FRAME_START,
	STR_R_RDMA0_CH1_TILE_CTRL_FRAME_SIZE,
	STR_R_RDMA0_CH1_TILE_CTRL_FRAME_START,
	STR_R_RDMA0_CH1_TILE_CTRL_TILE_SIZE,
	STR_R_RDMA0_CH1_TILE_CTRL_TILE_NUM,
	STR_R_RDMA0_CH1_TILE_CTRL_TOT_RING,
	STR_R_RDMA0_CH1_TILE_CTRL_MODE,
	STR_R_RDMA0_CH1_TILE_CTRL_TILE_POS,
	STR_R_RDMA0_CH1_TILE_CTRL_DBG_CNT,
	STR_R_RDMA0_CH1_TILE_CTRL_DBG_TILE,
	STR_R_RDMA0_CH1_TILE_CTRL_DBG_FRAME,
	STR_R_RDMA0_CH1_DBG_STATE,
	STR_R_RDMA0_CH1_BASEADDR,
	STR_R_RDMA0_CH1_STRIDE,
	STR_R_RDMA0_CH1_FORMAT,
	STR_R_RDMA0_CH1_CONTROL,
	STR_R_RDMA0_CH1_ERROR_ENABLE,
	STR_R_RDMA0_CH1_ERROR_CLEAR,
	STR_R_RDMA0_CH1_ERROR_STATUS,
	STR_R_RDMA0_CH2_FRAME_START,
	STR_R_RDMA0_CH2_TILE_CTRL_FRAME_SIZE,
	STR_R_RDMA0_CH2_TILE_CTRL_FRAME_START,
	STR_R_RDMA0_CH2_TILE_CTRL_TILE_SIZE,
	STR_R_RDMA0_CH2_TILE_CTRL_TILE_NUM,
	STR_R_RDMA0_CH2_TILE_CTRL_TOT_RING,
	STR_R_RDMA0_CH2_TILE_CTRL_MODE,
	STR_R_RDMA0_CH2_TILE_CTRL_TILE_POS,
	STR_R_RDMA0_CH2_TILE_CTRL_DBG_CNT,
	STR_R_RDMA0_CH2_TILE_CTRL_DBG_TILE,
	STR_R_RDMA0_CH2_TILE_CTRL_DBG_FRAME,
	STR_R_RDMA0_CH2_DBG_STATE,
	STR_R_RDMA0_CH2_BASEADDR,
	STR_R_RDMA0_CH2_STRIDE,
	STR_R_RDMA0_CH2_FORMAT,
	STR_R_RDMA0_CH2_CONTROL,
	STR_R_RDMA0_CH2_ERROR_ENABLE,
	STR_R_RDMA0_CH2_ERROR_CLEAR,
	STR_R_RDMA0_CH2_ERROR_STATUS,
	STR_RDMA_REG_CNT
};

static const struct camerapp_sfr_reg str_rdma_regs[STR_RDMA_REG_CNT] = {
	{0x4000, "RDMA0_CH0_FRAME_START"},
	{0x4004, "RDMA0_CH0_TILE_CTRL_FRAME_SIZE"},
	{0x4008, "RDMA0_CH0_TILE_CTRL_FRAME_START"},
	{0x4010, "RDMA0_CH0_TILE_CTRL_TILE_SIZE"},
	{0x4014, "RDMA0_CH0_TILE_CTRL_TILE_NUM"},
	{0x4018, "RDMA0_CH0_TILE_CTRL_TOT_RING"},
	{0x4020, "RDMA0_CH0_TILE_CTRL_MODE"},
	{0x4024, "RDMA0_CH0_TILE_CTRL_TILE_POS"},
	{0x4028, "RDMA0_CH0_TILE_CTRL_DBG_CNT"},
	{0x4030, "RDMA0_CH0_TILE_CTRL_DBG_TILE"},
	{0x4034, "RDMA0_CH0_TILE_CTRL_DBG_FRAME"},
	{0x403C, "RDMA0_CH0_DBG_STATE"},
	{0x4040, "RDMA0_CH0_BASEADDR"},
	{0x4044, "RDMA0_CH0_STRIDE"},
	{0x4048, "RDMA0_CH0_FORMAT"},
	{0x404C, "RDMA0_CH0_CONTROL"},
	{0x4050, "RDMA0_CH0_ERROR_ENABLE"},
	{0x4054, "RDMA0_CH0_ERROR_CLEAR"},
	{0x4058, "RDMA0_CH0_ERROR_STATUS"},
	{0x4080, "RDMA0_CH1_FRAME_START"},
	{0x4084, "RDMA0_CH1_TILE_CTRL_FRAME_SIZE"},
	{0x4088, "RDMA0_CH1_TILE_CTRL_FRAME_START"},
	{0x4090, "RDMA0_CH1_TILE_CTRL_TILE_SIZE"},
	{0x4094, "RDMA0_CH1_TILE_CTRL_TILE_NUM"},
	{0x4098, "RDMA0_CH1_TILE_CTRL_TOT_RING"},
	{0x40A0, "RDMA0_CH1_TILE_CTRL_MODE"},
	{0x40A4, "RDMA0_CH1_TILE_CTRL_TILE_POS"},
	{0x40A8, "RDMA0_CH1_TILE_CTRL_DBG_CNT"},
	{0x40B0, "RDMA0_CH1_TILE_CTRL_DBG_TILE"},
	{0x40B4, "RDMA0_CH1_TILE_CTRL_DBG_FRAME"},
	{0x40BC, "RDMA0_CH1_DBG_STATE"},
	{0x40C0, "RDMA0_CH1_BASEADDR"},
	{0x40C4, "RDMA0_CH1_STRIDE"},
	{0x40C8, "RDMA0_CH1_FORMAT"},
	{0x40CC, "RDMA0_CH1_CONTROL"},
	{0x40D0, "RDMA0_CH1_ERROR_ENABLE"},
	{0x40D4, "RDMA0_CH1_ERROR_CLEAR"},
	{0x40D8, "RDMA0_CH1_ERROR_STATUS"},
	{0x4100, "RDMA0_CH2_FRAME_START"},
	{0x4104, "RDMA0_CH2_TILE_CTRL_FRAME_SIZE"},
	{0x4108, "RDMA0_CH2_TILE_CTRL_FRAME_START"},
	{0x4110, "RDMA0_CH2_TILE_CTRL_TILE_SIZE"},
	{0x4114, "RDMA0_CH2_TILE_CTRL_TILE_NUM"},
	{0x4118, "RDMA0_CH2_TILE_CTRL_TOT_RING"},
	{0x4120, "RDMA0_CH2_TILE_CTRL_MODE"},
	{0x4124, "RDMA0_CH2_TILE_CTRL_TILE_POS"},
	{0x4128, "RDMA0_CH2_TILE_CTRL_DBG_CNT"},
	{0x4130, "RDMA0_CH2_TILE_CTRL_DBG_TILE"},
	{0x4134, "RDMA0_CH2_TILE_CTRL_DBG_FRAME"},
	{0x413C, "RDMA0_CH2_DBG_STATE"},
	{0x4140, "RDMA0_CH2_BASEADDR"},
	{0x4144, "RDMA0_CH2_STRIDE"},
	{0x4148, "RDMA0_CH2_FORMAT"},
	{0x414C, "RDMA0_CH2_CONTROL"},
	{0x4150, "RDMA0_CH2_ERROR_ENABLE"},
	{0x4154, "RDMA0_CH2_ERROR_CLEAR"},
	{0x4158, "RDMA0_CH2_ERROR_STATUS"},
};

enum str_rdma_reg_field {
	STR_F_RDMA0_CH0_FRAME_START,
	STR_F_RDMA0_CH0_FRAME_SIZE_H,
	STR_F_RDMA0_CH0_FRAME_SIZE_V,
	STR_F_RDMA0_CH0_FRAME_START_X,
	STR_F_RDMA0_CH0_FRAME_START_Y,
	STR_F_RDMA0_CH0_TILE_SIZE_H,
	STR_F_RDMA0_CH0_TILE_SIZE_V,
	STR_F_RDMA0_CH0_TILE_NUM_H,
	STR_F_RDMA0_CH0_TILE_NUM_V,
	STR_F_RDMA0_CH0_TOT_RING_LEFT,
	STR_F_RDMA0_CH0_TOT_RING_RIGHT,
	STR_F_RDMA0_CH0_TOT_RING_TOP,
	STR_F_RDMA0_CH0_TOT_RING_BOTTOM,
	STR_F_RDMA0_CH0_FRAME_RING_LEFT,
	STR_F_RDMA0_CH0_FRAME_RING_RIGHT,
	STR_F_RDMA0_CH0_FRAME_RING_TOP,
	STR_F_RDMA0_CH0_FRAME_RING_BOTTOM,
	STR_F_RDMA0_CH0_M_TILE_MODE_H,
	STR_F_RDMA0_CH0_M_TILE_MODE_V,
	STR_F_RDMA0_CH0_TILE_ASYM_MODE,
	STR_F_RDMA0_CH0_TILE_RAND_MODE,
	STR_F_RDMA0_CH0_TILE_MANUAL_MODE,
	STR_F_RDMA0_CH0_M_TILE_X,
	STR_F_RDMA0_CH0_M_TILE_Y,
	STR_F_RDMA0_CH0_DBG_HCNT,
	STR_F_RDMA0_CH0_DBG_VCNT,
	STR_F_RDMA0_CH0_DBG_TILE_HCNT,
	STR_F_RDMA0_CH0_DBG_TILE_VCNT,
	STR_F_RDMA0_CH0_DBG_FRAME_CNT,
	STR_F_RDMA0_CH0_DBG_STATE,
	STR_F_RDMA0_CH0_DBG_FIFO_LEVEL,
	STR_F_RDMA0_CH0_BASEADDR,
	STR_F_RDMA0_CH0_STRIDE_NEG,
	STR_F_RDMA0_CH0_STRIDE,
	STR_F_RDMA0_CH0_FMT_LINE_SKIP,
	STR_F_RDMA0_CH0_FMT_LINE_VALID,
	STR_F_RDMA0_CH0_FMT_REPEAT,
	STR_F_RDMA0_CH0_FMT_PPC,
	STR_F_RDMA0_CH0_FMT_BPP,
	STR_F_RDMA0_CH0_CTRL_FAKE_RUN,
	STR_F_RDMA0_CH0_CTRL_FIFO_SIZE,
	STR_F_RDMA0_CH0_CTRL_FIFO_ADDR,
	STR_F_RDMA0_CH0_ERROR_ENABLE,
	STR_F_RDMA0_CH0_ERROR_CLEAR,
	STR_F_RDMA0_CH0_ERROR_STATUS,
	STR_F_RDMA0_CH1_FRAME_START,
	STR_F_RDMA0_CH1_FRAME_SIZE_H,
	STR_F_RDMA0_CH1_FRAME_SIZE_V,
	STR_F_RDMA0_CH1_FRAME_START_X,
	STR_F_RDMA0_CH1_FRAME_START_Y,
	STR_F_RDMA0_CH1_TILE_SIZE_H,
	STR_F_RDMA0_CH1_TILE_SIZE_V,
	STR_F_RDMA0_CH1_TILE_NUM_H,
	STR_F_RDMA0_CH1_TILE_NUM_V,
	STR_F_RDMA0_CH1_TOT_RING_LEFT,
	STR_F_RDMA0_CH1_TOT_RING_RIGHT,
	STR_F_RDMA0_CH1_TOT_RING_TOP,
	STR_F_RDMA0_CH1_TOT_RING_BOTTOM,
	STR_F_RDMA0_CH1_FRAME_RING_LEFT,
	STR_F_RDMA0_CH1_FRAME_RING_RIGHT,
	STR_F_RDMA0_CH1_FRAME_RING_TOP,
	STR_F_RDMA0_CH1_FRAME_RING_BOTTOM,
	STR_F_RDMA0_CH1_M_TILE_MODE_H,
	STR_F_RDMA0_CH1_M_TILE_MODE_V,
	STR_F_RDMA0_CH1_TILE_ASYM_MODE,
	STR_F_RDMA0_CH1_TILE_RAND_MODE,
	STR_F_RDMA0_CH1_TILE_MANUAL_MODE,
	STR_F_RDMA0_CH1_M_TILE_X,
	STR_F_RDMA0_CH1_M_TILE_Y,
	STR_F_RDMA0_CH1_DBG_HCNT,
	STR_F_RDMA0_CH1_DBG_VCNT,
	STR_F_RDMA0_CH1_DBG_TILE_HCNT,
	STR_F_RDMA0_CH1_DBG_TILE_VCNT,
	STR_F_RDMA0_CH1_DBG_FRAME_CNT,
	STR_F_RDMA0_CH1_DBG_STATE,
	STR_F_RDMA0_CH1_DBG_FIFO_LEVEL,
	STR_F_RDMA0_CH1_BASEADDR,
	STR_F_RDMA0_CH1_STRIDE_NEG,
	STR_F_RDMA0_CH1_STRIDE,
	STR_F_RDMA0_CH1_FMT_LINE_SKIP,
	STR_F_RDMA0_CH1_FMT_LINE_VALID,
	STR_F_RDMA0_CH1_FMT_REPEAT,
	STR_F_RDMA0_CH1_FMT_PPC,
	STR_F_RDMA0_CH1_FMT_BPP,
	STR_F_RDMA0_CH1_CTRL_FAKE_RUN,
	STR_F_RDMA0_CH1_CTRL_FIFO_SIZE,
	STR_F_RDMA0_CH1_CTRL_FIFO_ADDR,
	STR_F_RDMA0_CH1_ERROR_ENABLE,
	STR_F_RDMA0_CH1_ERROR_CLEAR,
	STR_F_RDMA0_CH1_ERROR_STATUS,
	STR_F_RDMA0_CH2_FRAME_START,
	STR_F_RDMA0_CH2_FRAME_SIZE_H,
	STR_F_RDMA0_CH2_FRAME_SIZE_V,
	STR_F_RDMA0_CH2_FRAME_START_X,
	STR_F_RDMA0_CH2_FRAME_START_Y,
	STR_F_RDMA0_CH2_TILE_SIZE_H,
	STR_F_RDMA0_CH2_TILE_SIZE_V,
	STR_F_RDMA0_CH2_TILE_NUM_H,
	STR_F_RDMA0_CH2_TILE_NUM_V,
	STR_F_RDMA0_CH2_TOT_RING_LEFT,
	STR_F_RDMA0_CH2_TOT_RING_RIGHT,
	STR_F_RDMA0_CH2_TOT_RING_TOP,
	STR_F_RDMA0_CH2_TOT_RING_BOTTOM,
	STR_F_RDMA0_CH2_FRAME_RING_LEFT,
	STR_F_RDMA0_CH2_FRAME_RING_RIGHT,
	STR_F_RDMA0_CH2_FRAME_RING_TOP,
	STR_F_RDMA0_CH2_FRAME_RING_BOTTOM,
	STR_F_RDMA0_CH2_M_TILE_MODE_H,
	STR_F_RDMA0_CH2_M_TILE_MODE_V,
	STR_F_RDMA0_CH2_TILE_ASYM_MODE,
	STR_F_RDMA0_CH2_TILE_RAND_MODE,
	STR_F_RDMA0_CH2_TILE_MANUAL_MODE,
	STR_F_RDMA0_CH2_M_TILE_X,
	STR_F_RDMA0_CH2_M_TILE_Y,
	STR_F_RDMA0_CH2_DBG_HCNT,
	STR_F_RDMA0_CH2_DBG_VCNT,
	STR_F_RDMA0_CH2_DBG_TILE_HCNT,
	STR_F_RDMA0_CH2_DBG_TILE_VCNT,
	STR_F_RDMA0_CH2_DBG_FRAME_CNT,
	STR_F_RDMA0_CH2_DBG_STATE,
	STR_F_RDMA0_CH2_DBG_FIFO_LEVEL,
	STR_F_RDMA0_CH2_BASEADDR,
	STR_F_RDMA0_CH2_STRIDE_NEG,
	STR_F_RDMA0_CH2_STRIDE,
	STR_F_RDMA0_CH2_FMT_LINE_SKIP,
	STR_F_RDMA0_CH2_FMT_LINE_VALID,
	STR_F_RDMA0_CH2_FMT_REPEAT,
	STR_F_RDMA0_CH2_FMT_PPC,
	STR_F_RDMA0_CH2_FMT_BPP,
	STR_F_RDMA0_CH2_CTRL_FAKE_RUN,
	STR_F_RDMA0_CH2_CTRL_FIFO_SIZE,
	STR_F_RDMA0_CH2_CTRL_FIFO_ADDR,
	STR_F_RDMA0_CH2_ERROR_ENABLE,
	STR_F_RDMA0_CH2_ERROR_CLEAR,
	STR_F_RDMA0_CH2_ERROR_STATUS,
	STR_RDMA_REG_FIELD_CNT
};

static const struct camerapp_sfr_field str_rdma_fields[STR_RDMA_REG_FIELD_CNT] = {
	/* field name, offset, bit width, access type, reset value */
	{"RDMA0_CH0_FRAME_START", 0, 1, RIW, 0x0},
	{"RDMA0_CH0_FRAME_SIZE_H", 16, 16, RW, 0x0},
	{"RDMA0_CH0_FRAME_SIZE_V", 0, 16, RW, 0x0},
	{"RDMA0_CH0_FRAME_START_X", 16, 16, RW, 0x0},
	{"RDMA0_CH0_FRAME_START_Y", 0, 16, RW, 0x0},
	{"RDMA0_CH0_TILE_SIZE_H", 16, 16, RW, 0x0},
	{"RDMA0_CH0_TILE_SIZE_V", 0, 16, RW, 0x0},
	{"RDMA0_CH0_TILE_NUM_H", 8, 8, RW, 0x0},
	{"RDMA0_CH0_TILE_NUM_V", 0, 8, RW, 0x0},
	{"RDMA0_CH0_TOT_RING_LEFT", 24, 8, RW, 0x0},
	{"RDMA0_CH0_TOT_RING_RIGHT", 16, 8, RW, 0x0},
	{"RDMA0_CH0_TOT_RING_TOP", 8, 8, RW, 0x0},
	{"RDMA0_CH0_TOT_RING_BOTTOM", 0, 8, RW, 0x0},
	{"RDMA0_CH0_FRAME_RING_LEFT", 19, 1, RW, 0x0},
	{"RDMA0_CH0_FRAME_RING_RIGHT", 18, 1, RW, 0x0},
	{"RDMA0_CH0_FRAME_RING_TOP", 17, 1, RW, 0x0},
	{"RDMA0_CH0_FRAME_RING_BOTTOM", 16, 1, RW, 0x0},
	{"RDMA0_CH0_M_TILE_MODE_H", 12, 2, RW, 0x0},
	{"RDMA0_CH0_M_TILE_MODE_V", 8, 2, RW, 0x0},
	{"RDMA0_CH0_TILE_ASYM_MODE", 4, 1, RW, 0x0},
	{"RDMA0_CH0_TILE_RAND_MODE", 2, 1, RW, 0x0},
	{"RDMA0_CH0_TILE_MANUAL_MODE", 0, 1, RW, 0x0},
	{"RDMA0_CH0_M_TILE_X", 16, 16, RW, 0x0},
	{"RDMA0_CH0_M_TILE_Y", 0, 16, RW, 0x0},
	{"RDMA0_CH0_DBG_HCNT", 16, 16, RWI, 0x0},
	{"RDMA0_CH0_DBG_VCNT", 0, 16, RWI, 0x0},
	{"RDMA0_CH0_DBG_TILE_HCNT", 8, 8, RWI, 0x0},
	{"RDMA0_CH0_DBG_TILE_VCNT", 0, 8, RWI, 0x0},
	{"RDMA0_CH0_DBG_FRAME_CNT", 0, 4, RWI, 0x0},
	{"RDMA0_CH0_DBG_STATE", 16, 3, RWI, 0x0},
	{"RDMA0_CH0_DBG_FIFO_LEVEL", 0, 10, RWI, 0x0},
	{"RDMA0_CH0_BASEADDR", 0, 32, RW, 0x0},
	{"RDMA0_CH0_STRIDE_NEG", 28, 1, RW, 0x0},
	{"RDMA0_CH0_STRIDE", 0, 19, RW, 0x0},
	{"RDMA0_CH0_FMT_LINE_SKIP", 28, 4, RW, 0x0},
	{"RDMA0_CH0_FMT_LINE_VALID", 24, 4, RW, 0x0},
	{"RDMA0_CH0_FMT_REPEAT", 20, 2, RW, 0x0},
	{"RDMA0_CH0_FMT_PPC", 8, 2, RW, 0x0},
	{"RDMA0_CH0_FMT_BPP", 0, 7, RW, 0x0},
	{"RDMA0_CH0_CTRL_FAKE_RUN", 28, 1, RW, 0x0},
	{"RDMA0_CH0_CTRL_FIFO_SIZE", 16, 10, RW, 0x0},
	{"RDMA0_CH0_CTRL_FIFO_ADDR", 0, 10, RW, 0x0},
	{"RDMA0_CH0_ERROR_ENABLE", 0, 16, RW, 0x0},
	{"RDMA0_CH0_ERROR_CLEAR", 0, 16, RIW, 0x0},
	{"RDMA0_CH0_ERROR_STATUS", 0, 16, RWI, 0x0},
	{"RDMA0_CH1_FRAME_START", 0, 1, RIW, 0x0},
	{"RDMA0_CH1_FRAME_SIZE_H", 16, 16, RW, 0x0},
	{"RDMA0_CH1_FRAME_SIZE_V", 0, 16, RW, 0x0},
	{"RDMA0_CH1_FRAME_START_X", 16, 16, RW, 0x0},
	{"RDMA0_CH1_FRAME_START_Y", 0, 16, RW, 0x0},
	{"RDMA0_CH1_TILE_SIZE_H", 16, 16, RW, 0x0},
	{"RDMA0_CH1_TILE_SIZE_V", 0, 16, RW, 0x0},
	{"RDMA0_CH1_TILE_NUM_H", 8, 8, RW, 0x0},
	{"RDMA0_CH1_TILE_NUM_V", 0, 8, RW, 0x0},
	{"RDMA0_CH1_TOT_RING_LEFT", 24, 8, RW, 0x0},
	{"RDMA0_CH1_TOT_RING_RIGHT", 16, 8, RW, 0x0},
	{"RDMA0_CH1_TOT_RING_TOP", 8, 8, RW, 0x0},
	{"RDMA0_CH1_TOT_RING_BOTTOM", 0, 8, RW, 0x0},
	{"RDMA0_CH1_FRAME_RING_LEFT", 19, 1, RW, 0x0},
	{"RDMA0_CH1_FRAME_RING_RIGHT", 18, 1, RW, 0x0},
	{"RDMA0_CH1_FRAME_RING_TOP", 17, 1, RW, 0x0},
	{"RDMA0_CH1_FRAME_RING_BOTTOM", 16, 1, RW, 0x0},
	{"RDMA0_CH1_M_TILE_MODE_H", 12, 2, RW, 0x0},
	{"RDMA0_CH1_M_TILE_MODE_V", 8, 2, RW, 0x0},
	{"RDMA0_CH1_TILE_ASYM_MODE", 4, 1, RW, 0x0},
	{"RDMA0_CH1_TILE_RAND_MODE", 2, 1, RW, 0x0},
	{"RDMA0_CH1_TILE_MANUAL_MODE", 0, 1, RW, 0x0},
	{"RDMA0_CH1_M_TILE_X", 16, 16, RW, 0x0},
	{"RDMA0_CH1_M_TILE_Y", 0, 16, RW, 0x0},
	{"RDMA0_CH1_DBG_HCNT", 16, 16, RWI, 0x0},
	{"RDMA0_CH1_DBG_VCNT", 0, 16, RWI, 0x0},
	{"RDMA0_CH1_DBG_TILE_HCNT", 8, 8, RWI, 0x0},
	{"RDMA0_CH1_DBG_TILE_VCNT", 0, 8, RWI, 0x0},
	{"RDMA0_CH1_DBG_FRAME_CNT", 0, 4, RWI, 0x0},
	{"RDMA0_CH1_DBG_STATE", 16, 3, RWI, 0x0},
	{"RDMA0_CH1_DBG_FIFO_LEVEL", 0, 10, RWI, 0x0},
	{"RDMA0_CH1_BASEADDR", 0, 32, RW, 0x0},
	{"RDMA0_CH1_STRIDE_NEG", 28, 1, RW, 0x0},
	{"RDMA0_CH1_STRIDE", 0, 19, RW, 0x0},
	{"RDMA0_CH1_FMT_LINE_SKIP", 28, 4, RW, 0x0},
	{"RDMA0_CH1_FMT_LINE_VALID", 24, 4, RW, 0x0},
	{"RDMA0_CH1_FMT_REPEAT", 20, 2, RW, 0x0},
	{"RDMA0_CH1_FMT_PPC", 8, 2, RW, 0x0},
	{"RDMA0_CH1_FMT_BPP", 0, 7, RW, 0x0},
	{"RDMA0_CH1_CTRL_FAKE_RUN", 28, 1, RW, 0x0},
	{"RDMA0_CH1_CTRL_FIFO_SIZE", 16, 10, RW, 0x0},
	{"RDMA0_CH1_CTRL_FIFO_ADDR", 0, 10, RW, 0x0},
	{"RDMA0_CH1_ERROR_ENABLE", 0, 16, RW, 0x0},
	{"RDMA0_CH1_ERROR_CLEAR", 0, 16, RIW, 0x0},
	{"RDMA0_CH1_ERROR_STATUS", 0, 16, RWI, 0x0},
	{"RDMA0_CH2_FRAME_START", 0, 1, RIW, 0x0},
	{"RDMA0_CH2_FRAME_SIZE_H", 16, 16, RW, 0x0},
	{"RDMA0_CH2_FRAME_SIZE_V", 0, 16, RW, 0x0},
	{"RDMA0_CH2_FRAME_START_X", 16, 16, RW, 0x0},
	{"RDMA0_CH2_FRAME_START_Y", 0, 16, RW, 0x0},
	{"RDMA0_CH2_TILE_SIZE_H", 16, 16, RW, 0x0},
	{"RDMA0_CH2_TILE_SIZE_V", 0, 16, RW, 0x0},
	{"RDMA0_CH2_TILE_NUM_H", 8, 8, RW, 0x0},
	{"RDMA0_CH2_TILE_NUM_V", 0, 8, RW, 0x0},
	{"RDMA0_CH2_TOT_RING_LEFT", 24, 8, RW, 0x0},
	{"RDMA0_CH2_TOT_RING_RIGHT", 16, 8, RW, 0x0},
	{"RDMA0_CH2_TOT_RING_TOP", 8, 8, RW, 0x0},
	{"RDMA0_CH2_TOT_RING_BOTTOM", 0, 8, RW, 0x0},
	{"RDMA0_CH2_FRAME_RING_LEFT", 19, 1, RW, 0x0},
	{"RDMA0_CH2_FRAME_RING_RIGHT", 18, 1, RW, 0x0},
	{"RDMA0_CH2_FRAME_RING_TOP", 17, 1, RW, 0x0},
	{"RDMA0_CH2_FRAME_RING_BOTTOM", 16, 1, RW, 0x0},
	{"RDMA0_CH2_M_TILE_MODE_H", 12, 2, RW, 0x0},
	{"RDMA0_CH2_M_TILE_MODE_V", 8, 2, RW, 0x0},
	{"RDMA0_CH2_TILE_ASYM_MODE", 4, 1, RW, 0x0},
	{"RDMA0_CH2_TILE_RAND_MODE", 2, 1, RW, 0x0},
	{"RDMA0_CH2_TILE_MANUAL_MODE", 0, 1, RW, 0x0},
	{"RDMA0_CH2_M_TILE_X", 16, 16, RW, 0x0},
	{"RDMA0_CH2_M_TILE_Y", 0, 16, RW, 0x0},
	{"RDMA0_CH2_DBG_HCNT", 16, 16, RWI, 0x0},
	{"RDMA0_CH2_DBG_VCNT", 0, 16, RWI, 0x0},
	{"RDMA0_CH2_DBG_TILE_HCNT", 8, 8, RWI, 0x0},
	{"RDMA0_CH2_DBG_TILE_VCNT", 0, 8, RWI, 0x0},
	{"RDMA0_CH2_DBG_FRAME_CNT", 0, 4, RWI, 0x0},
	{"RDMA0_CH2_DBG_STATE", 16, 3, RWI, 0x0},
	{"RDMA0_CH2_DBG_FIFO_LEVEL", 0, 10, RWI, 0x0},
	{"RDMA0_CH2_BASEADDR", 0, 32, RW, 0x0},
	{"RDMA0_CH2_STRIDE_NEG", 28, 1, RW, 0x0},
	{"RDMA0_CH2_STRIDE", 0, 19, RW, 0x0},
	{"RDMA0_CH2_FMT_LINE_SKIP", 28, 4, RW, 0x0},
	{"RDMA0_CH2_FMT_LINE_VALID", 24, 4, RW, 0x0},
	{"RDMA0_CH2_FMT_REPEAT", 20, 2, RW, 0x0},
	{"RDMA0_CH2_FMT_PPC", 8, 2, RW, 0x0},
	{"RDMA0_CH2_FMT_BPP", 0, 7, RW, 0x0},
	{"RDMA0_CH2_CTRL_FAKE_RUN", 28, 1, RW, 0x0},
	{"RDMA0_CH2_CTRL_FIFO_SIZE", 16, 10, RW, 0x0},
	{"RDMA0_CH2_CTRL_FIFO_ADDR", 0, 10, RW, 0x0},
	{"RDMA0_CH2_ERROR_ENABLE", 0, 16, RW, 0x0},
	{"RDMA0_CH2_ERROR_CLEAR", 0, 16, RIW, 0x0},
	{"RDMA0_CH2_ERROR_STATUS", 0, 16, RWI, 0x0},
};

enum str_wdma_reg_name {
	STR_R_WDMA0_CH0_FRAME_START,
	STR_R_WDMA0_CH0_TILE_CTRL_FRAME_SIZE,
	STR_R_WDMA0_CH0_TILE_CTRL_FRAME_START,
	STR_R_WDMA0_CH0_TILE_CTRL_TILE_SIZE,
	STR_R_WDMA0_CH0_TILE_CTRL_TILE_NUM,
	STR_R_WDMA0_CH0_TILE_CTRL_TOT_RING,
	STR_R_WDMA0_CH0_TILE_CTRL_MODE,
	STR_R_WDMA0_CH0_TILE_CTRL_TILE_POS,
	STR_R_WDMA0_CH0_TILE_CTRL_DBG_CNT,
	STR_R_WDMA0_CH0_TILE_CTRL_DBG_TILE,
	STR_R_WDMA0_CH0_TILE_CTRL_DBG_FRAME,
	STR_R_WDMA0_CH0_DBG_STATE,
	STR_R_WDMA0_CH0_BASEADDR,
	STR_R_WDMA0_CH0_STRIDE,
	STR_R_WDMA0_CH0_FORMAT,
	STR_R_WDMA0_CH0_CONTROL,
	STR_R_WDMA0_CH0_ERROR_ENABLE,
	STR_R_WDMA0_CH0_ERROR_CLEAR,
	STR_R_WDMA0_CH0_ERROR_STATUS,
	STR_R_WDMA0_CH1_FRAME_START,
	STR_R_WDMA0_CH1_TILE_CTRL_FRAME_SIZE,
	STR_R_WDMA0_CH1_TILE_CTRL_FRAME_START,
	STR_R_WDMA0_CH1_TILE_CTRL_TILE_SIZE,
	STR_R_WDMA0_CH1_TILE_CTRL_TILE_NUM,
	STR_R_WDMA0_CH1_TILE_CTRL_TOT_RING,
	STR_R_WDMA0_CH1_TILE_CTRL_MODE,
	STR_R_WDMA0_CH1_TILE_CTRL_TILE_POS,
	STR_R_WDMA0_CH1_TILE_CTRL_DBG_CNT,
	STR_R_WDMA0_CH1_TILE_CTRL_DBG_TILE,
	STR_R_WDMA0_CH1_TILE_CTRL_DBG_FRAME,
	STR_R_WDMA0_CH1_DBG_STATE,
	STR_R_WDMA0_CH1_BASEADDR,
	STR_R_WDMA0_CH1_STRIDE,
	STR_R_WDMA0_CH1_FORMAT,
	STR_R_WDMA0_CH1_CONTROL,
	STR_R_WDMA0_CH1_ERROR_ENABLE,
	STR_R_WDMA0_CH1_ERROR_CLEAR,
	STR_R_WDMA0_CH1_ERROR_STATUS,
	STR_R_WDMA0_CH2_FRAME_START,
	STR_R_WDMA0_CH2_TILE_CTRL_FRAME_SIZE,
	STR_R_WDMA0_CH2_TILE_CTRL_FRAME_START,
	STR_R_WDMA0_CH2_TILE_CTRL_TILE_SIZE,
	STR_R_WDMA0_CH2_TILE_CTRL_TILE_NUM,
	STR_R_WDMA0_CH2_TILE_CTRL_TOT_RING,
	STR_R_WDMA0_CH2_TILE_CTRL_MODE,
	STR_R_WDMA0_CH2_TILE_CTRL_TILE_POS,
	STR_R_WDMA0_CH2_TILE_CTRL_DBG_CNT,
	STR_R_WDMA0_CH2_TILE_CTRL_DBG_TILE,
	STR_R_WDMA0_CH2_TILE_CTRL_DBG_FRAME,
	STR_R_WDMA0_CH2_DBG_STATE,
	STR_R_WDMA0_CH2_BASEADDR,
	STR_R_WDMA0_CH2_STRIDE,
	STR_R_WDMA0_CH2_FORMAT,
	STR_R_WDMA0_CH2_CONTROL,
	STR_R_WDMA0_CH2_ERROR_ENABLE,
	STR_R_WDMA0_CH2_ERROR_CLEAR,
	STR_R_WDMA0_CH2_ERROR_STATUS,
	STR_R_WDMA0_CH3_FRAME_START,
	STR_R_WDMA0_CH3_TILE_CTRL_FRAME_SIZE,
	STR_R_WDMA0_CH3_TILE_CTRL_FRAME_START,
	STR_R_WDMA0_CH3_TILE_CTRL_TILE_SIZE,
	STR_R_WDMA0_CH3_TILE_CTRL_TILE_NUM,
	STR_R_WDMA0_CH3_TILE_CTRL_TOT_RING,
	STR_R_WDMA0_CH3_TILE_CTRL_MODE,
	STR_R_WDMA0_CH3_TILE_CTRL_TILE_POS,
	STR_R_WDMA0_CH3_TILE_CTRL_DBG_CNT,
	STR_R_WDMA0_CH3_TILE_CTRL_DBG_TILE,
	STR_R_WDMA0_CH3_TILE_CTRL_DBG_FRAME,
	STR_R_WDMA0_CH3_DBG_STATE,
	STR_R_WDMA0_CH3_BASEADDR,
	STR_R_WDMA0_CH3_STRIDE,
	STR_R_WDMA0_CH3_FORMAT,
	STR_R_WDMA0_CH3_CONTROL,
	STR_R_WDMA0_CH3_ERROR_ENABLE,
	STR_R_WDMA0_CH3_ERROR_CLEAR,
	STR_R_WDMA0_CH3_ERROR_STATUS,
	STR_WDMA_REG_CNT
};

static const struct camerapp_sfr_reg str_wdma_regs[STR_WDMA_REG_CNT] = {
	{0x4800, "WDMA0_CH0_FRAME_START"},
	{0x4804, "WDMA0_CH0_TILE_CTRL_FRAME_SIZE"},
	{0x4808, "WDMA0_CH0_TILE_CTRL_FRAME_START"},
	{0x4810, "WDMA0_CH0_TILE_CTRL_TILE_SIZE"},
	{0x4814, "WDMA0_CH0_TILE_CTRL_TILE_NUM"},
	{0x4818, "WDMA0_CH0_TILE_CTRL_TOT_RING"},
	{0x4820, "WDMA0_CH0_TILE_CTRL_MODE"},
	{0x4824, "WDMA0_CH0_TILE_CTRL_TILE_POS"},
	{0x4828, "WDMA0_CH0_TILE_CTRL_DBG_CNT"},
	{0x4830, "WDMA0_CH0_TILE_CTRL_DBG_TILE"},
	{0x4834, "WDMA0_CH0_TILE_CTRL_DBG_FRAME"},
	{0x483C, "WDMA0_CH0_DBG_STATE"},
	{0x4840, "WDMA0_CH0_BASEADDR"},
	{0x4844, "WDMA0_CH0_STRIDE"},
	{0x4848, "WDMA0_CH0_FORMAT"},
	{0x484C, "WDMA0_CH0_CONTROL"},
	{0x4850, "WDMA0_CH0_ERROR_ENABLE"},
	{0x4854, "WDMA0_CH0_ERROR_CLEAR"},
	{0x4858, "WDMA0_CH0_ERROR_STATUS"},
	{0x4880, "WDMA0_CH1_FRAME_START"},
	{0x4884, "WDMA0_CH1_TILE_CTRL_FRAME_SIZE"},
	{0x4888, "WDMA0_CH1_TILE_CTRL_FRAME_START"},
	{0x4890, "WDMA0_CH1_TILE_CTRL_TILE_SIZE"},
	{0x4894, "WDMA0_CH1_TILE_CTRL_TILE_NUM"},
	{0x4898, "WDMA0_CH1_TILE_CTRL_TOT_RING"},
	{0x48A0, "WDMA0_CH1_TILE_CTRL_MODE"},
	{0x48A4, "WDMA0_CH1_TILE_CTRL_TILE_POS"},
	{0x48A8, "WDMA0_CH1_TILE_CTRL_DBG_CNT"},
	{0x48B0, "WDMA0_CH1_TILE_CTRL_DBG_TILE"},
	{0x48B4, "WDMA0_CH1_TILE_CTRL_DBG_FRAME"},
	{0x48BC, "WDMA0_CH1_DBG_STATE"},
	{0x48C0, "WDMA0_CH1_BASEADDR"},
	{0x48C4, "WDMA0_CH1_STRIDE"},
	{0x48C8, "WDMA0_CH1_FORMAT"},
	{0x48CC, "WDMA0_CH1_CONTROL"},
	{0x48D0, "WDMA0_CH1_ERROR_ENABLE"},
	{0x48D4, "WDMA0_CH1_ERROR_CLEAR"},
	{0x48D8, "WDMA0_CH1_ERROR_STATUS"},
	{0x4900, "WDMA0_CH2_FRAME_START"},
	{0x4904, "WDMA0_CH2_TILE_CTRL_FRAME_SIZE"},
	{0x4908, "WDMA0_CH2_TILE_CTRL_FRAME_START"},
	{0x4910, "WDMA0_CH2_TILE_CTRL_TILE_SIZE"},
	{0x4914, "WDMA0_CH2_TILE_CTRL_TILE_NUM"},
	{0x4918, "WDMA0_CH2_TILE_CTRL_TOT_RING"},
	{0x4920, "WDMA0_CH2_TILE_CTRL_MODE"},
	{0x4924, "WDMA0_CH2_TILE_CTRL_TILE_POS"},
	{0x4928, "WDMA0_CH2_TILE_CTRL_DBG_CNT"},
	{0x4930, "WDMA0_CH2_TILE_CTRL_DBG_TILE"},
	{0x4934, "WDMA0_CH2_TILE_CTRL_DBG_FRAME"},
	{0x493C, "WDMA0_CH2_DBG_STATE"},
	{0x4940, "WDMA0_CH2_BASEADDR"},
	{0x4944, "WDMA0_CH2_STRIDE"},
	{0x4948, "WDMA0_CH2_FORMAT"},
	{0x494C, "WDMA0_CH2_CONTROL"},
	{0x4950, "WDMA0_CH2_ERROR_ENABLE"},
	{0x4954, "WDMA0_CH2_ERROR_CLEAR"},
	{0x4958, "WDMA0_CH2_ERROR_STATUS"},
	{0x4980, "WDMA0_CH3_FRAME_START"},
	{0x4984, "WDMA0_CH3_TILE_CTRL_FRAME_SIZE"},
	{0x4988, "WDMA0_CH3_TILE_CTRL_FRAME_START"},
	{0x4990, "WDMA0_CH3_TILE_CTRL_TILE_SIZE"},
	{0x4994, "WDMA0_CH3_TILE_CTRL_TILE_NUM"},
	{0x4998, "WDMA0_CH3_TILE_CTRL_TOT_RING"},
	{0x49A0, "WDMA0_CH3_TILE_CTRL_MODE"},
	{0x49A4, "WDMA0_CH3_TILE_CTRL_TILE_POS"},
	{0x49A8, "WDMA0_CH3_TILE_CTRL_DBG_CNT"},
	{0x49B0, "WDMA0_CH3_TILE_CTRL_DBG_TILE"},
	{0x49B4, "WDMA0_CH3_TILE_CTRL_DBG_FRAME"},
	{0x49BC, "WDMA0_CH3_DBG_STATE"},
	{0x49C0, "WDMA0_CH3_BASEADDR"},
	{0x49C4, "WDMA0_CH3_STRIDE"},
	{0x49C8, "WDMA0_CH3_FORMAT"},
	{0x49CC, "WDMA0_CH3_CONTROL"},
	{0x49D0, "WDMA0_CH3_ERROR_ENABLE"},
	{0x49D4, "WDMA0_CH3_ERROR_CLEAR"},
	{0x49D8, "WDMA0_CH3_ERROR_STATUS"},
};

enum str_wdma_reg_field {
	STR_F_WDMA0_CH0_FRAME_START,
	STR_F_WDMA0_CH0_FRAME_SIZE_H,
	STR_F_WDMA0_CH0_FRAME_SIZE_V,
	STR_F_WDMA0_CH0_FRAME_START_X,
	STR_F_WDMA0_CH0_FRAME_START_Y,
	STR_F_WDMA0_CH0_TILE_SIZE_H,
	STR_F_WDMA0_CH0_TILE_SIZE_V,
	STR_F_WDMA0_CH0_TILE_NUM_H,
	STR_F_WDMA0_CH0_TILE_NUM_V,
	STR_F_WDMA0_CH0_TOT_RING_LEFT,
	STR_F_WDMA0_CH0_TOT_RING_RIGHT,
	STR_F_WDMA0_CH0_TOT_RING_TOP,
	STR_F_WDMA0_CH0_TOT_RING_BOTTOM,
	STR_F_WDMA0_CH0_FRAME_RING_LEFT,
	STR_F_WDMA0_CH0_FRAME_RING_RIGHT,
	STR_F_WDMA0_CH0_FRAME_RING_TOP,
	STR_F_WDMA0_CH0_FRAME_RING_BOTTOM,
	STR_F_WDMA0_CH0_M_TILE_MODE_H,
	STR_F_WDMA0_CH0_M_TILE_MODE_V,
	STR_F_WDMA0_CH0_TILE_ASYM_MODE,
	STR_F_WDMA0_CH0_TILE_RAND_MODE,
	STR_F_WDMA0_CH0_TILE_MANUAL_MODE,
	STR_F_WDMA0_CH0_M_TILE_X,
	STR_F_WDMA0_CH0_M_TILE_Y,
	STR_F_WDMA0_CH0_DBG_HCNT,
	STR_F_WDMA0_CH0_DBG_VCNT,
	STR_F_WDMA0_CH0_DBG_TILE_HCNT,
	STR_F_WDMA0_CH0_DBG_TILE_VCNT,
	STR_F_WDMA0_CH0_DBG_FRAME_CNT,
	STR_F_WDMA0_CH0_DBG_STATE,
	STR_F_WDMA0_CH0_DBG_FIFO_LEVEL,
	STR_F_WDMA0_CH0_BASEADDR,
	STR_F_WDMA0_CH0_STRIDE_NEG,
	STR_F_WDMA0_CH0_STRIDE,
	STR_F_WDMA0_CH0_FMT_LINE_SKIP,
	STR_F_WDMA0_CH0_FMT_LINE_VALID,
	STR_F_WDMA0_CH0_FMT_REPEAT,
	STR_F_WDMA0_CH0_FMT_PPC,
	STR_F_WDMA0_CH0_FMT_BPP,
	STR_F_WDMA0_CH0_CTRL_FAKE_RUN,
	STR_F_WDMA0_CH0_CTRL_FIFO_SIZE,
	STR_F_WDMA0_CH0_CTRL_FIFO_ADDR,
	STR_F_WDMA0_CH0_ERROR_ENABLE,
	STR_F_WDMA0_CH0_ERROR_CLEAR,
	STR_F_WDMA0_CH0_ERROR_STATUS,
	STR_F_WDMA0_CH1_FRAME_START,
	STR_F_WDMA0_CH1_FRAME_SIZE_H,
	STR_F_WDMA0_CH1_FRAME_SIZE_V,
	STR_F_WDMA0_CH1_FRAME_START_X,
	STR_F_WDMA0_CH1_FRAME_START_Y,
	STR_F_WDMA0_CH1_TILE_SIZE_H,
	STR_F_WDMA0_CH1_TILE_SIZE_V,
	STR_F_WDMA0_CH1_TILE_NUM_H,
	STR_F_WDMA0_CH1_TILE_NUM_V,
	STR_F_WDMA0_CH1_TOT_RING_LEFT,
	STR_F_WDMA0_CH1_TOT_RING_RIGHT,
	STR_F_WDMA0_CH1_TOT_RING_TOP,
	STR_F_WDMA0_CH1_TOT_RING_BOTTOM,
	STR_F_WDMA0_CH1_FRAME_RING_LEFT,
	STR_F_WDMA0_CH1_FRAME_RING_RIGHT,
	STR_F_WDMA0_CH1_FRAME_RING_TOP,
	STR_F_WDMA0_CH1_FRAME_RING_BOTTOM,
	STR_F_WDMA0_CH1_M_TILE_MODE_H,
	STR_F_WDMA0_CH1_M_TILE_MODE_V,
	STR_F_WDMA0_CH1_TILE_ASYM_MODE,
	STR_F_WDMA0_CH1_TILE_RAND_MODE,
	STR_F_WDMA0_CH1_TILE_MANUAL_MODE,
	STR_F_WDMA0_CH1_M_TILE_X,
	STR_F_WDMA0_CH1_M_TILE_Y,
	STR_F_WDMA0_CH1_DBG_HCNT,
	STR_F_WDMA0_CH1_DBG_VCNT,
	STR_F_WDMA0_CH1_DBG_TILE_HCNT,
	STR_F_WDMA0_CH1_DBG_TILE_VCNT,
	STR_F_WDMA0_CH1_DBG_FRAME_CNT,
	STR_F_WDMA0_CH1_DBG_STATE,
	STR_F_WDMA0_CH1_DBG_FIFO_LEVEL,
	STR_F_WDMA0_CH1_BASEADDR,
	STR_F_WDMA0_CH1_STRIDE_NEG,
	STR_F_WDMA0_CH1_STRIDE,
	STR_F_WDMA0_CH1_FMT_LINE_SKIP,
	STR_F_WDMA0_CH1_FMT_LINE_VALID,
	STR_F_WDMA0_CH1_FMT_REPEAT,
	STR_F_WDMA0_CH1_FMT_PPC,
	STR_F_WDMA0_CH1_FMT_BPP,
	STR_F_WDMA0_CH1_CTRL_FAKE_RUN,
	STR_F_WDMA0_CH1_CTRL_FIFO_SIZE,
	STR_F_WDMA0_CH1_CTRL_FIFO_ADDR,
	STR_F_WDMA0_CH1_ERROR_ENABLE,
	STR_F_WDMA0_CH1_ERROR_CLEAR,
	STR_F_WDMA0_CH1_ERROR_STATUS,
	STR_F_WDMA0_CH2_FRAME_START,
	STR_F_WDMA0_CH2_FRAME_SIZE_H,
	STR_F_WDMA0_CH2_FRAME_SIZE_V,
	STR_F_WDMA0_CH2_FRAME_START_X,
	STR_F_WDMA0_CH2_FRAME_START_Y,
	STR_F_WDMA0_CH2_TILE_SIZE_H,
	STR_F_WDMA0_CH2_TILE_SIZE_V,
	STR_F_WDMA0_CH2_TILE_NUM_H,
	STR_F_WDMA0_CH2_TILE_NUM_V,
	STR_F_WDMA0_CH2_TOT_RING_LEFT,
	STR_F_WDMA0_CH2_TOT_RING_RIGHT,
	STR_F_WDMA0_CH2_TOT_RING_TOP,
	STR_F_WDMA0_CH2_TOT_RING_BOTTOM,
	STR_F_WDMA0_CH2_FRAME_RING_LEFT,
	STR_F_WDMA0_CH2_FRAME_RING_RIGHT,
	STR_F_WDMA0_CH2_FRAME_RING_TOP,
	STR_F_WDMA0_CH2_FRAME_RING_BOTTOM,
	STR_F_WDMA0_CH2_M_TILE_MODE_H,
	STR_F_WDMA0_CH2_M_TILE_MODE_V,
	STR_F_WDMA0_CH2_TILE_ASYM_MODE,
	STR_F_WDMA0_CH2_TILE_RAND_MODE,
	STR_F_WDMA0_CH2_TILE_MANUAL_MODE,
	STR_F_WDMA0_CH2_M_TILE_X,
	STR_F_WDMA0_CH2_M_TILE_Y,
	STR_F_WDMA0_CH2_DBG_HCNT,
	STR_F_WDMA0_CH2_DBG_VCNT,
	STR_F_WDMA0_CH2_DBG_TILE_HCNT,
	STR_F_WDMA0_CH2_DBG_TILE_VCNT,
	STR_F_WDMA0_CH2_DBG_FRAME_CNT,
	STR_F_WDMA0_CH2_DBG_STATE,
	STR_F_WDMA0_CH2_DBG_FIFO_LEVEL,
	STR_F_WDMA0_CH2_BASEADDR,
	STR_F_WDMA0_CH2_STRIDE_NEG,
	STR_F_WDMA0_CH2_STRIDE,
	STR_F_WDMA0_CH2_FMT_LINE_SKIP,
	STR_F_WDMA0_CH2_FMT_LINE_VALID,
	STR_F_WDMA0_CH2_FMT_REPEAT,
	STR_F_WDMA0_CH2_FMT_PPC,
	STR_F_WDMA0_CH2_FMT_BPP,
	STR_F_WDMA0_CH2_CTRL_FAKE_RUN,
	STR_F_WDMA0_CH2_CTRL_FIFO_SIZE,
	STR_F_WDMA0_CH2_CTRL_FIFO_ADDR,
	STR_F_WDMA0_CH2_ERROR_ENABLE,
	STR_F_WDMA0_CH2_ERROR_CLEAR,
	STR_F_WDMA0_CH2_ERROR_STATUS,
	STR_F_WDMA0_CH3_FRAME_START,
	STR_F_WDMA0_CH3_FRAME_SIZE_H,
	STR_F_WDMA0_CH3_FRAME_SIZE_V,
	STR_F_WDMA0_CH3_FRAME_START_X,
	STR_F_WDMA0_CH3_FRAME_START_Y,
	STR_F_WDMA0_CH3_TILE_SIZE_H,
	STR_F_WDMA0_CH3_TILE_SIZE_V,
	STR_F_WDMA0_CH3_TILE_NUM_H,
	STR_F_WDMA0_CH3_TILE_NUM_V,
	STR_F_WDMA0_CH3_TOT_RING_LEFT,
	STR_F_WDMA0_CH3_TOT_RING_RIGHT,
	STR_F_WDMA0_CH3_TOT_RING_TOP,
	STR_F_WDMA0_CH3_TOT_RING_BOTTOM,
	STR_F_WDMA0_CH3_FRAME_RING_LEFT,
	STR_F_WDMA0_CH3_FRAME_RING_RIGHT,
	STR_F_WDMA0_CH3_FRAME_RING_TOP,
	STR_F_WDMA0_CH3_FRAME_RING_BOTTOM,
	STR_F_WDMA0_CH3_M_TILE_MODE_H,
	STR_F_WDMA0_CH3_M_TILE_MODE_V,
	STR_F_WDMA0_CH3_TILE_ASYM_MODE,
	STR_F_WDMA0_CH3_TILE_RAND_MODE,
	STR_F_WDMA0_CH3_TILE_MANUAL_MODE,
	STR_F_WDMA0_CH3_M_TILE_X,
	STR_F_WDMA0_CH3_M_TILE_Y,
	STR_F_WDMA0_CH3_DBG_HCNT,
	STR_F_WDMA0_CH3_DBG_VCNT,
	STR_F_WDMA0_CH3_DBG_TILE_HCNT,
	STR_F_WDMA0_CH3_DBG_TILE_VCNT,
	STR_F_WDMA0_CH3_DBG_FRAME_CNT,
	STR_F_WDMA0_CH3_DBG_STATE,
	STR_F_WDMA0_CH3_DBG_FIFO_LEVEL,
	STR_F_WDMA0_CH3_BASEADDR,
	STR_F_WDMA0_CH3_STRIDE_NEG,
	STR_F_WDMA0_CH3_STRIDE,
	STR_F_WDMA0_CH3_FMT_LINE_SKIP,
	STR_F_WDMA0_CH3_FMT_LINE_VALID,
	STR_F_WDMA0_CH3_FMT_REPEAT,
	STR_F_WDMA0_CH3_FMT_PPC,
	STR_F_WDMA0_CH3_FMT_BPP,
	STR_F_WDMA0_CH3_CTRL_FAKE_RUN,
	STR_F_WDMA0_CH3_CTRL_FIFO_SIZE,
	STR_F_WDMA0_CH3_CTRL_FIFO_ADDR,
	STR_F_WDMA0_CH3_ERROR_ENABLE,
	STR_F_WDMA0_CH3_ERROR_CLEAR,
	STR_F_WDMA0_CH3_ERROR_STATUS,
	STR_WDMA_REG_FIELD_CNT
};

static const struct camerapp_sfr_field str_wdma_fields[STR_WDMA_REG_FIELD_CNT] = {
	/* field name, offset, bit width, access type, reset value */
	{"WDMA0_CH0_FRAME_START", 0, 1, RIW, 0x0},
	{"WDMA0_CH0_FRAME_SIZE_H", 16, 16, RW, 0x0},
	{"WDMA0_CH0_FRAME_SIZE_V", 0, 16, RW, 0x0},
	{"WDMA0_CH0_FRAME_START_X", 16, 16, RW, 0x0},
	{"WDMA0_CH0_FRAME_START_Y", 0, 16, RW, 0x0},
	{"WDMA0_CH0_TILE_SIZE_H", 16, 16, RW, 0x0},
	{"WDMA0_CH0_TILE_SIZE_V", 0, 16, RW, 0x0},
	{"WDMA0_CH0_TILE_NUM_H", 8, 8, RW, 0x0},
	{"WDMA0_CH0_TILE_NUM_V", 0, 8, RW, 0x0},
	{"WDMA0_CH0_TOT_RING_LEFT", 24, 8, RW, 0x0},
	{"WDMA0_CH0_TOT_RING_RIGHT", 16, 8, RW, 0x0},
	{"WDMA0_CH0_TOT_RING_TOP", 8, 8, RW, 0x0},
	{"WDMA0_CH0_TOT_RING_BOTTOM", 0, 8, RW, 0x0},
	{"WDMA0_CH0_FRAME_RING_LEFT", 19, 1, RW, 0x0},
	{"WDMA0_CH0_FRAME_RING_RIGHT", 18, 1, RW, 0x0},
	{"WDMA0_CH0_FRAME_RING_TOP", 17, 1, RW, 0x0},
	{"WDMA0_CH0_FRAME_RING_BOTTOM", 16, 1, RW, 0x0},
	{"WDMA0_CH0_M_TILE_MODE_H", 12, 2, RW, 0x0},
	{"WDMA0_CH0_M_TILE_MODE_V", 8, 2, RW, 0x0},
	{"WDMA0_CH0_TILE_ASYM_MODE", 4, 1, RW, 0x0},
	{"WDMA0_CH0_TILE_RAND_MODE", 2, 1, RW, 0x0},
	{"WDMA0_CH0_TILE_MANUAL_MODE", 0, 1, RW, 0x0},
	{"WDMA0_CH0_M_TILE_X", 16, 16, RW, 0x0},
	{"WDMA0_CH0_M_TILE_Y", 0, 16, RW, 0x0},
	{"WDMA0_CH0_DBG_HCNT", 16, 16, RWI, 0x0},
	{"WDMA0_CH0_DBG_VCNT", 0, 16, RWI, 0x0},
	{"WDMA0_CH0_DBG_TILE_HCNT", 8, 8, RWI, 0x0},
	{"WDMA0_CH0_DBG_TILE_VCNT", 0, 8, RWI, 0x0},
	{"WDMA0_CH0_DBG_FRAME_CNT", 0, 4, RWI, 0x0},
	{"WDMA0_CH0_DBG_STATE", 16, 3, RWI, 0x0},
	{"WDMA0_CH0_DBG_FIFO_LEVEL", 0, 10, RWI, 0x0},
	{"WDMA0_CH0_BASEADDR", 0, 32, RW, 0x0},
	{"WDMA0_CH0_STRIDE_NEG", 28, 1, RW, 0x0},
	{"WDMA0_CH0_STRIDE", 0, 19, RW, 0x0},
	{"WDMA0_CH0_FMT_LINE_SKIP", 28, 4, RW, 0x0},
	{"WDMA0_CH0_FMT_LINE_VALID", 24, 4, RW, 0x0},
	{"WDMA0_CH0_FMT_REPEAT", 20, 2, RW, 0x0},
	{"WDMA0_CH0_FMT_PPC", 8, 2, RW, 0x0},
	{"WDMA0_CH0_FMT_BPP", 0, 7, RW, 0x0},
	{"WDMA0_CH0_CTRL_FAKE_RUN", 28, 1, RW, 0x0},
	{"WDMA0_CH0_CTRL_FIFO_SIZE", 16, 10, RW, 0x0},
	{"WDMA0_CH0_CTRL_FIFO_ADDR", 0, 10, RW, 0x0},
	{"WDMA0_CH0_ERROR_ENABLE", 0, 16, RW, 0x0},
	{"WDMA0_CH0_ERROR_CLEAR", 0, 16, RIW, 0x0},
	{"WDMA0_CH0_ERROR_STATUS", 0, 16, RWI, 0x0},
	{"WDMA0_CH1_FRAME_START", 0, 1, RIW, 0x0},
	{"WDMA0_CH1_FRAME_SIZE_H", 16, 16, RW, 0x0},
	{"WDMA0_CH1_FRAME_SIZE_V", 0, 16, RW, 0x0},
	{"WDMA0_CH1_FRAME_START_X", 16, 16, RW, 0x0},
	{"WDMA0_CH1_FRAME_START_Y", 0, 16, RW, 0x0},
	{"WDMA0_CH1_TILE_SIZE_H", 16, 16, RW, 0x0},
	{"WDMA0_CH1_TILE_SIZE_V", 0, 16, RW, 0x0},
	{"WDMA0_CH1_TILE_NUM_H", 8, 8, RW, 0x0},
	{"WDMA0_CH1_TILE_NUM_V", 0, 8, RW, 0x0},
	{"WDMA0_CH1_TOT_RING_LEFT", 24, 8, RW, 0x0},
	{"WDMA0_CH1_TOT_RING_RIGHT", 16, 8, RW, 0x0},
	{"WDMA0_CH1_TOT_RING_TOP", 8, 8, RW, 0x0},
	{"WDMA0_CH1_TOT_RING_BOTTOM", 0, 8, RW, 0x0},
	{"WDMA0_CH1_FRAME_RING_LEFT", 19, 1, RW, 0x0},
	{"WDMA0_CH1_FRAME_RING_RIGHT", 18, 1, RW, 0x0},
	{"WDMA0_CH1_FRAME_RING_TOP", 17, 1, RW, 0x0},
	{"WDMA0_CH1_FRAME_RING_BOTTOM", 16, 1, RW, 0x0},
	{"WDMA0_CH1_M_TILE_MODE_H", 12, 2, RW, 0x0},
	{"WDMA0_CH1_M_TILE_MODE_V", 8, 2, RW, 0x0},
	{"WDMA0_CH1_TILE_ASYM_MODE", 4, 1, RW, 0x0},
	{"WDMA0_CH1_TILE_RAND_MODE", 2, 1, RW, 0x0},
	{"WDMA0_CH1_TILE_MANUAL_MODE", 0, 1, RW, 0x0},
	{"WDMA0_CH1_M_TILE_X", 16, 16, RW, 0x0},
	{"WDMA0_CH1_M_TILE_Y", 0, 16, RW, 0x0},
	{"WDMA0_CH1_DBG_HCNT", 16, 16, RWI, 0x0},
	{"WDMA0_CH1_DBG_VCNT", 0, 16, RWI, 0x0},
	{"WDMA0_CH1_DBG_TILE_HCNT", 8, 8, RWI, 0x0},
	{"WDMA0_CH1_DBG_TILE_VCNT", 0, 8, RWI, 0x0},
	{"WDMA0_CH1_DBG_FRAME_CNT", 0, 4, RWI, 0x0},
	{"WDMA0_CH1_DBG_STATE", 16, 3, RWI, 0x0},
	{"WDMA0_CH1_DBG_FIFO_LEVEL", 0, 10, RWI, 0x0},
	{"WDMA0_CH1_BASEADDR", 0, 32, RW, 0x0},
	{"WDMA0_CH1_STRIDE_NEG", 28, 1, RW, 0x0},
	{"WDMA0_CH1_STRIDE", 0, 19, RW, 0x0},
	{"WDMA0_CH1_FMT_LINE_SKIP", 28, 4, RW, 0x0},
	{"WDMA0_CH1_FMT_LINE_VALID", 24, 4, RW, 0x0},
	{"WDMA0_CH1_FMT_REPEAT", 20, 2, RW, 0x0},
	{"WDMA0_CH1_FMT_PPC", 8, 2, RW, 0x0},
	{"WDMA0_CH1_FMT_BPP", 0, 7, RW, 0x0},
	{"WDMA0_CH1_CTRL_FAKE_RUN", 28, 1, RW, 0x0},
	{"WDMA0_CH1_CTRL_FIFO_SIZE", 16, 10, RW, 0x0},
	{"WDMA0_CH1_CTRL_FIFO_ADDR", 0, 10, RW, 0x0},
	{"WDMA0_CH1_ERROR_ENABLE", 0, 16, RW, 0x0},
	{"WDMA0_CH1_ERROR_CLEAR", 0, 16, RIW, 0x0},
	{"WDMA0_CH1_ERROR_STATUS", 0, 16, RWI, 0x0},
	{"WDMA0_CH2_FRAME_START", 0, 1, RIW, 0x0},
	{"WDMA0_CH2_FRAME_SIZE_H", 16, 16, RW, 0x0},
	{"WDMA0_CH2_FRAME_SIZE_V", 0, 16, RW, 0x0},
	{"WDMA0_CH2_FRAME_START_X", 16, 16, RW, 0x0},
	{"WDMA0_CH2_FRAME_START_Y", 0, 16, RW, 0x0},
	{"WDMA0_CH2_TILE_SIZE_H", 16, 16, RW, 0x0},
	{"WDMA0_CH2_TILE_SIZE_V", 0, 16, RW, 0x0},
	{"WDMA0_CH2_TILE_NUM_H", 8, 8, RW, 0x0},
	{"WDMA0_CH2_TILE_NUM_V", 0, 8, RW, 0x0},
	{"WDMA0_CH2_TOT_RING_LEFT", 24, 8, RW, 0x0},
	{"WDMA0_CH2_TOT_RING_RIGHT", 16, 8, RW, 0x0},
	{"WDMA0_CH2_TOT_RING_TOP", 8, 8, RW, 0x0},
	{"WDMA0_CH2_TOT_RING_BOTTOM", 0, 8, RW, 0x0},
	{"WDMA0_CH2_FRAME_RING_LEFT", 19, 1, RW, 0x0},
	{"WDMA0_CH2_FRAME_RING_RIGHT", 18, 1, RW, 0x0},
	{"WDMA0_CH2_FRAME_RING_TOP", 17, 1, RW, 0x0},
	{"WDMA0_CH2_FRAME_RING_BOTTOM", 16, 1, RW, 0x0},
	{"WDMA0_CH2_M_TILE_MODE_H", 12, 2, RW, 0x0},
	{"WDMA0_CH2_M_TILE_MODE_V", 8, 2, RW, 0x0},
	{"WDMA0_CH2_TILE_ASYM_MODE", 4, 1, RW, 0x0},
	{"WDMA0_CH2_TILE_RAND_MODE", 2, 1, RW, 0x0},
	{"WDMA0_CH2_TILE_MANUAL_MODE", 0, 1, RW, 0x0},
	{"WDMA0_CH2_M_TILE_X", 16, 16, RW, 0x0},
	{"WDMA0_CH2_M_TILE_Y", 0, 16, RW, 0x0},
	{"WDMA0_CH2_DBG_HCNT", 16, 16, RWI, 0x0},
	{"WDMA0_CH2_DBG_VCNT", 0, 16, RWI, 0x0},
	{"WDMA0_CH2_DBG_TILE_HCNT", 8, 8, RWI, 0x0},
	{"WDMA0_CH2_DBG_TILE_VCNT", 0, 8, RWI, 0x0},
	{"WDMA0_CH2_DBG_FRAME_CNT", 0, 4, RWI, 0x0},
	{"WDMA0_CH2_DBG_STATE", 16, 3, RWI, 0x0},
	{"WDMA0_CH2_DBG_FIFO_LEVEL", 0, 10, RWI, 0x0},
	{"WDMA0_CH2_BASEADDR", 0, 32, RW, 0x0},
	{"WDMA0_CH2_STRIDE_NEG", 28, 1, RW, 0x0},
	{"WDMA0_CH2_STRIDE", 0, 19, RW, 0x0},
	{"WDMA0_CH2_FMT_LINE_SKIP", 28, 4, RW, 0x0},
	{"WDMA0_CH2_FMT_LINE_VALID", 24, 4, RW, 0x0},
	{"WDMA0_CH2_FMT_REPEAT", 20, 2, RW, 0x0},
	{"WDMA0_CH2_FMT_PPC", 8, 2, RW, 0x0},
	{"WDMA0_CH2_FMT_BPP", 0, 7, RW, 0x0},
	{"WDMA0_CH2_CTRL_FAKE_RUN", 28, 1, RW, 0x0},
	{"WDMA0_CH2_CTRL_FIFO_SIZE", 16, 10, RW, 0x0},
	{"WDMA0_CH2_CTRL_FIFO_ADDR", 0, 10, RW, 0x0},
	{"WDMA0_CH2_ERROR_ENABLE", 0, 16, RW, 0x0},
	{"WDMA0_CH2_ERROR_CLEAR", 0, 16, RIW, 0x0},
	{"WDMA0_CH2_ERROR_STATUS", 0, 16, RWI, 0x0},
	{"WDMA0_CH3_FRAME_START", 0, 1, RIW, 0x0},
	{"WDMA0_CH3_FRAME_SIZE_H", 16, 16, RW, 0x0},
	{"WDMA0_CH3_FRAME_SIZE_V", 0, 16, RW, 0x0},
	{"WDMA0_CH3_FRAME_START_X", 16, 16, RW, 0x0},
	{"WDMA0_CH3_FRAME_START_Y", 0, 16, RW, 0x0},
	{"WDMA0_CH3_TILE_SIZE_H", 16, 16, RW, 0x0},
	{"WDMA0_CH3_TILE_SIZE_V", 0, 16, RW, 0x0},
	{"WDMA0_CH3_TILE_NUM_H", 8, 8, RW, 0x0},
	{"WDMA0_CH3_TILE_NUM_V", 0, 8, RW, 0x0},
	{"WDMA0_CH3_TOT_RING_LEFT", 24, 8, RW, 0x0},
	{"WDMA0_CH3_TOT_RING_RIGHT", 16, 8, RW, 0x0},
	{"WDMA0_CH3_TOT_RING_TOP", 8, 8, RW, 0x0},
	{"WDMA0_CH3_TOT_RING_BOTTOM", 0, 8, RW, 0x0},
	{"WDMA0_CH3_FRAME_RING_LEFT", 19, 1, RW, 0x0},
	{"WDMA0_CH3_FRAME_RING_RIGHT", 18, 1, RW, 0x0},
	{"WDMA0_CH3_FRAME_RING_TOP", 17, 1, RW, 0x0},
	{"WDMA0_CH3_FRAME_RING_BOTTOM", 16, 1, RW, 0x0},
	{"WDMA0_CH3_M_TILE_MODE_H", 12, 2, RW, 0x0},
	{"WDMA0_CH3_M_TILE_MODE_V", 8, 2, RW, 0x0},
	{"WDMA0_CH3_TILE_ASYM_MODE", 4, 1, RW, 0x0},
	{"WDMA0_CH3_TILE_RAND_MODE", 2, 1, RW, 0x0},
	{"WDMA0_CH3_TILE_MANUAL_MODE", 0, 1, RW, 0x0},
	{"WDMA0_CH3_M_TILE_X", 16, 16, RW, 0x0},
	{"WDMA0_CH3_M_TILE_Y", 0, 16, RW, 0x0},
	{"WDMA0_CH3_DBG_HCNT", 16, 16, RWI, 0x0},
	{"WDMA0_CH3_DBG_VCNT", 0, 16, RWI, 0x0},
	{"WDMA0_CH3_DBG_TILE_HCNT", 8, 8, RWI, 0x0},
	{"WDMA0_CH3_DBG_TILE_VCNT", 0, 8, RWI, 0x0},
	{"WDMA0_CH3_DBG_FRAME_CNT", 0, 4, RWI, 0x0},
	{"WDMA0_CH3_DBG_STATE", 16, 3, RWI, 0x0},
	{"WDMA0_CH3_DBG_FIFO_LEVEL", 0, 10, RWI, 0x0},
	{"WDMA0_CH3_BASEADDR", 0, 32, RW, 0x0},
	{"WDMA0_CH3_STRIDE_NEG", 28, 1, RW, 0x0},
	{"WDMA0_CH3_STRIDE", 0, 19, RW, 0x0},
	{"WDMA0_CH3_FMT_LINE_SKIP", 28, 4, RW, 0x0},
	{"WDMA0_CH3_FMT_LINE_VALID", 24, 4, RW, 0x0},
	{"WDMA0_CH3_FMT_REPEAT", 20, 2, RW, 0x0},
	{"WDMA0_CH3_FMT_PPC", 8, 2, RW, 0x0},
	{"WDMA0_CH3_FMT_BPP", 0, 7, RW, 0x0},
	{"WDMA0_CH3_CTRL_FAKE_RUN", 28, 1, RW, 0x0},
	{"WDMA0_CH3_CTRL_FIFO_SIZE", 16, 10, RW, 0x0},
	{"WDMA0_CH3_CTRL_FIFO_ADDR", 0, 10, RW, 0x0},
	{"WDMA0_CH3_ERROR_ENABLE", 0, 16, RW, 0x0},
	{"WDMA0_CH3_ERROR_CLEAR", 0, 16, RIW, 0x0},
	{"WDMA0_CH3_ERROR_STATUS", 0, 16, RWI, 0x0},
};

enum str_stra_reg_name {
	STR_R_STRA_FRAME_START,
	STR_R_STRA_TILE_CTRL_FRAME_SIZE,
	STR_R_STRA_TILE_CTRL_TILE_SIZE,
	STR_R_STRA_TILE_CTRL_TILE_NUM,
	STR_R_STRA_TILE_CTRL_TOT_RING,
	STR_R_STRA_TILE_CTRL_RING,
	STR_R_STRA_TILE_CTRL_MODE,
	STR_R_STRA_TILE_CTRL_TILE_POS,
	STR_R_STRA_TILE_CTRL_DBG_IN,
	STR_R_STRA_TILE_CTRL_DBG_OUT,
	STR_R_STRA_TILE_CTRL_DBG_TILE,
	STR_R_STRA_TILE_CTRL_DBG_FRAME,
	STR_R_STRA_TILE_CTRL_DBG_CNT_SEL,
	STR_R_STRA_CTRL,
	STR_R_STRA_FACE_NUMBER,
	STR_R_STRA_FALSE_FACE,
	STR_R_STRA_NUM_REF_SKIN,
	STR_R_STRA_RPAR0_MU,
	STR_R_STRA_RPAR0_INV_COV0,
	STR_R_STRA_RPAR0_INV_COV1,
	STR_R_STRA_RPAR0_WEIGHT,
	STR_R_STRA_RPAR1_MU,
	STR_R_STRA_RPAR1_INV_COV0,
	STR_R_STRA_RPAR1_INV_COV1,
	STR_R_STRA_RPAR1_WEIGHT,
	STR_R_STRA_RPAR2_MU,
	STR_R_STRA_RPAR2_INV_COV0,
	STR_R_STRA_RPAR2_INV_COV1,
	STR_R_STRA_RPAR2_WEIGHT,
	STR_R_STRA_IMAGE_SIZE,
	STR_R_STRA_DIST_THRESHOLD,
	STR_R_STRA_SKIN_RATIO,
	STR_R_STRA_OUT_DIST_TH,
	STR_STRA_REG_CNT
};

static const struct camerapp_sfr_reg str_stra_regs[STR_STRA_REG_CNT] = {
	{0x6000, "STRA_FRAME_START"},
	{0x6004, "STRA_TILE_CTRL_FRAME_SIZE"},
	{0x6010, "STRA_TILE_CTRL_TILE_SIZE"},
	{0x6014, "STRA_TILE_CTRL_TILE_NUM"},
	{0x6018, "STRA_TILE_CTRL_TOT_RING"},
	{0x601C, "STRA_TILE_CTRL_RING"},
	{0x6020, "STRA_TILE_CTRL_MODE"},
	{0x6024, "STRA_TILE_CTRL_TILE_POS"},
	{0x6028, "STRA_TILE_CTRL_DBG_IN"},
	{0x602C, "STRA_TILE_CTRL_DBG_OUT"},
	{0x6030, "STRA_TILE_CTRL_DBG_TILE"},
	{0x6034, "STRA_TILE_CTRL_DBG_FRAME"},
	{0x6038, "STRA_TILE_CTRL_DBG_CNT_SEL"},
	{0x6040, "STRA_CTRL"},
	{0x6044, "STRA_FACE_NUMBER"},
	{0x6048, "STRA_FALSE_FACE"},
	{0x604C, "STRA_NUM_REF_SKIN"},
	{0x6050, "STRA_RPAR0_MU"},
	{0x6054, "STRA_RPAR0_INV_COV0"},
	{0x6058, "STRA_RPAR0_INV_COV1"},
	{0x605C, "STRA_RPAR0_WEIGHT"},
	{0x6060, "STRA_RPAR1_MU"},
	{0x6064, "STRA_RPAR1_INV_COV0"},
	{0x6068, "STRA_RPAR1_INV_COV1"},
	{0x606C, "STRA_RPAR1_WEIGHT"},
	{0x6070, "STRA_RPAR2_MU"},
	{0x6074, "STRA_RPAR2_INV_COV0"},
	{0x6078, "STRA_RPAR2_INV_COV1"},
	{0x607C, "STRA_RPAR2_WEIGHT"},
	{0x6080, "STRA_IMAGE_SIZE"},
	{0x6084, "STRA_DIST_THRESHOLD"},
	{0x6088, "STRA_SKIN_RATIO"},
	{0x6090, "STRA_OUT_DIST_TH"},
};

enum str_stra_reg_field {
	STR_F_STRA_FRAME_START,
	STR_F_STRA_FRAME_SIZE_H,
	STR_F_STRA_FRAME_SIZE_V,
	STR_F_STRA_TILE_SIZE_H,
	STR_F_STRA_TILE_SIZE_V,
	STR_F_STRA_TILE_NUM_H,
	STR_F_STRA_TILE_NUM_V,
	STR_F_STRA_TOT_RING_LEFT,
	STR_F_STRA_TOT_RING_RIGHT,
	STR_F_STRA_TOT_RING_TOP,
	STR_F_STRA_TOT_RING_BOTTOM,
	STR_F_STRA_RING_LEFT,
	STR_F_STRA_RING_RIGHT,
	STR_F_STRA_RING_TOP,
	STR_F_STRA_RING_BOTTOM,
	STR_F_STRA_M_TILE_MODE_H,
	STR_F_STRA_M_TILE_MODE_V,
	STR_F_STRA_TILE_ASYM_MODE,
	STR_F_STRA_TILE_MANUAL_MODE,
	STR_F_STRA_M_TILE_X,
	STR_F_STRA_M_TILE_Y,
	STR_F_STRA_DBG_IN_HCNT,
	STR_F_STRA_DBG_IN_VCNT,
	STR_F_STRA_DBG_OUT_HCNT,
	STR_F_STRA_DBG_OUT_VCNT,
	STR_F_STRA_DBG_TILE_HCNT,
	STR_F_STRA_DBG_TILE_VCNT,
	STR_F_STRA_DBG_FRAME_CNT,
	STR_F_STRA_DBG_IN_CNT_SEL,
	STR_F_STRA_DBG_OUT_CNT_SEL,
	STR_F_STRA_GYRO,
	STR_F_STRA_CAM_TYPE,
	STR_F_STRA_REVERSE_UV,
	STR_F_STRA_FACE_NUMBER,
	STR_F_STRA_NON_SKIN,
	STR_F_STRA_FLAT_SURFACE,
	STR_F_STRA_NUM_REF_SKIN,
	STR_F_STRA_RPAR0_MU0,
	STR_F_STRA_RPAR0_MU1,
	STR_F_STRA_RPAR0_INV_COV00,
	STR_F_STRA_RPAR0_INV_COV01,
	STR_F_STRA_RPAR0_INV_COV11,
	STR_F_STRA_RPAR0_WEIGHT,
	STR_F_STRA_RPAR1_MU0,
	STR_F_STRA_RPAR1_MU1,
	STR_F_STRA_RPAR1_INV_COV00,
	STR_F_STRA_RPAR1_INV_COV01,
	STR_F_STRA_RPAR1_INV_COV11,
	STR_F_STRA_RPAR1_WEIGHT,
	STR_F_STRA_RPAR2_MU0,
	STR_F_STRA_RPAR2_MU1,
	STR_F_STRA_RPAR2_INV_COV00,
	STR_F_STRA_RPAR2_INV_COV01,
	STR_F_STRA_RPAR2_INV_COV11,
	STR_F_STRA_RPAR2_WEIGHT,
	STR_F_STRA_IMAGE_SIZE_H,
	STR_F_STRA_IMAGE_SIZE_V,
	STR_F_STRA_FACE_TH,
	STR_F_STRA_NO_FACE_TH,
	STR_F_STRA_SKIN_RATIO,
	STR_F_STRA_OUT_DIST_TH,
	STR_STRA_REG_FIELD_CNT
};

static const struct camerapp_sfr_field str_stra_fields[STR_STRA_REG_FIELD_CNT] = {
	/* field name, offset, bit width, access type, reset value */
	{"STRA_FRAME_START", 0, 1, RIW, 0x0},
	{"STRA_FRAME_SIZE_H", 16, 16, RW, 0x0},
	{"STRA_FRAME_SIZE_V", 0, 16, RW, 0x0},
	{"STRA_TILE_SIZE_H", 16, 16, RW, 0x0},
	{"STRA_TILE_SIZE_V", 0, 16, RW, 0x0},
	{"STRA_TILE_NUM_H", 8, 8, RW, 0x0},
	{"STRA_TILE_NUM_V", 0, 8, RW, 0x0},
	{"STRA_TOT_RING_LEFT", 24, 8, RW, 0x0},
	{"STRA_TOT_RING_RIGHT", 16, 8, RW, 0x0},
	{"STRA_TOT_RING_TOP", 8, 8, RW, 0x0},
	{"STRA_TOT_RING_BOTTOM", 0, 8, RW, 0x0},
	{"STRA_RING_LEFT", 24, 8, RW, 0x0},
	{"STRA_RING_RIGHT", 16, 8, RW, 0x0},
	{"STRA_RING_TOP", 8, 8, RW, 0x0},
	{"STRA_RING_BOTTOM", 0, 8, RW, 0x0},
	{"STRA_M_TILE_MODE_H", 12, 2, RW, 0x0},
	{"STRA_M_TILE_MODE_V", 8, 2, RW, 0x0},
	{"STRA_TILE_ASYM_MODE", 4, 1, RW, 0x0},
	{"STRA_TILE_MANUAL_MODE", 0, 1, RW, 0x0},
	{"STRA_M_TILE_X", 16, 16, RW, 0x0},
	{"STRA_M_TILE_Y", 0, 16, RW, 0x0},
	{"STRA_DBG_IN_HCNT", 16, 16, RWI, 0x0},
	{"STRA_DBG_IN_VCNT", 0, 16, RWI, 0x0},
	{"STRA_DBG_OUT_HCNT", 16, 16, RWI, 0x0},
	{"STRA_DBG_OUT_VCNT", 0, 16, RWI, 0x0},
	{"STRA_DBG_TILE_HCNT", 8, 8, RWI, 0x0},
	{"STRA_DBG_TILE_VCNT", 0, 8, RWI, 0x0},
	{"STRA_DBG_FRAME_CNT", 0, 4, RWI, 0x0},
	{"STRA_DBG_IN_CNT_SEL", 4, 4, RW, 0x0},
	{"STRA_DBG_OUT_CNT_SEL", 0, 4, RW, 0x0},
	{"STRA_GYRO", 8, 3, RW, 0x0},
	{"STRA_CAM_TYPE", 4, 2, RW, 0x0},
	{"STRA_REVERSE_UV", 0, 1, RW, 0x0},
	{"STRA_FACE_NUMBER", 0, 3, RW, 0x0},
	{"STRA_NON_SKIN", 16, 8, RWI, 0x0},
	{"STRA_FLAT_SURFACE", 0, 8, RWI, 0x0},
	{"STRA_NUM_REF_SKIN", 0, 2, RW, 0x0},
	{"STRA_RPAR0_MU0", 16, 12, RW, 0x0},
	{"STRA_RPAR0_MU1", 0, 12, RW, 0x0},
	{"STRA_RPAR0_INV_COV00", 16, 16, RW, 0x0},
	{"STRA_RPAR0_INV_COV01", 0, 16, RW, 0x0},
	{"STRA_RPAR0_INV_COV11", 0, 16, RW, 0x0},
	{"STRA_RPAR0_WEIGHT", 0, 7, RW, 0x0},
	{"STRA_RPAR1_MU0", 16, 12, RW, 0x0},
	{"STRA_RPAR1_MU1", 0, 12, RW, 0x0},
	{"STRA_RPAR1_INV_COV00", 16, 16, RW, 0x0},
	{"STRA_RPAR1_INV_COV01", 0, 16, RW, 0x0},
	{"STRA_RPAR1_INV_COV11", 0, 16, RW, 0x0},
	{"STRA_RPAR1_WEIGHT", 0, 7, RW, 0x0},
	{"STRA_RPAR2_MU0", 16, 12, RW, 0x0},
	{"STRA_RPAR2_MU1", 0, 12, RW, 0x0},
	{"STRA_RPAR2_INV_COV00", 16, 16, RW, 0x0},
	{"STRA_RPAR2_INV_COV01", 0, 16, RW, 0x0},
	{"STRA_RPAR2_INV_COV11", 0, 16, RW, 0x0},
	{"STRA_RPAR2_WEIGHT", 0, 7, RW, 0x0},
	{"STRA_IMAGE_SIZE_H", 16, 16, RW, 0x0},
	{"STRA_IMAGE_SIZE_V", 0, 16, RW, 0x0},
	{"STRA_FACE_TH", 16, 15, RW, 0x0},
	{"STRA_NO_FACE_TH", 0, 15, RW, 0x0},
	{"STRA_SKIN_RATIO", 0, 15, RW, 0x0},
	{"STRA_OUT_DIST_TH", 0, 12, RWI, 0x0},
};

enum str_strb_reg_name {
	STR_R_STRB_FRAME_START,
	STR_R_STRB_TILE_CTRL_FRAME_SIZE,
	STR_R_STRB_TILE_CTRL_TILE_SIZE,
	STR_R_STRB_TILE_CTRL_TILE_NUM,
	STR_R_STRB_TILE_CTRL_TOT_RING,
	STR_R_STRB_TILE_CTRL_RING,
	STR_R_STRB_TILE_CTRL_MODE,
	STR_R_STRB_TILE_CTRL_TILE_POS,
	STR_R_STRB_TILE_CTRL_DBG_IN,
	STR_R_STRB_TILE_CTRL_DBG_OUT,
	STR_R_STRB_TILE_CTRL_DBG_TILE,
	STR_R_STRB_TILE_CTRL_DBG_FRAME,
	STR_R_STRB_TILE_CTRL_DBG_CNT_SEL,
	STR_R_STRB_CTRL,
	STR_R_STRB_FACE_NUMBER,
	STR_R_STRB_FALSE_FACE,
	STR_R_STRB_COVSCALE,
	STR_R_STRB_IN_DIST_TH,
	STR_R_STRB_PARAM0,
	STR_R_STRB_PARAM1,
	STR_R_STRB_PARAM2,
	STR_R_STRB_NUM_GROUP,
	STR_R_STRB_GPAR0_MUC,
	STR_R_STRB_GPAR0_MUY,
	STR_R_STRB_GPAR0_INVCOV0A,
	STR_R_STRB_GPAR0_INVCOV0B,
	STR_R_STRB_GPAR0_INVCOV1A,
	STR_R_STRB_GPAR0_INVCOV1B,
	STR_R_STRB_GPAR0_INVCOV2A,
	STR_R_STRB_GPAR0_INVCOV2B,
	STR_R_STRB_GPAR1_MUC,
	STR_R_STRB_GPAR1_MUY,
	STR_R_STRB_GPAR1_INVCOV0A,
	STR_R_STRB_GPAR1_INVCOV0B,
	STR_R_STRB_GPAR1_INVCOV1A,
	STR_R_STRB_GPAR1_INVCOV1B,
	STR_R_STRB_GPAR1_INVCOV2A,
	STR_R_STRB_GPAR1_INVCOV2B,
	STR_R_STRB_GPAR2_MUC,
	STR_R_STRB_GPAR2_MUY,
	STR_R_STRB_GPAR2_INVCOV0A,
	STR_R_STRB_GPAR2_INVCOV0B,
	STR_R_STRB_GPAR2_INVCOV1A,
	STR_R_STRB_GPAR2_INVCOV1B,
	STR_R_STRB_GPAR2_INVCOV2A,
	STR_R_STRB_GPAR2_INVCOV2B,
	STR_R_STRB_GPAR0_PREF_COL,
	STR_R_STRB_GPAR1_PREF_COL,
	STR_R_STRB_GPAR2_PREF_COL,
	STR_R_STRB_GPAR0_DEL_Y,
	STR_R_STRB_GPAR1_DEL_Y,
	STR_R_STRB_GPAR2_DEL_Y,
	STR_R_STRB_CONTROL2,
	STR_R_STRB_OUT_MU,
	STR_R_STRB_OUT_VAR_CB,
	STR_R_STRB_OUT_COV,
	STR_R_STRB_OUT_VAR_CR,
	STR_R_STRB_OUT_DEL_UV,
	STR_R_STRB_OUT_DEL_Y,
	STR_R_STRB_OUT_NEWK,
	STR_R_STRB_OUT_YMEAN,
	STR_STRB_REG_CNT
};

static const struct camerapp_sfr_reg str_strb_regs[STR_STRB_REG_CNT] = {
	{0x6400, "STRB_FRAME_START"},
	{0x6404, "STRB_TILE_CTRL_FRAME_SIZE"},
	{0x6410, "STRB_TILE_CTRL_TILE_SIZE"},
	{0x6414, "STRB_TILE_CTRL_TILE_NUM"},
	{0x6418, "STRB_TILE_CTRL_TOT_RING"},
	{0x641C, "STRB_TILE_CTRL_RING"},
	{0x6420, "STRB_TILE_CTRL_MODE"},
	{0x6424, "STRB_TILE_CTRL_TILE_POS"},
	{0x6428, "STRB_TILE_CTRL_DBG_IN"},
	{0x642C, "STRB_TILE_CTRL_DBG_OUT"},
	{0x6430, "STRB_TILE_CTRL_DBG_TILE"},
	{0x6434, "STRB_TILE_CTRL_DBG_FRAME"},
	{0x6438, "STRB_TILE_CTRL_DBG_CNT_SEL"},
	{0x6440, "STRB_CTRL"},
	{0x6444, "STRB_FACE_NUMBER"},
	{0x6448, "STRB_FALSE_FACE"},
	{0x644C, "STRB_COVSCALE"},
	{0x6450, "STRB_IN_DIST_TH"},
	{0x6460, "STRB_PARAM0"},
	{0x6464, "STRB_PARAM1"},
	{0x6468, "STRB_PARAM2"},
	{0x647C, "STRB_NUM_GROUP"},
	{0x6480, "STRB_GPAR0_MUC"},
	{0x6484, "STRB_GPAR0_MUY"},
	{0x6488, "STRB_GPAR0_INVCOV0A"},
	{0x648C, "STRB_GPAR0_INVCOV0B"},
	{0x6490, "STRB_GPAR0_INVCOV1A"},
	{0x6494, "STRB_GPAR0_INVCOV1B"},
	{0x6498, "STRB_GPAR0_INVCOV2A"},
	{0x649C, "STRB_GPAR0_INVCOV2B"},
	{0x64A0, "STRB_GPAR1_MUC"},
	{0x64A4, "STRB_GPAR1_MUY"},
	{0x64A8, "STRB_GPAR1_INVCOV0A"},
	{0x64AC, "STRB_GPAR1_INVCOV0B"},
	{0x64B0, "STRB_GPAR1_INVCOV1A"},
	{0x64B4, "STRB_GPAR1_INVCOV1B"},
	{0x64B8, "STRB_GPAR1_INVCOV2A"},
	{0x64BC, "STRB_GPAR1_INVCOV2B"},
	{0x64C0, "STRB_GPAR2_MUC"},
	{0x64C4, "STRB_GPAR2_MUY"},
	{0x64C8, "STRB_GPAR2_INVCOV0A"},
	{0x64CC, "STRB_GPAR2_INVCOV0B"},
	{0x64D0, "STRB_GPAR2_INVCOV1A"},
	{0x64D4, "STRB_GPAR2_INVCOV1B"},
	{0x64D8, "STRB_GPAR2_INVCOV2A"},
	{0x64DC, "STRB_GPAR2_INVCOV2B"},
	{0x64E0, "STRB_GPAR0_PREF_COL"},
	{0x64E4, "STRB_GPAR1_PREF_COL"},
	{0x64E8, "STRB_GPAR2_PREF_COL"},
	{0x64F0, "STRB_GPAR0_DEL_Y"},
	{0x64F4, "STRB_GPAR1_DEL_Y"},
	{0x64F8, "STRB_GPAR2_DEL_Y"},
	{0x64FC, "STRB_CONTROL2"},
	{0x6500, "STRB_OUT_MU"},
	{0x6504, "STRB_OUT_VAR_CB"},
	{0x6508, "STRB_OUT_COV"},
	{0x650C, "STRB_OUT_VAR_CR"},
	{0x6510, "STRB_OUT_DEL_UV"},
	{0x6514, "STRB_OUT_DEL_Y"},
	{0x6518, "STRB_OUT_NEWK"},
	{0x651C, "STRB_OUT_YMEAN"},
};

enum str_strb_reg_field {
	STR_F_STRB_FRAME_START,
	STR_F_STRB_FRAME_SIZE_H,
	STR_F_STRB_FRAME_SIZE_V,
	STR_F_STRB_TILE_SIZE_H,
	STR_F_STRB_TILE_SIZE_V,
	STR_F_STRB_TILE_NUM_H,
	STR_F_STRB_TILE_NUM_V,
	STR_F_STRB_TOT_RING_LEFT,
	STR_F_STRB_TOT_RING_RIGHT,
	STR_F_STRB_TOT_RING_TOP,
	STR_F_STRB_TOT_RING_BOTTOM,
	STR_F_STRB_RING_LEFT,
	STR_F_STRB_RING_RIGHT,
	STR_F_STRB_RING_TOP,
	STR_F_STRB_RING_BOTTOM,
	STR_F_STRB_M_TILE_MODE_H,
	STR_F_STRB_M_TILE_MODE_V,
	STR_F_STRB_TILE_ASYM_MODE,
	STR_F_STRB_TILE_MANUAL_MODE,
	STR_F_STRB_M_TILE_X,
	STR_F_STRB_M_TILE_Y,
	STR_F_STRB_DBG_IN_HCNT,
	STR_F_STRB_DBG_IN_VCNT,
	STR_F_STRB_DBG_OUT_HCNT,
	STR_F_STRB_DBG_OUT_VCNT,
	STR_F_STRB_DBG_TILE_HCNT,
	STR_F_STRB_DBG_TILE_VCNT,
	STR_F_STRB_DBG_FRAME_CNT,
	STR_F_STRB_DBG_IN_CNT_SEL,
	STR_F_STRB_DBG_OUT_CNT_SEL,
	STR_F_STRB_SECOND,
	STR_F_STRB_RES_DELARR,
	STR_F_STRB_PREVIEW,
	STR_F_STRB_PARAM_IN_REG,
	STR_F_STRB_GYRO,
	STR_F_STRB_CAM_TYPE,
	STR_F_STRB_REVERSE_UV,
	STR_F_STRB_FACE_NUMBER,
	STR_F_STRB_FALSE_COV_DIV,
	STR_F_STRB_FALSE_COV,
	STR_F_STRB_COVSCALE,
	STR_F_STRB_IN_DIST_TH,
	STR_F_STRB_MU_YS,
	STR_F_STRB_MU_YE,
	STR_F_STRB_YINTERP_PARAM,
	STR_F_STRB_INV_MU_YSE,
	STR_F_STRB_MUL_K,
	STR_F_STRB_NUM_GROUP,
	STR_F_STRB_GPAR0_MU1,
	STR_F_STRB_GPAR0_MU0,
	STR_F_STRB_GPAR0_MU2,
	STR_F_STRB_GPAR0_INVCOV01,
	STR_F_STRB_GPAR0_INVCOV00,
	STR_F_STRB_GPAR0_INVCOV02,
	STR_F_STRB_GPAR0_INVCOV11,
	STR_F_STRB_GPAR0_INVCOV10,
	STR_F_STRB_GPAR0_INVCOV12,
	STR_F_STRB_GPAR0_INVCOV21,
	STR_F_STRB_GPAR0_INVCOV20,
	STR_F_STRB_GPAR0_INVCOV22,
	STR_F_STRB_GPAR1_MU1,
	STR_F_STRB_GPAR1_MU0,
	STR_F_STRB_GPAR1_MU2,
	STR_F_STRB_GPAR1_INVCOV01,
	STR_F_STRB_GPAR1_INVCOV00,
	STR_F_STRB_GPAR1_INVCOV02,
	STR_F_STRB_GPAR1_INVCOV11,
	STR_F_STRB_GPAR1_INVCOV10,
	STR_F_STRB_GPAR1_INVCOV12,
	STR_F_STRB_GPAR1_INVCOV21,
	STR_F_STRB_GPAR1_INVCOV20,
	STR_F_STRB_GPAR1_INVCOV22,
	STR_F_STRB_GPAR2_MU1,
	STR_F_STRB_GPAR2_MU0,
	STR_F_STRB_GPAR2_MU2,
	STR_F_STRB_GPAR2_INVCOV01,
	STR_F_STRB_GPAR2_INVCOV00,
	STR_F_STRB_GPAR2_INVCOV02,
	STR_F_STRB_GPAR2_INVCOV11,
	STR_F_STRB_GPAR2_INVCOV10,
	STR_F_STRB_GPAR2_INVCOV12,
	STR_F_STRB_GPAR2_INVCOV21,
	STR_F_STRB_GPAR2_INVCOV20,
	STR_F_STRB_GPAR2_INVCOV22,
	STR_F_STRB_GPAR0_PREF_COL3,
	STR_F_STRB_GPAR0_PREF_COL2,
	STR_F_STRB_GPAR0_PREF_COL1,
	STR_F_STRB_GPAR0_PREF_COL0,
	STR_F_STRB_GPAR1_PREF_COL3,
	STR_F_STRB_GPAR1_PREF_COL2,
	STR_F_STRB_GPAR1_PREF_COL1,
	STR_F_STRB_GPAR1_PREF_COL0,
	STR_F_STRB_GPAR2_PREF_COL3,
	STR_F_STRB_GPAR2_PREF_COL2,
	STR_F_STRB_GPAR2_PREF_COL1,
	STR_F_STRB_GPAR2_PREF_COL0,
	STR_F_STRB_GPAR0_DEL_Y,
	STR_F_STRB_GPAR1_DEL_Y,
	STR_F_STRB_GPAR2_DEL_Y,
	STR_F_STRB_CONTROL2,
	STR_F_STRB_OUT_MU_CB,
	STR_F_STRB_OUT_MU_CR,
	STR_F_STRB_OUT_VAR_CB,
	STR_F_STRB_OUT_COV_CBCR,
	STR_F_STRB_OUT_VAR_CR,
	STR_F_STRB_OUT_DEL_U,
	STR_F_STRB_OUT_DEL_V,
	STR_F_STRB_OUT_DEL_Y,
	STR_F_STRB_OUT_NEWK,
	STR_F_STRB_OUT_YMEAN,
	STR_STRB_REG_FIELD_CNT
};

static const struct camerapp_sfr_field str_strb_fields[STR_STRB_REG_FIELD_CNT] = {
	/* field name, offset, bit width, access type, reset value */
	{"STRB_FRAME_START", 0, 1, RIW, 0x0},
	{"STRB_FRAME_SIZE_H", 16, 16, RW, 0x0},
	{"STRB_FRAME_SIZE_V", 0, 16, RW, 0x0},
	{"STRB_TILE_SIZE_H", 16, 16, RW, 0x0},
	{"STRB_TILE_SIZE_V", 0, 16, RW, 0x0},
	{"STRB_TILE_NUM_H", 8, 8, RW, 0x0},
	{"STRB_TILE_NUM_V", 0, 8, RW, 0x0},
	{"STRB_TOT_RING_LEFT", 24, 8, RW, 0x0},
	{"STRB_TOT_RING_RIGHT", 16, 8, RW, 0x0},
	{"STRB_TOT_RING_TOP", 8, 8, RW, 0x0},
	{"STRB_TOT_RING_BOTTOM", 0, 8, RW, 0x0},
	{"STRB_RING_LEFT", 24, 8, RW, 0x0},
	{"STRB_RING_RIGHT", 16, 8, RW, 0x0},
	{"STRB_RING_TOP", 8, 8, RW, 0x0},
	{"STRB_RING_BOTTOM", 0, 8, RW, 0x0},
	{"STRB_M_TILE_MODE_H", 12, 2, RW, 0x0},
	{"STRB_M_TILE_MODE_V", 8, 2, RW, 0x0},
	{"STRB_TILE_ASYM_MODE", 4, 1, RW, 0x0},
	{"STRB_TILE_MANUAL_MODE", 0, 1, RW, 0x0},
	{"STRB_M_TILE_X", 16, 16, RW, 0x0},
	{"STRB_M_TILE_Y", 0, 16, RW, 0x0},
	{"STRB_DBG_IN_HCNT", 16, 16, RWI, 0x0},
	{"STRB_DBG_IN_VCNT", 0, 16, RWI, 0x0},
	{"STRB_DBG_OUT_HCNT", 16, 16, RWI, 0x0},
	{"STRB_DBG_OUT_VCNT", 0, 16, RWI, 0x0},
	{"STRB_DBG_TILE_HCNT", 8, 8, RWI, 0x0},
	{"STRB_DBG_TILE_VCNT", 0, 8, RWI, 0x0},
	{"STRB_DBG_FRAME_CNT", 0, 4, RWI, 0x0},
	{"STRB_DBG_IN_CNT_SEL", 4, 4, RW, 0x0},
	{"STRB_DBG_OUT_CNT_SEL", 0, 4, RW, 0x0},
	{"STRB_SECOND", 24, 1, RW, 0x0},
	{"STRB_RES_DELARR", 20, 1, RW, 0x0},
	{"STRB_PREVIEW", 16, 1, RW, 0x0},
	{"STRB_PARAM_IN_REG", 12, 1, RW, 0x0},
	{"STRB_GYRO", 8, 3, RW, 0x0},
	{"STRB_CAM_TYPE", 4, 2, RW, 0x0},
	{"STRB_REVERSE_UV", 0, 1, RW, 0x0},
	{"STRB_FACE_NUMBER", 0, 3, RW, 0x0},
	{"STRB_FALSE_COV_DIV", 8, 8, RWI, 0x0},
	{"STRB_FALSE_COV", 0, 8, RWI, 0x0},
	{"STRB_COVSCALE", 0, 13, RW, 0x0},
	{"STRB_IN_DIST_TH", 0, 12, RW, 0x0},
	{"STRB_MU_YS", 16, 13, RW, 0x0},
	{"STRB_MU_YE", 0, 13, RW, 0x0},
	{"STRB_YINTERP_PARAM", 16, 4, RW, 0x0},
	{"STRB_INV_MU_YSE", 0, 16, RW, 0x0},
	{"STRB_MUL_K", 0, 8, RW, 0x0},
	{"STRB_NUM_GROUP", 0, 2, RW, 0x0},
	{"STRB_GPAR0_MU1", 16, 12, RW, 0x0},
	{"STRB_GPAR0_MU0", 0, 12, RW, 0x0},
	{"STRB_GPAR0_MU2", 0, 12, RW, 0x0},
	{"STRB_GPAR0_INVCOV01", 16, 15, RW, 0x0},
	{"STRB_GPAR0_INVCOV00", 0, 15, RW, 0x0},
	{"STRB_GPAR0_INVCOV02", 0, 15, RW, 0x0},
	{"STRB_GPAR0_INVCOV11", 16, 15, RW, 0x0},
	{"STRB_GPAR0_INVCOV10", 0, 15, RW, 0x0},
	{"STRB_GPAR0_INVCOV12", 0, 15, RW, 0x0},
	{"STRB_GPAR0_INVCOV21", 16, 15, RW, 0x0},
	{"STRB_GPAR0_INVCOV20", 0, 15, RW, 0x0},
	{"STRB_GPAR0_INVCOV22", 0, 15, RW, 0x0},
	{"STRB_GPAR1_MU1", 16, 12, RW, 0x0},
	{"STRB_GPAR1_MU0", 0, 12, RW, 0x0},
	{"STRB_GPAR1_MU2", 0, 12, RW, 0x0},
	{"STRB_GPAR1_INVCOV01", 16, 15, RW, 0x0},
	{"STRB_GPAR1_INVCOV00", 0, 15, RW, 0x0},
	{"STRB_GPAR1_INVCOV02", 0, 15, RW, 0x0},
	{"STRB_GPAR1_INVCOV11", 16, 15, RW, 0x0},
	{"STRB_GPAR1_INVCOV10", 0, 15, RW, 0x0},
	{"STRB_GPAR1_INVCOV12", 0, 15, RW, 0x0},
	{"STRB_GPAR1_INVCOV21", 16, 15, RW, 0x0},
	{"STRB_GPAR1_INVCOV20", 0, 15, RW, 0x0},
	{"STRB_GPAR1_INVCOV22", 0, 15, RW, 0x0},
	{"STRB_GPAR2_MU1", 16, 12, RW, 0x0},
	{"STRB_GPAR2_MU0", 0, 12, RW, 0x0},
	{"STRB_GPAR2_MU2", 0, 12, RW, 0x0},
	{"STRB_GPAR2_INVCOV01", 16, 15, RW, 0x0},
	{"STRB_GPAR2_INVCOV00", 0, 15, RW, 0x0},
	{"STRB_GPAR2_INVCOV02", 0, 15, RW, 0x0},
	{"STRB_GPAR2_INVCOV11", 16, 15, RW, 0x0},
	{"STRB_GPAR2_INVCOV10", 0, 15, RW, 0x0},
	{"STRB_GPAR2_INVCOV12", 0, 15, RW, 0x0},
	{"STRB_GPAR2_INVCOV21", 16, 15, RW, 0x0},
	{"STRB_GPAR2_INVCOV20", 0, 15, RW, 0x0},
	{"STRB_GPAR2_INVCOV22", 0, 15, RW, 0x0},
	{"STRB_GPAR0_PREF_COL3", 24, 8, RW, 0x0},
	{"STRB_GPAR0_PREF_COL2", 16, 8, RW, 0x0},
	{"STRB_GPAR0_PREF_COL1", 8, 8, RW, 0x0},
	{"STRB_GPAR0_PREF_COL0", 0, 8, RW, 0x0},
	{"STRB_GPAR1_PREF_COL3", 24, 8, RW, 0x0},
	{"STRB_GPAR1_PREF_COL2", 16, 8, RW, 0x0},
	{"STRB_GPAR1_PREF_COL1", 8, 8, RW, 0x0},
	{"STRB_GPAR1_PREF_COL0", 0, 8, RW, 0x0},
	{"STRB_GPAR2_PREF_COL3", 24, 8, RW, 0x0},
	{"STRB_GPAR2_PREF_COL2", 16, 8, RW, 0x0},
	{"STRB_GPAR2_PREF_COL1", 8, 8, RW, 0x0},
	{"STRB_GPAR2_PREF_COL0", 0, 8, RW, 0x0},
	{"STRB_GPAR0_DEL_Y", 0, 9, RW, 0x0},
	{"STRB_GPAR1_DEL_Y", 0, 9, RW, 0x0},
	{"STRB_GPAR2_DEL_Y", 0, 9, RW, 0x0},
	{"STRB_CONTROL2", 0, 16, RW, 0x0},
	{"STRB_OUT_MU_CB", 16, 12, RWI, 0x0},
	{"STRB_OUT_MU_CR", 0, 12, RWI, 0x0},
	{"STRB_OUT_VAR_CB", 0, 31, RWI, 0x0},
	{"STRB_OUT_COV_CBCR", 0, 32, RWI, 0x0},
	{"STRB_OUT_VAR_CR", 0, 31, RWI, 0x0},
	{"STRB_OUT_DEL_U", 16, 13, RWI, 0x0},
	{"STRB_OUT_DEL_V", 0, 13, RWI, 0x0},
	{"STRB_OUT_DEL_Y", 0, 9, RWI, 0x0},
	{"STRB_OUT_NEWK", 0, 8, RWI, 0x0},
	{"STRB_OUT_YMEAN", 0, 12, RWI, 0x0},
};

enum str_strc_reg_name {
	STR_R_STRC_FRAME_START,
	STR_R_STRC_TILE_CTRL_FRAME_SIZE,
	STR_R_STRC_TILE_CTRL_TILE_SIZE,
	STR_R_STRC_TILE_CTRL_TILE_NUM,
	STR_R_STRC_TILE_CTRL_TOT_RING,
	STR_R_STRC_TILE_CTRL_RING,
	STR_R_STRC_TILE_CTRL_MODE,
	STR_R_STRC_TILE_CTRL_TILE_POS,
	STR_R_STRC_TILE_CTRL_DBG_IN,
	STR_R_STRC_TILE_CTRL_DBG_OUT,
	STR_R_STRC_TILE_CTRL_DBG_TILE,
	STR_R_STRC_TILE_CTRL_DBG_FRAME,
	STR_R_STRC_TILE_CTRL_DBG_CNT_SEL,
	STR_R_STRC_CTRL,
	STR_R_STRC_FACE_NUMBER,
	STR_R_STRC_FALSE_FACE,
	STR_R_STRC_CLIP_RATIO,
	STR_R_STRC_MASK_MUL,
	STR_R_STRC_INVS_X,
	STR_R_STRC_INVS_Y,
	STR_R_STRC_FACE_POS_V,
	STR_R_STRC_FACE_POS_H,
	STR_R_STRC_ROI_POS_V,
	STR_R_STRC_ROI_POS_H,
	STR_R_STRC_IN_MU,
	STR_R_STRC_IN_VAR_CB,
	STR_R_STRC_IN_COV,
	STR_R_STRC_IN_VAR_CR,
	STR_R_STRC_IN_DEL_UV,
	STR_R_STRC_IN_DEL_Y,
	STR_R_STRC_IN_NEWK,
	STR_R_STRC_IN_YMEAN,
	STR_STRC_REG_CNT
};

static const struct camerapp_sfr_reg str_strc_regs[STR_STRC_REG_CNT] = {
	{0x6800, "STRC_FRAME_START"},
	{0x6804, "STRC_TILE_CTRL_FRAME_SIZE"},
	{0x6810, "STRC_TILE_CTRL_TILE_SIZE"},
	{0x6814, "STRC_TILE_CTRL_TILE_NUM"},
	{0x6818, "STRC_TILE_CTRL_TOT_RING"},
	{0x681C, "STRC_TILE_CTRL_RING"},
	{0x6820, "STRC_TILE_CTRL_MODE"},
	{0x6824, "STRC_TILE_CTRL_TILE_POS"},
	{0x6828, "STRC_TILE_CTRL_DBG_IN"},
	{0x682C, "STRC_TILE_CTRL_DBG_OUT"},
	{0x6830, "STRC_TILE_CTRL_DBG_TILE"},
	{0x6834, "STRC_TILE_CTRL_DBG_FRAME"},
	{0x6838, "STRC_TILE_CTRL_DBG_CNT_SEL"},
	{0x6840, "STRC_CTRL"},
	{0x6844, "STRC_FACE_NUMBER"},
	{0x6848, "STRC_FALSE_FACE"},
	{0x6850, "STRC_CLIP_RATIO"},
	{0x6854, "STRC_MASK_MUL"},
	{0x6858, "STRC_INVS_X"},
	{0x685C, "STRC_INVS_Y"},
	{0x6860, "STRC_FACE_POS_V"},
	{0x6864, "STRC_FACE_POS_H"},
	{0x6868, "STRC_ROI_POS_V"},
	{0x686C, "STRC_ROI_POS_H"},
	{0x6870, "STRC_IN_MU"},
	{0x6874, "STRC_IN_VAR_CB"},
	{0x6878, "STRC_IN_COV"},
	{0x687C, "STRC_IN_VAR_CR"},
	{0x6880, "STRC_IN_DEL_UV"},
	{0x6884, "STRC_IN_DEL_Y"},
	{0x6888, "STRC_IN_NEWK"},
	{0x688C, "STRC_IN_YMEAN"},
};

enum str_strc_reg_field {
	STR_F_STRC_FRAME_START,
	STR_F_STRC_FRAME_SIZE_H,
	STR_F_STRC_FRAME_SIZE_V,
	STR_F_STRC_TILE_SIZE_H,
	STR_F_STRC_TILE_SIZE_V,
	STR_F_STRC_TILE_NUM_H,
	STR_F_STRC_TILE_NUM_V,
	STR_F_STRC_TOT_RING_LEFT,
	STR_F_STRC_TOT_RING_RIGHT,
	STR_F_STRC_TOT_RING_TOP,
	STR_F_STRC_TOT_RING_BOTTOM,
	STR_F_STRC_RING_LEFT,
	STR_F_STRC_RING_RIGHT,
	STR_F_STRC_RING_TOP,
	STR_F_STRC_RING_BOTTOM,
	STR_F_STRC_M_TILE_MODE_H,
	STR_F_STRC_M_TILE_MODE_V,
	STR_F_STRC_TILE_ASYM_MODE,
	STR_F_STRC_TILE_MANUAL_MODE,
	STR_F_STRC_M_TILE_X,
	STR_F_STRC_M_TILE_Y,
	STR_F_STRC_DBG_IN_HCNT,
	STR_F_STRC_DBG_IN_VCNT,
	STR_F_STRC_DBG_OUT_HCNT,
	STR_F_STRC_DBG_OUT_VCNT,
	STR_F_STRC_DBG_TILE_HCNT,
	STR_F_STRC_DBG_TILE_VCNT,
	STR_F_STRC_DBG_FRAME_CNT,
	STR_F_STRC_DBG_IN_CNT_SEL,
	STR_F_STRC_DBG_OUT_CNT_SEL,
	STR_F_STRC_PARAM_IN_REG,
	STR_F_STRC_GYRO,
	STR_F_STRC_CAM_TYPE,
	STR_F_STRC_REVERSE_UV,
	STR_F_STRC_FACE_NUMBER,
	STR_F_STRC_FALSE_SKINDIST,
	STR_F_STRC_FALSE_DETCOV,
	STR_F_STRC_INVS_CR,
	STR_F_STRC_CLIP_RATIO,
	STR_F_STRC_MASK_MUL,
	STR_F_STRC_INVS_X,
	STR_F_STRC_INVS_Y,
	STR_F_STRC_FACE_TOP,
	STR_F_STRC_FACE_BOTTOM,
	STR_F_STRC_FACE_LEFT,
	STR_F_STRC_FACE_RIGHT,
	STR_F_STRC_ROI_TOP,
	STR_F_STRC_ROI_BOTTOM,
	STR_F_STRC_ROI_LEFT,
	STR_F_STRC_ROI_RIGHT,
	STR_F_STRC_IN_MU_CB,
	STR_F_STRC_IN_MU_CR,
	STR_F_STRC_IN_VAR_CB,
	STR_F_STRC_IN_COV_CBCR,
	STR_F_STRC_IN_VAR_CR,
	STR_F_STRC_IN_DEL_U,
	STR_F_STRC_IN_DEL_V,
	STR_F_STRC_IN_DEL_Y,
	STR_F_STRC_IN_NEWK,
	STR_F_STRC_IN_YMEAN,
	STR_STRC_REG_FIELD_CNT
};

static const struct camerapp_sfr_field str_strc_fields[STR_STRC_REG_FIELD_CNT] = {
	/* field name, offset, bit width, access type, reset value */
	{"STRC_FRAME_START", 0, 1, RIW, 0x0},
	{"STRC_FRAME_SIZE_H", 16, 16, RW, 0x0},
	{"STRC_FRAME_SIZE_V", 0, 16, RW, 0x0},
	{"STRC_TILE_SIZE_H", 16, 16, RW, 0x0},
	{"STRC_TILE_SIZE_V", 0, 16, RW, 0x0},
	{"STRC_TILE_NUM_H", 8, 8, RW, 0x0},
	{"STRC_TILE_NUM_V", 0, 8, RW, 0x0},
	{"STRC_TOT_RING_LEFT", 24, 8, RW, 0x0},
	{"STRC_TOT_RING_RIGHT", 16, 8, RW, 0x0},
	{"STRC_TOT_RING_TOP", 8, 8, RW, 0x0},
	{"STRC_TOT_RING_BOTTOM", 0, 8, RW, 0x0},
	{"STRC_RING_LEFT", 24, 8, RW, 0x0},
	{"STRC_RING_RIGHT", 16, 8, RW, 0x0},
	{"STRC_RING_TOP", 8, 8, RW, 0x0},
	{"STRC_RING_BOTTOM", 0, 8, RW, 0x0},
	{"STRC_M_TILE_MODE_H", 12, 2, RW, 0x0},
	{"STRC_M_TILE_MODE_V", 8, 2, RW, 0x0},
	{"STRC_TILE_ASYM_MODE", 4, 1, RW, 0x0},
	{"STRC_TILE_MANUAL_MODE", 0, 1, RW, 0x0},
	{"STRC_M_TILE_X", 16, 16, RW, 0x0},
	{"STRC_M_TILE_Y", 0, 16, RW, 0x0},
	{"STRC_DBG_IN_HCNT", 16, 16, RWI, 0x0},
	{"STRC_DBG_IN_VCNT", 0, 16, RWI, 0x0},
	{"STRC_DBG_OUT_HCNT", 16, 16, RWI, 0x0},
	{"STRC_DBG_OUT_VCNT", 0, 16, RWI, 0x0},
	{"STRC_DBG_TILE_HCNT", 8, 8, RWI, 0x0},
	{"STRC_DBG_TILE_VCNT", 0, 8, RWI, 0x0},
	{"STRC_DBG_FRAME_CNT", 0, 4, RWI, 0x0},
	{"STRC_DBG_IN_CNT_SEL", 4, 4, RW, 0x0},
	{"STRC_DBG_OUT_CNT_SEL", 0, 4, RW, 0x0},
	{"STRC_PARAM_IN_REG", 12, 1, RW, 0x0},
	{"STRC_GYRO", 8, 3, RW, 0x0},
	{"STRC_CAM_TYPE", 4, 2, RW, 0x0},
	{"STRC_REVERSE_UV", 0, 1, RW, 0x0},
	{"STRC_FACE_NUMBER", 0, 3, RW, 0x0},
	{"STRC_FALSE_SKINDIST", 8, 8, RWI, 0x0},
	{"STRC_FALSE_DETCOV", 0, 8, RWI, 0x0},
	{"STRC_INVS_CR", 16, 16, RW, 0x0},
	{"STRC_CLIP_RATIO", 0, 10, RW, 0x0},
	{"STRC_MASK_MUL", 0, 16, RW, 0x0},
	{"STRC_INVS_X", 0, 20, RW, 0x0},
	{"STRC_INVS_Y", 0, 20, RW, 0x0},
	{"STRC_FACE_TOP", 16, 13, RW, 0x0},
	{"STRC_FACE_BOTTOM", 0, 13, RW, 0x0},
	{"STRC_FACE_LEFT", 16, 13, RW, 0x0},
	{"STRC_FACE_RIGHT", 0, 13, RW, 0x0},
	{"STRC_ROI_TOP", 16, 13, RW, 0x0},
	{"STRC_ROI_BOTTOM", 0, 13, RW, 0x0},
	{"STRC_ROI_LEFT", 16, 13, RW, 0x0},
	{"STRC_ROI_RIGHT", 0, 13, RW, 0x0},
	{"STRC_IN_MU_CB", 16, 12, RW, 0x0},
	{"STRC_IN_MU_CR", 0, 12, RW, 0x0},
	{"STRC_IN_VAR_CB", 0, 31, RW, 0x0},
	{"STRC_IN_COV_CBCR", 0, 32, RW, 0x0},
	{"STRC_IN_VAR_CR", 0, 31, RW, 0x0},
	{"STRC_IN_DEL_U", 16, 13, RW, 0x0},
	{"STRC_IN_DEL_V", 0, 13, RW, 0x0},
	{"STRC_IN_DEL_Y", 0, 9, RW, 0x0},
	{"STRC_IN_NEWK", 0, 8, RW, 0x0},
	{"STRC_IN_YMEAN", 0, 12, RW, 0x0},
};

enum str_strd_reg_name {
	STR_R_STRD_FRAME_START,
	STR_R_STRD_TILE_CTRL_FRAME_SIZE,
	STR_R_STRD_TILE_CTRL_TILE_SIZE,
	STR_R_STRD_TILE_CTRL_TILE_NUM,
	STR_R_STRD_TILE_CTRL_TOT_RING,
	STR_R_STRD_TILE_CTRL_RING,
	STR_R_STRD_TILE_CTRL_MODE,
	STR_R_STRD_TILE_CTRL_TILE_POS,
	STR_R_STRD_TILE_CTRL_DBG_IN,
	STR_R_STRD_TILE_CTRL_DBG_OUT,
	STR_R_STRD_TILE_CTRL_DBG_TILE,
	STR_R_STRD_TILE_CTRL_DBG_FRAME,
	STR_R_STRD_CORE_ERR_MON,
	STR_R_STRD_CTRL,
	STR_R_STRD_DENOISE_KERNEL,
	STR_R_STRD_DENOISE_MUDIV,
	STR_R_STRD_DENOISE_PARAM0,
	STR_R_STRD_DENOISE_PARAM1,
	STR_STRD_REG_CNT
};

static const struct camerapp_sfr_reg str_strd_regs[STR_STRD_REG_CNT] = {
	{0x6C00, "STRD_FRAME_START"},
	{0x6C04, "STRD_TILE_CTRL_FRAME_SIZE"},
	{0x6C10, "STRD_TILE_CTRL_TILE_SIZE"},
	{0x6C14, "STRD_TILE_CTRL_TILE_NUM"},
	{0x6C18, "STRD_TILE_CTRL_TOT_RING"},
	{0x6C1C, "STRD_TILE_CTRL_RING"},
	{0x6C20, "STRD_TILE_CTRL_MODE"},
	{0x6C24, "STRD_TILE_CTRL_TILE_POS"},
	{0x6C28, "STRD_TILE_CTRL_DBG_IN"},
	{0x6C2C, "STRD_TILE_CTRL_DBG_OUT"},
	{0x6C30, "STRD_TILE_CTRL_DBG_TILE"},
	{0x6C34, "STRD_TILE_CTRL_DBG_FRAME"},
	{0x6C38, "STRD_CORE_ERR_MON"},
	{0x6C40, "STRD_CTRL"},
	{0x6C44, "STRD_DENOISE_KERNEL"},
	{0x6C48, "STRD_DENOISE_MUDIV"},
	{0x6C4C, "STRD_DENOISE_PARAM0"},
	{0x6C50, "STRD_DENOISE_PARAM1"},
};

enum str_strd_reg_field {
	STR_F_STRD_FRAME_START,
	STR_F_STRD_FRAME_SIZE_H,
	STR_F_STRD_FRAME_SIZE_V,
	STR_F_STRD_TILE_SIZE_H,
	STR_F_STRD_TILE_SIZE_V,
	STR_F_STRD_TILE_NUM_H,
	STR_F_STRD_TILE_NUM_V,
	STR_F_STRD_TOT_RING_LEFT,
	STR_F_STRD_TOT_RING_RIGHT,
	STR_F_STRD_TOT_RING_TOP,
	STR_F_STRD_TOT_RING_BOTTOM,
	STR_F_STRD_RING_LEFT,
	STR_F_STRD_RING_RIGHT,
	STR_F_STRD_RING_TOP,
	STR_F_STRD_RING_BOTTOM,
	STR_F_STRD_FRAME_RING_LEFT,
	STR_F_STRD_FRAME_RING_RIGHT,
	STR_F_STRD_FRAME_RING_TOP,
	STR_F_STRD_FRAME_RING_BOTTOM,
	STR_F_STRD_M_TILE_MODE_H,
	STR_F_STRD_M_TILE_MODE_V,
	STR_F_STRD_TILE_ASYM_MODE,
	STR_F_STRD_TILE_MANUAL_MODE,
	STR_F_STRD_M_TILE_X,
	STR_F_STRD_M_TILE_Y,
	STR_F_STRD_DBG_IN_HCNT,
	STR_F_STRD_DBG_IN_VCNT,
	STR_F_STRD_DBG_OUT_HCNT,
	STR_F_STRD_DBG_OUT_VCNT,
	STR_F_STRD_DBG_TILE_HCNT,
	STR_F_STRD_DBG_TILE_VCNT,
	STR_F_STRD_DBG_FRAME_CNT,
	STR_F_STRD_DBG_ERR_MON,
	STR_F_STRD_DENOISE_ON,
	STR_F_STRD_NO_CENTER_PIX,
	STR_F_STRD_KERNEL_SIZE,
	STR_F_STRD_DENOISE_MUDIV,
	STR_F_STRD_DENOISE_HI,
	STR_F_STRD_NON_EDGE_IN_HI,
	STR_F_STRD_DENOISE_INVMULK,
	STR_F_STRD_BLUR_ALPHA,
	STR_STRD_REG_FIELD_CNT
};

static const struct camerapp_sfr_field str_strd_fields[STR_STRD_REG_FIELD_CNT] = {
	/* field name, offset, bit width, access type, reset value */
	{"STRD_FRAME_START", 0, 1, RIW, 0x0},
	{"STRD_FRAME_SIZE_H", 16, 16, RW, 0x0},
	{"STRD_FRAME_SIZE_V", 0, 16, RW, 0x0},
	{"STRD_TILE_SIZE_H", 16, 16, RW, 0x0},
	{"STRD_TILE_SIZE_V", 0, 16, RW, 0x0},
	{"STRD_TILE_NUM_H", 8, 8, RW, 0x0},
	{"STRD_TILE_NUM_V", 0, 8, RW, 0x0},
	{"STRD_TOT_RING_LEFT", 24, 8, RW, 0x0},
	{"STRD_TOT_RING_RIGHT", 16, 8, RW, 0x0},
	{"STRD_TOT_RING_TOP", 8, 8, RW, 0x0},
	{"STRD_TOT_RING_BOTTOM", 0, 8, RW, 0x0},
	{"STRD_RING_LEFT", 24, 8, RW, 0x0},
	{"STRD_RING_RIGHT", 16, 8, RW, 0x0},
	{"STRD_RING_TOP", 8, 8, RW, 0x0},
	{"STRD_RING_BOTTOM", 0, 8, RW, 0x0},
	{"STRD_FRAME_RING_LEFT", 19, 1, RW, 0x0},
	{"STRD_FRAME_RING_RIGHT", 18, 1, RW, 0x0},
	{"STRD_FRAME_RING_TOP", 17, 1, RW, 0x0},
	{"STRD_FRAME_RING_BOTTOM", 16, 1, RW, 0x0},
	{"STRD_M_TILE_MODE_H", 12, 2, RW, 0x0},
	{"STRD_M_TILE_MODE_V", 8, 2, RW, 0x0},
	{"STRD_TILE_ASYM_MODE", 4, 1, RW, 0x0},
	{"STRD_TILE_MANUAL_MODE", 0, 1, RW, 0x0},
	{"STRD_M_TILE_X", 16, 16, RW, 0x0},
	{"STRD_M_TILE_Y", 0, 16, RW, 0x0},
	{"STRD_DBG_IN_HCNT", 16, 16, RWI, 0x0},
	{"STRD_DBG_IN_VCNT", 0, 16, RWI, 0x0},
	{"STRD_DBG_OUT_HCNT", 16, 16, RWI, 0x0},
	{"STRD_DBG_OUT_VCNT", 0, 16, RWI, 0x0},
	{"STRD_DBG_TILE_HCNT", 8, 8, RWI, 0x0},
	{"STRD_DBG_TILE_VCNT", 0, 8, RWI, 0x0},
	{"STRD_DBG_FRAME_CNT", 0, 4, RWI, 0x0},
	{"STRD_DBG_ERR_MON", 0, 8, RWI, 0x0},
	{"STRD_DENOISE_ON", 0, 1, RW, 0x0},
	{"STRD_NO_CENTER_PIX", 8, 1, RW, 0x0},
	{"STRD_KERNEL_SIZE", 0, 5, RW, 0x0},
	{"STRD_DENOISE_MUDIV", 0, 18, RW, 0x0},
	{"STRD_DENOISE_HI", 16, 8, RW, 0x0},
	{"STRD_NON_EDGE_IN_HI", 0, 10, RW, 0x0},
	{"STRD_DENOISE_INVMULK", 16, 11, RW, 0x0},
	{"STRD_BLUR_ALPHA", 0, 10, RW, 0x0},
};

enum str_cmdq_reg_name {
	STR_R_STR_CMDQ_RUN_CNT,
	STR_R_STR_CMDQ_SET_MODE,
	STR_R_STR_CMDQ_RUNSTOP,
	STR_R_STR_CMDQ_RESET,
	STR_R_STR_CMDQ_STATUS,
	STR_R_STR_CMDQ_RD_PTR,
	STR_R_STR_CMDQ_WR_PTR,
	STR_R_STR_CMDQ_FRM_MARKER,
	STR_CMDQ_REG_CNT
};

static const struct camerapp_sfr_reg str_cmdq_regs[STR_CMDQ_REG_CNT] = {
	{0x8000, "STR_CMDQ_RUN_CNT"},
	{0x8004, "STR_CMDQ_SET_MODE"},
	{0x8008, "STR_CMDQ_RUNSTOP"},
	{0x800C, "STR_CMDQ_RESET"},
	{0x8010, "STR_CMDQ_STATUS"},
	{0x8014, "STR_CMDQ_RD_PTR"},
	{0x8018, "STR_CMDQ_WR_PTR"},
	{0x8020, "STR_CMDQ_FRM_MARKER"},
};

enum str_cmdq_reg_field {
	STR_F_STR_CMDQ_FRAME_RUN_CNT,
	STR_F_STR_CMDQ_SET_MODE,
	STR_F_STR_CMDQ_RUNSTOP,
	STR_F_STR_CMDQ_RESET,
	STR_F_STR_CMDQ_STATUS,
	STR_F_STR_CMDQ_RD_PTR,
	STR_F_STR_CMDQ_WR_PTR,
	STR_F_STR_CMDQ_FRM_MARKER,
	STR_CMDQ_REG_FIELD_CNT
};

static const struct camerapp_sfr_field str_cmdq_fields[STR_CMDQ_REG_FIELD_CNT] = {
	/* field name, offset, bit width, access type, reset value */
	{"STR_CMDQ_FRAME_RUN_CNT", 0, 8, RW, 0x0},
	{"STR_CMDQ_SET_MODE", 0, 1, RW, 0x0},
	{"STR_CMDQ_RUNSTOP", 0, 1, RIW, 0x0},
	{"STR_CMDQ_RESET", 0, 1, RIW, 0x0},
	{"STR_CMDQ_STATUS", 0, 8, RWI, 0x0},
	{"STR_CMDQ_RD_PTR", 0, 13, RWI, 0x0},
	{"STR_CMDQ_WR_PTR", 0, 13, RWI, 0x0},
	{"STR_CMDQ_FRM_MARKER", 0, 1, RW, 0x0},
};

#endif //CAMERAPP_STR_SFR_V1_0_0_H
