hal/hal_irq.o: ../hal/hal_irq.c \
 D:\School\ECEN499\GitHub\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\uart_test_files\uart_test_routine.h \
 D:\School\ECEN499\GitHub\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\drivers\CoreUARTapb/core_uart_apb.h \
 d:\school\ecen499\github\softconsole\nasa_risc-v_tmr_test_prog\hal\cpu_types.h \
 ../hal/hal.h ../hal/cpu_types.h ../hal/hw_reg_access.h \
 D:\School\ECEN499\GitHub\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/riscv_hal.h \
 D:\School\ECEN499\GitHub\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/riscv_plic.h \
 D:\School\ECEN499\GitHub\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/encoding.h

D:\School\ECEN499\GitHub\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\uart_test_files\uart_test_routine.h:

D:\School\ECEN499\GitHub\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\drivers\CoreUARTapb/core_uart_apb.h:

d:\school\ecen499\github\softconsole\nasa_risc-v_tmr_test_prog\hal\cpu_types.h:

../hal/hal.h:

../hal/cpu_types.h:

../hal/hw_reg_access.h:

D:\School\ECEN499\GitHub\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/riscv_hal.h:

D:\School\ECEN499\GitHub\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/riscv_plic.h:

D:\School\ECEN499\GitHub\SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/encoding.h:
