<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pucdata.c source code [netbsd/sys/dev/pci/pucdata.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pucdata.c'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pucdata.c.html'>pucdata.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pucdata.c,v 1.104 2019/05/02 21:33:12 jdolecek Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998, 1999 Christopher G. Demetriou.  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="15">15</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="16">16</th><td><i> *      This product includes software developed by Christopher G. Demetriou</i></td></tr>
<tr><th id="17">17</th><td><i> *	for the NetBSD Project.</i></td></tr>
<tr><th id="18">18</th><td><i> * 4. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="19">19</th><td><i> *    derived from this software without specific prior written permission</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="22">22</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="23">23</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="24">24</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="25">25</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="26">26</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="27">27</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="28">28</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="29">29</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="30">30</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/*</i></td></tr>
<tr><th id="34">34</th><td><i> * PCI "universal" communications card driver configuration data (used to</i></td></tr>
<tr><th id="35">35</th><td><i> * match/attach the cards).</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../sys/cdefs.h.html">&lt;sys/cdefs.h&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><a class="macro" href="../../sys/cdefs_elf.h.html#156" title="__asm(&quot;.pushsection &quot; &quot;.ident&quot; &quot;\n&quot; &quot;.asciz \&quot;&quot; &quot;$NetBSD: pucdata.c,v 1.104 2019/05/02 21:33:12 jdolecek Exp $&quot; &quot;\&quot;\n&quot; &quot;.popsection&quot;)" data-ref="_M/__KERNEL_RCSID">__KERNEL_RCSID</a>(<var>0</var>, <q>"$NetBSD: pucdata.c,v 1.104 2019/05/02 21:33:12 jdolecek Exp $"</q>);</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../sys/param.h.html">&lt;sys/param.h&gt;</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../sys/systm.h.html">&lt;sys/systm.h&gt;</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../sys/device.h.html">&lt;sys/device.h&gt;</a></u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="pcidevs.h.html">&lt;dev/pci/pcidevs.h&gt;</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="pcireg.h.html">&lt;dev/pci/pcireg.h&gt;</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="pcivar.h.html">&lt;dev/pci/pcivar.h&gt;</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="pucvar.h.html">&lt;dev/pci/pucvar.h&gt;</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../ic/comreg.h.html">&lt;dev/ic/comreg.h&gt;</a></u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><em>const</em> <b>struct</b> <a class="type" href="pucvar.h.html#puc_device_description" title='puc_device_description' data-ref="puc_device_description" data-ref-filename="puc_device_description">puc_device_description</a> <dfn class="decl def" id="puc_devices" title='puc_devices' data-ref="puc_devices" data-ref-filename="puc_devices">puc_devices</dfn>[] = {</td></tr>
<tr><th id="52">52</th><td>	<i>/*</i></td></tr>
<tr><th id="53">53</th><td><i>	 * Advantech multi serial cards</i></td></tr>
<tr><th id="54">54</th><td><i>	 */</i></td></tr>
<tr><th id="55">55</th><td>	<i>/* Advantech PCI-1604UP 2 UARTs based on OX16PCI952 */</i></td></tr>
<tr><th id="56">56</th><td>	{   <q>"Advantech PCI-1604UP UARTs"</q>,</td></tr>
<tr><th id="57">57</th><td>	    {	<a class="macro" href="pcidevs.h.html#570" title="0x13fe" data-ref="_M/PCI_VENDOR_ADVANTECH">PCI_VENDOR_ADVANTECH</a>,	<a class="macro" href="pcidevs.h.html#821" title="0x1604" data-ref="_M/PCI_PRODUCT_ADVANTECH_PCI1604">PCI_PRODUCT_ADVANTECH_PCI1604</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="58">58</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0x0</var>,	<var>0x0</var> },</td></tr>
<tr><th id="59">59</th><td>	    {</td></tr>
<tr><th id="60">60</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="61">61</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="62">62</th><td>	    },</td></tr>
<tr><th id="63">63</th><td>	},</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>	{   <q>"Advantech PCI-1610 UARTs"</q>,</td></tr>
<tr><th id="66">66</th><td>	    {	<a class="macro" href="pcidevs.h.html#570" title="0x13fe" data-ref="_M/PCI_VENDOR_ADVANTECH">PCI_VENDOR_ADVANTECH</a>,	<a class="macro" href="pcidevs.h.html#820" title="0x1600" data-ref="_M/PCI_PRODUCT_ADVANTECH_PCI1600">PCI_PRODUCT_ADVANTECH_PCI1600</a>,</td></tr>
<tr><th id="67">67</th><td>		<a class="macro" href="pcidevs.h.html#822" title="0x1610" data-ref="_M/PCI_PRODUCT_ADVANTECH_PCI1610">PCI_PRODUCT_ADVANTECH_PCI1610</a>,	<var>0x0</var> },</td></tr>
<tr><th id="68">68</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0x0</var> },</td></tr>
<tr><th id="69">69</th><td>	    {</td></tr>
<tr><th id="70">70</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="71">71</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="72">72</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="73">73</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="74">74</th><td>	    },</td></tr>
<tr><th id="75">75</th><td>	},</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>	{   <q>"Advantech PCI-1612 UARTs"</q>,</td></tr>
<tr><th id="78">78</th><td>	    {	<a class="macro" href="pcidevs.h.html#570" title="0x13fe" data-ref="_M/PCI_VENDOR_ADVANTECH">PCI_VENDOR_ADVANTECH</a>,	<a class="macro" href="pcidevs.h.html#820" title="0x1600" data-ref="_M/PCI_PRODUCT_ADVANTECH_PCI1600">PCI_PRODUCT_ADVANTECH_PCI1600</a>,</td></tr>
<tr><th id="79">79</th><td>		<a class="macro" href="pcidevs.h.html#823" title="0x1612" data-ref="_M/PCI_PRODUCT_ADVANTECH_PCI1612">PCI_PRODUCT_ADVANTECH_PCI1612</a>,	<var>0x0</var> },</td></tr>
<tr><th id="80">80</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0x0</var> },</td></tr>
<tr><th id="81">81</th><td>	    {</td></tr>
<tr><th id="82">82</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="83">83</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="84">84</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="85">85</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="86">86</th><td>	    },</td></tr>
<tr><th id="87">87</th><td>	},</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>	<i>/* The use of subvendor ID is bit strange... */</i></td></tr>
<tr><th id="90">90</th><td>	{   <q>"Advantech PCI-1620 (1-4) UARTs"</q>,</td></tr>
<tr><th id="91">91</th><td>	    {	<a class="macro" href="pcidevs.h.html#570" title="0x13fe" data-ref="_M/PCI_VENDOR_ADVANTECH">PCI_VENDOR_ADVANTECH</a>,	<a class="macro" href="pcidevs.h.html#820" title="0x1600" data-ref="_M/PCI_PRODUCT_ADVANTECH_PCI1600">PCI_PRODUCT_ADVANTECH_PCI1600</a>,</td></tr>
<tr><th id="92">92</th><td>		<a class="macro" href="pcidevs.h.html#824" title="0x1620" data-ref="_M/PCI_PRODUCT_ADVANTECH_PCI1620">PCI_PRODUCT_ADVANTECH_PCI1620</a>,	<var>0x0</var> },</td></tr>
<tr><th id="93">93</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0x0</var> },</td></tr>
<tr><th id="94">94</th><td>	    {</td></tr>
<tr><th id="95">95</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="96">96</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="97">97</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="98">98</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="99">99</th><td>	    },</td></tr>
<tr><th id="100">100</th><td>	},</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>	<i>/* The use of subvendor ID is bit strange... */</i></td></tr>
<tr><th id="103">103</th><td>	{   <q>"Advantech PCI-1620 (5-8) UARTs"</q>,</td></tr>
<tr><th id="104">104</th><td>	    {	<a class="macro" href="pcidevs.h.html#570" title="0x13fe" data-ref="_M/PCI_VENDOR_ADVANTECH">PCI_VENDOR_ADVANTECH</a>,	<a class="macro" href="pcidevs.h.html#825" title="0x16ff" data-ref="_M/PCI_PRODUCT_ADVANTECH_PCI1620_1">PCI_PRODUCT_ADVANTECH_PCI1620_1</a>,</td></tr>
<tr><th id="105">105</th><td>		<a class="macro" href="pcidevs.h.html#824" title="0x1620" data-ref="_M/PCI_PRODUCT_ADVANTECH_PCI1620">PCI_PRODUCT_ADVANTECH_PCI1620</a>,	<var>0x0</var> },</td></tr>
<tr><th id="106">106</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0x0</var> },</td></tr>
<tr><th id="107">107</th><td>	    {</td></tr>
<tr><th id="108">108</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>2</var> },</td></tr>
<tr><th id="109">109</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>2</var> },</td></tr>
<tr><th id="110">110</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>2</var> },</td></tr>
<tr><th id="111">111</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>2</var> },</td></tr>
<tr><th id="112">112</th><td>	    },</td></tr>
<tr><th id="113">113</th><td>	},</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>	<i>/*</i></td></tr>
<tr><th id="116">116</th><td><i>	 * Addi-Data APCI-7800 8-port serial card.</i></td></tr>
<tr><th id="117">117</th><td><i>	 * Uses an AMCC chip as PCI bridge.</i></td></tr>
<tr><th id="118">118</th><td><i>	 */</i></td></tr>
<tr><th id="119">119</th><td>	{   <q>"Addi-Data APCI-7800"</q>,</td></tr>
<tr><th id="120">120</th><td>	    {   <a class="macro" href="pcidevs.h.html#292" title="0x10e8" data-ref="_M/PCI_VENDOR_AMCIRCUITS">PCI_VENDOR_AMCIRCUITS</a>, <a class="macro" href="pcidevs.h.html#1782" title="0x818e" data-ref="_M/PCI_PRODUCT_AMCIRCUITS_ADDI7800">PCI_PRODUCT_AMCIRCUITS_ADDI7800</a>, <var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="121">121</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="122">122</th><td>	    {</td></tr>
<tr><th id="123">123</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="124">124</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="125">125</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="126">126</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="127">127</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="128">128</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="129">129</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="130">130</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="131">131</th><td>	    },</td></tr>
<tr><th id="132">132</th><td>	},</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>	<i>/*</i></td></tr>
<tr><th id="135">135</th><td><i>	 * Amazon.com EC2 virtual 16650-compatible PCI serial device.</i></td></tr>
<tr><th id="136">136</th><td><i>	 */</i></td></tr>
<tr><th id="137">137</th><td>	{   <q>"Amazon.com EC2 Serial"</q>,</td></tr>
<tr><th id="138">138</th><td>	    {	<a class="macro" href="pcidevs.h.html#660" title="0x1d0f" data-ref="_M/PCI_VENDOR_AMAZON">PCI_VENDOR_AMAZON</a>, <a class="macro" href="pcidevs.h.html#968" title="0x8250" data-ref="_M/PCI_PRODUCT_AMAZON_UART">PCI_PRODUCT_AMAZON_UART</a>,	<var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="139">139</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,					<var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="140">140</th><td>	    {</td></tr>
<tr><th id="141">141</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="142">142</th><td>	    }</td></tr>
<tr><th id="143">143</th><td>	},</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>	<i>/* Avlab Technology, Inc. PCI 2 Serial: 2S */</i></td></tr>
<tr><th id="146">146</th><td>	{   <q>"Avlab PCI 2 Serial"</q>,</td></tr>
<tr><th id="147">147</th><td>	    {	<a class="macro" href="pcidevs.h.html#588" title="0x14db" data-ref="_M/PCI_VENDOR_AVLAB">PCI_VENDOR_AVLAB</a>, <a class="macro" href="pcidevs.h.html#1836" title="0x2130" data-ref="_M/PCI_PRODUCT_AVLAB_PCI2S">PCI_PRODUCT_AVLAB_PCI2S</a>,	<var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="148">148</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,					<var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="149">149</th><td>	    {</td></tr>
<tr><th id="150">150</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="151">151</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="152">152</th><td>	    },</td></tr>
<tr><th id="153">153</th><td>	},</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>	<i>/* Avlab Technology, Inc. Low Profile PCI 4 Serial: 4S */</i></td></tr>
<tr><th id="156">156</th><td>	{   <q>"Avlab Low Profile PCI 4 Serial"</q>,</td></tr>
<tr><th id="157">157</th><td>	    {	<a class="macro" href="pcidevs.h.html#588" title="0x14db" data-ref="_M/PCI_VENDOR_AVLAB">PCI_VENDOR_AVLAB</a>, <a class="macro" href="pcidevs.h.html#1837" title="0x2150" data-ref="_M/PCI_PRODUCT_AVLAB_LPPCI4S">PCI_PRODUCT_AVLAB_LPPCI4S</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="158">158</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="159">159</th><td>	    {</td></tr>
<tr><th id="160">160</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="161">161</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="162">162</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="163">163</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="164">164</th><td>	    },</td></tr>
<tr><th id="165">165</th><td>	},</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>	<i>/* Avlab Technology, Inc. Low Profile PCI 4 Serial: 4S */</i></td></tr>
<tr><th id="168">168</th><td>	{   <q>"Avlab Low Profile PCI 4 Serial"</q>,</td></tr>
<tr><th id="169">169</th><td>	    {	<a class="macro" href="pcidevs.h.html#588" title="0x14db" data-ref="_M/PCI_VENDOR_AVLAB">PCI_VENDOR_AVLAB</a>, <a class="macro" href="pcidevs.h.html#1838" title="0x2152" data-ref="_M/PCI_PRODUCT_AVLAB_LPPCI4S_2">PCI_PRODUCT_AVLAB_LPPCI4S_2</a>,	<var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="170">170</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,					<var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="171">171</th><td>	    {</td></tr>
<tr><th id="172">172</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="173">173</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="174">174</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="175">175</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="176">176</th><td>	    },</td></tr>
<tr><th id="177">177</th><td>	},</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>	<i>/*</i></td></tr>
<tr><th id="180">180</th><td><i>	 * B&amp;B Electronics MIPort Serial cards.</i></td></tr>
<tr><th id="181">181</th><td><i>	 */</i></td></tr>
<tr><th id="182">182</th><td>	{   <q>"BBELEC ISOLATED_2_PORT"</q>,</td></tr>
<tr><th id="183">183</th><td>	    {	<a class="macro" href="pcidevs.h.html#638" title="0x1896" data-ref="_M/PCI_VENDOR_BBELEC">PCI_VENDOR_BBELEC</a>, <a class="macro" href="pcidevs.h.html#1862" title="0x4212" data-ref="_M/PCI_PRODUCT_BBELEC_ISOLATED_2_PORT">PCI_PRODUCT_BBELEC_ISOLATED_2_PORT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="184">184</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="185">185</th><td>	    {</td></tr>
<tr><th id="186">186</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0000</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="187">187</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0200</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="188">188</th><td>	    },</td></tr>
<tr><th id="189">189</th><td>	},</td></tr>
<tr><th id="190">190</th><td>	{   <q>"BBELEC ISOLATED_4_PORT"</q>,</td></tr>
<tr><th id="191">191</th><td>	    {	<a class="macro" href="pcidevs.h.html#638" title="0x1896" data-ref="_M/PCI_VENDOR_BBELEC">PCI_VENDOR_BBELEC</a>, <a class="macro" href="pcidevs.h.html#1863" title="0x4214" data-ref="_M/PCI_PRODUCT_BBELEC_ISOLATED_4_PORT">PCI_PRODUCT_BBELEC_ISOLATED_4_PORT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="192">192</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="193">193</th><td>	    {</td></tr>
<tr><th id="194">194</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0000</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="195">195</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0200</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="196">196</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0400</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="197">197</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0600</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="198">198</th><td>	    },</td></tr>
<tr><th id="199">199</th><td>	},</td></tr>
<tr><th id="200">200</th><td>	{   <q>"BBELEC ISOLATED_8_PORT"</q>,</td></tr>
<tr><th id="201">201</th><td>	    {	<a class="macro" href="pcidevs.h.html#638" title="0x1896" data-ref="_M/PCI_VENDOR_BBELEC">PCI_VENDOR_BBELEC</a>, <a class="macro" href="pcidevs.h.html#1864" title="0x4218" data-ref="_M/PCI_PRODUCT_BBELEC_ISOLATED_8_PORT">PCI_PRODUCT_BBELEC_ISOLATED_8_PORT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="202">202</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="203">203</th><td>	    {</td></tr>
<tr><th id="204">204</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0000</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="205">205</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0200</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="206">206</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0400</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="207">207</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0600</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="208">208</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0800</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="209">209</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0a00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="210">210</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0c00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="211">211</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0e00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="212">212</th><td>	    },</td></tr>
<tr><th id="213">213</th><td>	},</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>	<i>/*</i></td></tr>
<tr><th id="216">216</th><td><i>	 * Comtrol</i></td></tr>
<tr><th id="217">217</th><td><i>	 */</i></td></tr>
<tr><th id="218">218</th><td>	{   <q>"Comtrol RocketPort 550/8 RJ11 part A"</q>,</td></tr>
<tr><th id="219">219</th><td>	    {	<a class="macro" href="pcidevs.h.html#508" title="0x11fe" data-ref="_M/PCI_VENDOR_COMTROL">PCI_VENDOR_COMTROL</a>, <a class="macro" href="pcidevs.h.html#2341" title="0x8010" data-ref="_M/PCI_PRODUCT_COMTROL_ROCKETPORT550811A">PCI_PRODUCT_COMTROL_ROCKETPORT550811A</a>,</td></tr>
<tr><th id="220">220</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="221">221</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var> },</td></tr>
<tr><th id="222">222</th><td>	    {</td></tr>
<tr><th id="223">223</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="224">224</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="225">225</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="226">226</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="227">227</th><td>	    },</td></tr>
<tr><th id="228">228</th><td>	},</td></tr>
<tr><th id="229">229</th><td>	{   <q>"Comtrol RocketPort 550/8 RJ11 part B"</q>,</td></tr>
<tr><th id="230">230</th><td>	    {	<a class="macro" href="pcidevs.h.html#508" title="0x11fe" data-ref="_M/PCI_VENDOR_COMTROL">PCI_VENDOR_COMTROL</a>, <a class="macro" href="pcidevs.h.html#2342" title="0x8011" data-ref="_M/PCI_PRODUCT_COMTROL_ROCKETPORT550811B">PCI_PRODUCT_COMTROL_ROCKETPORT550811B</a>,</td></tr>
<tr><th id="231">231</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="232">232</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var> },</td></tr>
<tr><th id="233">233</th><td>	    {</td></tr>
<tr><th id="234">234</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="235">235</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="236">236</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="237">237</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="238">238</th><td>	    },</td></tr>
<tr><th id="239">239</th><td>	},</td></tr>
<tr><th id="240">240</th><td>	{   <q>"Comtrol RocketPort 550/8 Octa part A"</q>,</td></tr>
<tr><th id="241">241</th><td>	    {	<a class="macro" href="pcidevs.h.html#508" title="0x11fe" data-ref="_M/PCI_VENDOR_COMTROL">PCI_VENDOR_COMTROL</a>, <a class="macro" href="pcidevs.h.html#2343" title="0x8012" data-ref="_M/PCI_PRODUCT_COMTROL_ROCKETPORT5508OA">PCI_PRODUCT_COMTROL_ROCKETPORT5508OA</a>,</td></tr>
<tr><th id="242">242</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="243">243</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var> },</td></tr>
<tr><th id="244">244</th><td>	    {</td></tr>
<tr><th id="245">245</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="246">246</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="247">247</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="248">248</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="249">249</th><td>	    },</td></tr>
<tr><th id="250">250</th><td>	},</td></tr>
<tr><th id="251">251</th><td>	{   <q>"Comtrol RocketPort 550/8 Octa part B"</q>,</td></tr>
<tr><th id="252">252</th><td>	    {	<a class="macro" href="pcidevs.h.html#508" title="0x11fe" data-ref="_M/PCI_VENDOR_COMTROL">PCI_VENDOR_COMTROL</a>, <a class="macro" href="pcidevs.h.html#2344" title="0x8013" data-ref="_M/PCI_PRODUCT_COMTROL_ROCKETPORT5508OB">PCI_PRODUCT_COMTROL_ROCKETPORT5508OB</a>,</td></tr>
<tr><th id="253">253</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="254">254</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var> },</td></tr>
<tr><th id="255">255</th><td>	    {</td></tr>
<tr><th id="256">256</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="257">257</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="258">258</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="259">259</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="260">260</th><td>	    },</td></tr>
<tr><th id="261">261</th><td>	},</td></tr>
<tr><th id="262">262</th><td>	{   <q>"Comtrol RocketPort 550/4 RJ45"</q>,</td></tr>
<tr><th id="263">263</th><td>	    {	<a class="macro" href="pcidevs.h.html#508" title="0x11fe" data-ref="_M/PCI_VENDOR_COMTROL">PCI_VENDOR_COMTROL</a>, <a class="macro" href="pcidevs.h.html#2345" title="0x8014" data-ref="_M/PCI_PRODUCT_COMTROL_ROCKETPORT5504">PCI_PRODUCT_COMTROL_ROCKETPORT5504</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="264">264</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var> },</td></tr>
<tr><th id="265">265</th><td>	    {</td></tr>
<tr><th id="266">266</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="267">267</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="268">268</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="269">269</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="270">270</th><td>	    },</td></tr>
<tr><th id="271">271</th><td>	},</td></tr>
<tr><th id="272">272</th><td>	{   <q>"Comtrol RocketPort 550/Quad"</q>,</td></tr>
<tr><th id="273">273</th><td>	    {	<a class="macro" href="pcidevs.h.html#508" title="0x11fe" data-ref="_M/PCI_VENDOR_COMTROL">PCI_VENDOR_COMTROL</a>, <a class="macro" href="pcidevs.h.html#2346" title="0x8015" data-ref="_M/PCI_PRODUCT_COMTROL_ROCKETPORT550Q">PCI_PRODUCT_COMTROL_ROCKETPORT550Q</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="274">274</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var> },</td></tr>
<tr><th id="275">275</th><td>	    {</td></tr>
<tr><th id="276">276</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="277">277</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="278">278</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="279">279</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="280">280</th><td>	    },</td></tr>
<tr><th id="281">281</th><td>	},</td></tr>
<tr><th id="282">282</th><td>	{   <q>"Comtrol RocketPort 550/16 part A"</q>,</td></tr>
<tr><th id="283">283</th><td>	    {	<a class="macro" href="pcidevs.h.html#508" title="0x11fe" data-ref="_M/PCI_VENDOR_COMTROL">PCI_VENDOR_COMTROL</a>, <a class="macro" href="pcidevs.h.html#2347" title="0x8016" data-ref="_M/PCI_PRODUCT_COMTROL_ROCKETPORT55016A">PCI_PRODUCT_COMTROL_ROCKETPORT55016A</a>,</td></tr>
<tr><th id="284">284</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="285">285</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var> },</td></tr>
<tr><th id="286">286</th><td>	    {</td></tr>
<tr><th id="287">287</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="288">288</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="289">289</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="290">290</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="291">291</th><td>	    },</td></tr>
<tr><th id="292">292</th><td>	},</td></tr>
<tr><th id="293">293</th><td>	{   <q>"Comtrol RocketPort 550/16 part B"</q>,</td></tr>
<tr><th id="294">294</th><td>	    {	<a class="macro" href="pcidevs.h.html#508" title="0x11fe" data-ref="_M/PCI_VENDOR_COMTROL">PCI_VENDOR_COMTROL</a>, <a class="macro" href="pcidevs.h.html#2348" title="0x8017" data-ref="_M/PCI_PRODUCT_COMTROL_ROCKETPORT55016B">PCI_PRODUCT_COMTROL_ROCKETPORT55016B</a>,</td></tr>
<tr><th id="295">295</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="296">296</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var> },</td></tr>
<tr><th id="297">297</th><td>	    {</td></tr>
<tr><th id="298">298</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="299">299</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="300">300</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="301">301</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="302">302</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="303">303</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="304">304</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="305">305</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="306">306</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x40</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="307">307</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x48</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="308">308</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x50</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="309">309</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x58</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="310">310</th><td>	    },</td></tr>
<tr><th id="311">311</th><td>	},</td></tr>
<tr><th id="312">312</th><td>	{   <q>"Comtrol RocketPort 550/8 part A"</q>,</td></tr>
<tr><th id="313">313</th><td>	    {	<a class="macro" href="pcidevs.h.html#508" title="0x11fe" data-ref="_M/PCI_VENDOR_COMTROL">PCI_VENDOR_COMTROL</a>, <a class="macro" href="pcidevs.h.html#2349" title="0x8018" data-ref="_M/PCI_PRODUCT_COMTROL_ROCKETPORT5508A">PCI_PRODUCT_COMTROL_ROCKETPORT5508A</a>,</td></tr>
<tr><th id="314">314</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="315">315</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var> },</td></tr>
<tr><th id="316">316</th><td>	    {</td></tr>
<tr><th id="317">317</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="318">318</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="319">319</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="320">320</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="321">321</th><td>	    },</td></tr>
<tr><th id="322">322</th><td>	},</td></tr>
<tr><th id="323">323</th><td>	{   <q>"Comtrol RocketPort 550/8 part B"</q>,</td></tr>
<tr><th id="324">324</th><td>	    {	<a class="macro" href="pcidevs.h.html#508" title="0x11fe" data-ref="_M/PCI_VENDOR_COMTROL">PCI_VENDOR_COMTROL</a>, <a class="macro" href="pcidevs.h.html#2350" title="0x8019" data-ref="_M/PCI_PRODUCT_COMTROL_ROCKETPORT5508B">PCI_PRODUCT_COMTROL_ROCKETPORT5508B</a>,</td></tr>
<tr><th id="325">325</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="326">326</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var> },</td></tr>
<tr><th id="327">327</th><td>	    {</td></tr>
<tr><th id="328">328</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="329">329</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="330">330</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="331">331</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var>},</td></tr>
<tr><th id="332">332</th><td>	    },</td></tr>
<tr><th id="333">333</th><td>	},</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>	<i>/*</i></td></tr>
<tr><th id="336">336</th><td><i>	 * Decision PCCOM PCI series. PLX 9052 with 1 or 2 16554 UARTS</i></td></tr>
<tr><th id="337">337</th><td><i>	 */</i></td></tr>
<tr><th id="338">338</th><td>	<i>/* Decision Computer Inc PCCOM 2 Port RS232/422/485: 2S */</i></td></tr>
<tr><th id="339">339</th><td>	{   <q>"Decision Computer Inc PCCOM 2 Port RS232/422/485"</q>,</td></tr>
<tr><th id="340">340</th><td>	    {	<a class="macro" href="pcidevs.h.html#681" title="0x6666" data-ref="_M/PCI_VENDOR_DCI">PCI_VENDOR_DCI</a>,	<a class="macro" href="pcidevs.h.html#2420" title="0x0004" data-ref="_M/PCI_PRODUCT_DCI_APCI2">PCI_PRODUCT_DCI_APCI2</a>,	<var>0x0</var>,	<var>0x0</var>	},</td></tr>
<tr><th id="341">341</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0x0</var>,	<var>0x0</var>	},</td></tr>
<tr><th id="342">342</th><td>	    {</td></tr>
<tr><th id="343">343</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="344">344</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="345">345</th><td>	    },</td></tr>
<tr><th id="346">346</th><td>	},</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>	<i>/* Decision Computer Inc PCCOM 4 Port RS232/422/485: 4S */</i></td></tr>
<tr><th id="349">349</th><td>	{   <q>"Decision Computer Inc PCCOM 4 Port RS232/422/485"</q>,</td></tr>
<tr><th id="350">350</th><td>	    {	<a class="macro" href="pcidevs.h.html#681" title="0x6666" data-ref="_M/PCI_VENDOR_DCI">PCI_VENDOR_DCI</a>,	<a class="macro" href="pcidevs.h.html#2418" title="0x0001" data-ref="_M/PCI_PRODUCT_DCI_APCI4">PCI_PRODUCT_DCI_APCI4</a>,	<var>0x0</var>,	<var>0x0</var>	},</td></tr>
<tr><th id="351">351</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0x0</var>,	<var>0x0</var>	},</td></tr>
<tr><th id="352">352</th><td>	    {</td></tr>
<tr><th id="353">353</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="354">354</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="355">355</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="356">356</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="357">357</th><td>	    },</td></tr>
<tr><th id="358">358</th><td>	},</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>	<i>/* Decision Computer Inc PCCOM 8 Port RS232/422/485: 8S */</i></td></tr>
<tr><th id="361">361</th><td>	{   <q>"Decision Computer Inc PCCOM 8 Port RS232/422/485"</q>,</td></tr>
<tr><th id="362">362</th><td>	    {	<a class="macro" href="pcidevs.h.html#681" title="0x6666" data-ref="_M/PCI_VENDOR_DCI">PCI_VENDOR_DCI</a>,	<a class="macro" href="pcidevs.h.html#2419" title="0x0002" data-ref="_M/PCI_PRODUCT_DCI_APCI8">PCI_PRODUCT_DCI_APCI8</a>,	<var>0x0</var>,	<var>0x0</var>	},</td></tr>
<tr><th id="363">363</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0x0</var>,	<var>0x0</var>	},</td></tr>
<tr><th id="364">364</th><td>	    {</td></tr>
<tr><th id="365">365</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="366">366</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="367">367</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="368">368</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="369">369</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="370">370</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="371">371</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="372">372</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="373">373</th><td>	    },</td></tr>
<tr><th id="374">374</th><td>	},</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>	<i>/* Digi International Digi Neo 4 Serial */</i></td></tr>
<tr><th id="377">377</th><td>	{   <q>"Digi International Digi Neo 4 Serial"</q>,</td></tr>
<tr><th id="378">378</th><td>	    {	<a class="macro" href="pcidevs.h.html#391" title="0x114f" data-ref="_M/PCI_VENDOR_DIGI">PCI_VENDOR_DIGI</a>, <a class="macro" href="pcidevs.h.html#2478" title="0x00b0" data-ref="_M/PCI_PRODUCT_DIGI_NEO4">PCI_PRODUCT_DIGI_NEO4</a>,		<var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="379">379</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,					<var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="380">380</th><td>	    {</td></tr>
<tr><th id="381">381</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0000</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="382">382</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0200</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="383">383</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0400</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="384">384</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0600</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="385">385</th><td>	    },</td></tr>
<tr><th id="386">386</th><td>	},</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>	<i>/* Digi International Digi Neo 8 Serial */</i></td></tr>
<tr><th id="389">389</th><td>	{   <q>"Digi International Digi Neo 8 Serial"</q>,</td></tr>
<tr><th id="390">390</th><td>	    {	<a class="macro" href="pcidevs.h.html#391" title="0x114f" data-ref="_M/PCI_VENDOR_DIGI">PCI_VENDOR_DIGI</a>, <a class="macro" href="pcidevs.h.html#2479" title="0x00b1" data-ref="_M/PCI_PRODUCT_DIGI_NEO8">PCI_PRODUCT_DIGI_NEO8</a>,		<var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="391">391</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,					<var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="392">392</th><td>	    {</td></tr>
<tr><th id="393">393</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0000</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="394">394</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0200</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="395">395</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0400</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="396">396</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0600</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="397">397</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0800</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="398">398</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0a00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="399">399</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0c00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="400">400</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0e00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="401">401</th><td>	    },</td></tr>
<tr><th id="402">402</th><td>	},</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>	<i>/* Digi International Digi Neo 8 Serial (PCIe) */</i></td></tr>
<tr><th id="405">405</th><td>	{   <q>"Digi International Digi Neo 8 Serial (PCIe)"</q>,</td></tr>
<tr><th id="406">406</th><td>	    {	<a class="macro" href="pcidevs.h.html#391" title="0x114f" data-ref="_M/PCI_VENDOR_DIGI">PCI_VENDOR_DIGI</a>, <a class="macro" href="pcidevs.h.html#2480" title="0x00f0" data-ref="_M/PCI_PRODUCT_DIGI_NEO8_PCIE">PCI_PRODUCT_DIGI_NEO8_PCIE</a>,	<var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="407">407</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,					<var>0</var>, <var>0</var>  },</td></tr>
<tr><th id="408">408</th><td>	    {</td></tr>
<tr><th id="409">409</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0000</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="410">410</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0200</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="411">411</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0400</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="412">412</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0600</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="413">413</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0800</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="414">414</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0a00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="415">415</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0c00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="416">416</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0e00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="417">417</th><td>	    },</td></tr>
<tr><th id="418">418</th><td>	},</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>	{   <q>"EXAR XR17D152"</q>,</td></tr>
<tr><th id="421">421</th><td>	    {   <a class="macro" href="pcidevs.h.html#563" title="0x13a8" data-ref="_M/PCI_VENDOR_EXAR">PCI_VENDOR_EXAR</a>, <a class="macro" href="pcidevs.h.html#2603" title="0x0152" data-ref="_M/PCI_PRODUCT_EXAR_XR17D152">PCI_PRODUCT_EXAR_XR17D152</a>, <var>0</var>,      <var>0</var>       },</td></tr>
<tr><th id="422">422</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0</var>,      <var>0</var>       },</td></tr>
<tr><th id="423">423</th><td>	    {</td></tr>
<tr><th id="424">424</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0000</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="425">425</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0200</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="426">426</th><td>	    },</td></tr>
<tr><th id="427">427</th><td>	},</td></tr>
<tr><th id="428">428</th><td>	{   <q>"EXAR XR17D154"</q>,</td></tr>
<tr><th id="429">429</th><td>	    {   <a class="macro" href="pcidevs.h.html#563" title="0x13a8" data-ref="_M/PCI_VENDOR_EXAR">PCI_VENDOR_EXAR</a>, <a class="macro" href="pcidevs.h.html#2604" title="0x0154" data-ref="_M/PCI_PRODUCT_EXAR_XR17D154">PCI_PRODUCT_EXAR_XR17D154</a>, <var>0</var>,      <var>0</var>       },</td></tr>
<tr><th id="430">430</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0</var>,      <var>0</var>       },</td></tr>
<tr><th id="431">431</th><td>	    {</td></tr>
<tr><th id="432">432</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0000</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="433">433</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0200</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="434">434</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0400</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="435">435</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0600</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="436">436</th><td>	    },</td></tr>
<tr><th id="437">437</th><td>	},</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>	<i>/*</i></td></tr>
<tr><th id="440">440</th><td><i>	 * Multi-Tech ISI5634PCI/4 4-port modem board.</i></td></tr>
<tr><th id="441">441</th><td><i>	 * Has a 4-channel Exar XR17C154 UART, but with bogus product ID in its</i></td></tr>
<tr><th id="442">442</th><td><i>	 * config EEPROM.</i></td></tr>
<tr><th id="443">443</th><td><i>	 */</i></td></tr>
<tr><th id="444">444</th><td>	{   <q>"Multi-Tech ISI5634PCI/4"</q>,</td></tr>
<tr><th id="445">445</th><td>	    {   <a class="macro" href="pcidevs.h.html#563" title="0x13a8" data-ref="_M/PCI_VENDOR_EXAR">PCI_VENDOR_EXAR</a>, <a class="macro" href="pcidevs.h.html#2605" title="0x0158" data-ref="_M/PCI_PRODUCT_EXAR_XR17D158">PCI_PRODUCT_EXAR_XR17D158</a>, <var>0x2205</var>,      <var>0x2003</var>       },</td></tr>
<tr><th id="446">446</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>,      <var>0xffff</var>       },</td></tr>
<tr><th id="447">447</th><td>	    {</td></tr>
<tr><th id="448">448</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0000</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="449">449</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0200</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="450">450</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0400</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="451">451</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0600</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="452">452</th><td>	    },</td></tr>
<tr><th id="453">453</th><td>	},</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>	{   <q>"EXAR XR17D158"</q>,</td></tr>
<tr><th id="456">456</th><td>	    {   <a class="macro" href="pcidevs.h.html#563" title="0x13a8" data-ref="_M/PCI_VENDOR_EXAR">PCI_VENDOR_EXAR</a>, <a class="macro" href="pcidevs.h.html#2605" title="0x0158" data-ref="_M/PCI_PRODUCT_EXAR_XR17D158">PCI_PRODUCT_EXAR_XR17D158</a>, <var>0</var>,      <var>0</var>       },</td></tr>
<tr><th id="457">457</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0</var>,      <var>0</var>       },</td></tr>
<tr><th id="458">458</th><td>	    {</td></tr>
<tr><th id="459">459</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0000</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="460">460</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0200</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="461">461</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0400</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="462">462</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0600</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="463">463</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0800</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="464">464</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0a00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="465">465</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0c00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="466">466</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x0e00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="467">467</th><td>	    },</td></tr>
<tr><th id="468">468</th><td>	},</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>	<i>/* IBM SurePOS 300 Series (481033H) serial ports */</i></td></tr>
<tr><th id="471">471</th><td>	{   <q>"IBM SurePOS 300 Series (481033H)"</q>,</td></tr>
<tr><th id="472">472</th><td>	    {   <a class="macro" href="pcidevs.h.html#86" title="0x1014" data-ref="_M/PCI_VENDOR_IBM">PCI_VENDOR_IBM</a>, <a class="macro" href="pcidevs.h.html#2950" title="0x0297" data-ref="_M/PCI_PRODUCT_IBM_4810_SCC">PCI_PRODUCT_IBM_4810_SCC</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="473">473</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>,                           <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="474">474</th><td>	    {</td></tr>
<tr><th id="475">475</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> }, <i>/* Port C */</i></td></tr>
<tr><th id="476">476</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> }, <i>/* Port D */</i></td></tr>
<tr><th id="477">477</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> }, <i>/* Port E */</i></td></tr>
<tr><th id="478">478</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> }, <i>/* Port F */</i></td></tr>
<tr><th id="479">479</th><td>	    },</td></tr>
<tr><th id="480">480</th><td>	},</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>	<i>/* I-O DATA RSA-PCI: 2S */</i></td></tr>
<tr><th id="483">483</th><td>	{   <q>"I-O DATA RSA-PCI 2-port serial"</q>,</td></tr>
<tr><th id="484">484</th><td>	    {	<a class="macro" href="pcidevs.h.html#312" title="0x10fc" data-ref="_M/PCI_VENDOR_IODATA">PCI_VENDOR_IODATA</a>, <a class="macro" href="pcidevs.h.html#5683" title="0x0007" data-ref="_M/PCI_PRODUCT_IODATA_RSAPCI">PCI_PRODUCT_IODATA_RSAPCI</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="485">485</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="486">486</th><td>	    {</td></tr>
<tr><th id="487">487</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="488">488</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="489">489</th><td>	    },</td></tr>
<tr><th id="490">490</th><td>	},</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>	<i>/* Lava Computers 2SP-PCI */</i></td></tr>
<tr><th id="493">493</th><td>	{   <q>"Lava Computers 2SP-PCI parallel port"</q>,</td></tr>
<tr><th id="494">494</th><td>	    {	<a class="macro" href="pcidevs.h.html#571" title="0x1407" data-ref="_M/PCI_VENDOR_LAVA">PCI_VENDOR_LAVA</a>,	<a class="macro" href="pcidevs.h.html#5752" title="0x8000" data-ref="_M/PCI_PRODUCT_LAVA_TWOSP_1P">PCI_PRODUCT_LAVA_TWOSP_1P</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="495">495</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="496">496</th><td>	    {</td></tr>
<tr><th id="497">497</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="498">498</th><td>	    },</td></tr>
<tr><th id="499">499</th><td>	},</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>	<i>/* Lava Computers 2SP-PCI and Quattro-PCI serial ports */</i></td></tr>
<tr><th id="502">502</th><td>	{   <q>"Lava Computers dual serial port"</q>,</td></tr>
<tr><th id="503">503</th><td>	    {	<a class="macro" href="pcidevs.h.html#571" title="0x1407" data-ref="_M/PCI_VENDOR_LAVA">PCI_VENDOR_LAVA</a>,	<a class="macro" href="pcidevs.h.html#5738" title="0x0100" data-ref="_M/PCI_PRODUCT_LAVA_TWOSP_2S">PCI_PRODUCT_LAVA_TWOSP_2S</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="504">504</th><td>	    {	<var>0xffff</var>,	<var>0xfffc</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="505">505</th><td>	    {</td></tr>
<tr><th id="506">506</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="507">507</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="508">508</th><td>	    },</td></tr>
<tr><th id="509">509</th><td>	},</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>	<i>/* Lava Computers 2SP-PCI and Quattro-PCI serial ports */</i></td></tr>
<tr><th id="512">512</th><td>	{   <q>"Lava Computers Quattro A"</q>,</td></tr>
<tr><th id="513">513</th><td>	    {	<a class="macro" href="pcidevs.h.html#571" title="0x1407" data-ref="_M/PCI_VENDOR_LAVA">PCI_VENDOR_LAVA</a>,	<a class="macro" href="pcidevs.h.html#5739" title="0x0101" data-ref="_M/PCI_PRODUCT_LAVA_QUATTRO_AB">PCI_PRODUCT_LAVA_QUATTRO_AB</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="514">514</th><td>	    {	<var>0xffff</var>,	<var>0xfffc</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="515">515</th><td>	    {</td></tr>
<tr><th id="516">516</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="517">517</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="518">518</th><td>	    },</td></tr>
<tr><th id="519">519</th><td>	},</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>	<i>/* Lava Computers 2SP-PCI and Quattro-PCI serial ports */</i></td></tr>
<tr><th id="522">522</th><td>	{   <q>"Lava Computers Quattro B"</q>,</td></tr>
<tr><th id="523">523</th><td>	    {	<a class="macro" href="pcidevs.h.html#571" title="0x1407" data-ref="_M/PCI_VENDOR_LAVA">PCI_VENDOR_LAVA</a>,	<a class="macro" href="pcidevs.h.html#5740" title="0x0102" data-ref="_M/PCI_PRODUCT_LAVA_QUATTRO_CD">PCI_PRODUCT_LAVA_QUATTRO_CD</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="524">524</th><td>	    {	<var>0xffff</var>,	<var>0xfffc</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="525">525</th><td>	    {</td></tr>
<tr><th id="526">526</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="527">527</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="528">528</th><td>	    },</td></tr>
<tr><th id="529">529</th><td>	},</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>	<i>/* Lava Computers DSerial PCI serial ports */</i></td></tr>
<tr><th id="532">532</th><td>	{   <q>"Lava Computers serial port"</q>,</td></tr>
<tr><th id="533">533</th><td>	    {	<a class="macro" href="pcidevs.h.html#571" title="0x1407" data-ref="_M/PCI_VENDOR_LAVA">PCI_VENDOR_LAVA</a>,	<a class="macro" href="pcidevs.h.html#5741" title="0x0110" data-ref="_M/PCI_PRODUCT_LAVA_IOFLEX_2S_0">PCI_PRODUCT_LAVA_IOFLEX_2S_0</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="534">534</th><td>	    {	<var>0xffff</var>,	<var>0xfffc</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="535">535</th><td>	    {</td></tr>
<tr><th id="536">536</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="537">537</th><td>	    },</td></tr>
<tr><th id="538">538</th><td>	},</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>	<i>/* Lava Computers Quattro-PCI serial ports */</i></td></tr>
<tr><th id="541">541</th><td>	{   <q>"Lava Quattro-PCI A 4-port serial"</q>,</td></tr>
<tr><th id="542">542</th><td>	    {   <a class="macro" href="pcidevs.h.html#571" title="0x1407" data-ref="_M/PCI_VENDOR_LAVA">PCI_VENDOR_LAVA</a>, <a class="macro" href="pcidevs.h.html#5743" title="0x0120" data-ref="_M/PCI_PRODUCT_LAVA_QUATTRO_AB2">PCI_PRODUCT_LAVA_QUATTRO_AB2</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="543">543</th><td>	    {   <var>0xffff</var>, <var>0xfffc</var>, <var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="544">544</th><td>	    {</td></tr>
<tr><th id="545">545</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="546">546</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="547">547</th><td>	    },</td></tr>
<tr><th id="548">548</th><td>	},</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>	<i>/* Lava Computers Quattro-PCI serial ports */</i></td></tr>
<tr><th id="551">551</th><td>	{   <q>"Lava Quattro-PCI B 4-port serial"</q>,</td></tr>
<tr><th id="552">552</th><td>	    {   <a class="macro" href="pcidevs.h.html#571" title="0x1407" data-ref="_M/PCI_VENDOR_LAVA">PCI_VENDOR_LAVA</a>, <a class="macro" href="pcidevs.h.html#5744" title="0x0121" data-ref="_M/PCI_PRODUCT_LAVA_QUATTRO_CD2">PCI_PRODUCT_LAVA_QUATTRO_CD2</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="553">553</th><td>	    {   <var>0xffff</var>, <var>0xfffc</var>, <var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="554">554</th><td>	    {</td></tr>
<tr><th id="555">555</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="556">556</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="557">557</th><td>	    },</td></tr>
<tr><th id="558">558</th><td>	},</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>	<i>/* Lava Computers Octopus-550 serial ports */</i></td></tr>
<tr><th id="561">561</th><td>	{   <q>"Lava Computers Octopus-550 8-port serial"</q>,</td></tr>
<tr><th id="562">562</th><td>	    {	<a class="macro" href="pcidevs.h.html#571" title="0x1407" data-ref="_M/PCI_VENDOR_LAVA">PCI_VENDOR_LAVA</a>,	<a class="macro" href="pcidevs.h.html#5745" title="0x0180" data-ref="_M/PCI_PRODUCT_LAVA_OCTOPUS550_0">PCI_PRODUCT_LAVA_OCTOPUS550_0</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="563">563</th><td>	    {	<var>0xffff</var>,	<var>0xfffc</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="564">564</th><td>	    {</td></tr>
<tr><th id="565">565</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="566">566</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="567">567</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="568">568</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="569">569</th><td>	    },</td></tr>
<tr><th id="570">570</th><td>	},</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>	<i>/* Lava Computers Octopus-550 serial ports */</i></td></tr>
<tr><th id="573">573</th><td>	{   <q>"Lava Computers Octopus-550 B 8-port serial"</q>,</td></tr>
<tr><th id="574">574</th><td>	    {	<a class="macro" href="pcidevs.h.html#571" title="0x1407" data-ref="_M/PCI_VENDOR_LAVA">PCI_VENDOR_LAVA</a>,	<a class="macro" href="pcidevs.h.html#5746" title="0x0181" data-ref="_M/PCI_PRODUCT_LAVA_OCTOPUS550_1">PCI_PRODUCT_LAVA_OCTOPUS550_1</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="575">575</th><td>	    {	<var>0xffff</var>,	<var>0xfffc</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="576">576</th><td>	    {</td></tr>
<tr><th id="577">577</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="578">578</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="579">579</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="580">580</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="581">581</th><td>	    },</td></tr>
<tr><th id="582">582</th><td>	},</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>	<i>/* Lava Computers single port serial PCI card */</i></td></tr>
<tr><th id="585">585</th><td>	{   <q>"Lava Computers SSERIAL-PCI"</q>,</td></tr>
<tr><th id="586">586</th><td>	    {	<a class="macro" href="pcidevs.h.html#571" title="0x1407" data-ref="_M/PCI_VENDOR_LAVA">PCI_VENDOR_LAVA</a>,	<a class="macro" href="pcidevs.h.html#5750" title="0x0500" data-ref="_M/PCI_PRODUCT_LAVA_SSERIAL">PCI_PRODUCT_LAVA_SSERIAL</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="587">587</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="588">588</th><td>	    {</td></tr>
<tr><th id="589">589</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="590">590</th><td>	    },</td></tr>
<tr><th id="591">591</th><td>	},</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>	<i>/* Actiontec  56K PCI Master */</i></td></tr>
<tr><th id="594">594</th><td>	{   <q>"Actiontec 56K PCI Master"</q>,</td></tr>
<tr><th id="595">595</th><td>	    {	<a class="macro" href="pcidevs.h.html#490" title="0x11c1" data-ref="_M/PCI_VENDOR_LUCENT">PCI_VENDOR_LUCENT</a>,	<a class="macro" href="pcidevs.h.html#5805" title="0x0480" data-ref="_M/PCI_PRODUCT_LUCENT_VENUSMODEM">PCI_PRODUCT_LUCENT_VENUSMODEM</a>,</td></tr>
<tr><th id="596">596</th><td>		<var>0x0</var>, <var>0x0</var> },</td></tr>
<tr><th id="597">597</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0x0</var>,	<var>0x0</var>	},</td></tr>
<tr><th id="598">598</th><td>	    {</td></tr>
<tr><th id="599">599</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>,	<var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="600">600</th><td>	    },</td></tr>
<tr><th id="601">601</th><td>	},</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>	<i>/*</i></td></tr>
<tr><th id="604">604</th><td><i>	 * This is the Middle Digital, Inc. PCI-Weasel, which</i></td></tr>
<tr><th id="605">605</th><td><i>	 * uses a PCI interface implemented in FPGA.</i></td></tr>
<tr><th id="606">606</th><td><i>	 */</i></td></tr>
<tr><th id="607">607</th><td>	{   <q>"Middle Digital, Inc. Weasel serial port"</q>,</td></tr>
<tr><th id="608">608</th><td>	    {	<a class="macro" href="pcidevs.h.html#697" title="0xdeaf" data-ref="_M/PCI_VENDOR_MIDDLE_DIGITAL">PCI_VENDOR_MIDDLE_DIGITAL</a>,</td></tr>
<tr><th id="609">609</th><td>		<a class="macro" href="pcidevs.h.html#5876" title="0x9051" data-ref="_M/PCI_PRODUCT_MIDDLE_DIGITAL_WEASEL_SERIAL">PCI_PRODUCT_MIDDLE_DIGITAL_WEASEL_SERIAL</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="610">610</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="611">611</th><td>	    {</td></tr>
<tr><th id="612">612</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="613">613</th><td>	    },</td></tr>
<tr><th id="614">614</th><td>	},</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>	<i>/* Moxa Technologies Co., Ltd. PCI I/O Card 2S RS232 */</i></td></tr>
<tr><th id="617">617</th><td>	{   <q>"Moxa Technologies, SmartIO CP-102/PCI"</q>,</td></tr>
<tr><th id="618">618</th><td>	    {	<a class="macro" href="pcidevs.h.html#558" title="0x1393" data-ref="_M/PCI_VENDOR_MOXA">PCI_VENDOR_MOXA</a>,	<a class="macro" href="pcidevs.h.html#5898" title="0x1022" data-ref="_M/PCI_PRODUCT_MOXA_CP102U">PCI_PRODUCT_MOXA_CP102U</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="619">619</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="620">620</th><td>	    {</td></tr>
<tr><th id="621">621</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="622">622</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="623">623</th><td>	    },</td></tr>
<tr><th id="624">624</th><td>	},</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>	<i>/* Moxa Technologies Co., Ltd. PCI I/O Card 4S RS232/422/485 */</i></td></tr>
<tr><th id="627">627</th><td>	{   <q>"Moxa Technologies, SmartIO C104H/PCI"</q>,</td></tr>
<tr><th id="628">628</th><td>	    {	<a class="macro" href="pcidevs.h.html#558" title="0x1393" data-ref="_M/PCI_VENDOR_MOXA">PCI_VENDOR_MOXA</a>,	<a class="macro" href="pcidevs.h.html#5899" title="0x1040" data-ref="_M/PCI_PRODUCT_MOXA_C104H">PCI_PRODUCT_MOXA_C104H</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="629">629</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="630">630</th><td>	    {</td></tr>
<tr><th id="631">631</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="632">632</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="633">633</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="634">634</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="635">635</th><td>	    },</td></tr>
<tr><th id="636">636</th><td>	},</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>	<i>/* Moxa Technologies Co., Ltd. PCI I/O Card 4S RS232 */</i></td></tr>
<tr><th id="639">639</th><td>	{   <q>"Moxa Technologies, SmartIO CP-104/PCI"</q>,</td></tr>
<tr><th id="640">640</th><td>	    {	<a class="macro" href="pcidevs.h.html#558" title="0x1393" data-ref="_M/PCI_VENDOR_MOXA">PCI_VENDOR_MOXA</a>,	<a class="macro" href="pcidevs.h.html#5900" title="0x1041" data-ref="_M/PCI_PRODUCT_MOXA_CP104">PCI_PRODUCT_MOXA_CP104</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="641">641</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="642">642</th><td>	    {</td></tr>
<tr><th id="643">643</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="644">644</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="645">645</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="646">646</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="647">647</th><td>	    },</td></tr>
<tr><th id="648">648</th><td>	},</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>	<i>/* Moxa Technologies Co., Ltd. PCI I/O Card 4S RS232 */</i></td></tr>
<tr><th id="651">651</th><td>	{   <q>"Moxa Technologies, SmartIO CP-104-V2/PCI"</q>,</td></tr>
<tr><th id="652">652</th><td>	    {	<a class="macro" href="pcidevs.h.html#558" title="0x1393" data-ref="_M/PCI_VENDOR_MOXA">PCI_VENDOR_MOXA</a>,	<a class="macro" href="pcidevs.h.html#5901" title="0x1042" data-ref="_M/PCI_PRODUCT_MOXA_CP104V2">PCI_PRODUCT_MOXA_CP104V2</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="653">653</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="654">654</th><td>	    {</td></tr>
<tr><th id="655">655</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="656">656</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="657">657</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="658">658</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="659">659</th><td>	    },</td></tr>
<tr><th id="660">660</th><td>	},</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>	<i>/* Moxa Technologies Co., Ltd. PCI I/O Card 4S RS232 */</i></td></tr>
<tr><th id="663">663</th><td>	{   <q>"Moxa Technologies, SmartIO CP-104-EL/PCIe"</q>,</td></tr>
<tr><th id="664">664</th><td>	    {	<a class="macro" href="pcidevs.h.html#558" title="0x1393" data-ref="_M/PCI_VENDOR_MOXA">PCI_VENDOR_MOXA</a>,	<a class="macro" href="pcidevs.h.html#5902" title="0x1043" data-ref="_M/PCI_PRODUCT_MOXA_CP104EL">PCI_PRODUCT_MOXA_CP104EL</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="665">665</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="666">666</th><td>	    {</td></tr>
<tr><th id="667">667</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="668">668</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="669">669</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="670">670</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="671">671</th><td>	    },</td></tr>
<tr><th id="672">672</th><td>	},</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>	<i>/* Moxa Technologies Co., Ltd. PCI I/O Card 4S RS232/422/485 */</i></td></tr>
<tr><th id="675">675</th><td>	{   <q>"Moxa Technologies, SmartIO CP-114/PCI"</q>,</td></tr>
<tr><th id="676">676</th><td>	    {	<a class="macro" href="pcidevs.h.html#558" title="0x1393" data-ref="_M/PCI_VENDOR_MOXA">PCI_VENDOR_MOXA</a>,	<a class="macro" href="pcidevs.h.html#5903" title="0x1141" data-ref="_M/PCI_PRODUCT_MOXA_CP114">PCI_PRODUCT_MOXA_CP114</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="677">677</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="678">678</th><td>	    {</td></tr>
<tr><th id="679">679</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="680">680</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="681">681</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="682">682</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="683">683</th><td>	    },</td></tr>
<tr><th id="684">684</th><td>	},</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>	<i>/* Moxa Technologies Co., Ltd. PCI I/O Card 8S RS232 */</i></td></tr>
<tr><th id="687">687</th><td>	{   <q>"Moxa Technologies, SmartIO C168H/PCI"</q>,</td></tr>
<tr><th id="688">688</th><td>	    {	<a class="macro" href="pcidevs.h.html#558" title="0x1393" data-ref="_M/PCI_VENDOR_MOXA">PCI_VENDOR_MOXA</a>,	<a class="macro" href="pcidevs.h.html#5904" title="0x1680" data-ref="_M/PCI_PRODUCT_MOXA_C168H">PCI_PRODUCT_MOXA_C168H</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="689">689</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="690">690</th><td>	    {</td></tr>
<tr><th id="691">691</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="692">692</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="693">693</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="694">694</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="695">695</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="696">696</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="697">697</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="698">698</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="699">699</th><td>	    },</td></tr>
<tr><th id="700">700</th><td>	},</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>	<i>/* Moxa Technologies Co., Ltd. PCI I/O Card 8S RS232 */</i></td></tr>
<tr><th id="703">703</th><td>	{   <q>"Moxa Technologies, SmartIO C168U/PCI"</q>,</td></tr>
<tr><th id="704">704</th><td>	    {	<a class="macro" href="pcidevs.h.html#558" title="0x1393" data-ref="_M/PCI_VENDOR_MOXA">PCI_VENDOR_MOXA</a>,	<a class="macro" href="pcidevs.h.html#5905" title="0x1681" data-ref="_M/PCI_PRODUCT_MOXA_C168U">PCI_PRODUCT_MOXA_C168U</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="705">705</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="706">706</th><td>	    {</td></tr>
<tr><th id="707">707</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="708">708</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="709">709</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="710">710</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="711">711</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="712">712</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="713">713</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="714">714</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="715">715</th><td>	    },</td></tr>
<tr><th id="716">716</th><td>	},</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>	<i>/* Moxa Technologies Co., Ltd. PCI-Express I/O Card 8S RS232 */</i></td></tr>
<tr><th id="719">719</th><td>	{   <q>"Moxa Technologies, SmartIO C168EL/PCIe"</q>,</td></tr>
<tr><th id="720">720</th><td>	    {	<a class="macro" href="pcidevs.h.html#558" title="0x1393" data-ref="_M/PCI_VENDOR_MOXA">PCI_VENDOR_MOXA</a>,	<a class="macro" href="pcidevs.h.html#5906" title="0x1682" data-ref="_M/PCI_PRODUCT_MOXA_C168EL">PCI_PRODUCT_MOXA_C168EL</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="721">721</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="722">722</th><td>	    {</td></tr>
<tr><th id="723">723</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="724">724</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="725">725</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="726">726</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="727">727</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="728">728</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="729">729</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="730">730</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="731">731</th><td>	    },</td></tr>
<tr><th id="732">732</th><td>	},</td></tr>
<tr><th id="733">733</th><td>	<i>/* Moxa Technologies Co., Ltd. PCI-Express I/O Card 8S RS232 */</i></td></tr>
<tr><th id="734">734</th><td>	{   <q>"Moxa Technologies, SmartIO CP-168EL-A/PCIe"</q>,</td></tr>
<tr><th id="735">735</th><td>	    {	<a class="macro" href="pcidevs.h.html#558" title="0x1393" data-ref="_M/PCI_VENDOR_MOXA">PCI_VENDOR_MOXA</a>,	<a class="macro" href="pcidevs.h.html#5907" title="0x1683" data-ref="_M/PCI_PRODUCT_MOXA_C168ELA">PCI_PRODUCT_MOXA_C168ELA</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="736">736</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="737">737</th><td>	    {</td></tr>
<tr><th id="738">738</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x000</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="739">739</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x200</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="740">740</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x400</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="741">741</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x600</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="742">742</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x800</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="743">743</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0xa00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="744">744</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0xc00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="745">745</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0xe00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="746">746</th><td>	    },</td></tr>
<tr><th id="747">747</th><td>	},</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>	<i>/* NEC PK-UG-X001 K56flex PCI Modem card.</i></td></tr>
<tr><th id="750">750</th><td><i>	   NEC MARTH bridge chip and Rockwell RCVDL56ACF/SP using. */</i></td></tr>
<tr><th id="751">751</th><td>	{   <q>"NEC PK-UG-X001 K56flex PCI Modem"</q>,</td></tr>
<tr><th id="752">752</th><td>	    {	<a class="macro" href="pcidevs.h.html#114" title="0x1033" data-ref="_M/PCI_VENDOR_NEC">PCI_VENDOR_NEC</a>,	<a class="macro" href="pcidevs.h.html#6135" title="0x0074" data-ref="_M/PCI_PRODUCT_NEC_PKUGX001">PCI_PRODUCT_NEC_PKUGX001</a>, <a class="macro" href="pcidevs.h.html#114" title="0x1033" data-ref="_M/PCI_VENDOR_NEC">PCI_VENDOR_NEC</a>,</td></tr>
<tr><th id="753">753</th><td>		<var>0x8014</var> },</td></tr>
<tr><th id="754">754</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="755">755</th><td>	    {</td></tr>
<tr><th id="756">756</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="757">757</th><td>	    },</td></tr>
<tr><th id="758">758</th><td>	},</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>	<i>/* NEC PK-UG-X008 */</i></td></tr>
<tr><th id="761">761</th><td>	{   <q>"NEC PK-UG-X008"</q>,</td></tr>
<tr><th id="762">762</th><td>	    {	<a class="macro" href="pcidevs.h.html#114" title="0x1033" data-ref="_M/PCI_VENDOR_NEC">PCI_VENDOR_NEC</a>,	<a class="macro" href="pcidevs.h.html#6136" title="0x007d" data-ref="_M/PCI_PRODUCT_NEC_PKUGX008">PCI_PRODUCT_NEC_PKUGX008</a>, <a class="macro" href="pcidevs.h.html#114" title="0x1033" data-ref="_M/PCI_VENDOR_NEC">PCI_VENDOR_NEC</a>,</td></tr>
<tr><th id="763">763</th><td>		<var>0x8012</var> },</td></tr>
<tr><th id="764">764</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="765">765</th><td>	    {</td></tr>
<tr><th id="766">766</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="767">767</th><td>	    },</td></tr>
<tr><th id="768">768</th><td>	},</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>	<i>/* NetMos 1P PCI : 1P */</i></td></tr>
<tr><th id="771">771</th><td>	{   <q>"NetMos NM9805 1284 Printer port"</q>,</td></tr>
<tr><th id="772">772</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>,	<a class="macro" href="pcidevs.h.html#6168" title="0x9805" data-ref="_M/PCI_PRODUCT_NETMOS_NM9805">PCI_PRODUCT_NETMOS_NM9805</a>, <var>0</var>, <var>0</var>	},</td></tr>
<tr><th id="773">773</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="774">774</th><td>	    {</td></tr>
<tr><th id="775">775</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="776">776</th><td>	    },</td></tr>
<tr><th id="777">777</th><td>	},</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>	<i>/* NetMos 2P PCI : 2P */</i></td></tr>
<tr><th id="780">780</th><td>	{   <q>"NetMos NM9815 Dual 1284 Printer port"</q>,</td></tr>
<tr><th id="781">781</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>,	<a class="macro" href="pcidevs.h.html#6169" title="0x9815" data-ref="_M/PCI_PRODUCT_NETMOS_NM9815">PCI_PRODUCT_NETMOS_NM9815</a>, <var>0</var>, <var>0</var>	},</td></tr>
<tr><th id="782">782</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="783">783</th><td>	    {</td></tr>
<tr><th id="784">784</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="785">785</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="786">786</th><td>	    },</td></tr>
<tr><th id="787">787</th><td>	},</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>	<i>/* NetMos 1S PCI NM9835 : 1S */</i></td></tr>
<tr><th id="790">790</th><td>	{   <q>"NetMos NM9835 UART"</q>,</td></tr>
<tr><th id="791">791</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6171" title="0x9835" data-ref="_M/PCI_PRODUCT_NETMOS_NM9835">PCI_PRODUCT_NETMOS_NM9835</a>, <var>0x1000</var>, <var>0x0001</var> },</td></tr>
<tr><th id="792">792</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="793">793</th><td>	    {</td></tr>
<tr><th id="794">794</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="795">795</th><td>	    },</td></tr>
<tr><th id="796">796</th><td>	},</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>	<i>/* NetMos 2S PCI NM9835 : 2S */</i></td></tr>
<tr><th id="799">799</th><td>	{   <q>"NetMos NM9835 Dual UART"</q>,</td></tr>
<tr><th id="800">800</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6171" title="0x9835" data-ref="_M/PCI_PRODUCT_NETMOS_NM9835">PCI_PRODUCT_NETMOS_NM9835</a>, <var>0x1000</var>, <var>0x0002</var> },</td></tr>
<tr><th id="801">801</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="802">802</th><td>	    {</td></tr>
<tr><th id="803">803</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="804">804</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="805">805</th><td>	    },</td></tr>
<tr><th id="806">806</th><td>	},</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>	<i>/* NetMos 2S1P PCI 16C650 : 2S, 1P */</i></td></tr>
<tr><th id="809">809</th><td>	{   <q>"NetMos NM9835 Dual UART and 1284 Printer port"</q>,</td></tr>
<tr><th id="810">810</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6171" title="0x9835" data-ref="_M/PCI_PRODUCT_NETMOS_NM9835">PCI_PRODUCT_NETMOS_NM9835</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="811">811</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="812">812</th><td>	    {</td></tr>
<tr><th id="813">813</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="814">814</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="815">815</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="816">816</th><td>	    },</td></tr>
<tr><th id="817">817</th><td>	},</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>	<i>/* NetMos 4S0P PCI NM9845 : 4S, 0P */</i></td></tr>
<tr><th id="820">820</th><td>	{   <q>"NetMos NM9845 Quad UART"</q>,</td></tr>
<tr><th id="821">821</th><td>	   {   <a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6172" title="0x9845" data-ref="_M/PCI_PRODUCT_NETMOS_NM9845">PCI_PRODUCT_NETMOS_NM9845</a>, <var>0x1000</var>, <var>0x0004</var> },</td></tr>
<tr><th id="822">822</th><td>	   {   <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>  },</td></tr>
<tr><th id="823">823</th><td>	   {</td></tr>
<tr><th id="824">824</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="825">825</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="826">826</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="827">827</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="828">828</th><td>	   },</td></tr>
<tr><th id="829">829</th><td>	},</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>	<i>/* NetMos 4S1P PCI NM9845 : 4S, 1P */</i></td></tr>
<tr><th id="832">832</th><td>	{   <q>"NetMos NM9845 Quad UART and 1284 Printer port"</q>,</td></tr>
<tr><th id="833">833</th><td>	    {   <a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6172" title="0x9845" data-ref="_M/PCI_PRODUCT_NETMOS_NM9845">PCI_PRODUCT_NETMOS_NM9845</a>, <var>0x1000</var>, <var>0x0014</var> },</td></tr>
<tr><th id="834">834</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>  },</td></tr>
<tr><th id="835">835</th><td>	    {</td></tr>
<tr><th id="836">836</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="837">837</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="838">838</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="839">839</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="840">840</th><td>	       { <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="841">841</th><td>	    },</td></tr>
<tr><th id="842">842</th><td>	},</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>	<i>/* NetMos 6S PCI 16C650 : 6S, 0P */</i></td></tr>
<tr><th id="845">845</th><td>	{   <q>"NetMos NM9845 6 UART"</q>,</td></tr>
<tr><th id="846">846</th><td>	    {   <a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6172" title="0x9845" data-ref="_M/PCI_PRODUCT_NETMOS_NM9845">PCI_PRODUCT_NETMOS_NM9845</a>, <var>0x1000</var>, <var>0x0006</var> },</td></tr>
<tr><th id="847">847</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>  },</td></tr>
<tr><th id="848">848</th><td>	    {</td></tr>
<tr><th id="849">849</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="850">850</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="851">851</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="852">852</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="853">853</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="854">854</th><td>	       { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#445" title="0x24" data-ref="_M/PCI_BAR5">PCI_BAR5</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="855">855</th><td>	    },</td></tr>
<tr><th id="856">856</th><td>	},</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td>	<i>/* NetMos 4S1P PCI NM9845 : 4S, 1P */</i></td></tr>
<tr><th id="859">859</th><td>	{   <q>"NetMos NM9845 Quad UART and 1284 Printer port (unknown type)"</q>,</td></tr>
<tr><th id="860">860</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6172" title="0x9845" data-ref="_M/PCI_PRODUCT_NETMOS_NM9845">PCI_PRODUCT_NETMOS_NM9845</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="861">861</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="862">862</th><td>	    {</td></tr>
<tr><th id="863">863</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="864">864</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="865">865</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="866">866</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="867">867</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="868">868</th><td>	    },</td></tr>
<tr><th id="869">869</th><td>	},</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td>	<i>/* NetMos 4S1P PCI NM9855 : 4S, 1P */</i></td></tr>
<tr><th id="872">872</th><td>	{   <q>"NetMos NM9855 Quad UART and 1284 Printer port (unknown type)"</q>,</td></tr>
<tr><th id="873">873</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6173" title="0x9855" data-ref="_M/PCI_PRODUCT_NETMOS_NM9855">PCI_PRODUCT_NETMOS_NM9855</a>, <var>0x1000</var>, <var>0x0014</var> },</td></tr>
<tr><th id="874">874</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="875">875</th><td>	    {</td></tr>
<tr><th id="876">876</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="877">877</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="878">878</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="879">879</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="880">880</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#445" title="0x24" data-ref="_M/PCI_BAR5">PCI_BAR5</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="881">881</th><td>	    },</td></tr>
<tr><th id="882">882</th><td>	},</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>	<i>/* NetMos 6S PCI NM9865 : 1S */</i></td></tr>
<tr><th id="885">885</th><td>	{   <q>"NetMos NM9865 1 UART"</q>,</td></tr>
<tr><th id="886">886</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6174" title="0x9865" data-ref="_M/PCI_PRODUCT_NETMOS_NM9865">PCI_PRODUCT_NETMOS_NM9865</a>, <var>0xa000</var>, <var>0x1000</var> },</td></tr>
<tr><th id="887">887</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="888">888</th><td>	    {</td></tr>
<tr><th id="889">889</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="890">890</th><td>	    },</td></tr>
<tr><th id="891">891</th><td>	},</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>	<i>/* NetMos PCI NM9865 : 1P */</i></td></tr>
<tr><th id="894">894</th><td>	{   <q>"NetMos NM9865 Single LPT"</q>,</td></tr>
<tr><th id="895">895</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6174" title="0x9865" data-ref="_M/PCI_PRODUCT_NETMOS_NM9865">PCI_PRODUCT_NETMOS_NM9865</a>, <var>0xa000</var>, <var>0x2000</var> },</td></tr>
<tr><th id="896">896</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="897">897</th><td>	    {</td></tr>
<tr><th id="898">898</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="899">899</th><td>	    },</td></tr>
<tr><th id="900">900</th><td>	},</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>	<i>/* NetMos 2S PCI NM9865 : 2S */</i></td></tr>
<tr><th id="903">903</th><td>	{   <q>"NetMos NM9865 2 UART"</q>,</td></tr>
<tr><th id="904">904</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6174" title="0x9865" data-ref="_M/PCI_PRODUCT_NETMOS_NM9865">PCI_PRODUCT_NETMOS_NM9865</a>, <var>0xa000</var>, <var>0x3002</var> },</td></tr>
<tr><th id="905">905</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="906">906</th><td>	    {</td></tr>
<tr><th id="907">907</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="908">908</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="909">909</th><td>	    },</td></tr>
<tr><th id="910">910</th><td>	},</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>	<i>/* NetMos 3S PCI NM9865 : 3S */</i></td></tr>
<tr><th id="913">913</th><td>	{   <q>"NetMos NM9865 3 UART"</q>,</td></tr>
<tr><th id="914">914</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6174" title="0x9865" data-ref="_M/PCI_PRODUCT_NETMOS_NM9865">PCI_PRODUCT_NETMOS_NM9865</a>, <var>0xa000</var>, <var>0x3003</var> },</td></tr>
<tr><th id="915">915</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="916">916</th><td>	    {</td></tr>
<tr><th id="917">917</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="918">918</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="919">919</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="920">920</th><td>	    },</td></tr>
<tr><th id="921">921</th><td>	},</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>	<i>/* NetMos 4S PCI NM9865 : 4S */</i></td></tr>
<tr><th id="924">924</th><td>	{   <q>"NetMos NM9865 4 UART"</q>,</td></tr>
<tr><th id="925">925</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6174" title="0x9865" data-ref="_M/PCI_PRODUCT_NETMOS_NM9865">PCI_PRODUCT_NETMOS_NM9865</a>, <var>0xa000</var>, <var>0x3004</var> },</td></tr>
<tr><th id="926">926</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="927">927</th><td>	    {</td></tr>
<tr><th id="928">928</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="929">929</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="930">930</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="931">931</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="932">932</th><td>	    },</td></tr>
<tr><th id="933">933</th><td>	},</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>	<i>/* NetMos PCI NM9865 : 1S 1P */</i></td></tr>
<tr><th id="936">936</th><td>	{   <q>"NetMos NM9865 Single UART and Single LPT"</q>,</td></tr>
<tr><th id="937">937</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6174" title="0x9865" data-ref="_M/PCI_PRODUCT_NETMOS_NM9865">PCI_PRODUCT_NETMOS_NM9865</a>, <var>0xa000</var>, <var>0x3011</var> },</td></tr>
<tr><th id="938">938</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="939">939</th><td>	    {</td></tr>
<tr><th id="940">940</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="941">941</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="942">942</th><td>	    },</td></tr>
<tr><th id="943">943</th><td>	},</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>	<i>/* NetMos PCI NM9865 : 2S 1P */</i></td></tr>
<tr><th id="946">946</th><td>	{   <q>"NetMos NM9865 Dual UART and Single LPT"</q>,</td></tr>
<tr><th id="947">947</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6174" title="0x9865" data-ref="_M/PCI_PRODUCT_NETMOS_NM9865">PCI_PRODUCT_NETMOS_NM9865</a>, <var>0xa000</var>, <var>0x3012</var> },</td></tr>
<tr><th id="948">948</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="949">949</th><td>	    {</td></tr>
<tr><th id="950">950</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="951">951</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="952">952</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="953">953</th><td>	    },</td></tr>
<tr><th id="954">954</th><td>	},</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>	<i>/* NetMos PCI NM9865 : 2P */</i></td></tr>
<tr><th id="957">957</th><td>	{   <q>"NetMos NM9865 Dual LPT"</q>,</td></tr>
<tr><th id="958">958</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6174" title="0x9865" data-ref="_M/PCI_PRODUCT_NETMOS_NM9865">PCI_PRODUCT_NETMOS_NM9865</a>, <var>0xa000</var>, <var>0x3020</var> },</td></tr>
<tr><th id="959">959</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="960">960</th><td>	    {</td></tr>
<tr><th id="961">961</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="962">962</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="963">963</th><td>	    },</td></tr>
<tr><th id="964">964</th><td>	},</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>	<i>/*</i></td></tr>
<tr><th id="967">967</th><td><i>	 * Two 1-port and one 2-port found on a 4-port</i></td></tr>
<tr><th id="968">968</th><td><i>	 * card sold as Sunsway/ST Lab I-430.</i></td></tr>
<tr><th id="969">969</th><td><i>	 */</i></td></tr>
<tr><th id="970">970</th><td>	{   <q>"NetMos NM9865 1S"</q>,</td></tr>
<tr><th id="971">971</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6174" title="0x9865" data-ref="_M/PCI_PRODUCT_NETMOS_NM9865">PCI_PRODUCT_NETMOS_NM9865</a>, <var>0xa000</var>, <var>0x1000</var> },</td></tr>
<tr><th id="972">972</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var> },</td></tr>
<tr><th id="973">973</th><td>	    {</td></tr>
<tr><th id="974">974</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="975">975</th><td>	    },</td></tr>
<tr><th id="976">976</th><td>	},</td></tr>
<tr><th id="977">977</th><td>	{   <q>"NetMos NM9865 2S"</q>,</td></tr>
<tr><th id="978">978</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6174" title="0x9865" data-ref="_M/PCI_PRODUCT_NETMOS_NM9865">PCI_PRODUCT_NETMOS_NM9865</a>, <var>0xa000</var>, <var>0x3002</var> },</td></tr>
<tr><th id="979">979</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var> },</td></tr>
<tr><th id="980">980</th><td>	    {</td></tr>
<tr><th id="981">981</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="982">982</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="983">983</th><td>	    },</td></tr>
<tr><th id="984">984</th><td>	},</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>	<i>/* NetMos PCIe Peripheral Controller :UART part */</i></td></tr>
<tr><th id="987">987</th><td>	{   <q>"NetMos NM9901 UART"</q>,</td></tr>
<tr><th id="988">988</th><td>	    {   <a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6176" title="0x9901" data-ref="_M/PCI_PRODUCT_NETMOS_NM9901">PCI_PRODUCT_NETMOS_NM9901</a>, <var>0xa000</var>, <var>0x1000</var> },</td></tr>
<tr><th id="989">989</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,				      <var>0xffff</var>, <var>0xffff</var> },</td></tr>
<tr><th id="990">990</th><td>	    {</td></tr>
<tr><th id="991">991</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="992">992</th><td>	    },</td></tr>
<tr><th id="993">993</th><td>	},</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>	<i>/* NetMos PCIe NM9901 : 1P */</i></td></tr>
<tr><th id="996">996</th><td>	{   <q>"NetMos NM9901 LPT"</q>,</td></tr>
<tr><th id="997">997</th><td>	    {	<a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6176" title="0x9901" data-ref="_M/PCI_PRODUCT_NETMOS_NM9901">PCI_PRODUCT_NETMOS_NM9901</a>, <var>0xa000</var>, <var>0x2000</var> },</td></tr>
<tr><th id="998">998</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="999">999</th><td>	    {</td></tr>
<tr><th id="1000">1000</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1001">1001</th><td>	    },</td></tr>
<tr><th id="1002">1002</th><td>	},</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td>	<i>/* NetMos PCIe NM9904 (PCI multi function): 4S */</i></td></tr>
<tr><th id="1005">1005</th><td>	{   <q>"NetMos NM9904 UART"</q>,</td></tr>
<tr><th id="1006">1006</th><td>	    {   <a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6177" title="0x9904" data-ref="_M/PCI_PRODUCT_NETMOS_NM9904">PCI_PRODUCT_NETMOS_NM9904</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1007">1007</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,				      <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1008">1008</th><td>	    {</td></tr>
<tr><th id="1009">1009</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1010">1010</th><td>	    },</td></tr>
<tr><th id="1011">1011</th><td>	},</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>	<i>/* NetMos PCIe NM9912 */</i></td></tr>
<tr><th id="1014">1014</th><td>	{ <q>"NetMos NM9912 Dual PCI-E UART and 1284 Printer Port"</q>,</td></tr>
<tr><th id="1015">1015</th><td>	    {   <a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6178" title="0x9912" data-ref="_M/PCI_PRODUCT_NETMOS_NM9912">PCI_PRODUCT_NETMOS_NM9912</a>, <var>0</var>, <var>0x1000</var> },</td></tr>
<tr><th id="1016">1016</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0</var>, <var>0xffff</var> },</td></tr>
<tr><th id="1017">1017</th><td>	    {</td></tr>
<tr><th id="1018">1018</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <var>0x10</var>, <var>0x0000</var>, <var>0</var> },</td></tr>
<tr><th id="1019">1019</th><td>	    },</td></tr>
<tr><th id="1020">1020</th><td>	},</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>	{ <q>"NetMos NM9912 Dual PCI-E UART and 1284 Printer Port"</q>,</td></tr>
<tr><th id="1023">1023</th><td>	    {   <a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6178" title="0x9912" data-ref="_M/PCI_PRODUCT_NETMOS_NM9912">PCI_PRODUCT_NETMOS_NM9912</a>, <var>0</var>, <var>0x2000</var> },</td></tr>
<tr><th id="1024">1024</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0</var>, <var>0xffff</var> },</td></tr>
<tr><th id="1025">1025</th><td>	    {</td></tr>
<tr><th id="1026">1026</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <var>0x10</var>, <var>0x0000</var>, <var>0</var> },</td></tr>
<tr><th id="1027">1027</th><td>	    },</td></tr>
<tr><th id="1028">1028</th><td>	},</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td>	<i>/* NetMos PCIe NM9922 (PCI multi function): 2S */</i></td></tr>
<tr><th id="1031">1031</th><td>	{   <q>"NetMos NM9922 UART"</q>,</td></tr>
<tr><th id="1032">1032</th><td>	    {   <a class="macro" href="pcidevs.h.html#694" title="0x9710" data-ref="_M/PCI_VENDOR_NETMOS">PCI_VENDOR_NETMOS</a>, <a class="macro" href="pcidevs.h.html#6179" title="0x9922" data-ref="_M/PCI_PRODUCT_NETMOS_NM9922">PCI_PRODUCT_NETMOS_NM9922</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1033">1033</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,				      <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1034">1034</th><td>	    {</td></tr>
<tr><th id="1035">1035</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1036">1036</th><td>	    },</td></tr>
<tr><th id="1037">1037</th><td>	},</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>	<i>/*</i></td></tr>
<tr><th id="1040">1040</th><td><i>	 * Boards with an Oxford Semiconductor chip.</i></td></tr>
<tr><th id="1041">1041</th><td><i>	 *</i></td></tr>
<tr><th id="1042">1042</th><td><i>	 * Oxford Semiconductor provides documentation for their chip at:</i></td></tr>
<tr><th id="1043">1043</th><td><i>	 * &lt;URL:<a href="http://www.plxtech.com/products/uart">http://www.plxtech.com/products/uart</a>&gt;</i></td></tr>
<tr><th id="1044">1044</th><td><i>	 *</i></td></tr>
<tr><th id="1045">1045</th><td><i>	 * As sold by Kouwell &lt;URL:<a href="http://www.kouwell.com/">http://www.kouwell.com/</a>&gt;.</i></td></tr>
<tr><th id="1046">1046</th><td><i>	 * I/O Flex PCI I/O Card Model-223 with 4 serial and 1 parallel ports.</i></td></tr>
<tr><th id="1047">1047</th><td><i>	 */</i></td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>	<i>/* Oxford Semiconductor OXPCIe952 PCIe 1P */</i></td></tr>
<tr><th id="1050">1050</th><td>	{   <q>"Oxford Semiconductor OXPCIe952 LPT"</q>,</td></tr>
<tr><th id="1051">1051</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <a class="macro" href="pcidevs.h.html#6709" title="0xc110" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OXPCIE952P">PCI_PRODUCT_OXFORDSEMI_OXPCIE952P</a>,</td></tr>
<tr><th id="1052">1052</th><td>		<var>0</var>, <var>0</var>},</td></tr>
<tr><th id="1053">1053</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1054">1054</th><td>	    {</td></tr>
<tr><th id="1055">1055</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1056">1056</th><td>	    },</td></tr>
<tr><th id="1057">1057</th><td>	},</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td>	<i>/* Oxford Semiconductor OXPCIe952 PCIe UARTs */</i></td></tr>
<tr><th id="1060">1060</th><td>	{   <q>"Oxford Semiconductor OXPCIe952 UART"</q>,</td></tr>
<tr><th id="1061">1061</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <a class="macro" href="pcidevs.h.html#6707" title="0xc101" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OXPCIE952_0">PCI_PRODUCT_OXFORDSEMI_OXPCIE952_0</a>,</td></tr>
<tr><th id="1062">1062</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1063">1063</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1064">1064</th><td>	    {</td></tr>
<tr><th id="1065">1065</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1066">1066</th><td>	    },</td></tr>
<tr><th id="1067">1067</th><td>	},</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td>	<i>/* Oxford Semiconductor OXPCIe952 PCIe UARTs */</i></td></tr>
<tr><th id="1070">1070</th><td>	{   <q>"Oxford Semiconductor OXPCIe952 UART"</q>,</td></tr>
<tr><th id="1071">1071</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <a class="macro" href="pcidevs.h.html#6708" title="0xc105" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OXPCIE952_1">PCI_PRODUCT_OXFORDSEMI_OXPCIE952_1</a>,</td></tr>
<tr><th id="1072">1072</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1073">1073</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1074">1074</th><td>	    {</td></tr>
<tr><th id="1075">1075</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1076">1076</th><td>	    },</td></tr>
<tr><th id="1077">1077</th><td>	},</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>	<i>/* Oxford Semiconductor OXPCIe952 PCIe UARTs */</i></td></tr>
<tr><th id="1080">1080</th><td>	{   <q>"Oxford Semiconductor OXPCIe952 UARTs"</q>,</td></tr>
<tr><th id="1081">1081</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <a class="macro" href="pcidevs.h.html#6710" title="0xc120" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OXPCIE952_2S">PCI_PRODUCT_OXFORDSEMI_OXPCIE952_2S</a>,</td></tr>
<tr><th id="1082">1082</th><td>		<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <a class="macro" href="pcidevs.h.html#6710" title="0xc120" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OXPCIE952_2S">PCI_PRODUCT_OXFORDSEMI_OXPCIE952_2S</a> },</td></tr>
<tr><th id="1083">1083</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="1084">1084</th><td>	    {</td></tr>
<tr><th id="1085">1085</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1086">1086</th><td>	    },</td></tr>
<tr><th id="1087">1087</th><td>	},</td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td>	<i>/* Oxford Semiconductor OXPCIe952 PCIe UARTs */</i></td></tr>
<tr><th id="1090">1090</th><td>	{   <q>"Oxford Semiconductor OXPCIe952 UART"</q>,</td></tr>
<tr><th id="1091">1091</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <a class="macro" href="pcidevs.h.html#6711" title="0xc124" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OXPCIE952_2">PCI_PRODUCT_OXFORDSEMI_OXPCIE952_2</a>,</td></tr>
<tr><th id="1092">1092</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1093">1093</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1094">1094</th><td>	    {</td></tr>
<tr><th id="1095">1095</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1096">1096</th><td>	    },</td></tr>
<tr><th id="1097">1097</th><td>	},</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td>	<i>/* Oxford Semiconductor OXPCIe952 PCIe UARTs */</i></td></tr>
<tr><th id="1100">1100</th><td>	{   <q>"Oxford Semiconductor OXPCIe952 UART"</q>,</td></tr>
<tr><th id="1101">1101</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <a class="macro" href="pcidevs.h.html#6712" title="0xc140" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OXPCIE952_3">PCI_PRODUCT_OXFORDSEMI_OXPCIE952_3</a>,</td></tr>
<tr><th id="1102">1102</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1103">1103</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1104">1104</th><td>	    {</td></tr>
<tr><th id="1105">1105</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1106">1106</th><td>	    },</td></tr>
<tr><th id="1107">1107</th><td>	},</td></tr>
<tr><th id="1108">1108</th><td></td></tr>
<tr><th id="1109">1109</th><td>	<i>/* Oxford Semiconductor OXPCIe952 PCIe UARTs */</i></td></tr>
<tr><th id="1110">1110</th><td>	{   <q>"Oxford Semiconductor OXPCIe952 UART"</q>,</td></tr>
<tr><th id="1111">1111</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <a class="macro" href="pcidevs.h.html#6713" title="0xc141" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OXPCIE952_4">PCI_PRODUCT_OXFORDSEMI_OXPCIE952_4</a>,</td></tr>
<tr><th id="1112">1112</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1113">1113</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1114">1114</th><td>	    {</td></tr>
<tr><th id="1115">1115</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1116">1116</th><td>	    },</td></tr>
<tr><th id="1117">1117</th><td>	},</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td>	<i>/* Oxford Semiconductor OXPCIe952 PCIe UARTs */</i></td></tr>
<tr><th id="1120">1120</th><td>	{   <q>"Oxford Semiconductor OXPCIe952 UART"</q>,</td></tr>
<tr><th id="1121">1121</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <a class="macro" href="pcidevs.h.html#6714" title="0xc144" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OXPCIE952_5">PCI_PRODUCT_OXFORDSEMI_OXPCIE952_5</a>,</td></tr>
<tr><th id="1122">1122</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1123">1123</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1124">1124</th><td>	    {</td></tr>
<tr><th id="1125">1125</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1126">1126</th><td>	    },</td></tr>
<tr><th id="1127">1127</th><td>	},</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>	<i>/* Oxford Semiconductor OXPCIe952 PCIe UARTs */</i></td></tr>
<tr><th id="1130">1130</th><td>	{   <q>"Oxford Semiconductor OXPCIe952 UART"</q>,</td></tr>
<tr><th id="1131">1131</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <a class="macro" href="pcidevs.h.html#6715" title="0xc145" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OXPCIE952_6">PCI_PRODUCT_OXFORDSEMI_OXPCIE952_6</a>,</td></tr>
<tr><th id="1132">1132</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1133">1133</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1134">1134</th><td>	    {</td></tr>
<tr><th id="1135">1135</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1136">1136</th><td>	    },</td></tr>
<tr><th id="1137">1137</th><td>	},</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>	<i>/* Oxford Semiconductor OXPCIe954 PCIe UARTs */</i></td></tr>
<tr><th id="1140">1140</th><td>	{   <q>"Oxford Semiconductor OXPCIe954 UART"</q>,</td></tr>
<tr><th id="1141">1141</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <a class="macro" href="pcidevs.h.html#6716" title="0xc208" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OXPCIE954">PCI_PRODUCT_OXFORDSEMI_OXPCIE954</a>,</td></tr>
<tr><th id="1142">1142</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1143">1143</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1144">1144</th><td>	    {</td></tr>
<tr><th id="1145">1145</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x1000</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>0x22</var> },</td></tr>
<tr><th id="1146">1146</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x1200</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>0x22</var> },</td></tr>
<tr><th id="1147">1147</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x1400</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>0x22</var> },</td></tr>
<tr><th id="1148">1148</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x1600</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>0x22</var> },</td></tr>
<tr><th id="1149">1149</th><td>	    },</td></tr>
<tr><th id="1150">1150</th><td>	},</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>	<i>/* Oxford Semiconductor OXmPCI952 PCI UARTs */</i></td></tr>
<tr><th id="1153">1153</th><td>	{   <q>"Oxford Semiconductor OXmPCI952 UARTs"</q>,</td></tr>
<tr><th id="1154">1154</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6698" title="0x950a" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_EXSYS_EX41092">PCI_PRODUCT_OXFORDSEMI_EXSYS_EX41092</a>,</td></tr>
<tr><th id="1155">1155</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1156">1156</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1157">1157</th><td>	    {</td></tr>
<tr><th id="1158">1158</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1159">1159</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1160">1160</th><td>	    },</td></tr>
<tr><th id="1161">1161</th><td>	},</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>	<i>/* Oxford Semiconductor OXuPCI952 950 PCI UARTs */</i></td></tr>
<tr><th id="1164">1164</th><td>	{   <q>"Oxford Semiconductor OXuPCI952 UARTs"</q>,</td></tr>
<tr><th id="1165">1165</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6697" title="0x9505" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OXUPCI952">PCI_PRODUCT_OXFORDSEMI_OXUPCI952</a>,</td></tr>
<tr><th id="1166">1166</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1167">1167</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1168">1168</th><td>	    {</td></tr>
<tr><th id="1169">1169</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1170">1170</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1171">1171</th><td>	    },</td></tr>
<tr><th id="1172">1172</th><td>	},</td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td>	<i>/* Oxford Semiconductor OX16PCI952 PCI `950 UARTs - 128 byte FIFOs */</i></td></tr>
<tr><th id="1175">1175</th><td>	{   <q>"Oxford Semiconductor OX16PCI952 UARTs"</q>,</td></tr>
<tr><th id="1176">1176</th><td>	    {   <a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <a class="macro" href="pcidevs.h.html#6704" title="0x9521" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OX16PCI952">PCI_PRODUCT_OXFORDSEMI_OX16PCI952</a>,</td></tr>
<tr><th id="1177">1177</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1178">1178</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1179">1179</th><td>	    {</td></tr>
<tr><th id="1180">1180</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1181">1181</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1182">1182</th><td>	    },</td></tr>
<tr><th id="1183">1183</th><td>	},</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td>	<i>/* Oxford Semiconductor OX16PCI952 PCI Parallel port */</i></td></tr>
<tr><th id="1186">1186</th><td>	{   <q>"Oxford Semiconductor OX16PCI952 Parallel port"</q>,</td></tr>
<tr><th id="1187">1187</th><td>	    {   <a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <a class="macro" href="pcidevs.h.html#6705" title="0x9523" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OX16PCI952P">PCI_PRODUCT_OXFORDSEMI_OX16PCI952P</a>,</td></tr>
<tr><th id="1188">1188</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1189">1189</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1190">1190</th><td>	    {</td></tr>
<tr><th id="1191">1191</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1192">1192</th><td>	    },</td></tr>
<tr><th id="1193">1193</th><td>	},</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>	<i>/* InnoSys Keyspan SX Pro OX16PCI954 based 4 UARTs */</i></td></tr>
<tr><th id="1196">1196</th><td>	{   <q>"InnoSys Keyspan SX Pro Serial Card"</q>,</td></tr>
<tr><th id="1197">1197</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6695" title="0x9501" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OX16PCI954">PCI_PRODUCT_OXFORDSEMI_OX16PCI954</a>,</td></tr>
<tr><th id="1198">1198</th><td>		<a class="macro" href="pcidevs.h.html#468" title="0x11a9" data-ref="_M/PCI_VENDOR_INNOSYS">PCI_VENDOR_INNOSYS</a>, <var>0x5850</var> },</td></tr>
<tr><th id="1199">1199</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="1200">1200</th><td>	    {</td></tr>
<tr><th id="1201">1201</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1202">1202</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1203">1203</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1204">1204</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1205">1205</th><td>	    },</td></tr>
<tr><th id="1206">1206</th><td>	},</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>	<i>/* I-O DATA RSA-PCI2 two UARTs based on OX16PCI954 */</i></td></tr>
<tr><th id="1209">1209</th><td>	{   <q>"I-O DATA RSA-PCI2 UARTs"</q>,</td></tr>
<tr><th id="1210">1210</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6695" title="0x9501" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OX16PCI954">PCI_PRODUCT_OXFORDSEMI_OX16PCI954</a>,</td></tr>
<tr><th id="1211">1211</th><td>		<a class="macro" href="pcidevs.h.html#312" title="0x10fc" data-ref="_M/PCI_VENDOR_IODATA">PCI_VENDOR_IODATA</a>, <var>0xc070</var> },</td></tr>
<tr><th id="1212">1212</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="1213">1213</th><td>	    {</td></tr>
<tr><th id="1214">1214</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1215">1215</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1216">1216</th><td>	    },</td></tr>
<tr><th id="1217">1217</th><td>	},</td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td>	<i>/* I-O DATA RSA-PCI2 four/eight(1-4) UARTs based on OX16PCI954 */</i></td></tr>
<tr><th id="1220">1220</th><td>	{   <q>"I-O DATA RSA-PCI2/P4 or P8 (1-4) UARTs"</q>,</td></tr>
<tr><th id="1221">1221</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6695" title="0x9501" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OX16PCI954">PCI_PRODUCT_OXFORDSEMI_OX16PCI954</a>,</td></tr>
<tr><th id="1222">1222</th><td>		<a class="macro" href="pcidevs.h.html#312" title="0x10fc" data-ref="_M/PCI_VENDOR_IODATA">PCI_VENDOR_IODATA</a>, <var>0xd007</var> },</td></tr>
<tr><th id="1223">1223</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="1224">1224</th><td>	    {</td></tr>
<tr><th id="1225">1225</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1226">1226</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1227">1227</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1228">1228</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1229">1229</th><td>	    },</td></tr>
<tr><th id="1230">1230</th><td>	},</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td>	<i>/* OEM of Oxford Semiconductor PCI UARTs? */</i></td></tr>
<tr><th id="1233">1233</th><td>	{   <q>"SIIG Cyber 4 PCI 16550"</q>,</td></tr>
<tr><th id="1234">1234</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6695" title="0x9501" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OX16PCI954">PCI_PRODUCT_OXFORDSEMI_OX16PCI954</a>,</td></tr>
<tr><th id="1235">1235</th><td>		<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>, <var>0x2050</var>	},</td></tr>
<tr><th id="1236">1236</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="1237">1237</th><td>	    {</td></tr>
<tr><th id="1238">1238</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1239">1239</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1240">1240</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1241">1241</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1242">1242</th><td>	    },</td></tr>
<tr><th id="1243">1243</th><td>	},</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>	<i>/* OEM of Oxford Semiconductor PCI UARTs? */</i></td></tr>
<tr><th id="1246">1246</th><td>	{   <q>"SIIG Cyber 4S PCI 16C650 (20x family)"</q>,</td></tr>
<tr><th id="1247">1247</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6695" title="0x9501" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OX16PCI954">PCI_PRODUCT_OXFORDSEMI_OX16PCI954</a>,</td></tr>
<tr><th id="1248">1248</th><td>		<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>, <var>0x2051</var>	},</td></tr>
<tr><th id="1249">1249</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="1250">1250</th><td>	    {</td></tr>
<tr><th id="1251">1251</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1252">1252</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1253">1253</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1254">1254</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1255">1255</th><td>	    },</td></tr>
<tr><th id="1256">1256</th><td>	},</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>	<i>/* OEM of Oxford Semiconductor PCI UARTs? */</i></td></tr>
<tr><th id="1259">1259</th><td>	{   <q>"Avlab LP PCI 4S Quartet"</q>,</td></tr>
<tr><th id="1260">1260</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6695" title="0x9501" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OX16PCI954">PCI_PRODUCT_OXFORDSEMI_OX16PCI954</a>,</td></tr>
<tr><th id="1261">1261</th><td>		<a class="macro" href="pcidevs.h.html#588" title="0x14db" data-ref="_M/PCI_VENDOR_AVLAB">PCI_VENDOR_AVLAB</a>, <var>0x2150</var> },</td></tr>
<tr><th id="1262">1262</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="1263">1263</th><td>	    {</td></tr>
<tr><th id="1264">1264</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1265">1265</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1266">1266</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1267">1267</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var> },</td></tr>
<tr><th id="1268">1268</th><td>	    },</td></tr>
<tr><th id="1269">1269</th><td>	},</td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td>	<i>/* Oxford Semiconductor OX16PCI954 PCI UARTs */</i></td></tr>
<tr><th id="1272">1272</th><td>	{   <q>"Oxford Semiconductor OX16PCI954 UARTs"</q>,</td></tr>
<tr><th id="1273">1273</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6695" title="0x9501" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OX16PCI954">PCI_PRODUCT_OXFORDSEMI_OX16PCI954</a>,</td></tr>
<tr><th id="1274">1274</th><td>		<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<var>0</var> },</td></tr>
<tr><th id="1275">1275</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>	},</td></tr>
<tr><th id="1276">1276</th><td>	    {</td></tr>
<tr><th id="1277">1277</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1278">1278</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1279">1279</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1280">1280</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1281">1281</th><td>	    },</td></tr>
<tr><th id="1282">1282</th><td>	},</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td>	<i>/* Oxford Semiconductor OX16PCI954 PCI UARTs (default for 0x9501) */</i></td></tr>
<tr><th id="1285">1285</th><td>	{   <q>"Oxford Semiconductor OX16PCI954 UARTs"</q>,</td></tr>
<tr><th id="1286">1286</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6695" title="0x9501" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OX16PCI954">PCI_PRODUCT_OXFORDSEMI_OX16PCI954</a>,</td></tr>
<tr><th id="1287">1287</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1288">1288</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1289">1289</th><td>	    {</td></tr>
<tr><th id="1290">1290</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="1291">1291</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="1292">1292</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="1293">1293</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="1294">1294</th><td>	    },</td></tr>
<tr><th id="1295">1295</th><td>	},</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td>	<i>/* I-O DATA RSA-PCI2 eight(5-8) UARTs base on OX16PCI954 */</i></td></tr>
<tr><th id="1298">1298</th><td>	{   <q>"I-O DATA RSA-PCI2/P8 (5-8) UARTs"</q>,</td></tr>
<tr><th id="1299">1299</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6702" title="0x9511" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_EXSYS_EX41098">PCI_PRODUCT_OXFORDSEMI_EXSYS_EX41098</a>,</td></tr>
<tr><th id="1300">1300</th><td>		<a class="macro" href="pcidevs.h.html#312" title="0x10fc" data-ref="_M/PCI_VENDOR_IODATA">PCI_VENDOR_IODATA</a>, <var>0xd007</var> },</td></tr>
<tr><th id="1301">1301</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="1302">1302</th><td>	    {</td></tr>
<tr><th id="1303">1303</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1304">1304</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1305">1305</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1306">1306</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="1307">1307</th><td>	    },</td></tr>
<tr><th id="1308">1308</th><td>	},</td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td>	<i>/* Exsys EX-41098, second part of SIIG Cyber 8S PCI Card */</i></td></tr>
<tr><th id="1311">1311</th><td>	{   <q>"Exsys EX-41098"</q>,</td></tr>
<tr><th id="1312">1312</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6702" title="0x9511" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_EXSYS_EX41098">PCI_PRODUCT_OXFORDSEMI_EXSYS_EX41098</a>,</td></tr>
<tr><th id="1313">1313</th><td>		<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>, <var>0x2082</var>	},</td></tr>
<tr><th id="1314">1314</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="1315">1315</th><td>	    {</td></tr>
<tr><th id="1316">1316</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var>},</td></tr>
<tr><th id="1317">1317</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var>},</td></tr>
<tr><th id="1318">1318</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var>},</td></tr>
<tr><th id="1319">1319</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var>},</td></tr>
<tr><th id="1320">1320</th><td>	    },</td></tr>
<tr><th id="1321">1321</th><td>	},</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td>	<i>/* Oxford Semiconductor OX16PCI954 PCI Parallel port */</i></td></tr>
<tr><th id="1324">1324</th><td>	{   <q>"Oxford Semiconductor OX16PCI954 Parallel port"</q>,</td></tr>
<tr><th id="1325">1325</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6703" title="0x9513" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OX16PCI954P">PCI_PRODUCT_OXFORDSEMI_OX16PCI954P</a>,</td></tr>
<tr><th id="1326">1326</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1327">1327</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1328">1328</th><td>	    {</td></tr>
<tr><th id="1329">1329</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1330">1330</th><td>	    },</td></tr>
<tr><th id="1331">1331</th><td>	},</td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td>	<i>/* EXSYS EX-41098-2 UARTs */</i></td></tr>
<tr><th id="1334">1334</th><td>	{   <q>"EXSYS EX-41098-2 UARTs"</q>,</td></tr>
<tr><th id="1335">1335</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6706" title="0x9538" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OX16PCI958">PCI_PRODUCT_OXFORDSEMI_OX16PCI958</a>,</td></tr>
<tr><th id="1336">1336</th><td>		<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>, <var>0x0671</var> },</td></tr>
<tr><th id="1337">1337</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="1338">1338</th><td>	    {</td></tr>
<tr><th id="1339">1339</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="1340">1340</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="1341">1341</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="1342">1342</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="1343">1343</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="1344">1344</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="1345">1345</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="1346">1346</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="1347">1347</th><td>	    },</td></tr>
<tr><th id="1348">1348</th><td>	},</td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td>	<i>/* Oxford Semiconductor OX16PCI958 UARTs (wildcard)*/</i></td></tr>
<tr><th id="1351">1351</th><td>	{   <q>"Oxford Semiconductor OX16PCI958 UARTs"</q>,</td></tr>
<tr><th id="1352">1352</th><td>	    {	<a class="macro" href="pcidevs.h.html#575" title="0x1415" data-ref="_M/PCI_VENDOR_OXFORDSEMI">PCI_VENDOR_OXFORDSEMI</a>,	<a class="macro" href="pcidevs.h.html#6706" title="0x9538" data-ref="_M/PCI_PRODUCT_OXFORDSEMI_OX16PCI958">PCI_PRODUCT_OXFORDSEMI_OX16PCI958</a>,</td></tr>
<tr><th id="1353">1353</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1354">1354</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1355">1355</th><td>	    {</td></tr>
<tr><th id="1356">1356</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var>},</td></tr>
<tr><th id="1357">1357</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var>},</td></tr>
<tr><th id="1358">1358</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var>},</td></tr>
<tr><th id="1359">1359</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var>},</td></tr>
<tr><th id="1360">1360</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var>},</td></tr>
<tr><th id="1361">1361</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var>},</td></tr>
<tr><th id="1362">1362</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var>},</td></tr>
<tr><th id="1363">1363</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>10</var>},</td></tr>
<tr><th id="1364">1364</th><td>	    },</td></tr>
<tr><th id="1365">1365</th><td>	},</td></tr>
<tr><th id="1366">1366</th><td></td></tr>
<tr><th id="1367">1367</th><td>	{   <q>"SUNIX 5008 1P"</q>,</td></tr>
<tr><th id="1368">1368</th><td>	    {	<a class="macro" href="pcidevs.h.html#663" title="0x1fd4" data-ref="_M/PCI_VENDOR_SUNIX2">PCI_VENDOR_SUNIX2</a>,	<a class="macro" href="pcidevs.h.html#7373" title="0x1999" data-ref="_M/PCI_PRODUCT_SUNIX2_SER5XXXX">PCI_PRODUCT_SUNIX2_SER5XXXX</a>,</td></tr>
<tr><th id="1369">1369</th><td>		<var>0x1fd4</var>,	<var>0x0100</var> },</td></tr>
<tr><th id="1370">1370</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xeff0</var> },</td></tr>
<tr><th id="1371">1371</th><td>	    {</td></tr>
<tr><th id="1372">1372</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1373">1373</th><td>	    },</td></tr>
<tr><th id="1374">1374</th><td>	},</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>	{   <q>"SUNIX 5016 8S"</q>,</td></tr>
<tr><th id="1377">1377</th><td>	    {	<a class="macro" href="pcidevs.h.html#663" title="0x1fd4" data-ref="_M/PCI_VENDOR_SUNIX2">PCI_VENDOR_SUNIX2</a>,	<a class="macro" href="pcidevs.h.html#7373" title="0x1999" data-ref="_M/PCI_PRODUCT_SUNIX2_SER5XXXX">PCI_PRODUCT_SUNIX2_SER5XXXX</a>,</td></tr>
<tr><th id="1378">1378</th><td>		<var>0x1fd4</var>,	<var>0x0010</var> },</td></tr>
<tr><th id="1379">1379</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var> },</td></tr>
<tr><th id="1380">1380</th><td>	    {</td></tr>
<tr><th id="1381">1381</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1382">1382</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1383">1383</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1384">1384</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1385">1385</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1386">1386</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1387">1387</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1388">1388</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1389">1389</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1390">1390</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1391">1391</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1392">1392</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1393">1393</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x40</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1394">1394</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x48</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1395">1395</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x50</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1396">1396</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x58</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1397">1397</th><td>	    },</td></tr>
<tr><th id="1398">1398</th><td>	},</td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td>	{   <q>"SUNIX 5027 1S"</q>,</td></tr>
<tr><th id="1401">1401</th><td>	    {	<a class="macro" href="pcidevs.h.html#663" title="0x1fd4" data-ref="_M/PCI_VENDOR_SUNIX2">PCI_VENDOR_SUNIX2</a>,	<a class="macro" href="pcidevs.h.html#7373" title="0x1999" data-ref="_M/PCI_PRODUCT_SUNIX2_SER5XXXX">PCI_PRODUCT_SUNIX2_SER5XXXX</a>,</td></tr>
<tr><th id="1402">1402</th><td>		<var>0x1fd4</var>,	<var>0x0001</var> },</td></tr>
<tr><th id="1403">1403</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var> },</td></tr>
<tr><th id="1404">1404</th><td>	    {</td></tr>
<tr><th id="1405">1405</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1406">1406</th><td>	    },</td></tr>
<tr><th id="1407">1407</th><td>	},</td></tr>
<tr><th id="1408">1408</th><td></td></tr>
<tr><th id="1409">1409</th><td>	{   <q>"SUNIX 5037 2S"</q>,</td></tr>
<tr><th id="1410">1410</th><td>	    {	<a class="macro" href="pcidevs.h.html#663" title="0x1fd4" data-ref="_M/PCI_VENDOR_SUNIX2">PCI_VENDOR_SUNIX2</a>,	<a class="macro" href="pcidevs.h.html#7373" title="0x1999" data-ref="_M/PCI_PRODUCT_SUNIX2_SER5XXXX">PCI_PRODUCT_SUNIX2_SER5XXXX</a>,</td></tr>
<tr><th id="1411">1411</th><td>		<var>0x1fd4</var>,	<var>0x0002</var> },</td></tr>
<tr><th id="1412">1412</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var> },</td></tr>
<tr><th id="1413">1413</th><td>	    {</td></tr>
<tr><th id="1414">1414</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1415">1415</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1416">1416</th><td>	    },</td></tr>
<tr><th id="1417">1417</th><td>	},</td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td>	{   <q>"SUNIX 5056 4S"</q>,</td></tr>
<tr><th id="1420">1420</th><td>	    {	<a class="macro" href="pcidevs.h.html#663" title="0x1fd4" data-ref="_M/PCI_VENDOR_SUNIX2">PCI_VENDOR_SUNIX2</a>,	<a class="macro" href="pcidevs.h.html#7373" title="0x1999" data-ref="_M/PCI_PRODUCT_SUNIX2_SER5XXXX">PCI_PRODUCT_SUNIX2_SER5XXXX</a>,</td></tr>
<tr><th id="1421">1421</th><td>		<var>0x1fd4</var>,	<var>0x0004</var> },</td></tr>
<tr><th id="1422">1422</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var> },</td></tr>
<tr><th id="1423">1423</th><td>	    {</td></tr>
<tr><th id="1424">1424</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1425">1425</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1426">1426</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1427">1427</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1428">1428</th><td>	    },</td></tr>
<tr><th id="1429">1429</th><td>	},</td></tr>
<tr><th id="1430">1430</th><td></td></tr>
<tr><th id="1431">1431</th><td>	{   <q>"SUNIX 5066 8S"</q>,</td></tr>
<tr><th id="1432">1432</th><td>	    {	<a class="macro" href="pcidevs.h.html#663" title="0x1fd4" data-ref="_M/PCI_VENDOR_SUNIX2">PCI_VENDOR_SUNIX2</a>,	<a class="macro" href="pcidevs.h.html#7373" title="0x1999" data-ref="_M/PCI_PRODUCT_SUNIX2_SER5XXXX">PCI_PRODUCT_SUNIX2_SER5XXXX</a>,</td></tr>
<tr><th id="1433">1433</th><td>		<var>0x1fd4</var>,	<var>0x0008</var> },</td></tr>
<tr><th id="1434">1434</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var> },</td></tr>
<tr><th id="1435">1435</th><td>	    {</td></tr>
<tr><th id="1436">1436</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1437">1437</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1438">1438</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1439">1439</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1440">1440</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1441">1441</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1442">1442</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1443">1443</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1444">1444</th><td>	    },</td></tr>
<tr><th id="1445">1445</th><td>	},</td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td>	{   <q>"SUNIX 5069 1S / 1P"</q>,</td></tr>
<tr><th id="1448">1448</th><td>	    {	<a class="macro" href="pcidevs.h.html#663" title="0x1fd4" data-ref="_M/PCI_VENDOR_SUNIX2">PCI_VENDOR_SUNIX2</a>,	<a class="macro" href="pcidevs.h.html#7373" title="0x1999" data-ref="_M/PCI_PRODUCT_SUNIX2_SER5XXXX">PCI_PRODUCT_SUNIX2_SER5XXXX</a>,</td></tr>
<tr><th id="1449">1449</th><td>		<var>0x1fd4</var>,	<var>0x0101</var> },</td></tr>
<tr><th id="1450">1450</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xeff0</var> },</td></tr>
<tr><th id="1451">1451</th><td>	    {</td></tr>
<tr><th id="1452">1452</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1453">1453</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1454">1454</th><td>	    },</td></tr>
<tr><th id="1455">1455</th><td>	},</td></tr>
<tr><th id="1456">1456</th><td></td></tr>
<tr><th id="1457">1457</th><td>	{   <q>"SUNIX 5079 2S / 1P"</q>,</td></tr>
<tr><th id="1458">1458</th><td>	    {	<a class="macro" href="pcidevs.h.html#663" title="0x1fd4" data-ref="_M/PCI_VENDOR_SUNIX2">PCI_VENDOR_SUNIX2</a>,	<a class="macro" href="pcidevs.h.html#7373" title="0x1999" data-ref="_M/PCI_PRODUCT_SUNIX2_SER5XXXX">PCI_PRODUCT_SUNIX2_SER5XXXX</a>,</td></tr>
<tr><th id="1459">1459</th><td>		<var>0x1fd4</var>,	<var>0x0102</var> },</td></tr>
<tr><th id="1460">1460</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var> },</td></tr>
<tr><th id="1461">1461</th><td>	    {</td></tr>
<tr><th id="1462">1462</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1463">1463</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1464">1464</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1465">1465</th><td>	    },</td></tr>
<tr><th id="1466">1466</th><td>	},</td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td>	{   <q>"SUNIX 5099 4S / 1P"</q>,</td></tr>
<tr><th id="1469">1469</th><td>	    {	<a class="macro" href="pcidevs.h.html#663" title="0x1fd4" data-ref="_M/PCI_VENDOR_SUNIX2">PCI_VENDOR_SUNIX2</a>,	<a class="macro" href="pcidevs.h.html#7373" title="0x1999" data-ref="_M/PCI_PRODUCT_SUNIX2_SER5XXXX">PCI_PRODUCT_SUNIX2_SER5XXXX</a>,</td></tr>
<tr><th id="1470">1470</th><td>		<var>0x1fd4</var>,	<var>0x0104</var> },</td></tr>
<tr><th id="1471">1471</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var> },</td></tr>
<tr><th id="1472">1472</th><td>	    {</td></tr>
<tr><th id="1473">1473</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1474">1474</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1475">1475</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1476">1476</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="1477">1477</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1478">1478</th><td>	    },</td></tr>
<tr><th id="1479">1479</th><td>	},</td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td>	<i>/*</i></td></tr>
<tr><th id="1482">1482</th><td><i>	 * XXX no entry because I have no data:</i></td></tr>
<tr><th id="1483">1483</th><td><i>	 * XXX Dolphin Peripherals 4006 (single parallel)</i></td></tr>
<tr><th id="1484">1484</th><td><i>	 */</i></td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td>	<i>/*</i></td></tr>
<tr><th id="1487">1487</th><td><i>	 * Dolphin Peripherals 4014 (dual parallel port) card.  PLX 9050, with</i></td></tr>
<tr><th id="1488">1488</th><td><i>	 * a seemingly-lame EEPROM setup that puts the Dolphin IDs</i></td></tr>
<tr><th id="1489">1489</th><td><i>	 * into the subsystem fields, and claims that it's a</i></td></tr>
<tr><th id="1490">1490</th><td><i>	 * network/misc (0x02/0x80) device.</i></td></tr>
<tr><th id="1491">1491</th><td><i>	 */</i></td></tr>
<tr><th id="1492">1492</th><td>	{   <q>"Dolphin Peripherals 4014"</q>,</td></tr>
<tr><th id="1493">1493</th><td>	    {	<a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>,	<a class="macro" href="pcidevs.h.html#6764" title="0x9050" data-ref="_M/PCI_PRODUCT_PLX_9050">PCI_PRODUCT_PLX_9050</a>,	<var>0xd84d</var>,	<var>0x6810</var>	},</td></tr>
<tr><th id="1494">1494</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="1495">1495</th><td>	    {</td></tr>
<tr><th id="1496">1496</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1497">1497</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#445" title="0x24" data-ref="_M/PCI_BAR5">PCI_BAR5</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1498">1498</th><td>	    },</td></tr>
<tr><th id="1499">1499</th><td>	},</td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td>	<i>/*</i></td></tr>
<tr><th id="1502">1502</th><td><i>	 * XXX Dolphin Peripherals 4025 (single serial)</i></td></tr>
<tr><th id="1503">1503</th><td><i>	 * (clashes with Dolphin Peripherals  4036 (2s variant)</i></td></tr>
<tr><th id="1504">1504</th><td><i>	 */</i></td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>	<i>/*</i></td></tr>
<tr><th id="1507">1507</th><td><i>	 * Dolphin Peripherals 4035 (dual serial port) card.  PLX 9050, with</i></td></tr>
<tr><th id="1508">1508</th><td><i>	 * a seemingly-lame EEPROM setup that puts the Dolphin IDs</i></td></tr>
<tr><th id="1509">1509</th><td><i>	 * into the subsystem fields, and claims that it's a</i></td></tr>
<tr><th id="1510">1510</th><td><i>	 * network/misc (0x02/0x80) device.</i></td></tr>
<tr><th id="1511">1511</th><td><i>	 */</i></td></tr>
<tr><th id="1512">1512</th><td>	{   <q>"Dolphin Peripherals 4035"</q>,</td></tr>
<tr><th id="1513">1513</th><td>	    {	<a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>,	<a class="macro" href="pcidevs.h.html#6764" title="0x9050" data-ref="_M/PCI_PRODUCT_PLX_9050">PCI_PRODUCT_PLX_9050</a>,	<var>0xd84d</var>,	<var>0x6808</var>	},</td></tr>
<tr><th id="1514">1514</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="1515">1515</th><td>	    {</td></tr>
<tr><th id="1516">1516</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1517">1517</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1518">1518</th><td>	    },</td></tr>
<tr><th id="1519">1519</th><td>	},</td></tr>
<tr><th id="1520">1520</th><td></td></tr>
<tr><th id="1521">1521</th><td>	<i>/*</i></td></tr>
<tr><th id="1522">1522</th><td><i>	 * Nanjing QinHeng Electronics</i></td></tr>
<tr><th id="1523">1523</th><td><i>	 * Products based on CH353 chip which can be</i></td></tr>
<tr><th id="1524">1524</th><td><i>	 * configured to provide various combinations</i></td></tr>
<tr><th id="1525">1525</th><td><i>	 * including 2 serial ports and a parallel port</i></td></tr>
<tr><th id="1526">1526</th><td><i>	 * or 4 serial ports (using a CH432 parallel to</i></td></tr>
<tr><th id="1527">1527</th><td><i>	 * 2 serial port converter. Product codes from</i></td></tr>
<tr><th id="1528">1528</th><td><i>	 * documentation (and physical 2 port serial card)</i></td></tr>
<tr><th id="1529">1529</th><td><i>	 */</i></td></tr>
<tr><th id="1530">1530</th><td>	{   <q>"Nanjing QinHeng Electronics CH352"</q>,</td></tr>
<tr><th id="1531">1531</th><td>	    {	<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6815" title="0x3253" data-ref="_M/PCI_PRODUCT_QINHENG_CH352_2S">PCI_PRODUCT_QINHENG_CH352_2S</a>,</td></tr>
<tr><th id="1532">1532</th><td>		<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6815" title="0x3253" data-ref="_M/PCI_PRODUCT_QINHENG_CH352_2S">PCI_PRODUCT_QINHENG_CH352_2S</a> },</td></tr>
<tr><th id="1533">1533</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1534">1534</th><td>	    {</td></tr>
<tr><th id="1535">1535</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1536">1536</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1537">1537</th><td>	    },</td></tr>
<tr><th id="1538">1538</th><td>	},</td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td>	{   <q>"Nanjing QinHeng Electronics CH352"</q>,</td></tr>
<tr><th id="1541">1541</th><td>	    {	<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6820" title="0x5053" data-ref="_M/PCI_PRODUCT_QINHENG_CH352_1S1P">PCI_PRODUCT_QINHENG_CH352_1S1P</a>,</td></tr>
<tr><th id="1542">1542</th><td>		<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6820" title="0x5053" data-ref="_M/PCI_PRODUCT_QINHENG_CH352_1S1P">PCI_PRODUCT_QINHENG_CH352_1S1P</a> },</td></tr>
<tr><th id="1543">1543</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1544">1544</th><td>	    {</td></tr>
<tr><th id="1545">1545</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1546">1546</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1547">1547</th><td>	    },</td></tr>
<tr><th id="1548">1548</th><td>	},</td></tr>
<tr><th id="1549">1549</th><td></td></tr>
<tr><th id="1550">1550</th><td>	{   <q>"Nanjing QinHeng Electronics CH353"</q>,</td></tr>
<tr><th id="1551">1551</th><td>	    {	<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6816" title="0x3453" data-ref="_M/PCI_PRODUCT_QINHENG_CH353_4S">PCI_PRODUCT_QINHENG_CH353_4S</a>,</td></tr>
<tr><th id="1552">1552</th><td>		<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6816" title="0x3453" data-ref="_M/PCI_PRODUCT_QINHENG_CH353_4S">PCI_PRODUCT_QINHENG_CH353_4S</a> },</td></tr>
<tr><th id="1553">1553</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1554">1554</th><td>	    {</td></tr>
<tr><th id="1555">1555</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1556">1556</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1557">1557</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1558">1558</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1559">1559</th><td>	    },</td></tr>
<tr><th id="1560">1560</th><td>	},</td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td>	{   <q>"Nanjing QinHeng Electronics CH353"</q>,</td></tr>
<tr><th id="1563">1563</th><td>	    {	<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6825" title="0x7053" data-ref="_M/PCI_PRODUCT_QINHENG_CH353_2S1P">PCI_PRODUCT_QINHENG_CH353_2S1P</a>,</td></tr>
<tr><th id="1564">1564</th><td>		<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <var>0x3253</var> },</td></tr>
<tr><th id="1565">1565</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1566">1566</th><td>	    {</td></tr>
<tr><th id="1567">1567</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1568">1568</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1569">1569</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1570">1570</th><td>	    },</td></tr>
<tr><th id="1571">1571</th><td>	},</td></tr>
<tr><th id="1572">1572</th><td></td></tr>
<tr><th id="1573">1573</th><td>	{   <q>"Nanjing QinHeng Electronics CH353 (fixed address)"</q>,</td></tr>
<tr><th id="1574">1574</th><td>	    {	<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6819" title="0x5046" data-ref="_M/PCI_PRODUCT_QINHENG_CH353_2S1PAR">PCI_PRODUCT_QINHENG_CH353_2S1PAR</a>,</td></tr>
<tr><th id="1575">1575</th><td>		<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6819" title="0x5046" data-ref="_M/PCI_PRODUCT_QINHENG_CH353_2S1PAR">PCI_PRODUCT_QINHENG_CH353_2S1PAR</a> },</td></tr>
<tr><th id="1576">1576</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1577">1577</th><td>	    {</td></tr>
<tr><th id="1578">1578</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1579">1579</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1580">1580</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1581">1581</th><td>	    },</td></tr>
<tr><th id="1582">1582</th><td>	},</td></tr>
<tr><th id="1583">1583</th><td></td></tr>
<tr><th id="1584">1584</th><td>	{   <q>"Nanjing QinHeng Electronics CH355"</q>,</td></tr>
<tr><th id="1585">1585</th><td>	    {	<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6827" title="0x7173" data-ref="_M/PCI_PRODUCT_QINHENG_CH355_4S">PCI_PRODUCT_QINHENG_CH355_4S</a>,</td></tr>
<tr><th id="1586">1586</th><td>		<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <var>0x3473</var> },</td></tr>
<tr><th id="1587">1587</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1588">1588</th><td>	    {</td></tr>
<tr><th id="1589">1589</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1590">1590</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1591">1591</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1592">1592</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1593">1593</th><td>	    },</td></tr>
<tr><th id="1594">1594</th><td>	},</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td>	{   <q>"Nanjing QinHeng Electronics CH356"</q>,</td></tr>
<tr><th id="1597">1597</th><td>	    {	<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6826" title="0x7073" data-ref="_M/PCI_PRODUCT_QINHENG_CH356_4S1P">PCI_PRODUCT_QINHENG_CH356_4S1P</a>,</td></tr>
<tr><th id="1598">1598</th><td>		<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <var>0x3473</var> },</td></tr>
<tr><th id="1599">1599</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1600">1600</th><td>	    {</td></tr>
<tr><th id="1601">1601</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1602">1602</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1603">1603</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1604">1604</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1605">1605</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1606">1606</th><td>	    },</td></tr>
<tr><th id="1607">1607</th><td>	},</td></tr>
<tr><th id="1608">1608</th><td></td></tr>
<tr><th id="1609">1609</th><td>	{   <q>"Nanjing QinHeng Electronics CH356"</q>,</td></tr>
<tr><th id="1610">1610</th><td>	    {	<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6818" title="0x3873" data-ref="_M/PCI_PRODUCT_QINHENG_CH356_6S">PCI_PRODUCT_QINHENG_CH356_6S</a>,</td></tr>
<tr><th id="1611">1611</th><td>		<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6818" title="0x3873" data-ref="_M/PCI_PRODUCT_QINHENG_CH356_6S">PCI_PRODUCT_QINHENG_CH356_6S</a> },</td></tr>
<tr><th id="1612">1612</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1613">1613</th><td>	    {</td></tr>
<tr><th id="1614">1614</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1615">1615</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1616">1616</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1617">1617</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1618">1618</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1619">1619</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1620">1620</th><td>	    },</td></tr>
<tr><th id="1621">1621</th><td>	},</td></tr>
<tr><th id="1622">1622</th><td></td></tr>
<tr><th id="1623">1623</th><td>	{   <q>"Nanjing QinHeng Electronics CH356"</q>,</td></tr>
<tr><th id="1624">1624</th><td>	    {	<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6817" title="0x3853" data-ref="_M/PCI_PRODUCT_QINHENG_CH356_8S">PCI_PRODUCT_QINHENG_CH356_8S</a>,</td></tr>
<tr><th id="1625">1625</th><td>		<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6817" title="0x3853" data-ref="_M/PCI_PRODUCT_QINHENG_CH356_8S">PCI_PRODUCT_QINHENG_CH356_8S</a> },</td></tr>
<tr><th id="1626">1626</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1627">1627</th><td>	    {</td></tr>
<tr><th id="1628">1628</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1629">1629</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1630">1630</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1631">1631</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1632">1632</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1633">1633</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1634">1634</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1635">1635</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1636">1636</th><td>	    },</td></tr>
<tr><th id="1637">1637</th><td>	},</td></tr>
<tr><th id="1638">1638</th><td></td></tr>
<tr><th id="1639">1639</th><td>	{   <q>"Nanjing QinHeng Electronics CH357"</q>,</td></tr>
<tr><th id="1640">1640</th><td>	    {	<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6821" title="0x5334" data-ref="_M/PCI_PRODUCT_QINHENG_CH357_4S">PCI_PRODUCT_QINHENG_CH357_4S</a>,</td></tr>
<tr><th id="1641">1641</th><td>		<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <var>0x5053</var> },</td></tr>
<tr><th id="1642">1642</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1643">1643</th><td>	    {</td></tr>
<tr><th id="1644">1644</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1645">1645</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1646">1646</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1647">1647</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1648">1648</th><td>	    },</td></tr>
<tr><th id="1649">1649</th><td>	},</td></tr>
<tr><th id="1650">1650</th><td></td></tr>
<tr><th id="1651">1651</th><td>	{   <q>"Nanjing QinHeng Electronics CH358"</q>,</td></tr>
<tr><th id="1652">1652</th><td>	    {	<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6822" title="0x5334" data-ref="_M/PCI_PRODUCT_QINHENG_CH358_4S1P">PCI_PRODUCT_QINHENG_CH358_4S1P</a>,</td></tr>
<tr><th id="1653">1653</th><td>		<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6822" title="0x5334" data-ref="_M/PCI_PRODUCT_QINHENG_CH358_4S1P">PCI_PRODUCT_QINHENG_CH358_4S1P</a> },</td></tr>
<tr><th id="1654">1654</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1655">1655</th><td>	    {</td></tr>
<tr><th id="1656">1656</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1657">1657</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1658">1658</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1659">1659</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1660">1660</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1661">1661</th><td>	    },</td></tr>
<tr><th id="1662">1662</th><td>	},</td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td>	{   <q>"Nanjing QinHeng Electronics CH358"</q>,</td></tr>
<tr><th id="1665">1665</th><td>	    {	<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6823" title="0x5338" data-ref="_M/PCI_PRODUCT_QINHENG_CH358_8S">PCI_PRODUCT_QINHENG_CH358_8S</a>,</td></tr>
<tr><th id="1666">1666</th><td>		<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6823" title="0x5338" data-ref="_M/PCI_PRODUCT_QINHENG_CH358_8S">PCI_PRODUCT_QINHENG_CH358_8S</a> },</td></tr>
<tr><th id="1667">1667</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1668">1668</th><td>	    {</td></tr>
<tr><th id="1669">1669</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1670">1670</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1671">1671</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1672">1672</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1673">1673</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1674">1674</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1675">1675</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1676">1676</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1677">1677</th><td>	    },</td></tr>
<tr><th id="1678">1678</th><td>	},</td></tr>
<tr><th id="1679">1679</th><td></td></tr>
<tr><th id="1680">1680</th><td>	{   <q>"Nanjing QinHeng Electronics CH359"</q>,</td></tr>
<tr><th id="1681">1681</th><td>	    {	<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6824" title="0x5838" data-ref="_M/PCI_PRODUCT_QINHENG_CH359_16S">PCI_PRODUCT_QINHENG_CH359_16S</a>,</td></tr>
<tr><th id="1682">1682</th><td>		<a class="macro" href="pcidevs.h.html#669" title="0x4348" data-ref="_M/PCI_VENDOR_QINHENG">PCI_VENDOR_QINHENG</a>, <a class="macro" href="pcidevs.h.html#6824" title="0x5838" data-ref="_M/PCI_PRODUCT_QINHENG_CH359_16S">PCI_PRODUCT_QINHENG_CH359_16S</a> },</td></tr>
<tr><th id="1683">1683</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1684">1684</th><td>	    {</td></tr>
<tr><th id="1685">1685</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1686">1686</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1687">1687</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1688">1688</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1689">1689</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1690">1690</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1691">1691</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1692">1692</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1693">1693</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1694">1694</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1695">1695</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1696">1696</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1697">1697</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1698">1698</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1699">1699</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1700">1700</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1701">1701</th><td>	    },</td></tr>
<tr><th id="1702">1702</th><td>	},</td></tr>
<tr><th id="1703">1703</th><td></td></tr>
<tr><th id="1704">1704</th><td>	{   <q>"Nanjing QinHeng Electronics CH382"</q>,</td></tr>
<tr><th id="1705">1705</th><td>	    {	<a class="macro" href="pcidevs.h.html#656" title="0x1c00" data-ref="_M/PCI_VENDOR_QINHENG2">PCI_VENDOR_QINHENG2</a>, <a class="macro" href="pcidevs.h.html#6831" title="0x3253" data-ref="_M/PCI_PRODUCT_QINHENG2_CH382_2S">PCI_PRODUCT_QINHENG2_CH382_2S</a>,</td></tr>
<tr><th id="1706">1706</th><td>		<a class="macro" href="pcidevs.h.html#656" title="0x1c00" data-ref="_M/PCI_VENDOR_QINHENG2">PCI_VENDOR_QINHENG2</a>, <a class="macro" href="pcidevs.h.html#6831" title="0x3253" data-ref="_M/PCI_PRODUCT_QINHENG2_CH382_2S">PCI_PRODUCT_QINHENG2_CH382_2S</a> },</td></tr>
<tr><th id="1707">1707</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1708">1708</th><td>	    {</td></tr>
<tr><th id="1709">1709</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xc0</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1710">1710</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xc8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1711">1711</th><td>	    },</td></tr>
<tr><th id="1712">1712</th><td>	},</td></tr>
<tr><th id="1713">1713</th><td></td></tr>
<tr><th id="1714">1714</th><td>	{   <q>"Nanjing QinHeng Electronics CH382"</q>,</td></tr>
<tr><th id="1715">1715</th><td>	    {	<a class="macro" href="pcidevs.h.html#656" title="0x1c00" data-ref="_M/PCI_VENDOR_QINHENG2">PCI_VENDOR_QINHENG2</a>, <a class="macro" href="pcidevs.h.html#6830" title="0x3250" data-ref="_M/PCI_PRODUCT_QINHENG2_CH382_2S1P">PCI_PRODUCT_QINHENG2_CH382_2S1P</a>,</td></tr>
<tr><th id="1716">1716</th><td>		<a class="macro" href="pcidevs.h.html#656" title="0x1c00" data-ref="_M/PCI_VENDOR_QINHENG2">PCI_VENDOR_QINHENG2</a>, <a class="macro" href="pcidevs.h.html#6830" title="0x3250" data-ref="_M/PCI_PRODUCT_QINHENG2_CH382_2S1P">PCI_PRODUCT_QINHENG2_CH382_2S1P</a> },</td></tr>
<tr><th id="1717">1717</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1718">1718</th><td>	    {</td></tr>
<tr><th id="1719">1719</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xc0</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1720">1720</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xc8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1721">1721</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1722">1722</th><td>	    },</td></tr>
<tr><th id="1723">1723</th><td>	},</td></tr>
<tr><th id="1724">1724</th><td></td></tr>
<tr><th id="1725">1725</th><td>	{   <q>"Nanjing QinHeng Electronics CH384"</q>,</td></tr>
<tr><th id="1726">1726</th><td>	    {	<a class="macro" href="pcidevs.h.html#656" title="0x1c00" data-ref="_M/PCI_VENDOR_QINHENG2">PCI_VENDOR_QINHENG2</a>, <a class="macro" href="pcidevs.h.html#6833" title="0x3470" data-ref="_M/PCI_PRODUCT_QINHENG2_CH384_4S">PCI_PRODUCT_QINHENG2_CH384_4S</a>,</td></tr>
<tr><th id="1727">1727</th><td>		<a class="macro" href="pcidevs.h.html#656" title="0x1c00" data-ref="_M/PCI_VENDOR_QINHENG2">PCI_VENDOR_QINHENG2</a>, <a class="macro" href="pcidevs.h.html#6833" title="0x3470" data-ref="_M/PCI_PRODUCT_QINHENG2_CH384_4S">PCI_PRODUCT_QINHENG2_CH384_4S</a> },</td></tr>
<tr><th id="1728">1728</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1729">1729</th><td>	    {</td></tr>
<tr><th id="1730">1730</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xc0</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1731">1731</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xc8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1732">1732</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xd0</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1733">1733</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xd8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1734">1734</th><td>	    },</td></tr>
<tr><th id="1735">1735</th><td>	},</td></tr>
<tr><th id="1736">1736</th><td></td></tr>
<tr><th id="1737">1737</th><td>	{   <q>"Nanjing QinHeng Electronics CH384"</q>,</td></tr>
<tr><th id="1738">1738</th><td>	    {	<a class="macro" href="pcidevs.h.html#656" title="0x1c00" data-ref="_M/PCI_VENDOR_QINHENG2">PCI_VENDOR_QINHENG2</a>, <a class="macro" href="pcidevs.h.html#6832" title="0x3450" data-ref="_M/PCI_PRODUCT_QINHENG2_CH384_4S1P">PCI_PRODUCT_QINHENG2_CH384_4S1P</a>,</td></tr>
<tr><th id="1739">1739</th><td>		<a class="macro" href="pcidevs.h.html#656" title="0x1c00" data-ref="_M/PCI_VENDOR_QINHENG2">PCI_VENDOR_QINHENG2</a>, <a class="macro" href="pcidevs.h.html#6832" title="0x3450" data-ref="_M/PCI_PRODUCT_QINHENG2_CH384_4S1P">PCI_PRODUCT_QINHENG2_CH384_4S1P</a> },</td></tr>
<tr><th id="1740">1740</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1741">1741</th><td>	    {</td></tr>
<tr><th id="1742">1742</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xc0</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1743">1743</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xc8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1744">1744</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xd0</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1745">1745</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xd8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1746">1746</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="1747">1747</th><td>	    },</td></tr>
<tr><th id="1748">1748</th><td>	},</td></tr>
<tr><th id="1749">1749</th><td></td></tr>
<tr><th id="1750">1750</th><td>	{   <q>"Nanjing QinHeng Electronics CH384"</q>,</td></tr>
<tr><th id="1751">1751</th><td>	    {	<a class="macro" href="pcidevs.h.html#656" title="0x1c00" data-ref="_M/PCI_VENDOR_QINHENG2">PCI_VENDOR_QINHENG2</a>, <a class="macro" href="pcidevs.h.html#6834" title="0x3853" data-ref="_M/PCI_PRODUCT_QINHENG2_CH384_8S">PCI_PRODUCT_QINHENG2_CH384_8S</a>,</td></tr>
<tr><th id="1752">1752</th><td>		<a class="macro" href="pcidevs.h.html#656" title="0x1c00" data-ref="_M/PCI_VENDOR_QINHENG2">PCI_VENDOR_QINHENG2</a>, <a class="macro" href="pcidevs.h.html#6834" title="0x3853" data-ref="_M/PCI_PRODUCT_QINHENG2_CH384_8S">PCI_PRODUCT_QINHENG2_CH384_8S</a> },</td></tr>
<tr><th id="1753">1753</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1754">1754</th><td>	    {</td></tr>
<tr><th id="1755">1755</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1756">1756</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1757">1757</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1758">1758</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1759">1759</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1760">1760</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1761">1761</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1762">1762</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1763">1763</th><td>	    },</td></tr>
<tr><th id="1764">1764</th><td>	},</td></tr>
<tr><th id="1765">1765</th><td></td></tr>
<tr><th id="1766">1766</th><td>	{   <q>"Nanjing QinHeng Electronics CH384"</q>,</td></tr>
<tr><th id="1767">1767</th><td>	    {	<a class="macro" href="pcidevs.h.html#656" title="0x1c00" data-ref="_M/PCI_VENDOR_QINHENG2">PCI_VENDOR_QINHENG2</a>, <a class="macro" href="pcidevs.h.html#6835" title="0x4353" data-ref="_M/PCI_PRODUCT_QINHENG2_CH384_28S">PCI_PRODUCT_QINHENG2_CH384_28S</a>,</td></tr>
<tr><th id="1768">1768</th><td>		<a class="macro" href="pcidevs.h.html#656" title="0x1c00" data-ref="_M/PCI_VENDOR_QINHENG2">PCI_VENDOR_QINHENG2</a>, <a class="macro" href="pcidevs.h.html#6835" title="0x4353" data-ref="_M/PCI_PRODUCT_QINHENG2_CH384_28S">PCI_PRODUCT_QINHENG2_CH384_28S</a> },</td></tr>
<tr><th id="1769">1769</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="1770">1770</th><td>	    {</td></tr>
<tr><th id="1771">1771</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xc0</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1772">1772</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xc8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1773">1773</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xd0</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1774">1774</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xd8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1775">1775</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1776">1776</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1777">1777</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1778">1778</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1779">1779</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1780">1780</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1781">1781</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1782">1782</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1783">1783</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x40</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1784">1784</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x50</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1785">1785</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x60</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1786">1786</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x70</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1787">1787</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x48</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1788">1788</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x58</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1789">1789</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x68</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1790">1790</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x78</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1791">1791</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x80</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1792">1792</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x90</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1793">1793</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xa0</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1794">1794</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xb0</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1795">1795</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x88</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1796">1796</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x98</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1797">1797</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xa8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1798">1798</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0xb8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1799">1799</th><td>	    },</td></tr>
<tr><th id="1800">1800</th><td>	},</td></tr>
<tr><th id="1801">1801</th><td></td></tr>
<tr><th id="1802">1802</th><td>	<i>/* Intel 82946GZ/GL KT */</i></td></tr>
<tr><th id="1803">1803</th><td>	{   <q>"Intel 82946GZ/GL KT"</q>,</td></tr>
<tr><th id="1804">1804</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4226" title="0x2977" data-ref="_M/PCI_PRODUCT_INTEL_82946GZ_KT">PCI_PRODUCT_INTEL_82946GZ_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1805">1805</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1806">1806</th><td>	    {</td></tr>
<tr><th id="1807">1807</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1808">1808</th><td>	    },</td></tr>
<tr><th id="1809">1809</th><td>	},</td></tr>
<tr><th id="1810">1810</th><td></td></tr>
<tr><th id="1811">1811</th><td>	<i>/* Intel P965/G965 KT */</i></td></tr>
<tr><th id="1812">1812</th><td>	{   <q>"Intel P965/G965 KT"</q>,</td></tr>
<tr><th id="1813">1813</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4246" title="0x29a7" data-ref="_M/PCI_PRODUCT_INTEL_82P965_KT">PCI_PRODUCT_INTEL_82P965_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1814">1814</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1815">1815</th><td>	    {</td></tr>
<tr><th id="1816">1816</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1817">1817</th><td>	    },</td></tr>
<tr><th id="1818">1818</th><td>	},</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td>	<i>/* Intel PM965/GM965 KT */</i></td></tr>
<tr><th id="1821">1821</th><td>	{   <q>"Intel PM965/GM965 KT"</q>,</td></tr>
<tr><th id="1822">1822</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4278" title="0x2a07" data-ref="_M/PCI_PRODUCT_INTEL_82965PM_KT">PCI_PRODUCT_INTEL_82965PM_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1823">1823</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1824">1824</th><td>	    {</td></tr>
<tr><th id="1825">1825</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1826">1826</th><td>	    },</td></tr>
<tr><th id="1827">1827</th><td>	},</td></tr>
<tr><th id="1828">1828</th><td></td></tr>
<tr><th id="1829">1829</th><td>	<i>/* Intel GME965/GLE965 KT */</i></td></tr>
<tr><th id="1830">1830</th><td>	{   <q>"Intel GME965/GLE965 KT"</q>,</td></tr>
<tr><th id="1831">1831</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4286" title="0x2a17" data-ref="_M/PCI_PRODUCT_INTEL_82965GME_KT">PCI_PRODUCT_INTEL_82965GME_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1832">1832</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1833">1833</th><td>	    {</td></tr>
<tr><th id="1834">1834</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1835">1835</th><td>	    },</td></tr>
<tr><th id="1836">1836</th><td>	},</td></tr>
<tr><th id="1837">1837</th><td></td></tr>
<tr><th id="1838">1838</th><td>	<i>/* Intel Q963/Q965 KT */</i></td></tr>
<tr><th id="1839">1839</th><td>	{   <q>"Intel Q963/Q965 KT"</q>,</td></tr>
<tr><th id="1840">1840</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4241" title="0x2997" data-ref="_M/PCI_PRODUCT_INTEL_82Q965_KT">PCI_PRODUCT_INTEL_82Q965_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1841">1841</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1842">1842</th><td>	    {</td></tr>
<tr><th id="1843">1843</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1844">1844</th><td>	    },</td></tr>
<tr><th id="1845">1845</th><td>	},</td></tr>
<tr><th id="1846">1846</th><td></td></tr>
<tr><th id="1847">1847</th><td>	<i>/* Intel G33/G31/P35/P31 KT */</i></td></tr>
<tr><th id="1848">1848</th><td>	{   <q>"Intel G33/G31/P35/P31 KT"</q>,</td></tr>
<tr><th id="1849">1849</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4257" title="0x29c7" data-ref="_M/PCI_PRODUCT_INTEL_82G33_KT">PCI_PRODUCT_INTEL_82G33_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1850">1850</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1851">1851</th><td>	    {</td></tr>
<tr><th id="1852">1852</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1853">1853</th><td>	    },</td></tr>
<tr><th id="1854">1854</th><td>	},</td></tr>
<tr><th id="1855">1855</th><td></td></tr>
<tr><th id="1856">1856</th><td>	<i>/* Intel Q35 KT */</i></td></tr>
<tr><th id="1857">1857</th><td>	{   <q>"Intel Q35 KT"</q>,</td></tr>
<tr><th id="1858">1858</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4251" title="0x29b7" data-ref="_M/PCI_PRODUCT_INTEL_82Q35_KT">PCI_PRODUCT_INTEL_82Q35_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1859">1859</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1860">1860</th><td>	    {</td></tr>
<tr><th id="1861">1861</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1862">1862</th><td>	    },</td></tr>
<tr><th id="1863">1863</th><td>	},</td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td>	<i>/* Intel Q33 KT */</i></td></tr>
<tr><th id="1866">1866</th><td>	{   <q>"Intel Q33 KT"</q>,</td></tr>
<tr><th id="1867">1867</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4262" title="0x29d7" data-ref="_M/PCI_PRODUCT_INTEL_82Q33_KT">PCI_PRODUCT_INTEL_82Q33_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1868">1868</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1869">1869</th><td>	    {</td></tr>
<tr><th id="1870">1870</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1871">1871</th><td>	    },</td></tr>
<tr><th id="1872">1872</th><td>	},</td></tr>
<tr><th id="1873">1873</th><td></td></tr>
<tr><th id="1874">1874</th><td>	<i>/* Intel X38 KT */</i></td></tr>
<tr><th id="1875">1875</th><td>	{   <q>"Intel X38 KT"</q>,</td></tr>
<tr><th id="1876">1876</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4266" title="0x29e7" data-ref="_M/PCI_PRODUCT_INTEL_82X38_KT">PCI_PRODUCT_INTEL_82X38_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1877">1877</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1878">1878</th><td>	    {</td></tr>
<tr><th id="1879">1879</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1880">1880</th><td>	    },</td></tr>
<tr><th id="1881">1881</th><td>	},</td></tr>
<tr><th id="1882">1882</th><td></td></tr>
<tr><th id="1883">1883</th><td>	<i>/* Intel 3200 KT */</i></td></tr>
<tr><th id="1884">1884</th><td>	{   <q>"Intel 3200 KT"</q>,</td></tr>
<tr><th id="1885">1885</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4270" title="0x29f7" data-ref="_M/PCI_PRODUCT_INTEL_3200_KT">PCI_PRODUCT_INTEL_3200_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1886">1886</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1887">1887</th><td>	    {</td></tr>
<tr><th id="1888">1888</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1889">1889</th><td>	    },</td></tr>
<tr><th id="1890">1890</th><td>	},</td></tr>
<tr><th id="1891">1891</th><td></td></tr>
<tr><th id="1892">1892</th><td>	<i>/* Intel GM45 KT */</i></td></tr>
<tr><th id="1893">1893</th><td>	{   <q>"Intel GM45 KT"</q>,</td></tr>
<tr><th id="1894">1894</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4294" title="0x2a47" data-ref="_M/PCI_PRODUCT_INTEL_82GM45_KT">PCI_PRODUCT_INTEL_82GM45_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1895">1895</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1896">1896</th><td>	    {</td></tr>
<tr><th id="1897">1897</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1898">1898</th><td>	    },</td></tr>
<tr><th id="1899">1899</th><td>	},</td></tr>
<tr><th id="1900">1900</th><td></td></tr>
<tr><th id="1901">1901</th><td>	<i>/* Intel Q45 KT */</i></td></tr>
<tr><th id="1902">1902</th><td>	{   <q>"Intel Q45 KT"</q>,</td></tr>
<tr><th id="1903">1903</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4371" title="0x2e07" data-ref="_M/PCI_PRODUCT_INTEL_82Q45_KT">PCI_PRODUCT_INTEL_82Q45_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1904">1904</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1905">1905</th><td>	    {</td></tr>
<tr><th id="1906">1906</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1907">1907</th><td>	    },</td></tr>
<tr><th id="1908">1908</th><td>	},</td></tr>
<tr><th id="1909">1909</th><td></td></tr>
<tr><th id="1910">1910</th><td>	<i>/* Intel Q45 KT (again) */</i></td></tr>
<tr><th id="1911">1911</th><td>	{   <q>"Intel Q45 KT"</q>,</td></tr>
<tr><th id="1912">1912</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4377" title="0x2e17" data-ref="_M/PCI_PRODUCT_INTEL_82Q45_KT_1">PCI_PRODUCT_INTEL_82Q45_KT_1</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1913">1913</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1914">1914</th><td>	    {</td></tr>
<tr><th id="1915">1915</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1916">1916</th><td>	    },</td></tr>
<tr><th id="1917">1917</th><td>	},</td></tr>
<tr><th id="1918">1918</th><td>	<i>/* Intel 5 Series and Intel 3400 Series KT */</i></td></tr>
<tr><th id="1919">1919</th><td>	{   <q>"Intel 5 Series KT"</q>,</td></tr>
<tr><th id="1920">1920</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#4722" title="0x3b67" data-ref="_M/PCI_PRODUCT_INTEL_3400_KT">PCI_PRODUCT_INTEL_3400_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1921">1921</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1922">1922</th><td>	    {</td></tr>
<tr><th id="1923">1923</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1924">1924</th><td>	    },</td></tr>
<tr><th id="1925">1925</th><td>	},</td></tr>
<tr><th id="1926">1926</th><td></td></tr>
<tr><th id="1927">1927</th><td>	<i>/* Intel 6 Series KT */</i></td></tr>
<tr><th id="1928">1928</th><td>	{   <q>"Intel 6 Series KT"</q>,</td></tr>
<tr><th id="1929">1929</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#3715" title="0x1c3d" data-ref="_M/PCI_PRODUCT_INTEL_6SERIES_KT">PCI_PRODUCT_INTEL_6SERIES_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1930">1930</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1931">1931</th><td>	    {</td></tr>
<tr><th id="1932">1932</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1933">1933</th><td>	    },</td></tr>
<tr><th id="1934">1934</th><td>	},</td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td>	<i>/* Intel 7 Series KT */</i></td></tr>
<tr><th id="1937">1937</th><td>	{   <q>"Intel 7 Series KT"</q>,</td></tr>
<tr><th id="1938">1938</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#3801" title="0x1e3d" data-ref="_M/PCI_PRODUCT_INTEL_7SERIES_KT">PCI_PRODUCT_INTEL_7SERIES_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1939">1939</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1940">1940</th><td>	    {</td></tr>
<tr><th id="1941">1941</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1942">1942</th><td>	    },</td></tr>
<tr><th id="1943">1943</th><td>	},</td></tr>
<tr><th id="1944">1944</th><td></td></tr>
<tr><th id="1945">1945</th><td>	<i>/* Intel 8 Series KT */</i></td></tr>
<tr><th id="1946">1946</th><td>	{   <q>"Intel 8 Series KT"</q>,</td></tr>
<tr><th id="1947">1947</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#5143" title="0x8c3d" data-ref="_M/PCI_PRODUCT_INTEL_8SERIES_KT">PCI_PRODUCT_INTEL_8SERIES_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1948">1948</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1949">1949</th><td>	    {</td></tr>
<tr><th id="1950">1950</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1951">1951</th><td>	    },</td></tr>
<tr><th id="1952">1952</th><td>	},</td></tr>
<tr><th id="1953">1953</th><td></td></tr>
<tr><th id="1954">1954</th><td>	<i>/* Intel 9 Series KT */</i></td></tr>
<tr><th id="1955">1955</th><td>	{   <q>"Intel 9 Series KT"</q>,</td></tr>
<tr><th id="1956">1956</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#5183" title="0x8cbd" data-ref="_M/PCI_PRODUCT_INTEL_9SERIES_KT">PCI_PRODUCT_INTEL_9SERIES_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1957">1957</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1958">1958</th><td>	    {</td></tr>
<tr><th id="1959">1959</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1960">1960</th><td>	    },</td></tr>
<tr><th id="1961">1961</th><td>	},</td></tr>
<tr><th id="1962">1962</th><td></td></tr>
<tr><th id="1963">1963</th><td>	<i>/* Intel 100 Series KT */</i></td></tr>
<tr><th id="1964">1964</th><td>	{   <q>"Intel 100 Series KT"</q>,</td></tr>
<tr><th id="1965">1965</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#5390" title="0xa13d" data-ref="_M/PCI_PRODUCT_INTEL_100SERIES_KT">PCI_PRODUCT_INTEL_100SERIES_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1966">1966</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1967">1967</th><td>	    {</td></tr>
<tr><th id="1968">1968</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1969">1969</th><td>	    },</td></tr>
<tr><th id="1970">1970</th><td>	},</td></tr>
<tr><th id="1971">1971</th><td></td></tr>
<tr><th id="1972">1972</th><td>	<i>/* Intel 200 Series KT */</i></td></tr>
<tr><th id="1973">1973</th><td>	{   <q>"Intel 200 Series KT"</q>,</td></tr>
<tr><th id="1974">1974</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#5559" title="0xa2bd" data-ref="_M/PCI_PRODUCT_INTEL_2HS_KT">PCI_PRODUCT_INTEL_2HS_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1975">1975</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1976">1976</th><td>	    {</td></tr>
<tr><th id="1977">1977</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1978">1978</th><td>	    },</td></tr>
<tr><th id="1979">1979</th><td>	},</td></tr>
<tr><th id="1980">1980</th><td></td></tr>
<tr><th id="1981">1981</th><td>	<i>/* Intel 300 Series KT */</i></td></tr>
<tr><th id="1982">1982</th><td>	{   <q>"Intel 300 Series KT"</q>,</td></tr>
<tr><th id="1983">1983</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#5639" title="0xa363" data-ref="_M/PCI_PRODUCT_INTEL_3HS_KT">PCI_PRODUCT_INTEL_3HS_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1984">1984</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1985">1985</th><td>	    {</td></tr>
<tr><th id="1986">1986</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1987">1987</th><td>	    },</td></tr>
<tr><th id="1988">1988</th><td>	},</td></tr>
<tr><th id="1989">1989</th><td></td></tr>
<tr><th id="1990">1990</th><td>	<i>/* Intel C600/X79 Series KT */</i></td></tr>
<tr><th id="1991">1991</th><td>	{   <q>"Intel C600/X79 Series KT"</q>,</td></tr>
<tr><th id="1992">1992</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#3752" title="0x1d3d" data-ref="_M/PCI_PRODUCT_INTEL_C600_KT">PCI_PRODUCT_INTEL_C600_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1993">1993</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="1994">1994</th><td>	    {</td></tr>
<tr><th id="1995">1995</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="1996">1996</th><td>	    },</td></tr>
<tr><th id="1997">1997</th><td>	},</td></tr>
<tr><th id="1998">1998</th><td></td></tr>
<tr><th id="1999">1999</th><td>	<i>/* Intel Core 4G (mobile) KT */</i></td></tr>
<tr><th id="2000">2000</th><td>	{   <q>"Intel Core 4G (mobile) KT"</q>,</td></tr>
<tr><th id="2001">2001</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#5248" title="0x9c3d" data-ref="_M/PCI_PRODUCT_INTEL_CORE4G_M_KT">PCI_PRODUCT_INTEL_CORE4G_M_KT</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2002">2002</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2003">2003</th><td>	    {</td></tr>
<tr><th id="2004">2004</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2005">2005</th><td>	    },</td></tr>
<tr><th id="2006">2006</th><td>	},</td></tr>
<tr><th id="2007">2007</th><td></td></tr>
<tr><th id="2008">2008</th><td>	<i>/* Intel EG20T UART */</i></td></tr>
<tr><th id="2009">2009</th><td>	{   <q>"Intel EG20T UART #0"</q>,</td></tr>
<tr><th id="2010">2010</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#5104" title="0x8811" data-ref="_M/PCI_PRODUCT_INTEL_EG20T_UART_0">PCI_PRODUCT_INTEL_EG20T_UART_0</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2011">2011</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2012">2012</th><td>	    {</td></tr>
<tr><th id="2013">2013</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2014">2014</th><td>	    },</td></tr>
<tr><th id="2015">2015</th><td>	},</td></tr>
<tr><th id="2016">2016</th><td></td></tr>
<tr><th id="2017">2017</th><td>	<i>/* Intel EG20T UART */</i></td></tr>
<tr><th id="2018">2018</th><td>	{   <q>"Intel EG20T UART #1"</q>,</td></tr>
<tr><th id="2019">2019</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#5105" title="0x8812" data-ref="_M/PCI_PRODUCT_INTEL_EG20T_UART_1">PCI_PRODUCT_INTEL_EG20T_UART_1</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2020">2020</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2021">2021</th><td>	    {</td></tr>
<tr><th id="2022">2022</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2023">2023</th><td>	    },</td></tr>
<tr><th id="2024">2024</th><td>	},</td></tr>
<tr><th id="2025">2025</th><td></td></tr>
<tr><th id="2026">2026</th><td>	<i>/* Intel EG20T UART */</i></td></tr>
<tr><th id="2027">2027</th><td>	{   <q>"Intel EG20T UART #2"</q>,</td></tr>
<tr><th id="2028">2028</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#5106" title="0x8813" data-ref="_M/PCI_PRODUCT_INTEL_EG20T_UART_2">PCI_PRODUCT_INTEL_EG20T_UART_2</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2029">2029</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2030">2030</th><td>	    {</td></tr>
<tr><th id="2031">2031</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2032">2032</th><td>	    },</td></tr>
<tr><th id="2033">2033</th><td>	},</td></tr>
<tr><th id="2034">2034</th><td></td></tr>
<tr><th id="2035">2035</th><td>	<i>/* Intel EG20T UART */</i></td></tr>
<tr><th id="2036">2036</th><td>	{   <q>"Intel EG20T UART #3"</q>,</td></tr>
<tr><th id="2037">2037</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#5107" title="0x8814" data-ref="_M/PCI_PRODUCT_INTEL_EG20T_UART_3">PCI_PRODUCT_INTEL_EG20T_UART_3</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2038">2038</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2039">2039</th><td>	    {</td></tr>
<tr><th id="2040">2040</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2041">2041</th><td>	    },</td></tr>
<tr><th id="2042">2042</th><td>	},</td></tr>
<tr><th id="2043">2043</th><td></td></tr>
<tr><th id="2044">2044</th><td>	<i>/* Intel Quark X1000 UART */</i></td></tr>
<tr><th id="2045">2045</th><td>	{   <q>"Intel Quark X1000 UART"</q>,</td></tr>
<tr><th id="2046">2046</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#3091" title="0x0936" data-ref="_M/PCI_PRODUCT_INTEL_X1000_HS_UART">PCI_PRODUCT_INTEL_X1000_HS_UART</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2047">2047</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2048">2048</th><td>	    {</td></tr>
<tr><th id="2049">2049</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>44236800</var> },</td></tr>
<tr><th id="2050">2050</th><td>	    },</td></tr>
<tr><th id="2051">2051</th><td>	},</td></tr>
<tr><th id="2052">2052</th><td></td></tr>
<tr><th id="2053">2053</th><td>	<i>/* Intel S1200 UART */</i></td></tr>
<tr><th id="2054">2054</th><td>	{   <q>"Intel S1200 UART"</q>,</td></tr>
<tr><th id="2055">2055</th><td>	    {	<a class="macro" href="pcidevs.h.html#685" title="0x8086" data-ref="_M/PCI_VENDOR_INTEL">PCI_VENDOR_INTEL</a>, <a class="macro" href="pcidevs.h.html#3139" title="0x0c5f" data-ref="_M/PCI_PRODUCT_INTEL_S1200_UART">PCI_PRODUCT_INTEL_S1200_UART</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2056">2056</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2057">2057</th><td>	    {</td></tr>
<tr><th id="2058">2058</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2059">2059</th><td>	    },</td></tr>
<tr><th id="2060">2060</th><td>	},</td></tr>
<tr><th id="2061">2061</th><td></td></tr>
<tr><th id="2062">2062</th><td>	<i>/* VScom PCI-200: 2S */</i></td></tr>
<tr><th id="2063">2063</th><td>	{   <q>"VScom PCI-200"</q>,</td></tr>
<tr><th id="2064">2064</th><td>	    {	<a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>,	<a class="macro" href="pcidevs.h.html#6757" title="0x1103" data-ref="_M/PCI_PRODUCT_PLX_PCI_200">PCI_PRODUCT_PLX_PCI_200</a>,</td></tr>
<tr><th id="2065">2065</th><td>		<a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>,	<var>0x1103</var> },</td></tr>
<tr><th id="2066">2066</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="2067">2067</th><td>	    {</td></tr>
<tr><th id="2068">2068</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2069">2069</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2070">2070</th><td>	    },</td></tr>
<tr><th id="2071">2071</th><td>	},</td></tr>
<tr><th id="2072">2072</th><td></td></tr>
<tr><th id="2073">2073</th><td>	<i>/* VScom PCI-400: 4S */</i></td></tr>
<tr><th id="2074">2074</th><td>	{   <q>"VScom PCI-400"</q>,</td></tr>
<tr><th id="2075">2075</th><td>	    {	<a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>,	<a class="macro" href="pcidevs.h.html#6756" title="0x1077" data-ref="_M/PCI_PRODUCT_PLX_PCI_400">PCI_PRODUCT_PLX_PCI_400</a>,</td></tr>
<tr><th id="2076">2076</th><td>		<a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>,	<var>0x1077</var>	},</td></tr>
<tr><th id="2077">2077</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="2078">2078</th><td>	    {</td></tr>
<tr><th id="2079">2079</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2080">2080</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2081">2081</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2082">2082</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2083">2083</th><td>	    },</td></tr>
<tr><th id="2084">2084</th><td>	},</td></tr>
<tr><th id="2085">2085</th><td></td></tr>
<tr><th id="2086">2086</th><td>	<i>/* VScom PCI-800: 8S */</i></td></tr>
<tr><th id="2087">2087</th><td>	{   <q>"VScom PCI-800"</q>,</td></tr>
<tr><th id="2088">2088</th><td>	    {	<a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>,	<a class="macro" href="pcidevs.h.html#6755" title="0x1076" data-ref="_M/PCI_PRODUCT_PLX_PCI_800">PCI_PRODUCT_PLX_PCI_800</a>,</td></tr>
<tr><th id="2089">2089</th><td>		<a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>,	<var>0x1076</var>	},</td></tr>
<tr><th id="2090">2090</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>	},</td></tr>
<tr><th id="2091">2091</th><td>	    {</td></tr>
<tr><th id="2092">2092</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2093">2093</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2094">2094</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2095">2095</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2096">2096</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2097">2097</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2098">2098</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2099">2099</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2100">2100</th><td>	    },</td></tr>
<tr><th id="2101">2101</th><td>	},</td></tr>
<tr><th id="2102">2102</th><td></td></tr>
<tr><th id="2103">2103</th><td>	<i>/*</i></td></tr>
<tr><th id="2104">2104</th><td><i>	 * Perle PCI-RAS 4 Modem ports</i></td></tr>
<tr><th id="2105">2105</th><td><i>	 */</i></td></tr>
<tr><th id="2106">2106</th><td>	{   <q>"Perle Systems PCI-RAS 4 modem ports"</q>,</td></tr>
<tr><th id="2107">2107</th><td>	    {	<a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>, <a class="macro" href="pcidevs.h.html#6763" title="0x9030" data-ref="_M/PCI_PRODUCT_PLX_9030">PCI_PRODUCT_PLX_9030</a>, <var>0x155f</var>, <var>0xf001</var>	},</td></tr>
<tr><th id="2108">2108</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="2109">2109</th><td>	    {</td></tr>
<tr><th id="2110">2110</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2111">2111</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2112">2112</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2113">2113</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2114">2114</th><td>	    },</td></tr>
<tr><th id="2115">2115</th><td>	},</td></tr>
<tr><th id="2116">2116</th><td></td></tr>
<tr><th id="2117">2117</th><td>	<i>/*</i></td></tr>
<tr><th id="2118">2118</th><td><i>	 * Perle PCI-RASV92 4 Modem ports</i></td></tr>
<tr><th id="2119">2119</th><td><i>	 */</i></td></tr>
<tr><th id="2120">2120</th><td>	{   <q>"Perle Systems PCI-RASV92 4 modem ports"</q>,</td></tr>
<tr><th id="2121">2121</th><td>	    {	<a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>, <a class="macro" href="pcidevs.h.html#6764" title="0x9050" data-ref="_M/PCI_PRODUCT_PLX_9050">PCI_PRODUCT_PLX_9050</a>, <var>0x155f</var>, <var>0xf001</var>	},</td></tr>
<tr><th id="2122">2122</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="2123">2123</th><td>	    {</td></tr>
<tr><th id="2124">2124</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2125">2125</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2126">2126</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2127">2127</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2128">2128</th><td>	    },</td></tr>
<tr><th id="2129">2129</th><td>	},</td></tr>
<tr><th id="2130">2130</th><td></td></tr>
<tr><th id="2131">2131</th><td>	<i>/*</i></td></tr>
<tr><th id="2132">2132</th><td><i>	 * Perle PCI-RAS 8 Modem ports</i></td></tr>
<tr><th id="2133">2133</th><td><i>	 */</i></td></tr>
<tr><th id="2134">2134</th><td>	{   <q>"Perle Systems PCI-RAS 8 modem ports"</q>,</td></tr>
<tr><th id="2135">2135</th><td>	    {	<a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>, <a class="macro" href="pcidevs.h.html#6763" title="0x9030" data-ref="_M/PCI_PRODUCT_PLX_9030">PCI_PRODUCT_PLX_9030</a>, <var>0x155f</var>, <var>0xf010</var>	},</td></tr>
<tr><th id="2136">2136</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="2137">2137</th><td>	    {</td></tr>
<tr><th id="2138">2138</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2139">2139</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2140">2140</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2141">2141</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2142">2142</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2143">2143</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2144">2144</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2145">2145</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2146">2146</th><td>	    },</td></tr>
<tr><th id="2147">2147</th><td>	},</td></tr>
<tr><th id="2148">2148</th><td></td></tr>
<tr><th id="2149">2149</th><td>	<i>/*</i></td></tr>
<tr><th id="2150">2150</th><td><i>	 * Perle PCI-RASV92 8 Modem ports</i></td></tr>
<tr><th id="2151">2151</th><td><i>	 */</i></td></tr>
<tr><th id="2152">2152</th><td>	{   <q>"Perle Systems PCI-RASV92 8 modem ports"</q>,</td></tr>
<tr><th id="2153">2153</th><td>	    {	<a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>, <a class="macro" href="pcidevs.h.html#6764" title="0x9050" data-ref="_M/PCI_PRODUCT_PLX_9050">PCI_PRODUCT_PLX_9050</a>, <var>0x155f</var>, <var>0xf010</var>	},</td></tr>
<tr><th id="2154">2154</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>	},</td></tr>
<tr><th id="2155">2155</th><td>	    {</td></tr>
<tr><th id="2156">2156</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2157">2157</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2158">2158</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2159">2159</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2160">2160</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2161">2161</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2162">2162</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2163">2163</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2164">2164</th><td>	    },</td></tr>
<tr><th id="2165">2165</th><td>	},</td></tr>
<tr><th id="2166">2166</th><td></td></tr>
<tr><th id="2167">2167</th><td>	<i>/*</i></td></tr>
<tr><th id="2168">2168</th><td><i>	 * Boca Research Turbo Serial 654 (4 serial port) card.</i></td></tr>
<tr><th id="2169">2169</th><td><i>	 * Appears to be the same as Chase Research PLC PCI-FAST4</i></td></tr>
<tr><th id="2170">2170</th><td><i>	 * and Perle PCI-FAST4 Multi-Port serial cards.</i></td></tr>
<tr><th id="2171">2171</th><td><i>	 */</i></td></tr>
<tr><th id="2172">2172</th><td>	{   <q>"Boca Research Turbo Serial 654"</q>,</td></tr>
<tr><th id="2173">2173</th><td>	    {   <a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>, <a class="macro" href="pcidevs.h.html#6764" title="0x9050" data-ref="_M/PCI_PRODUCT_PLX_9050">PCI_PRODUCT_PLX_9050</a>, <var>0x12e0</var>, <var>0x0031</var>  },</td></tr>
<tr><th id="2174">2174</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>  },</td></tr>
<tr><th id="2175">2175</th><td>	    {</td></tr>
<tr><th id="2176">2176</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2177">2177</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2178">2178</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2179">2179</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2180">2180</th><td>	    },</td></tr>
<tr><th id="2181">2181</th><td>	},</td></tr>
<tr><th id="2182">2182</th><td></td></tr>
<tr><th id="2183">2183</th><td>	<i>/*</i></td></tr>
<tr><th id="2184">2184</th><td><i>	 * Boca Research Turbo Serial 658 (8 serial port) card.</i></td></tr>
<tr><th id="2185">2185</th><td><i>	 * Appears to be the same as Chase Research PLC PCI-FAST8</i></td></tr>
<tr><th id="2186">2186</th><td><i>	 * and Perle PCI-FAST8 Multi-Port serial cards.</i></td></tr>
<tr><th id="2187">2187</th><td><i>	 */</i></td></tr>
<tr><th id="2188">2188</th><td>	{   <q>"Boca Research Turbo Serial 658"</q>,</td></tr>
<tr><th id="2189">2189</th><td>	    {   <a class="macro" href="pcidevs.h.html#241" title="0x10b5" data-ref="_M/PCI_VENDOR_PLX">PCI_VENDOR_PLX</a>, <a class="macro" href="pcidevs.h.html#6764" title="0x9050" data-ref="_M/PCI_PRODUCT_PLX_9050">PCI_PRODUCT_PLX_9050</a>, <var>0x12e0</var>, <var>0x0021</var>  },</td></tr>
<tr><th id="2190">2190</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>, <var>0xffff</var>  },</td></tr>
<tr><th id="2191">2191</th><td>	    {</td></tr>
<tr><th id="2192">2192</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2193">2193</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2194">2194</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2195">2195</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2196">2196</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2197">2197</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2198">2198</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2199">2199</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>4</var> },</td></tr>
<tr><th id="2200">2200</th><td>	    },</td></tr>
<tr><th id="2201">2201</th><td>	},</td></tr>
<tr><th id="2202">2202</th><td></td></tr>
<tr><th id="2203">2203</th><td>	<i>/*</i></td></tr>
<tr><th id="2204">2204</th><td><i>	 * SIIG Boards.</i></td></tr>
<tr><th id="2205">2205</th><td><i>	 *</i></td></tr>
<tr><th id="2206">2206</th><td><i>	 * SIIG provides documentation for their boards at:</i></td></tr>
<tr><th id="2207">2207</th><td><i>	 * &lt;URL:<a href="http://www.siig.com/driver.htm">http://www.siig.com/driver.htm</a>&gt;</i></td></tr>
<tr><th id="2208">2208</th><td><i>	 *</i></td></tr>
<tr><th id="2209">2209</th><td><i>	 * Please excuse the weird ordering, it's the order they</i></td></tr>
<tr><th id="2210">2210</th><td><i>	 * use in their documentation.</i></td></tr>
<tr><th id="2211">2211</th><td><i>	 */</i></td></tr>
<tr><th id="2212">2212</th><td></td></tr>
<tr><th id="2213">2213</th><td>	<i>/*</i></td></tr>
<tr><th id="2214">2214</th><td><i>	 * SIIG "10x" family boards.</i></td></tr>
<tr><th id="2215">2215</th><td><i>	 */</i></td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td>	<i>/* SIIG Cyber Serial PCI 16C550 (10x family): 1S */</i></td></tr>
<tr><th id="2218">2218</th><td>	{   <q>"SIIG Cyber Serial PCI 16C550 (10x family)"</q>,</td></tr>
<tr><th id="2219">2219</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7205" title="0x1000" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_S550">PCI_PRODUCT_SIIG_CYBER10_S550</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2220">2220</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2221">2221</th><td>	    {</td></tr>
<tr><th id="2222">2222</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2223">2223</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#84" title="(1 &lt;&lt; 1)" data-ref="_M/PUC_PORT_USR1">PUC_PORT_USR1</a> },</td></tr>
<tr><th id="2224">2224</th><td>	    },</td></tr>
<tr><th id="2225">2225</th><td>	},</td></tr>
<tr><th id="2226">2226</th><td></td></tr>
<tr><th id="2227">2227</th><td>	<i>/* SIIG Cyber Serial PCI 16C650 (10x family): 1S */</i></td></tr>
<tr><th id="2228">2228</th><td>	{   <q>"SIIG Cyber Serial PCI 16C650 (10x family)"</q>,</td></tr>
<tr><th id="2229">2229</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7206" title="0x1001" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_S650">PCI_PRODUCT_SIIG_CYBER10_S650</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2230">2230</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2231">2231</th><td>	    {</td></tr>
<tr><th id="2232">2232</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2233">2233</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#84" title="(1 &lt;&lt; 1)" data-ref="_M/PUC_PORT_USR1">PUC_PORT_USR1</a> },</td></tr>
<tr><th id="2234">2234</th><td>	    },</td></tr>
<tr><th id="2235">2235</th><td>	},</td></tr>
<tr><th id="2236">2236</th><td></td></tr>
<tr><th id="2237">2237</th><td>	<i>/* SIIG Cyber Serial PCI 16C850 (10x family): 1S */</i></td></tr>
<tr><th id="2238">2238</th><td>	{   <q>"SIIG Cyber Serial PCI 16C850 (10x family)"</q>,</td></tr>
<tr><th id="2239">2239</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7207" title="0x1002" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_S850">PCI_PRODUCT_SIIG_CYBER10_S850</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2240">2240</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2241">2241</th><td>	    {</td></tr>
<tr><th id="2242">2242</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2243">2243</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#84" title="(1 &lt;&lt; 1)" data-ref="_M/PUC_PORT_USR1">PUC_PORT_USR1</a> },</td></tr>
<tr><th id="2244">2244</th><td>	    },</td></tr>
<tr><th id="2245">2245</th><td>	},</td></tr>
<tr><th id="2246">2246</th><td></td></tr>
<tr><th id="2247">2247</th><td>	<i>/* SIIG Cyber I/O PCI 16C550 (10x family): 1S, 1P */</i></td></tr>
<tr><th id="2248">2248</th><td>	{   <q>"SIIG Cyber I/O PCI 16C550 (10x family)"</q>,</td></tr>
<tr><th id="2249">2249</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7208" title="0x1010" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_IO550">PCI_PRODUCT_SIIG_CYBER10_IO550</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2250">2250</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2251">2251</th><td>	    {</td></tr>
<tr><th id="2252">2252</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2253">2253</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2254">2254</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2255">2255</th><td>	    },</td></tr>
<tr><th id="2256">2256</th><td>	},</td></tr>
<tr><th id="2257">2257</th><td></td></tr>
<tr><th id="2258">2258</th><td>	<i>/* SIIG Cyber I/O PCI 16C650 (10x family): 1S, 1P */</i></td></tr>
<tr><th id="2259">2259</th><td>	{   <q>"SIIG Cyber I/O PCI 16C650 (10x family)"</q>,</td></tr>
<tr><th id="2260">2260</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7209" title="0x1011" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_IO650">PCI_PRODUCT_SIIG_CYBER10_IO650</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2261">2261</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2262">2262</th><td>	    {</td></tr>
<tr><th id="2263">2263</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2264">2264</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2265">2265</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2266">2266</th><td>	    },</td></tr>
<tr><th id="2267">2267</th><td>	},</td></tr>
<tr><th id="2268">2268</th><td></td></tr>
<tr><th id="2269">2269</th><td>	<i>/* SIIG Cyber I/O PCI 16C850 (10x family): 1S, 1P */</i></td></tr>
<tr><th id="2270">2270</th><td>	{   <q>"SIIG Cyber I/O PCI 16C850 (10x family)"</q>,</td></tr>
<tr><th id="2271">2271</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7210" title="0x1012" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_IO850">PCI_PRODUCT_SIIG_CYBER10_IO850</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2272">2272</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2273">2273</th><td>	    {</td></tr>
<tr><th id="2274">2274</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2275">2275</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2276">2276</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2277">2277</th><td>	    },</td></tr>
<tr><th id="2278">2278</th><td>	},</td></tr>
<tr><th id="2279">2279</th><td></td></tr>
<tr><th id="2280">2280</th><td>	<i>/* SIIG Cyber Parallel PCI (10x family): 1P */</i></td></tr>
<tr><th id="2281">2281</th><td>	{   <q>"SIIG Cyber Parallel PCI (10x family)"</q>,</td></tr>
<tr><th id="2282">2282</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7211" title="0x1020" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_P">PCI_PRODUCT_SIIG_CYBER10_P</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2283">2283</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2284">2284</th><td>	    {</td></tr>
<tr><th id="2285">2285</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2286">2286</th><td>	    },</td></tr>
<tr><th id="2287">2287</th><td>	},</td></tr>
<tr><th id="2288">2288</th><td></td></tr>
<tr><th id="2289">2289</th><td>	<i>/* SIIG Cyber Parallel Dual PCI (10x family): 2P */</i></td></tr>
<tr><th id="2290">2290</th><td>	{   <q>"SIIG Cyber Parallel Dual PCI (10x family)"</q>,</td></tr>
<tr><th id="2291">2291</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7212" title="0x1021" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_2P">PCI_PRODUCT_SIIG_CYBER10_2P</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2292">2292</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2293">2293</th><td>	    {</td></tr>
<tr><th id="2294">2294</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2295">2295</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2296">2296</th><td>	    },</td></tr>
<tr><th id="2297">2297</th><td>	},</td></tr>
<tr><th id="2298">2298</th><td></td></tr>
<tr><th id="2299">2299</th><td>	<i>/* SIIG Cyber Serial Dual PCI 16C550 (10x family): 2S */</i></td></tr>
<tr><th id="2300">2300</th><td>	{   <q>"SIIG Cyber Serial Dual PCI 16C550 (10x family)"</q>,</td></tr>
<tr><th id="2301">2301</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7213" title="0x1030" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_2S550">PCI_PRODUCT_SIIG_CYBER10_2S550</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2302">2302</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2303">2303</th><td>	    {</td></tr>
<tr><th id="2304">2304</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2305">2305</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#85" title="(1 &lt;&lt; 2)" data-ref="_M/PUC_PORT_USR2">PUC_PORT_USR2</a> },</td></tr>
<tr><th id="2306">2306</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>,</td></tr>
<tr><th id="2307">2307</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#86" title="(1 &lt;&lt; 3)" data-ref="_M/PUC_PORT_USR3">PUC_PORT_USR3</a> },</td></tr>
<tr><th id="2308">2308</th><td>	    },</td></tr>
<tr><th id="2309">2309</th><td>	},</td></tr>
<tr><th id="2310">2310</th><td></td></tr>
<tr><th id="2311">2311</th><td>	<i>/* SIIG Cyber Serial Dual PCI 16C650 (10x family): 2S */</i></td></tr>
<tr><th id="2312">2312</th><td>	{   <q>"SIIG Cyber Serial Dual PCI 16C650 (10x family)"</q>,</td></tr>
<tr><th id="2313">2313</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7214" title="0x1031" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_2S650">PCI_PRODUCT_SIIG_CYBER10_2S650</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2314">2314</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2315">2315</th><td>	    {</td></tr>
<tr><th id="2316">2316</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2317">2317</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#85" title="(1 &lt;&lt; 2)" data-ref="_M/PUC_PORT_USR2">PUC_PORT_USR2</a> },</td></tr>
<tr><th id="2318">2318</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>,</td></tr>
<tr><th id="2319">2319</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#86" title="(1 &lt;&lt; 3)" data-ref="_M/PUC_PORT_USR3">PUC_PORT_USR3</a> },</td></tr>
<tr><th id="2320">2320</th><td>	    },</td></tr>
<tr><th id="2321">2321</th><td>	},</td></tr>
<tr><th id="2322">2322</th><td></td></tr>
<tr><th id="2323">2323</th><td>	<i>/* SIIG Cyber Serial Dual PCI 16C850 (10x family): 2S */</i></td></tr>
<tr><th id="2324">2324</th><td>	{   <q>"SIIG Cyber Serial Dual PCI 16C850 (10x family)"</q>,</td></tr>
<tr><th id="2325">2325</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7215" title="0x1032" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_2S850">PCI_PRODUCT_SIIG_CYBER10_2S850</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2326">2326</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2327">2327</th><td>	    {</td></tr>
<tr><th id="2328">2328</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2329">2329</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#85" title="(1 &lt;&lt; 2)" data-ref="_M/PUC_PORT_USR2">PUC_PORT_USR2</a> },</td></tr>
<tr><th id="2330">2330</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>,</td></tr>
<tr><th id="2331">2331</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#86" title="(1 &lt;&lt; 3)" data-ref="_M/PUC_PORT_USR3">PUC_PORT_USR3</a> },</td></tr>
<tr><th id="2332">2332</th><td>	    },</td></tr>
<tr><th id="2333">2333</th><td>	},</td></tr>
<tr><th id="2334">2334</th><td></td></tr>
<tr><th id="2335">2335</th><td>	<i>/* SIIG Cyber 2S1P PCI 16C550 (10x family): 2S, 1P */</i></td></tr>
<tr><th id="2336">2336</th><td>	{   <q>"SIIG Cyber 2S1P PCI 16C550 (10x family)"</q>,</td></tr>
<tr><th id="2337">2337</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7216" title="0x1034" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_2S1P550">PCI_PRODUCT_SIIG_CYBER10_2S1P550</a>,</td></tr>
<tr><th id="2338">2338</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2339">2339</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2340">2340</th><td>	    {</td></tr>
<tr><th id="2341">2341</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2342">2342</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#85" title="(1 &lt;&lt; 2)" data-ref="_M/PUC_PORT_USR2">PUC_PORT_USR2</a> },</td></tr>
<tr><th id="2343">2343</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>,</td></tr>
<tr><th id="2344">2344</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#86" title="(1 &lt;&lt; 3)" data-ref="_M/PUC_PORT_USR3">PUC_PORT_USR3</a> },</td></tr>
<tr><th id="2345">2345</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2346">2346</th><td>	    },</td></tr>
<tr><th id="2347">2347</th><td>	},</td></tr>
<tr><th id="2348">2348</th><td></td></tr>
<tr><th id="2349">2349</th><td>	<i>/* SIIG Cyber 2S1P PCI 16C650 (10x family): 2S, 1P */</i></td></tr>
<tr><th id="2350">2350</th><td>	{   <q>"SIIG Cyber 2S1P PCI 16C650 (10x family)"</q>,</td></tr>
<tr><th id="2351">2351</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7217" title="0x1035" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_2S1P650">PCI_PRODUCT_SIIG_CYBER10_2S1P650</a>,</td></tr>
<tr><th id="2352">2352</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2353">2353</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2354">2354</th><td>	    {</td></tr>
<tr><th id="2355">2355</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2356">2356</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#85" title="(1 &lt;&lt; 2)" data-ref="_M/PUC_PORT_USR2">PUC_PORT_USR2</a> },</td></tr>
<tr><th id="2357">2357</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>,</td></tr>
<tr><th id="2358">2358</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#86" title="(1 &lt;&lt; 3)" data-ref="_M/PUC_PORT_USR3">PUC_PORT_USR3</a> },</td></tr>
<tr><th id="2359">2359</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2360">2360</th><td>	    },</td></tr>
<tr><th id="2361">2361</th><td>	},</td></tr>
<tr><th id="2362">2362</th><td></td></tr>
<tr><th id="2363">2363</th><td>	<i>/* SIIG Cyber 2S1P PCI 16C850 (10x family): 2S, 1P */</i></td></tr>
<tr><th id="2364">2364</th><td>	{   <q>"SIIG Cyber 2S1P PCI 16C850 (10x family)"</q>,</td></tr>
<tr><th id="2365">2365</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7218" title="0x1036" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_2S1P850">PCI_PRODUCT_SIIG_CYBER10_2S1P850</a>,</td></tr>
<tr><th id="2366">2366</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2367">2367</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2368">2368</th><td>	    {</td></tr>
<tr><th id="2369">2369</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2370">2370</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#85" title="(1 &lt;&lt; 2)" data-ref="_M/PUC_PORT_USR2">PUC_PORT_USR2</a> },</td></tr>
<tr><th id="2371">2371</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>,</td></tr>
<tr><th id="2372">2372</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#86" title="(1 &lt;&lt; 3)" data-ref="_M/PUC_PORT_USR3">PUC_PORT_USR3</a> },</td></tr>
<tr><th id="2373">2373</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2374">2374</th><td>	    },</td></tr>
<tr><th id="2375">2375</th><td>	},</td></tr>
<tr><th id="2376">2376</th><td></td></tr>
<tr><th id="2377">2377</th><td>	<i>/* SIIG Cyber 4S PCI 16C550 (10x family): 4S */</i></td></tr>
<tr><th id="2378">2378</th><td>	{   <q>"SIIG Cyber 4S PCI 16C550 (10x family)"</q>,</td></tr>
<tr><th id="2379">2379</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7219" title="0x1050" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_4S550">PCI_PRODUCT_SIIG_CYBER10_4S550</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2380">2380</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2381">2381</th><td>	    {</td></tr>
<tr><th id="2382">2382</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2383">2383</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2384">2384</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2385">2385</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2386">2386</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#445" title="0x24" data-ref="_M/PCI_BAR5">PCI_BAR5</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2387">2387</th><td>	    },</td></tr>
<tr><th id="2388">2388</th><td>	},</td></tr>
<tr><th id="2389">2389</th><td></td></tr>
<tr><th id="2390">2390</th><td>	<i>/* SIIG Cyber 4S PCI 16C650 (10x family): 4S */</i></td></tr>
<tr><th id="2391">2391</th><td>	{   <q>"SIIG Cyber 4S PCI 16C650 (10x family)"</q>,</td></tr>
<tr><th id="2392">2392</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7220" title="0x1051" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_4S650">PCI_PRODUCT_SIIG_CYBER10_4S650</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2393">2393</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2394">2394</th><td>	    {</td></tr>
<tr><th id="2395">2395</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2396">2396</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2397">2397</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2398">2398</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2399">2399</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#445" title="0x24" data-ref="_M/PCI_BAR5">PCI_BAR5</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2400">2400</th><td>	    },</td></tr>
<tr><th id="2401">2401</th><td>	},</td></tr>
<tr><th id="2402">2402</th><td></td></tr>
<tr><th id="2403">2403</th><td>	<i>/* SIIG Cyber 4S PCI 16C850 (10x family): 4S */</i></td></tr>
<tr><th id="2404">2404</th><td>	{   <q>"SIIG Cyber 4S PCI 16C850 (10x family)"</q>,</td></tr>
<tr><th id="2405">2405</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7221" title="0x1052" data-ref="_M/PCI_PRODUCT_SIIG_CYBER10_4S850">PCI_PRODUCT_SIIG_CYBER10_4S850</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2406">2406</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2407">2407</th><td>	    {</td></tr>
<tr><th id="2408">2408</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>,</td></tr>
<tr><th id="2409">2409</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#81" title="(1 &lt;&lt; 7)" data-ref="_M/PUC_COM_SIIG10x">PUC_COM_SIIG10x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2410">2410</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2411">2411</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2412">2412</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#445" title="0x24" data-ref="_M/PCI_BAR5">PCI_BAR5</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2413">2413</th><td>	    },</td></tr>
<tr><th id="2414">2414</th><td>	},</td></tr>
<tr><th id="2415">2415</th><td></td></tr>
<tr><th id="2416">2416</th><td>	<i>/*</i></td></tr>
<tr><th id="2417">2417</th><td><i>	 * SIIG "20x" family boards.</i></td></tr>
<tr><th id="2418">2418</th><td><i>	 */</i></td></tr>
<tr><th id="2419">2419</th><td></td></tr>
<tr><th id="2420">2420</th><td>	<i>/* SIIG Cyber Serial PCI 16C550 (20x family): 1S */</i></td></tr>
<tr><th id="2421">2421</th><td>	{   <q>"SIIG Cyber Serial PCI 16C550 (20x family)"</q>,</td></tr>
<tr><th id="2422">2422</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7222" title="0x2000" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_S550">PCI_PRODUCT_SIIG_CYBER20_S550</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2423">2423</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2424">2424</th><td>	    {</td></tr>
<tr><th id="2425">2425</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2426">2426</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2427">2427</th><td>	    },</td></tr>
<tr><th id="2428">2428</th><td>	},</td></tr>
<tr><th id="2429">2429</th><td></td></tr>
<tr><th id="2430">2430</th><td>	<i>/* SIIG Cyber Serial PCI 16C650 (20x family): 1S */</i></td></tr>
<tr><th id="2431">2431</th><td>	{   <q>"SIIG Cyber Serial PCI 16C650 (20x family)"</q>,</td></tr>
<tr><th id="2432">2432</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7223" title="0x2001" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_S650">PCI_PRODUCT_SIIG_CYBER20_S650</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2433">2433</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2434">2434</th><td>	    {</td></tr>
<tr><th id="2435">2435</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2436">2436</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2437">2437</th><td>	    },</td></tr>
<tr><th id="2438">2438</th><td>	},</td></tr>
<tr><th id="2439">2439</th><td></td></tr>
<tr><th id="2440">2440</th><td>	<i>/* SIIG Cyber Serial PCI 16C850 (20x family): 1S */</i></td></tr>
<tr><th id="2441">2441</th><td>	{   <q>"SIIG Cyber Serial PCI 16C850 (20x family)"</q>,</td></tr>
<tr><th id="2442">2442</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7224" title="0x2002" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_S850">PCI_PRODUCT_SIIG_CYBER20_S850</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2443">2443</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2444">2444</th><td>	    {</td></tr>
<tr><th id="2445">2445</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2446">2446</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2447">2447</th><td>	    },</td></tr>
<tr><th id="2448">2448</th><td>	},</td></tr>
<tr><th id="2449">2449</th><td></td></tr>
<tr><th id="2450">2450</th><td>	<i>/* SIIG Cyber I/O PCI 16C550 (20x family): 1S, 1P */</i></td></tr>
<tr><th id="2451">2451</th><td>	{   <q>"SIIG Cyber I/O PCI 16C550 (20x family)"</q>,</td></tr>
<tr><th id="2452">2452</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7225" title="0x2010" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_IO550">PCI_PRODUCT_SIIG_CYBER20_IO550</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2453">2453</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2454">2454</th><td>	    {</td></tr>
<tr><th id="2455">2455</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2456">2456</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2457">2457</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2458">2458</th><td>	    },</td></tr>
<tr><th id="2459">2459</th><td>	},</td></tr>
<tr><th id="2460">2460</th><td></td></tr>
<tr><th id="2461">2461</th><td>	<i>/* SIIG Cyber I/O PCI 16C650 (20x family): 1S, 1P */</i></td></tr>
<tr><th id="2462">2462</th><td>	{   <q>"SIIG Cyber I/O PCI 16C650 (20x family)"</q>,</td></tr>
<tr><th id="2463">2463</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7226" title="0x2011" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_IO650">PCI_PRODUCT_SIIG_CYBER20_IO650</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2464">2464</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2465">2465</th><td>	    {</td></tr>
<tr><th id="2466">2466</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2467">2467</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2468">2468</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2469">2469</th><td>	    },</td></tr>
<tr><th id="2470">2470</th><td>	},</td></tr>
<tr><th id="2471">2471</th><td></td></tr>
<tr><th id="2472">2472</th><td>	<i>/* SIIG Cyber I/O PCI 16C850 (20x family): 1S, 1P */</i></td></tr>
<tr><th id="2473">2473</th><td>	{   <q>"SIIG Cyber I/O PCI 16C850 (20x family)"</q>,</td></tr>
<tr><th id="2474">2474</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7227" title="0x2012" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_IO850">PCI_PRODUCT_SIIG_CYBER20_IO850</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2475">2475</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2476">2476</th><td>	    {</td></tr>
<tr><th id="2477">2477</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2478">2478</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2479">2479</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2480">2480</th><td>	    },</td></tr>
<tr><th id="2481">2481</th><td>	},</td></tr>
<tr><th id="2482">2482</th><td></td></tr>
<tr><th id="2483">2483</th><td>	<i>/* SIIG Cyber Parallel PCI (20x family): 1P */</i></td></tr>
<tr><th id="2484">2484</th><td>	{   <q>"SIIG Cyber Parallel PCI (20x family)"</q>,</td></tr>
<tr><th id="2485">2485</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7228" title="0x2020" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_P">PCI_PRODUCT_SIIG_CYBER20_P</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2486">2486</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2487">2487</th><td>	    {</td></tr>
<tr><th id="2488">2488</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2489">2489</th><td>	    },</td></tr>
<tr><th id="2490">2490</th><td>	},</td></tr>
<tr><th id="2491">2491</th><td></td></tr>
<tr><th id="2492">2492</th><td>	<i>/* SIIG Cyber Parallel Dual PCI (20x family): 2P */</i></td></tr>
<tr><th id="2493">2493</th><td>	{   <q>"SIIG Cyber Parallel Dual PCI (20x family)"</q>,</td></tr>
<tr><th id="2494">2494</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7229" title="0x2021" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_2P">PCI_PRODUCT_SIIG_CYBER20_2P</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2495">2495</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2496">2496</th><td>	    {</td></tr>
<tr><th id="2497">2497</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2498">2498</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2499">2499</th><td>	    },</td></tr>
<tr><th id="2500">2500</th><td>	},</td></tr>
<tr><th id="2501">2501</th><td></td></tr>
<tr><th id="2502">2502</th><td>	<i>/* SIIG Cyber Serial Dual PCI 16C550 (20x family): 2S */</i></td></tr>
<tr><th id="2503">2503</th><td>	{   <q>"SIIG Cyber Serial Dual PCI 16C550 (20x family)"</q>,</td></tr>
<tr><th id="2504">2504</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7230" title="0x2030" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_2S550">PCI_PRODUCT_SIIG_CYBER20_2S550</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2505">2505</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2506">2506</th><td>	    {</td></tr>
<tr><th id="2507">2507</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2508">2508</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2509">2509</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>,</td></tr>
<tr><th id="2510">2510</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#84" title="(1 &lt;&lt; 1)" data-ref="_M/PUC_PORT_USR1">PUC_PORT_USR1</a> },</td></tr>
<tr><th id="2511">2511</th><td>	    },</td></tr>
<tr><th id="2512">2512</th><td>	},</td></tr>
<tr><th id="2513">2513</th><td></td></tr>
<tr><th id="2514">2514</th><td>	<i>/* SIIG Cyber Serial Dual PCI 16C650 (20x family): 2S */</i></td></tr>
<tr><th id="2515">2515</th><td>	{   <q>"SIIG Cyber Serial Dual PCI 16C650 (20x family)"</q>,</td></tr>
<tr><th id="2516">2516</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7231" title="0x2031" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_2S650">PCI_PRODUCT_SIIG_CYBER20_2S650</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2517">2517</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2518">2518</th><td>	    {</td></tr>
<tr><th id="2519">2519</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2520">2520</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2521">2521</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>,</td></tr>
<tr><th id="2522">2522</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#84" title="(1 &lt;&lt; 1)" data-ref="_M/PUC_PORT_USR1">PUC_PORT_USR1</a> },</td></tr>
<tr><th id="2523">2523</th><td>	    },</td></tr>
<tr><th id="2524">2524</th><td>	},</td></tr>
<tr><th id="2525">2525</th><td></td></tr>
<tr><th id="2526">2526</th><td>	<i>/* SIIG Cyber Serial Dual PCI 16C850 (20x family): 2S */</i></td></tr>
<tr><th id="2527">2527</th><td>	{   <q>"SIIG Cyber Serial Dual PCI 16C850 (20x family)"</q>,</td></tr>
<tr><th id="2528">2528</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7232" title="0x2032" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_2S850">PCI_PRODUCT_SIIG_CYBER20_2S850</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2529">2529</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2530">2530</th><td>	    {</td></tr>
<tr><th id="2531">2531</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2532">2532</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2533">2533</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>,</td></tr>
<tr><th id="2534">2534</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#84" title="(1 &lt;&lt; 1)" data-ref="_M/PUC_PORT_USR1">PUC_PORT_USR1</a> },</td></tr>
<tr><th id="2535">2535</th><td>	    },</td></tr>
<tr><th id="2536">2536</th><td>	},</td></tr>
<tr><th id="2537">2537</th><td></td></tr>
<tr><th id="2538">2538</th><td>	<i>/* SIIG Cyber 2P1S PCI 16C550 (20x family): 1S, 2P */</i></td></tr>
<tr><th id="2539">2539</th><td>	{   <q>"SIIG Cyber 2P1S PCI 16C550 (20x family)"</q>,</td></tr>
<tr><th id="2540">2540</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7233" title="0x2040" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_2P1S550">PCI_PRODUCT_SIIG_CYBER20_2P1S550</a>,</td></tr>
<tr><th id="2541">2541</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2542">2542</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2543">2543</th><td>	    {</td></tr>
<tr><th id="2544">2544</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2545">2545</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2546">2546</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2547">2547</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2548">2548</th><td>	    },</td></tr>
<tr><th id="2549">2549</th><td>	},</td></tr>
<tr><th id="2550">2550</th><td></td></tr>
<tr><th id="2551">2551</th><td>	<i>/* SIIG Cyber 2P1S PCI 16C650 (20x family): 1S, 2P */</i></td></tr>
<tr><th id="2552">2552</th><td>	{   <q>"SIIG Cyber 2P1S PCI 16C650 (20x family)"</q>,</td></tr>
<tr><th id="2553">2553</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7234" title="0x2041" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_2P1S650">PCI_PRODUCT_SIIG_CYBER20_2P1S650</a>,</td></tr>
<tr><th id="2554">2554</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2555">2555</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2556">2556</th><td>	    {</td></tr>
<tr><th id="2557">2557</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2558">2558</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2559">2559</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2560">2560</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2561">2561</th><td>	    },</td></tr>
<tr><th id="2562">2562</th><td>	},</td></tr>
<tr><th id="2563">2563</th><td></td></tr>
<tr><th id="2564">2564</th><td>	<i>/* SIIG Cyber 2P1S PCI 16C850 (20x family): 1S, 2P */</i></td></tr>
<tr><th id="2565">2565</th><td>	{   <q>"SIIG Cyber 2P1S PCI 16C850 (20x family)"</q>,</td></tr>
<tr><th id="2566">2566</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7235" title="0x2042" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_2P1S850">PCI_PRODUCT_SIIG_CYBER20_2P1S850</a>,</td></tr>
<tr><th id="2567">2567</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2568">2568</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2569">2569</th><td>	    {</td></tr>
<tr><th id="2570">2570</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2571">2571</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2572">2572</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2573">2573</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2574">2574</th><td>	    },</td></tr>
<tr><th id="2575">2575</th><td>	},</td></tr>
<tr><th id="2576">2576</th><td></td></tr>
<tr><th id="2577">2577</th><td>	<i>/* SIIG Cyber 4S PCI 16C550 (20x family): 4S */</i></td></tr>
<tr><th id="2578">2578</th><td>	{   <q>"SIIG Cyber 4S PCI 16C550 (20x family)"</q>,</td></tr>
<tr><th id="2579">2579</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7236" title="0x2050" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_4S550">PCI_PRODUCT_SIIG_CYBER20_4S550</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2580">2580</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2581">2581</th><td>	    {</td></tr>
<tr><th id="2582">2582</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2583">2583</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2584">2584</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2585">2585</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2586">2586</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2587">2587</th><td>	    },</td></tr>
<tr><th id="2588">2588</th><td>	},</td></tr>
<tr><th id="2589">2589</th><td></td></tr>
<tr><th id="2590">2590</th><td>	<i>/* SIIG Cyber 4S PCI 16C650 (20x family): 4S */</i></td></tr>
<tr><th id="2591">2591</th><td>	{   <q>"SIIG Cyber 4S PCI 16C650 (20x family)"</q>,</td></tr>
<tr><th id="2592">2592</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7237" title="0x2051" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_4S650">PCI_PRODUCT_SIIG_CYBER20_4S650</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2593">2593</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2594">2594</th><td>	    {</td></tr>
<tr><th id="2595">2595</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2596">2596</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2597">2597</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2598">2598</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2599">2599</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2600">2600</th><td>	    },</td></tr>
<tr><th id="2601">2601</th><td>	},</td></tr>
<tr><th id="2602">2602</th><td></td></tr>
<tr><th id="2603">2603</th><td>	<i>/* SIIG Cyber 4S PCI 16C850 (20x family): 4S */</i></td></tr>
<tr><th id="2604">2604</th><td>	{   <q>"SIIG Cyber 4S PCI 16C850 (20x family)"</q>,</td></tr>
<tr><th id="2605">2605</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7238" title="0x2052" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_4S850">PCI_PRODUCT_SIIG_CYBER20_4S850</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2606">2606</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2607">2607</th><td>	    {</td></tr>
<tr><th id="2608">2608</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2609">2609</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2610">2610</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2611">2611</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2612">2612</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2613">2613</th><td>	    },</td></tr>
<tr><th id="2614">2614</th><td>	},</td></tr>
<tr><th id="2615">2615</th><td></td></tr>
<tr><th id="2616">2616</th><td>	<i>/* SIIG Cyber 2S1P PCI 16C550 (20x family): 2S, 1P */</i></td></tr>
<tr><th id="2617">2617</th><td>	{   <q>"SIIG Cyber 2S1P PCI 16C550 (20x family)"</q>,</td></tr>
<tr><th id="2618">2618</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7239" title="0x2060" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_2S1P550">PCI_PRODUCT_SIIG_CYBER20_2S1P550</a>,</td></tr>
<tr><th id="2619">2619</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2620">2620</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2621">2621</th><td>	    {</td></tr>
<tr><th id="2622">2622</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2623">2623</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2624">2624</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>,</td></tr>
<tr><th id="2625">2625</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#84" title="(1 &lt;&lt; 1)" data-ref="_M/PUC_PORT_USR1">PUC_PORT_USR1</a> },</td></tr>
<tr><th id="2626">2626</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2627">2627</th><td>	    },</td></tr>
<tr><th id="2628">2628</th><td>	},</td></tr>
<tr><th id="2629">2629</th><td></td></tr>
<tr><th id="2630">2630</th><td>	<i>/* SIIG Cyber 2S1P PCI 16C650 (20x family): 2S, 1P */</i></td></tr>
<tr><th id="2631">2631</th><td>	{   <q>"SIIG Cyber 2S1P PCI 16C650 (20x family)"</q>,</td></tr>
<tr><th id="2632">2632</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7240" title="0x2061" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_2S1P650">PCI_PRODUCT_SIIG_CYBER20_2S1P650</a>,</td></tr>
<tr><th id="2633">2633</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2634">2634</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2635">2635</th><td>	    {</td></tr>
<tr><th id="2636">2636</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2637">2637</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2638">2638</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>,</td></tr>
<tr><th id="2639">2639</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#84" title="(1 &lt;&lt; 1)" data-ref="_M/PUC_PORT_USR1">PUC_PORT_USR1</a> },</td></tr>
<tr><th id="2640">2640</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2641">2641</th><td>	    },</td></tr>
<tr><th id="2642">2642</th><td>	},</td></tr>
<tr><th id="2643">2643</th><td></td></tr>
<tr><th id="2644">2644</th><td>	<i>/* SIIG Cyber 2S1P PCI 16C850 (20x family): 2S, 1P */</i></td></tr>
<tr><th id="2645">2645</th><td>	{   <q>"SIIG Cyber 2S1P PCI 16C850 (20x family)"</q>,</td></tr>
<tr><th id="2646">2646</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7241" title="0x2062" data-ref="_M/PCI_PRODUCT_SIIG_CYBER20_2S1P850">PCI_PRODUCT_SIIG_CYBER20_2S1P850</a>,</td></tr>
<tr><th id="2647">2647</th><td>		<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2648">2648</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2649">2649</th><td>	    {</td></tr>
<tr><th id="2650">2650</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2651">2651</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2652">2652</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>,</td></tr>
<tr><th id="2653">2653</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#84" title="(1 &lt;&lt; 1)" data-ref="_M/PUC_PORT_USR1">PUC_PORT_USR1</a> },</td></tr>
<tr><th id="2654">2654</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2655">2655</th><td>	    },</td></tr>
<tr><th id="2656">2656</th><td>	},</td></tr>
<tr><th id="2657">2657</th><td></td></tr>
<tr><th id="2658">2658</th><td>	<i>/* SIIG PS8000 PCI 8S 16C550 (20x family): 8S - 16 Byte FIFOs */</i></td></tr>
<tr><th id="2659">2659</th><td>	{   <q>"SIIG PS8000 PCI 8S 16C550 (20x family)"</q>,</td></tr>
<tr><th id="2660">2660</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7242" title="0x2080" data-ref="_M/PCI_PRODUCT_SIIG_PS8000P550">PCI_PRODUCT_SIIG_PS8000P550</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2661">2661</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2662">2662</th><td>	    {</td></tr>
<tr><th id="2663">2663</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2664">2664</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2665">2665</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2666">2666</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2667">2667</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2668">2668</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2669">2669</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2670">2670</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2671">2671</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2672">2672</th><td>	    },</td></tr>
<tr><th id="2673">2673</th><td>	},</td></tr>
<tr><th id="2674">2674</th><td></td></tr>
<tr><th id="2675">2675</th><td>	<i>/* SIIG PS8000 PCI 8S 16C650 (20x family): 8S - 32 Byte FIFOs */</i></td></tr>
<tr><th id="2676">2676</th><td>	{   <q>"SIIG PS8000 PCI 8S 16C650 (20x family)"</q>,</td></tr>
<tr><th id="2677">2677</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7243" title="0x2081" data-ref="_M/PCI_PRODUCT_SIIG_PS8000P650">PCI_PRODUCT_SIIG_PS8000P650</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2678">2678</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2679">2679</th><td>	    {</td></tr>
<tr><th id="2680">2680</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2681">2681</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2682">2682</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2683">2683</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2684">2684</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2685">2685</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2686">2686</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2687">2687</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2688">2688</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2689">2689</th><td>	    },</td></tr>
<tr><th id="2690">2690</th><td>	},</td></tr>
<tr><th id="2691">2691</th><td></td></tr>
<tr><th id="2692">2692</th><td>	<i>/* SIIG PS8000 PCI 8S 16C850 (20x family): 8S - 128 Byte FIFOs */</i></td></tr>
<tr><th id="2693">2693</th><td>	{   <q>"SIIG PS8000 PCI 8S 16C850 (20x family)"</q>,</td></tr>
<tr><th id="2694">2694</th><td>	    {	<a class="macro" href="pcidevs.h.html#552" title="0x131f" data-ref="_M/PCI_VENDOR_SIIG">PCI_VENDOR_SIIG</a>,	<a class="macro" href="pcidevs.h.html#7244" title="0x2082" data-ref="_M/PCI_PRODUCT_SIIG_PS8000P850">PCI_PRODUCT_SIIG_PS8000P850</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2695">2695</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="2696">2696</th><td>	    {</td></tr>
<tr><th id="2697">2697</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>,</td></tr>
<tr><th id="2698">2698</th><td>		    (<a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>)|<a class="macro" href="pucvar.h.html#82" title="(1 &lt;&lt; 6)" data-ref="_M/PUC_COM_SIIG20x">PUC_COM_SIIG20x</a>|<a class="macro" href="pucvar.h.html#83" title="(1 &lt;&lt; 0)" data-ref="_M/PUC_PORT_USR0">PUC_PORT_USR0</a> },</td></tr>
<tr><th id="2699">2699</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2700">2700</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2701">2701</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2702">2702</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2703">2703</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2704">2704</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2705">2705</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2706">2706</th><td>	    },</td></tr>
<tr><th id="2707">2707</th><td>	},</td></tr>
<tr><th id="2708">2708</th><td></td></tr>
<tr><th id="2709">2709</th><td>	<i>/*</i></td></tr>
<tr><th id="2710">2710</th><td><i>	 * SUNIX 40XX series of serial/parallel combo cards.</i></td></tr>
<tr><th id="2711">2711</th><td><i>	 * Tested with 4055A and 4065A.</i></td></tr>
<tr><th id="2712">2712</th><td><i>	 */</i></td></tr>
<tr><th id="2713">2713</th><td>	{   <q>"SUNIX 400X 1P"</q>,</td></tr>
<tr><th id="2714">2714</th><td>	    {	<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <a class="macro" href="pcidevs.h.html#7374" title="0x7168" data-ref="_M/PCI_PRODUCT_SUNIX_PCI2S550">PCI_PRODUCT_SUNIX_PCI2S550</a>,</td></tr>
<tr><th id="2715">2715</th><td>		<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <var>0x4000</var> },</td></tr>
<tr><th id="2716">2716</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xeff0</var> },</td></tr>
<tr><th id="2717">2717</th><td>	    {</td></tr>
<tr><th id="2718">2718</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2719">2719</th><td>	    },</td></tr>
<tr><th id="2720">2720</th><td>	},</td></tr>
<tr><th id="2721">2721</th><td></td></tr>
<tr><th id="2722">2722</th><td>	{   <q>"SUNIX 401X 2P"</q>,</td></tr>
<tr><th id="2723">2723</th><td>	    {	<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <a class="macro" href="pcidevs.h.html#7374" title="0x7168" data-ref="_M/PCI_PRODUCT_SUNIX_PCI2S550">PCI_PRODUCT_SUNIX_PCI2S550</a>,</td></tr>
<tr><th id="2724">2724</th><td>		<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <var>0x4010</var> },</td></tr>
<tr><th id="2725">2725</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xeff0</var> },</td></tr>
<tr><th id="2726">2726</th><td>	    {</td></tr>
<tr><th id="2727">2727</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2728">2728</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2729">2729</th><td>	    },</td></tr>
<tr><th id="2730">2730</th><td>	},</td></tr>
<tr><th id="2731">2731</th><td></td></tr>
<tr><th id="2732">2732</th><td>	{   <q>"SUNIX 402X 1S"</q>,</td></tr>
<tr><th id="2733">2733</th><td>	    {	<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <a class="macro" href="pcidevs.h.html#7374" title="0x7168" data-ref="_M/PCI_PRODUCT_SUNIX_PCI2S550">PCI_PRODUCT_SUNIX_PCI2S550</a>,</td></tr>
<tr><th id="2734">2734</th><td>		<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <var>0x4020</var> },</td></tr>
<tr><th id="2735">2735</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xeff0</var> },</td></tr>
<tr><th id="2736">2736</th><td>	    {</td></tr>
<tr><th id="2737">2737</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2738">2738</th><td>	    },</td></tr>
<tr><th id="2739">2739</th><td>	},</td></tr>
<tr><th id="2740">2740</th><td></td></tr>
<tr><th id="2741">2741</th><td>	{   <q>"SUNIX 403X 2S"</q>,</td></tr>
<tr><th id="2742">2742</th><td>	    {	<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <a class="macro" href="pcidevs.h.html#7374" title="0x7168" data-ref="_M/PCI_PRODUCT_SUNIX_PCI2S550">PCI_PRODUCT_SUNIX_PCI2S550</a>,</td></tr>
<tr><th id="2743">2743</th><td>		<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <var>0x4030</var> },</td></tr>
<tr><th id="2744">2744</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xeff0</var> },</td></tr>
<tr><th id="2745">2745</th><td>	    {</td></tr>
<tr><th id="2746">2746</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2747">2747</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2748">2748</th><td>	    },</td></tr>
<tr><th id="2749">2749</th><td>	},</td></tr>
<tr><th id="2750">2750</th><td></td></tr>
<tr><th id="2751">2751</th><td>	{   <q>"SUNIX 4036 2S"</q>,</td></tr>
<tr><th id="2752">2752</th><td>	    {	<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <a class="macro" href="pcidevs.h.html#7374" title="0x7168" data-ref="_M/PCI_PRODUCT_SUNIX_PCI2S550">PCI_PRODUCT_SUNIX_PCI2S550</a>,</td></tr>
<tr><th id="2753">2753</th><td>		<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <var>0x0002</var> },</td></tr>
<tr><th id="2754">2754</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xeff0</var> },</td></tr>
<tr><th id="2755">2755</th><td>	    {</td></tr>
<tr><th id="2756">2756</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2757">2757</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2758">2758</th><td>	    },</td></tr>
<tr><th id="2759">2759</th><td>	},</td></tr>
<tr><th id="2760">2760</th><td></td></tr>
<tr><th id="2761">2761</th><td>	{   <q>"SUNIX 405X 4S"</q>,</td></tr>
<tr><th id="2762">2762</th><td>	    {	<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <a class="macro" href="pcidevs.h.html#7374" title="0x7168" data-ref="_M/PCI_PRODUCT_SUNIX_PCI2S550">PCI_PRODUCT_SUNIX_PCI2S550</a>,</td></tr>
<tr><th id="2763">2763</th><td>		<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <var>0x4050</var> },</td></tr>
<tr><th id="2764">2764</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xeff0</var> },</td></tr>
<tr><th id="2765">2765</th><td>	    {</td></tr>
<tr><th id="2766">2766</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2767">2767</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2768">2768</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="2769">2769</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="2770">2770</th><td>	    },</td></tr>
<tr><th id="2771">2771</th><td>	},</td></tr>
<tr><th id="2772">2772</th><td></td></tr>
<tr><th id="2773">2773</th><td>	{   <q>"SUNIX 406X 8S"</q>,</td></tr>
<tr><th id="2774">2774</th><td>	    {	<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <a class="macro" href="pcidevs.h.html#7374" title="0x7168" data-ref="_M/PCI_PRODUCT_SUNIX_PCI2S550">PCI_PRODUCT_SUNIX_PCI2S550</a>,</td></tr>
<tr><th id="2775">2775</th><td>		<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <var>0x4060</var> },</td></tr>
<tr><th id="2776">2776</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xeff0</var> },</td></tr>
<tr><th id="2777">2777</th><td>	    {</td></tr>
<tr><th id="2778">2778</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2779">2779</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2780">2780</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="2781">2781</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="2782">2782</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="2783">2783</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="2784">2784</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="2785">2785</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#445" title="0x24" data-ref="_M/PCI_BAR5">PCI_BAR5</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="2786">2786</th><td>	    },</td></tr>
<tr><th id="2787">2787</th><td>	},</td></tr>
<tr><th id="2788">2788</th><td></td></tr>
<tr><th id="2789">2789</th><td>	{   <q>"SUNIX 407X 2S/1P"</q>,</td></tr>
<tr><th id="2790">2790</th><td>	    {	<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <a class="macro" href="pcidevs.h.html#7374" title="0x7168" data-ref="_M/PCI_PRODUCT_SUNIX_PCI2S550">PCI_PRODUCT_SUNIX_PCI2S550</a>,</td></tr>
<tr><th id="2791">2791</th><td>		<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <var>0x4070</var> },</td></tr>
<tr><th id="2792">2792</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xeff0</var> },</td></tr>
<tr><th id="2793">2793</th><td>	    {</td></tr>
<tr><th id="2794">2794</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2795">2795</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2796">2796</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2797">2797</th><td>	    },</td></tr>
<tr><th id="2798">2798</th><td>	},</td></tr>
<tr><th id="2799">2799</th><td></td></tr>
<tr><th id="2800">2800</th><td>	{   <q>"SUNIX 408X 2S/2P"</q>,</td></tr>
<tr><th id="2801">2801</th><td>	    {	<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <a class="macro" href="pcidevs.h.html#7374" title="0x7168" data-ref="_M/PCI_PRODUCT_SUNIX_PCI2S550">PCI_PRODUCT_SUNIX_PCI2S550</a>,</td></tr>
<tr><th id="2802">2802</th><td>		<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <var>0x4080</var> },</td></tr>
<tr><th id="2803">2803</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xeff0</var> },</td></tr>
<tr><th id="2804">2804</th><td>	    {</td></tr>
<tr><th id="2805">2805</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2806">2806</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2807">2807</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2808">2808</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2809">2809</th><td>	    },</td></tr>
<tr><th id="2810">2810</th><td>	},</td></tr>
<tr><th id="2811">2811</th><td></td></tr>
<tr><th id="2812">2812</th><td>	{   <q>"SUNIX 409X 4S/2P"</q>,</td></tr>
<tr><th id="2813">2813</th><td>	    {	<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <a class="macro" href="pcidevs.h.html#7374" title="0x7168" data-ref="_M/PCI_PRODUCT_SUNIX_PCI2S550">PCI_PRODUCT_SUNIX_PCI2S550</a>,</td></tr>
<tr><th id="2814">2814</th><td>		<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <var>0x4090</var> },</td></tr>
<tr><th id="2815">2815</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xffff</var>,	<var>0xeff0</var> },</td></tr>
<tr><th id="2816">2816</th><td>	    {</td></tr>
<tr><th id="2817">2817</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2818">2818</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2819">2819</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="2820">2820</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a>},</td></tr>
<tr><th id="2821">2821</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2822">2822</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2823">2823</th><td>	    },</td></tr>
<tr><th id="2824">2824</th><td>	},</td></tr>
<tr><th id="2825">2825</th><td></td></tr>
<tr><th id="2826">2826</th><td>	<i>/*</i></td></tr>
<tr><th id="2827">2827</th><td><i>	 * Dolphin Peripherals 4036 (dual serial port) card.</i></td></tr>
<tr><th id="2828">2828</th><td><i>	 * (Dolpin 4025 has the same ID but only one port)</i></td></tr>
<tr><th id="2829">2829</th><td><i>	 */</i></td></tr>
<tr><th id="2830">2830</th><td>	{   <q>"Dolphin Peripherals 4036"</q>,</td></tr>
<tr><th id="2831">2831</th><td>	    {	<a class="macro" href="pcidevs.h.html#572" title="0x1409" data-ref="_M/PCI_VENDOR_SUNIX">PCI_VENDOR_SUNIX</a>, <a class="macro" href="pcidevs.h.html#7374" title="0x7168" data-ref="_M/PCI_PRODUCT_SUNIX_PCI2S550">PCI_PRODUCT_SUNIX_PCI2S550</a>,</td></tr>
<tr><th id="2832">2832</th><td>		<var>0x0</var>,	<var>0x0</var>	},</td></tr>
<tr><th id="2833">2833</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0x0</var>,	<var>0x0</var>	},</td></tr>
<tr><th id="2834">2834</th><td>	    {</td></tr>
<tr><th id="2835">2835</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2836">2836</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2837">2837</th><td>	    },</td></tr>
<tr><th id="2838">2838</th><td>	},</td></tr>
<tr><th id="2839">2839</th><td></td></tr>
<tr><th id="2840">2840</th><td>	<i>/*</i></td></tr>
<tr><th id="2841">2841</th><td><i>	 * XXX no entry because I have no data:</i></td></tr>
<tr><th id="2842">2842</th><td><i>	 * XXX Dolphin Peripherals 4078 (dual serial and single parallel)</i></td></tr>
<tr><th id="2843">2843</th><td><i>	 */</i></td></tr>
<tr><th id="2844">2844</th><td></td></tr>
<tr><th id="2845">2845</th><td>	<i>/* SD-LAB PCI I/O Card 4S */</i></td></tr>
<tr><th id="2846">2846</th><td>	{   <q>"Syba Tech Ltd. PCI-4S"</q>,</td></tr>
<tr><th id="2847">2847</th><td>	    {   <a class="macro" href="pcidevs.h.html#600" title="0x1592" data-ref="_M/PCI_VENDOR_SYBA">PCI_VENDOR_SYBA</a>, <a class="macro" href="pcidevs.h.html#7382" title="0x0786" data-ref="_M/PCI_PRODUCT_SYBA_4S">PCI_PRODUCT_SYBA_4S</a>,		<var>0</var>, <var>0</var>	},</td></tr>
<tr><th id="2848">2848</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,					<var>0</var>, <var>0</var>	},</td></tr>
<tr><th id="2849">2849</th><td>	    {</td></tr>
<tr><th id="2850">2850</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x3e8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2851">2851</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x2e8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2852">2852</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x3f8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2853">2853</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x2f8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2854">2854</th><td>	    },</td></tr>
<tr><th id="2855">2855</th><td>	},</td></tr>
<tr><th id="2856">2856</th><td></td></tr>
<tr><th id="2857">2857</th><td>	<i>/* SD-LAB PCI I/O Card 4S2P */</i></td></tr>
<tr><th id="2858">2858</th><td>	{   <q>"Syba Tech Ltd. PCI-4S2P-550-ECP"</q>,</td></tr>
<tr><th id="2859">2859</th><td>	    {   <a class="macro" href="pcidevs.h.html#600" title="0x1592" data-ref="_M/PCI_VENDOR_SYBA">PCI_VENDOR_SYBA</a>, <a class="macro" href="pcidevs.h.html#7381" title="0x0781" data-ref="_M/PCI_PRODUCT_SYBA_4S2P">PCI_PRODUCT_SYBA_4S2P</a>,		<var>0</var>, <var>0</var>	},</td></tr>
<tr><th id="2860">2860</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,					<var>0</var>, <var>0</var>	},</td></tr>
<tr><th id="2861">2861</th><td>	    {</td></tr>
<tr><th id="2862">2862</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x2e8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2863">2863</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x2f8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2864">2864</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x000</var>, <var>0x00</var> },</td></tr>
<tr><th id="2865">2865</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x3e8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2866">2866</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x3f8</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2867">2867</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x000</var>, <var>0x00</var> },</td></tr>
<tr><th id="2868">2868</th><td>	    },</td></tr>
<tr><th id="2869">2869</th><td>	},</td></tr>
<tr><th id="2870">2870</th><td></td></tr>
<tr><th id="2871">2871</th><td>	<i>/* SystemBase SB16C1050 UARTs */</i></td></tr>
<tr><th id="2872">2872</th><td>	{   <q>"SystemBase SB16C1050"</q>,</td></tr>
<tr><th id="2873">2873</th><td>	    {	<a class="macro" href="pcidevs.h.html#583" title="0x14a1" data-ref="_M/PCI_VENDOR_SYSTEMBASE">PCI_VENDOR_SYSTEMBASE</a>, <a class="macro" href="pcidevs.h.html#7394" title="0x4d02" data-ref="_M/PCI_PRODUCT_SYSTEMBASE_SB16C1050">PCI_PRODUCT_SYSTEMBASE_SB16C1050</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2874">2874</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,						 <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2875">2875</th><td>	    {</td></tr>
<tr><th id="2876">2876</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2877">2877</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var>},</td></tr>
<tr><th id="2878">2878</th><td>	    },</td></tr>
<tr><th id="2879">2879</th><td>	},</td></tr>
<tr><th id="2880">2880</th><td></td></tr>
<tr><th id="2881">2881</th><td>	<i>/* SystemBase SB16C1054 UARTs */</i></td></tr>
<tr><th id="2882">2882</th><td>	{   <q>"SystemBase SB16C1054"</q>,</td></tr>
<tr><th id="2883">2883</th><td>	    {	<a class="macro" href="pcidevs.h.html#583" title="0x14a1" data-ref="_M/PCI_VENDOR_SYSTEMBASE">PCI_VENDOR_SYSTEMBASE</a>, <a class="macro" href="pcidevs.h.html#7392" title="0x0004" data-ref="_M/PCI_PRODUCT_SYSTEMBASE_SB16C1054">PCI_PRODUCT_SYSTEMBASE_SB16C1054</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2884">2884</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,						 <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2885">2885</th><td>	    {</td></tr>
<tr><th id="2886">2886</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2887">2887</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2888">2888</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2889">2889</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2890">2890</th><td>	    },</td></tr>
<tr><th id="2891">2891</th><td>	},</td></tr>
<tr><th id="2892">2892</th><td></td></tr>
<tr><th id="2893">2893</th><td>	<i>/* SystemBase SB16C1058 UARTs */</i></td></tr>
<tr><th id="2894">2894</th><td>	{   <q>"SystemBase SB16C1058"</q>,</td></tr>
<tr><th id="2895">2895</th><td>	    {   <a class="macro" href="pcidevs.h.html#583" title="0x14a1" data-ref="_M/PCI_VENDOR_SYSTEMBASE">PCI_VENDOR_SYSTEMBASE</a>, <a class="macro" href="pcidevs.h.html#7393" title="0x0008" data-ref="_M/PCI_PRODUCT_SYSTEMBASE_SB16C1058">PCI_PRODUCT_SYSTEMBASE_SB16C1058</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2896">2896</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,						 <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2897">2897</th><td>	    {</td></tr>
<tr><th id="2898">2898</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2899">2899</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2900">2900</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2901">2901</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2902">2902</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2903">2903</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2904">2904</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x30</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2905">2905</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x38</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2906">2906</th><td>	    },</td></tr>
<tr><th id="2907">2907</th><td>	},</td></tr>
<tr><th id="2908">2908</th><td></td></tr>
<tr><th id="2909">2909</th><td>	<i>/*</i></td></tr>
<tr><th id="2910">2910</th><td><i>	 * VScom PCI 010L</i></td></tr>
<tr><th id="2911">2911</th><td><i>	 * one lpt</i></td></tr>
<tr><th id="2912">2912</th><td><i>	 * untested</i></td></tr>
<tr><th id="2913">2913</th><td><i>	 */</i></td></tr>
<tr><th id="2914">2914</th><td>	{   <q>"VScom PCI-010L"</q>,</td></tr>
<tr><th id="2915">2915</th><td>	    {	<a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7499" title="0x8001" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI010L">PCI_PRODUCT_TITAN_VSCOM_PCI010L</a>,    <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2916">2916</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,					<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2917">2917</th><td>	    {</td></tr>
<tr><th id="2918">2918</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2919">2919</th><td>	    },</td></tr>
<tr><th id="2920">2920</th><td>	},</td></tr>
<tr><th id="2921">2921</th><td></td></tr>
<tr><th id="2922">2922</th><td>	<i>/*</i></td></tr>
<tr><th id="2923">2923</th><td><i>	 * VScom PCI 100L</i></td></tr>
<tr><th id="2924">2924</th><td><i>	 * one com</i></td></tr>
<tr><th id="2925">2925</th><td><i>	 * The one I have defaults to a fequency of 14.7456 MHz which is</i></td></tr>
<tr><th id="2926">2926</th><td><i>	 * jumper J1 set to 2-3.</i></td></tr>
<tr><th id="2927">2927</th><td><i>	 */</i></td></tr>
<tr><th id="2928">2928</th><td>	{   <q>"VScom PCI-100L"</q>,</td></tr>
<tr><th id="2929">2929</th><td>	    {	<a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7500" title="0x8010" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI100L">PCI_PRODUCT_TITAN_VSCOM_PCI100L</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2930">2930</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,						<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2931">2931</th><td>	    {</td></tr>
<tr><th id="2932">2932</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2933">2933</th><td>	    },</td></tr>
<tr><th id="2934">2934</th><td>	},</td></tr>
<tr><th id="2935">2935</th><td></td></tr>
<tr><th id="2936">2936</th><td>	<i>/*</i></td></tr>
<tr><th id="2937">2937</th><td><i>	 * VScom PCI 110L</i></td></tr>
<tr><th id="2938">2938</th><td><i>	 * one com, one lpt</i></td></tr>
<tr><th id="2939">2939</th><td><i>	 * untested</i></td></tr>
<tr><th id="2940">2940</th><td><i>	 */</i></td></tr>
<tr><th id="2941">2941</th><td>	{   <q>"VScom PCI-110L"</q>,</td></tr>
<tr><th id="2942">2942</th><td>	    {	<a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7501" title="0x8011" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI110L">PCI_PRODUCT_TITAN_VSCOM_PCI110L</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2943">2943</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,						<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2944">2944</th><td>	    {</td></tr>
<tr><th id="2945">2945</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2946">2946</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2947">2947</th><td>	    },</td></tr>
<tr><th id="2948">2948</th><td>	},</td></tr>
<tr><th id="2949">2949</th><td></td></tr>
<tr><th id="2950">2950</th><td>	<i>/*</i></td></tr>
<tr><th id="2951">2951</th><td><i>	 * VScom PCI-200L has 2 x 16550 UARTS.</i></td></tr>
<tr><th id="2952">2952</th><td><i>	 * The board has a jumper which allows you to select a clock speed</i></td></tr>
<tr><th id="2953">2953</th><td><i>	 * of either 14.7456MHz or 1.8432MHz. By default it runs at</i></td></tr>
<tr><th id="2954">2954</th><td><i>	 * the fast speed.</i></td></tr>
<tr><th id="2955">2955</th><td><i>	 */</i></td></tr>
<tr><th id="2956">2956</th><td>	{   <q>"VScom PCI-200L with 2 x 16550 UARTS"</q>,</td></tr>
<tr><th id="2957">2957</th><td>	    {	<a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7502" title="0x8020" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI200L">PCI_PRODUCT_TITAN_VSCOM_PCI200L</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2958">2958</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,						<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2959">2959</th><td>	    {</td></tr>
<tr><th id="2960">2960</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2961">2961</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2962">2962</th><td>	    },</td></tr>
<tr><th id="2963">2963</th><td>	},</td></tr>
<tr><th id="2964">2964</th><td></td></tr>
<tr><th id="2965">2965</th><td>	<i>/*</i></td></tr>
<tr><th id="2966">2966</th><td><i>	 * VScom PCI-210L</i></td></tr>
<tr><th id="2967">2967</th><td><i>	 * Has a jumper for frequency selection, defaults to 8x as used here</i></td></tr>
<tr><th id="2968">2968</th><td><i>	 * two com, one lpt</i></td></tr>
<tr><th id="2969">2969</th><td><i>	 */</i></td></tr>
<tr><th id="2970">2970</th><td>	{   <q>"VScom PCI-210L"</q>,</td></tr>
<tr><th id="2971">2971</th><td>	    {	<a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7503" title="0x8021" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI210L">PCI_PRODUCT_TITAN_VSCOM_PCI210L</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2972">2972</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,					<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2973">2973</th><td>	    {</td></tr>
<tr><th id="2974">2974</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2975">2975</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2976">2976</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#443" title="0x1C" data-ref="_M/PCI_BAR3">PCI_BAR3</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="2977">2977</th><td>	    },</td></tr>
<tr><th id="2978">2978</th><td>	},</td></tr>
<tr><th id="2979">2979</th><td></td></tr>
<tr><th id="2980">2980</th><td>	<i>/* VScom PCI-200Li */</i></td></tr>
<tr><th id="2981">2981</th><td>	{   <q>"VScom PCI-200Li"</q>,</td></tr>
<tr><th id="2982">2982</th><td>	    {	<a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7504" title="0x8028" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI200LI">PCI_PRODUCT_TITAN_VSCOM_PCI200LI</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2983">2983</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,						<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2984">2984</th><td>	    {</td></tr>
<tr><th id="2985">2985</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2986">2986</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="2987">2987</th><td>	    },</td></tr>
<tr><th id="2988">2988</th><td>	},</td></tr>
<tr><th id="2989">2989</th><td></td></tr>
<tr><th id="2990">2990</th><td>	<i>/* PCI-400L: VendorID is reported to be 0x10d2 instead of 0x14d2. */</i></td></tr>
<tr><th id="2991">2991</th><td>	{   <q>"VScom PCI-400L"</q>,</td></tr>
<tr><th id="2992">2992</th><td>	    {	<a class="macro" href="pcidevs.h.html#270" title="0x10d2" data-ref="_M/PCI_VENDOR_MOLEX">PCI_VENDOR_MOLEX</a>, <a class="macro" href="pcidevs.h.html#7505" title="0x8040" data-ref="_M/PCI_PRODUCT_MOLEX_VSCOM_PCI400L">PCI_PRODUCT_MOLEX_VSCOM_PCI400L</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2993">2993</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,					<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="2994">2994</th><td>	    {</td></tr>
<tr><th id="2995">2995</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2996">2996</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2997">2997</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2998">2998</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="2999">2999</th><td>	    },</td></tr>
<tr><th id="3000">3000</th><td>	},</td></tr>
<tr><th id="3001">3001</th><td></td></tr>
<tr><th id="3002">3002</th><td>	{   <q>"VScom PCI-800L"</q>,</td></tr>
<tr><th id="3003">3003</th><td>	    {	<a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7506" title="0x8080" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI800L">PCI_PRODUCT_TITAN_VSCOM_PCI800L</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="3004">3004</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="3005">3005</th><td>	    {</td></tr>
<tr><th id="3006">3006</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3007">3007</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#442" title="0x18" data-ref="_M/PCI_BAR2">PCI_BAR2</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3008">3008</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3009">3009</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3010">3010</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3011">3011</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3012">3012</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x20</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3013">3013</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#444" title="0x20" data-ref="_M/PCI_BAR4">PCI_BAR4</a>, <var>0x28</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3014">3014</th><td>	    },</td></tr>
<tr><th id="3015">3015</th><td>	},</td></tr>
<tr><th id="3016">3016</th><td></td></tr>
<tr><th id="3017">3017</th><td>	{   <q>"VScom PCI-011H"</q>,</td></tr>
<tr><th id="3018">3018</th><td>	    {	<a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7507" title="0x8403" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI011H">PCI_PRODUCT_TITAN_VSCOM_PCI011H</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="3019">3019</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,					<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="3020">3020</th><td>	    {</td></tr>
<tr><th id="3021">3021</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="3022">3022</th><td>	    },</td></tr>
<tr><th id="3023">3023</th><td>	},</td></tr>
<tr><th id="3024">3024</th><td></td></tr>
<tr><th id="3025">3025</th><td>	<i>/*</i></td></tr>
<tr><th id="3026">3026</th><td><i>	 * VScom PCI x10H, 1 lpt.</i></td></tr>
<tr><th id="3027">3027</th><td><i>	 * is the lpt part of VScom 110H, 210H, 410H</i></td></tr>
<tr><th id="3028">3028</th><td><i>	 */</i></td></tr>
<tr><th id="3029">3029</th><td>	{   <q>"VScom PCI-x10H"</q>,</td></tr>
<tr><th id="3030">3030</th><td>	    {	<a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7508" title="0xa000" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCIx10H">PCI_PRODUCT_TITAN_VSCOM_PCIx10H</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="3031">3031</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,					<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="3032">3032</th><td>	    {</td></tr>
<tr><th id="3033">3033</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="3034">3034</th><td>	    },</td></tr>
<tr><th id="3035">3035</th><td>	},</td></tr>
<tr><th id="3036">3036</th><td></td></tr>
<tr><th id="3037">3037</th><td>	<i>/*</i></td></tr>
<tr><th id="3038">3038</th><td><i>	 * VScom PCI 100H, little sister of 800H, 1 com.</i></td></tr>
<tr><th id="3039">3039</th><td><i>	 * also com part of VScom 110H</i></td></tr>
<tr><th id="3040">3040</th><td><i>	 * The one I have defaults to a fequency of 14.7456 MHz which is</i></td></tr>
<tr><th id="3041">3041</th><td><i>	 * jumper J1 set to 2-3.</i></td></tr>
<tr><th id="3042">3042</th><td><i>	 */</i></td></tr>
<tr><th id="3043">3043</th><td>	{   <q>"VScom PCI-100H"</q>,</td></tr>
<tr><th id="3044">3044</th><td>	    {	<a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7509" title="0xa001" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI100H">PCI_PRODUCT_TITAN_VSCOM_PCI100H</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="3045">3045</th><td>	    {	<var>0xffff</var>, <var>0xffff</var>,					<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="3046">3046</th><td>	    {</td></tr>
<tr><th id="3047">3047</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3048">3048</th><td>	    },</td></tr>
<tr><th id="3049">3049</th><td>	},</td></tr>
<tr><th id="3050">3050</th><td></td></tr>
<tr><th id="3051">3051</th><td>	<i>/*</i></td></tr>
<tr><th id="3052">3052</th><td><i>	 * VScom PCI-800H. Uses 8 16950 UART, behind a PCI chips that offers</i></td></tr>
<tr><th id="3053">3053</th><td><i>	 * 4 com port on PCI device 0 and 4 on PCI device 1. PCI device 0 has</i></td></tr>
<tr><th id="3054">3054</th><td><i>	 * device ID 3 and PCI device 1 device ID 4.</i></td></tr>
<tr><th id="3055">3055</th><td><i>	 */</i></td></tr>
<tr><th id="3056">3056</th><td>	{   <q>"VScom PCI-800H"</q>,</td></tr>
<tr><th id="3057">3057</th><td>	    {	<a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7510" title="0xa003" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI800H">PCI_PRODUCT_TITAN_VSCOM_PCI800H</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="3058">3058</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="3059">3059</th><td>	    {</td></tr>
<tr><th id="3060">3060</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3061">3061</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3062">3062</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3063">3063</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3064">3064</th><td>	    },</td></tr>
<tr><th id="3065">3065</th><td>	},</td></tr>
<tr><th id="3066">3066</th><td>	{   <q>"VScom PCI-800H"</q>,</td></tr>
<tr><th id="3067">3067</th><td>	    {	<a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7511" title="0xa004" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI800H_1">PCI_PRODUCT_TITAN_VSCOM_PCI800H_1</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="3068">3068</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="3069">3069</th><td>	    {</td></tr>
<tr><th id="3070">3070</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3071">3071</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3072">3072</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x10</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3073">3073</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x18</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3074">3074</th><td>	    },</td></tr>
<tr><th id="3075">3075</th><td>	},</td></tr>
<tr><th id="3076">3076</th><td>        {   <q>"VScom PCI-200H"</q>,</td></tr>
<tr><th id="3077">3077</th><td>	    {   <a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7512" title="0xa005" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI200H">PCI_PRODUCT_TITAN_VSCOM_PCI200H</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="3078">3078</th><td>            {   <var>0xffff</var>, <var>0xffff</var>, <var>0</var>,      <var>0</var>       },</td></tr>
<tr><th id="3079">3079</th><td>            {</td></tr>
<tr><th id="3080">3080</th><td>                { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3081">3081</th><td>                { <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x08</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3082">3082</th><td>            },</td></tr>
<tr><th id="3083">3083</th><td>        },</td></tr>
<tr><th id="3084">3084</th><td></td></tr>
<tr><th id="3085">3085</th><td>	{   <q>"VScom PCI-010HV2"</q>,</td></tr>
<tr><th id="3086">3086</th><td>	    {   <a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7513" title="0xe001" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI010HV2">PCI_PRODUCT_TITAN_VSCOM_PCI010HV2</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="3087">3087</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0</var>,      <var>0</var>       },</td></tr>
<tr><th id="3088">3088</th><td>	    {</td></tr>
<tr><th id="3089">3089</th><td>		{ <a class="macro" href="pucvar.h.html#61" title="2" data-ref="_M/PUC_PORT_TYPE_LPT">PUC_PORT_TYPE_LPT</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <var>0x00</var> },</td></tr>
<tr><th id="3090">3090</th><td>	    },</td></tr>
<tr><th id="3091">3091</th><td>	},</td></tr>
<tr><th id="3092">3092</th><td>	{   <q>"VScom PCI-200HV2"</q>,</td></tr>
<tr><th id="3093">3093</th><td>	    {   <a class="macro" href="pcidevs.h.html#587" title="0x14d2" data-ref="_M/PCI_VENDOR_TITAN">PCI_VENDOR_TITAN</a>, <a class="macro" href="pcidevs.h.html#7514" title="0xe020" data-ref="_M/PCI_PRODUCT_TITAN_VSCOM_PCI200HV2">PCI_PRODUCT_TITAN_VSCOM_PCI200HV2</a>,	<var>0</var>, <var>0</var> },</td></tr>
<tr><th id="3094">3094</th><td>	    {   <var>0xffff</var>, <var>0xffff</var>, <var>0</var>,      <var>0</var>       },</td></tr>
<tr><th id="3095">3095</th><td>	    {</td></tr>
<tr><th id="3096">3096</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3097">3097</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#441" title="0x14" data-ref="_M/PCI_BAR1">PCI_BAR1</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> * <var>8</var> },</td></tr>
<tr><th id="3098">3098</th><td>	    },</td></tr>
<tr><th id="3099">3099</th><td>	},</td></tr>
<tr><th id="3100">3100</th><td></td></tr>
<tr><th id="3101">3101</th><td>	<i>/* US Robotics (3Com) PCI Modems */</i></td></tr>
<tr><th id="3102">3102</th><td>	{   <q>"US Robotics (3Com) 3CP5609 PCI 16550 Modem"</q>,</td></tr>
<tr><th id="3103">3103</th><td>	    {	<a class="macro" href="pcidevs.h.html#541" title="0x12b9" data-ref="_M/PCI_VENDOR_USR">PCI_VENDOR_USR</a>,	<a class="macro" href="pcidevs.h.html#7613" title="0x1008" data-ref="_M/PCI_PRODUCT_USR_3CP5609">PCI_PRODUCT_USR_3CP5609</a>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="3104">3104</th><td>	    {	<var>0xffff</var>,	<var>0xffff</var>,	<var>0</var>,	<var>0</var>	},</td></tr>
<tr><th id="3105">3105</th><td>	    {</td></tr>
<tr><th id="3106">3106</th><td>		{ <a class="macro" href="pucvar.h.html#60" title="1" data-ref="_M/PUC_PORT_TYPE_COM">PUC_PORT_TYPE_COM</a>, <a class="macro" href="pcireg.h.html#440" title="0x10" data-ref="_M/PCI_BAR0">PCI_BAR0</a>, <var>0x00</var>, <a class="macro" href="../ic/comreg.h.html#40" title="1843200" data-ref="_M/COM_FREQ">COM_FREQ</a> },</td></tr>
<tr><th id="3107">3107</th><td>	    },</td></tr>
<tr><th id="3108">3108</th><td>	},</td></tr>
<tr><th id="3109">3109</th><td></td></tr>
<tr><th id="3110">3110</th><td>	{ .<a class="ref field" href="pucvar.h.html#puc_device_description::name" title='puc_device_description::name' data-ref="puc_device_description::name" data-ref-filename="puc_device_description..name">name</a> = <a class="macro" href="../../sys/null.h.html#13" title="((void *)0)" data-ref="_M/NULL">NULL</a> },</td></tr>
<tr><th id="3111">3111</th><td>};</td></tr>
<tr><th id="3112">3112</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
