#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcebbf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcebd80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xcde2d0 .functor NOT 1, L_0xd3bd20, C4<0>, C4<0>, C4<0>;
L_0xd3bb00 .functor XOR 2, L_0xd3b9a0, L_0xd3ba60, C4<00>, C4<00>;
L_0xd3bc10 .functor XOR 2, L_0xd3bb00, L_0xd3bb70, C4<00>, C4<00>;
v0xd36e20_0 .net *"_ivl_10", 1 0, L_0xd3bb70;  1 drivers
v0xd36f20_0 .net *"_ivl_12", 1 0, L_0xd3bc10;  1 drivers
v0xd37000_0 .net *"_ivl_2", 1 0, L_0xd3a1e0;  1 drivers
v0xd370c0_0 .net *"_ivl_4", 1 0, L_0xd3b9a0;  1 drivers
v0xd371a0_0 .net *"_ivl_6", 1 0, L_0xd3ba60;  1 drivers
v0xd372d0_0 .net *"_ivl_8", 1 0, L_0xd3bb00;  1 drivers
v0xd373b0_0 .net "a", 0 0, v0xd33a10_0;  1 drivers
v0xd37450_0 .net "b", 0 0, v0xd33ab0_0;  1 drivers
v0xd374f0_0 .net "c", 0 0, v0xd33b50_0;  1 drivers
v0xd37590_0 .var "clk", 0 0;
v0xd37630_0 .net "d", 0 0, v0xd33c90_0;  1 drivers
v0xd376d0_0 .net "out_pos_dut", 0 0, L_0xd3b820;  1 drivers
v0xd37770_0 .net "out_pos_ref", 0 0, L_0xd38ca0;  1 drivers
v0xd37810_0 .net "out_sop_dut", 0 0, L_0xd39c00;  1 drivers
v0xd378b0_0 .net "out_sop_ref", 0 0, L_0xd0e1c0;  1 drivers
v0xd37950_0 .var/2u "stats1", 223 0;
v0xd379f0_0 .var/2u "strobe", 0 0;
v0xd37a90_0 .net "tb_match", 0 0, L_0xd3bd20;  1 drivers
v0xd37b60_0 .net "tb_mismatch", 0 0, L_0xcde2d0;  1 drivers
v0xd37c00_0 .net "wavedrom_enable", 0 0, v0xd33f60_0;  1 drivers
v0xd37cd0_0 .net "wavedrom_title", 511 0, v0xd34000_0;  1 drivers
L_0xd3a1e0 .concat [ 1 1 0 0], L_0xd38ca0, L_0xd0e1c0;
L_0xd3b9a0 .concat [ 1 1 0 0], L_0xd38ca0, L_0xd0e1c0;
L_0xd3ba60 .concat [ 1 1 0 0], L_0xd3b820, L_0xd39c00;
L_0xd3bb70 .concat [ 1 1 0 0], L_0xd38ca0, L_0xd0e1c0;
L_0xd3bd20 .cmp/eeq 2, L_0xd3a1e0, L_0xd3bc10;
S_0xcebf10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xcebd80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xcde6b0 .functor AND 1, v0xd33b50_0, v0xd33c90_0, C4<1>, C4<1>;
L_0xcdea90 .functor NOT 1, v0xd33a10_0, C4<0>, C4<0>, C4<0>;
L_0xcdee70 .functor NOT 1, v0xd33ab0_0, C4<0>, C4<0>, C4<0>;
L_0xcdf0f0 .functor AND 1, L_0xcdea90, L_0xcdee70, C4<1>, C4<1>;
L_0xcf6780 .functor AND 1, L_0xcdf0f0, v0xd33b50_0, C4<1>, C4<1>;
L_0xd0e1c0 .functor OR 1, L_0xcde6b0, L_0xcf6780, C4<0>, C4<0>;
L_0xd38120 .functor NOT 1, v0xd33ab0_0, C4<0>, C4<0>, C4<0>;
L_0xd38190 .functor OR 1, L_0xd38120, v0xd33c90_0, C4<0>, C4<0>;
L_0xd382a0 .functor AND 1, v0xd33b50_0, L_0xd38190, C4<1>, C4<1>;
L_0xd38360 .functor NOT 1, v0xd33a10_0, C4<0>, C4<0>, C4<0>;
L_0xd38430 .functor OR 1, L_0xd38360, v0xd33ab0_0, C4<0>, C4<0>;
L_0xd384a0 .functor AND 1, L_0xd382a0, L_0xd38430, C4<1>, C4<1>;
L_0xd38620 .functor NOT 1, v0xd33ab0_0, C4<0>, C4<0>, C4<0>;
L_0xd38690 .functor OR 1, L_0xd38620, v0xd33c90_0, C4<0>, C4<0>;
L_0xd385b0 .functor AND 1, v0xd33b50_0, L_0xd38690, C4<1>, C4<1>;
L_0xd38820 .functor NOT 1, v0xd33a10_0, C4<0>, C4<0>, C4<0>;
L_0xd38920 .functor OR 1, L_0xd38820, v0xd33c90_0, C4<0>, C4<0>;
L_0xd389e0 .functor AND 1, L_0xd385b0, L_0xd38920, C4<1>, C4<1>;
L_0xd38b90 .functor XNOR 1, L_0xd384a0, L_0xd389e0, C4<0>, C4<0>;
v0xcddc00_0 .net *"_ivl_0", 0 0, L_0xcde6b0;  1 drivers
v0xcde000_0 .net *"_ivl_12", 0 0, L_0xd38120;  1 drivers
v0xcde3e0_0 .net *"_ivl_14", 0 0, L_0xd38190;  1 drivers
v0xcde7c0_0 .net *"_ivl_16", 0 0, L_0xd382a0;  1 drivers
v0xcdeba0_0 .net *"_ivl_18", 0 0, L_0xd38360;  1 drivers
v0xcdef80_0 .net *"_ivl_2", 0 0, L_0xcdea90;  1 drivers
v0xcdf200_0 .net *"_ivl_20", 0 0, L_0xd38430;  1 drivers
v0xd31f80_0 .net *"_ivl_24", 0 0, L_0xd38620;  1 drivers
v0xd32060_0 .net *"_ivl_26", 0 0, L_0xd38690;  1 drivers
v0xd32140_0 .net *"_ivl_28", 0 0, L_0xd385b0;  1 drivers
v0xd32220_0 .net *"_ivl_30", 0 0, L_0xd38820;  1 drivers
v0xd32300_0 .net *"_ivl_32", 0 0, L_0xd38920;  1 drivers
v0xd323e0_0 .net *"_ivl_36", 0 0, L_0xd38b90;  1 drivers
L_0x7f24041e3018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd324a0_0 .net *"_ivl_38", 0 0, L_0x7f24041e3018;  1 drivers
v0xd32580_0 .net *"_ivl_4", 0 0, L_0xcdee70;  1 drivers
v0xd32660_0 .net *"_ivl_6", 0 0, L_0xcdf0f0;  1 drivers
v0xd32740_0 .net *"_ivl_8", 0 0, L_0xcf6780;  1 drivers
v0xd32820_0 .net "a", 0 0, v0xd33a10_0;  alias, 1 drivers
v0xd328e0_0 .net "b", 0 0, v0xd33ab0_0;  alias, 1 drivers
v0xd329a0_0 .net "c", 0 0, v0xd33b50_0;  alias, 1 drivers
v0xd32a60_0 .net "d", 0 0, v0xd33c90_0;  alias, 1 drivers
v0xd32b20_0 .net "out_pos", 0 0, L_0xd38ca0;  alias, 1 drivers
v0xd32be0_0 .net "out_sop", 0 0, L_0xd0e1c0;  alias, 1 drivers
v0xd32ca0_0 .net "pos0", 0 0, L_0xd384a0;  1 drivers
v0xd32d60_0 .net "pos1", 0 0, L_0xd389e0;  1 drivers
L_0xd38ca0 .functor MUXZ 1, L_0x7f24041e3018, L_0xd384a0, L_0xd38b90, C4<>;
S_0xd32ee0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xcebd80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xd33a10_0 .var "a", 0 0;
v0xd33ab0_0 .var "b", 0 0;
v0xd33b50_0 .var "c", 0 0;
v0xd33bf0_0 .net "clk", 0 0, v0xd37590_0;  1 drivers
v0xd33c90_0 .var "d", 0 0;
v0xd33d80_0 .var/2u "fail", 0 0;
v0xd33e20_0 .var/2u "fail1", 0 0;
v0xd33ec0_0 .net "tb_match", 0 0, L_0xd3bd20;  alias, 1 drivers
v0xd33f60_0 .var "wavedrom_enable", 0 0;
v0xd34000_0 .var "wavedrom_title", 511 0;
E_0xcea560/0 .event negedge, v0xd33bf0_0;
E_0xcea560/1 .event posedge, v0xd33bf0_0;
E_0xcea560 .event/or E_0xcea560/0, E_0xcea560/1;
S_0xd33210 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xd32ee0;
 .timescale -12 -12;
v0xd33450_0 .var/2s "i", 31 0;
E_0xcea400 .event posedge, v0xd33bf0_0;
S_0xd33550 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xd32ee0;
 .timescale -12 -12;
v0xd33750_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd33830 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xd32ee0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd341e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xcebd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd38e50 .functor NOT 1, v0xd33a10_0, C4<0>, C4<0>, C4<0>;
L_0xd38ee0 .functor NOT 1, v0xd33ab0_0, C4<0>, C4<0>, C4<0>;
L_0xd39080 .functor AND 1, L_0xd38e50, L_0xd38ee0, C4<1>, C4<1>;
L_0xd39190 .functor AND 1, L_0xd39080, v0xd33b50_0, C4<1>, C4<1>;
L_0xd39390 .functor NOT 1, v0xd33c90_0, C4<0>, C4<0>, C4<0>;
L_0xd39510 .functor AND 1, L_0xd39190, L_0xd39390, C4<1>, C4<1>;
L_0xd39660 .functor AND 1, v0xd33a10_0, v0xd33ab0_0, C4<1>, C4<1>;
L_0xd397e0 .functor AND 1, L_0xd39660, v0xd33b50_0, C4<1>, C4<1>;
L_0xd398f0 .functor NOT 1, v0xd33c90_0, C4<0>, C4<0>, C4<0>;
L_0xd39960 .functor AND 1, L_0xd397e0, L_0xd398f0, C4<1>, C4<1>;
L_0xd39ad0 .functor OR 1, L_0xd39510, L_0xd39960, C4<0>, C4<0>;
L_0xd39b90 .functor AND 1, v0xd33a10_0, v0xd33ab0_0, C4<1>, C4<1>;
L_0xd39c70 .functor AND 1, L_0xd39b90, v0xd33b50_0, C4<1>, C4<1>;
L_0xd39d30 .functor AND 1, L_0xd39c70, v0xd33c90_0, C4<1>, C4<1>;
L_0xd39c00 .functor OR 1, L_0xd39ad0, L_0xd39d30, C4<0>, C4<0>;
L_0xd39f60 .functor NOT 1, v0xd33a10_0, C4<0>, C4<0>, C4<0>;
L_0xd3a060 .functor NOT 1, v0xd33ab0_0, C4<0>, C4<0>, C4<0>;
L_0xd3a0d0 .functor OR 1, L_0xd39f60, L_0xd3a060, C4<0>, C4<0>;
L_0xd3a280 .functor OR 1, L_0xd3a0d0, v0xd33b50_0, C4<0>, C4<0>;
L_0xd3a340 .functor OR 1, L_0xd3a280, v0xd33c90_0, C4<0>, C4<0>;
L_0xd3a4b0 .functor NOT 1, v0xd33ab0_0, C4<0>, C4<0>, C4<0>;
L_0xd3a520 .functor OR 1, v0xd33a10_0, L_0xd3a4b0, C4<0>, C4<0>;
L_0xd3a6a0 .functor OR 1, L_0xd3a520, v0xd33b50_0, C4<0>, C4<0>;
L_0xd3a760 .functor OR 1, L_0xd3a6a0, v0xd33c90_0, C4<0>, C4<0>;
L_0xd3a8f0 .functor AND 1, L_0xd3a340, L_0xd3a760, C4<1>, C4<1>;
L_0xd3aa00 .functor NOT 1, v0xd33ab0_0, C4<0>, C4<0>, C4<0>;
L_0xd3ab50 .functor OR 1, v0xd33a10_0, L_0xd3aa00, C4<0>, C4<0>;
L_0xd3ac10 .functor NOT 1, v0xd33b50_0, C4<0>, C4<0>, C4<0>;
L_0xd3ad70 .functor OR 1, L_0xd3ab50, L_0xd3ac10, C4<0>, C4<0>;
L_0xd3ae80 .functor OR 1, L_0xd3ad70, v0xd33c90_0, C4<0>, C4<0>;
L_0xd3b040 .functor AND 1, L_0xd3a8f0, L_0xd3ae80, C4<1>, C4<1>;
L_0xd3b150 .functor OR 1, v0xd33a10_0, v0xd33ab0_0, C4<0>, C4<0>;
L_0xd3b2d0 .functor NOT 1, v0xd33b50_0, C4<0>, C4<0>, C4<0>;
L_0xd3b340 .functor OR 1, L_0xd3b150, L_0xd3b2d0, C4<0>, C4<0>;
L_0xd3b570 .functor NOT 1, v0xd33c90_0, C4<0>, C4<0>, C4<0>;
L_0xd3b5e0 .functor OR 1, L_0xd3b340, L_0xd3b570, C4<0>, C4<0>;
L_0xd3b820 .functor AND 1, L_0xd3b040, L_0xd3b5e0, C4<1>, C4<1>;
v0xd343a0_0 .net *"_ivl_0", 0 0, L_0xd38e50;  1 drivers
v0xd34480_0 .net *"_ivl_10", 0 0, L_0xd39510;  1 drivers
v0xd34560_0 .net *"_ivl_12", 0 0, L_0xd39660;  1 drivers
v0xd34650_0 .net *"_ivl_14", 0 0, L_0xd397e0;  1 drivers
v0xd34730_0 .net *"_ivl_16", 0 0, L_0xd398f0;  1 drivers
v0xd34860_0 .net *"_ivl_18", 0 0, L_0xd39960;  1 drivers
v0xd34940_0 .net *"_ivl_2", 0 0, L_0xd38ee0;  1 drivers
v0xd34a20_0 .net *"_ivl_20", 0 0, L_0xd39ad0;  1 drivers
v0xd34b00_0 .net *"_ivl_22", 0 0, L_0xd39b90;  1 drivers
v0xd34c70_0 .net *"_ivl_24", 0 0, L_0xd39c70;  1 drivers
v0xd34d50_0 .net *"_ivl_26", 0 0, L_0xd39d30;  1 drivers
v0xd34e30_0 .net *"_ivl_30", 0 0, L_0xd39f60;  1 drivers
v0xd34f10_0 .net *"_ivl_32", 0 0, L_0xd3a060;  1 drivers
v0xd34ff0_0 .net *"_ivl_34", 0 0, L_0xd3a0d0;  1 drivers
v0xd350d0_0 .net *"_ivl_36", 0 0, L_0xd3a280;  1 drivers
v0xd351b0_0 .net *"_ivl_38", 0 0, L_0xd3a340;  1 drivers
v0xd35290_0 .net *"_ivl_4", 0 0, L_0xd39080;  1 drivers
v0xd35480_0 .net *"_ivl_40", 0 0, L_0xd3a4b0;  1 drivers
v0xd35560_0 .net *"_ivl_42", 0 0, L_0xd3a520;  1 drivers
v0xd35640_0 .net *"_ivl_44", 0 0, L_0xd3a6a0;  1 drivers
v0xd35720_0 .net *"_ivl_46", 0 0, L_0xd3a760;  1 drivers
v0xd35800_0 .net *"_ivl_48", 0 0, L_0xd3a8f0;  1 drivers
v0xd358e0_0 .net *"_ivl_50", 0 0, L_0xd3aa00;  1 drivers
v0xd359c0_0 .net *"_ivl_52", 0 0, L_0xd3ab50;  1 drivers
v0xd35aa0_0 .net *"_ivl_54", 0 0, L_0xd3ac10;  1 drivers
v0xd35b80_0 .net *"_ivl_56", 0 0, L_0xd3ad70;  1 drivers
v0xd35c60_0 .net *"_ivl_58", 0 0, L_0xd3ae80;  1 drivers
v0xd35d40_0 .net *"_ivl_6", 0 0, L_0xd39190;  1 drivers
v0xd35e20_0 .net *"_ivl_60", 0 0, L_0xd3b040;  1 drivers
v0xd35f00_0 .net *"_ivl_62", 0 0, L_0xd3b150;  1 drivers
v0xd35fe0_0 .net *"_ivl_64", 0 0, L_0xd3b2d0;  1 drivers
v0xd360c0_0 .net *"_ivl_66", 0 0, L_0xd3b340;  1 drivers
v0xd361a0_0 .net *"_ivl_68", 0 0, L_0xd3b570;  1 drivers
v0xd36490_0 .net *"_ivl_70", 0 0, L_0xd3b5e0;  1 drivers
v0xd36570_0 .net *"_ivl_8", 0 0, L_0xd39390;  1 drivers
v0xd36650_0 .net "a", 0 0, v0xd33a10_0;  alias, 1 drivers
v0xd366f0_0 .net "b", 0 0, v0xd33ab0_0;  alias, 1 drivers
v0xd367e0_0 .net "c", 0 0, v0xd33b50_0;  alias, 1 drivers
v0xd368d0_0 .net "d", 0 0, v0xd33c90_0;  alias, 1 drivers
v0xd369c0_0 .net "out_pos", 0 0, L_0xd3b820;  alias, 1 drivers
v0xd36a80_0 .net "out_sop", 0 0, L_0xd39c00;  alias, 1 drivers
S_0xd36c00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xcebd80;
 .timescale -12 -12;
E_0xcd39f0 .event anyedge, v0xd379f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd379f0_0;
    %nor/r;
    %assign/vec4 v0xd379f0_0, 0;
    %wait E_0xcd39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd32ee0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd33d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd33e20_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd32ee0;
T_4 ;
    %wait E_0xcea560;
    %load/vec4 v0xd33ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd33d80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd32ee0;
T_5 ;
    %wait E_0xcea400;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
    %wait E_0xcea400;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
    %wait E_0xcea400;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
    %wait E_0xcea400;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
    %wait E_0xcea400;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
    %wait E_0xcea400;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
    %wait E_0xcea400;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
    %wait E_0xcea400;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
    %wait E_0xcea400;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
    %wait E_0xcea400;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
    %wait E_0xcea400;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
    %wait E_0xcea400;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
    %wait E_0xcea400;
    %load/vec4 v0xd33d80_0;
    %store/vec4 v0xd33e20_0, 0, 1;
    %fork t_1, S_0xd33210;
    %jmp t_0;
    .scope S_0xd33210;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd33450_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xd33450_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xcea400;
    %load/vec4 v0xd33450_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd33450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd33450_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xd32ee0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcea560;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd33c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd33ab0_0, 0;
    %assign/vec4 v0xd33a10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xd33d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xd33e20_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xcebd80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd37590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd379f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xcebd80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd37590_0;
    %inv;
    %store/vec4 v0xd37590_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xcebd80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd33bf0_0, v0xd37b60_0, v0xd373b0_0, v0xd37450_0, v0xd374f0_0, v0xd37630_0, v0xd378b0_0, v0xd37810_0, v0xd37770_0, v0xd376d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xcebd80;
T_9 ;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd37950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xcebd80;
T_10 ;
    %wait E_0xcea560;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd37950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd37950_0, 4, 32;
    %load/vec4 v0xd37a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd37950_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd37950_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd37950_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd378b0_0;
    %load/vec4 v0xd378b0_0;
    %load/vec4 v0xd37810_0;
    %xor;
    %load/vec4 v0xd378b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd37950_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd37950_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd37770_0;
    %load/vec4 v0xd37770_0;
    %load/vec4 v0xd376d0_0;
    %xor;
    %load/vec4 v0xd37770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd37950_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd37950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd37950_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/ece241_2013_q2/iter2/response0/top_module.sv";
