Command: vcs -full64 -sverilog +v2k -timescale=1ns/1ps -debug_all +notimingcheck \
+nospecify +vcs+flush+all -o simv -l compile.log -f ./f.list -LDFLAGS -Wl,--no-as-needed \
+nbaopt -P /home/wx/Software/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/novas.tab \
/home/wx/Software/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/pli.a -R \
+fsdb+autoflush -l run.log
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sat Apr 12 16:10:18 2025
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file '../src/vhead/nsdm.vh'
Parsing design file '../src/nnu_general_moving.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/nnu_general_moving.v'.
Parsing design file '../src/sdma_ctrl/sdma_top_ctrl.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/sdma_ctrl/sdma_top_ctrl.v'.
Parsing design file '../src/sdma_ctrl/sdma_section_ctrl.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/sdma_ctrl/sdma_section_ctrl.v'.
Parsing design file '../src/sdma_ctrl/sdma_addr_path.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/sdma_ctrl/sdma_addr_path.v'.
Parsing design file '../src/sdma_ctrl/sdma_data_path.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/sdma_ctrl/sdma_data_path.v'.
Parsing design file '../src/utils/sdma_inst_decoder.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/utils/sdma_inst_decoder.v'.
Parsing design file '../src/utils/sdma_sap_padding_indicator.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/utils/sdma_sap_padding_indicator.v'.
Parsing design file '../src/utils/sdma_sap_upsample_indicator.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/utils/sdma_sap_upsample_indicator.v'.
Parsing design file '../src/utils/sdma_sdp_lddata.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/utils/sdma_sdp_lddata.v'.
Parsing design file '../src/utils/sdma_addr_mux.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/utils/sdma_addr_mux.v'.
Parsing design file '../src/utils/sdma_ready_mux.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/utils/sdma_ready_mux.v'.
Parsing design file '../src/utils/sdma_rdata_mux.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/utils/sdma_rdata_mux.v'.
Parsing design file '../src/utils/sdma_wdata_mux.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/utils/sdma_wdata_mux.v'.
Parsing design file '../src/utils/rram_addr_demux.v'
Parsing design file '../src/utils/rram_width_reducer.v'
Parsing design file '../src/utils/rram_addr_cyc_align.v'
Parsing design file '../src/utils/sdma_shuffle_mux.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../src/utils/sdma_shuffle_mux.v'.
Parsing design file '../tb/tb_sdma_top.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../tb/tb_sdma_top.v'.
Parsing design file '../tb/rram_ahb_mem/ahb_port2sram.v'
Parsing design file '../tb/rram_ahb_mem/ahb_port_slave.v'
Parsing design file '../tb/rram_ahb_mem/ahb_port_slave_wo_sfifo.v'
Parsing design file '../tb/rram_ahb_mem/ahb_port_slave_w_sfifo.v'
Parsing design file '../tb/rram_ahb_mem/ahb_rram_master.v'
Parsing design file '../tb/rram_ahb_mem/unaligned_ahbram_hb.sv'
Parsing design file '../tb/rram_ahb_mem/rram_ahb_mem.v'
Parsing included file '/home/wx/Project/SDMA/src/vhead/nsdm.vh'.
Back to file '../tb/rram_ahb_mem/rram_ahb_mem.v'.
Parsing design file '../tb/rram_ahb_mem/sync_fifo.v'
Top Level Modules:
       TB_sdma_top
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
../tb/tb_sdma_top.v, 702
TB_sdma_top, "nnu_general_moving #(.TGT_WMEM_SUB_SADDR_ENA(1), .TGT_WMEM_SADDR(32'b0), .TGT_WMEM_EADDR(32'h00000fff), .TGT_BMEM_SUB_SADDR_ENA(1), .TGT_BMEM_SADDR(32'h00001000), .TGT_BMEM_EADDR(32'h000013ff)) U_SDMA_TOP_0( .i_clk (sdma_clk),  .i_rst_n (sdma_rst_n),  .i_sdma_en (i_sdma_en),  .i_sdma_inst_vld (i_sdma_inst_vld),  .i_sdma_inst (i_sdma_inst[(640 - 1):0]),  .i_sdma_ahbready (i_sdma_ahbready),  .i_sdma_ahbrdata (i_sdma_ahbrdata[(128 - 1):0]),  .i_sdma_ahbrvld (i_sdma_ahbrvld[((128 / 8) - 1):0]),  .i_sdma_dc1ready (i_sdma_dc1ready),  .i_sdma_dc1rdata (i_sdma_dc1rdata[(512 - 1):0]),  .i_sdma_dc1rvld (i_sdma_dc1rvld[((512 / 8) - 1):0]),  .i_sdma_dc2ready (i_sdma_dc2ready),  .i_sdma_dc2rdata (i_sdma_dc2rdata[(512 - 1):0]),  .i_sdma_dc2rvld (i_sdma_dc2rvld[((512  ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
../tb/rram_ahb_mem/rram_ahb_mem.v, 293
"unaligned_ahbram_hb #(16) u0_fms_bram( .clka (i_rram_clk),  .ena (p2s_sram_ena),  .wea (p2s_sram_wea),  .addra (p2s_sram_addr),  .dina (p2s_sram_wdata),  .douta (mem_rdata));"
  The following 32-bit expression is connected to 16-bit port "addra" of 
  module "unaligned_ahbram_hb", instance "u0_fms_bram".
  Expression: p2s_sram_addr
  	use +lint=PCWM for more details

Starting vcs inline pass...
13 modules and 0 UDP read.
recompiling module TB_sdma_top
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory '/home/wx/Project/SDMA/sim/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -no-pie    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/wx/Software/vcs2018/vcs/O-2018.09-SP2/linux64/lib \
-L/home/wx/Software/vcs2018/vcs/O-2018.09-SP2/linux64/lib     _12997_archive_1.so \
_prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim \
-lerrorinf -lsnpsmalloc -lvfs /home/wx/Software/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/linux64/pli.a \
-lvcsnew -lsimprofile -luclinative /home/wx/Software/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/wx/Software/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/wx/Project/SDMA/sim/csrc'
Command: /home/wx/Project/SDMA/sim/./simv +v2k +notimingcheck +nospecify +vcs+flush+all -a compile.log +nbaopt +fsdb+autoflush -a run.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Apr 12 16:10 2025
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'TB_sdma_top.fsdb'
*Verdi* : Begin traversing the scope (TB_sdma_top), layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
$finish called from file "../tb/tb_sdma_top.v", line 179.
$finish at simulation time            100000000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 100000000 ps
CPU Time:      0.260 seconds;       Data structure size:   0.2Mb
Sat Apr 12 16:10:19 2025
CPU time: .597 seconds to compile + .240 seconds to elab + .198 seconds to link + .276 seconds in simulation
