/*  1 "gen/tmp_C_src.c" */
/*  1 "<built-in>" */
/*  1 "<command-line>" */
/*  1 "gen/tmp_C_src.c" */
/*  34 "gen/tmp_C_src.c" */
typedef struct { int dummy; } va_list;

/*  1 "../../include/t_syslog.h" 1 */
/*  69 "../../include/t_syslog.h" */
/*  1 "../../include/kernel.h" 1 */
/*  67 "../../include/kernel.h" */
/*  1 "../../include/t_stddef.h" 1 */
/*  68 "../../include/t_stddef.h" */
/*  1 "../../target/ev3_gcc/target_stddef.h" 1 */
/*  16 "../../target/ev3_gcc/target_stddef.h" */
/*  1 "../../arch/arm_gcc/am1808/chip_stddef.h" 1 */
/*  22 "../../arch/arm_gcc/am1808/chip_stddef.h" */
/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stdint.h" 1 3 4 */
/*  9 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stdint.h" 3 4 */
/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\stdint.h" 1 3 4 */
/*  12 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\stdint.h" 3 4 */
/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\machine\\_default_types.h" 1 3 4 */







/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\sys\\features.h" 1 3 4 */
/*  28 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\sys\\features.h" 3 4 */
/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\_newlib_version.h" 1 3 4 */
/*  29 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\sys\\features.h" 2 3 4 */
/*  9 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\machine\\_default_types.h" 2 3 4 */
/*  41 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4 */

/*  41 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4 */
typedef signed char __int8_t;

typedef unsigned char __uint8_t;
/*  55 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4 */
typedef short int __int16_t;

typedef short unsigned int __uint16_t;
/*  77 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4 */
typedef long int __int32_t;

typedef long unsigned int __uint32_t;
/*  103 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4 */
typedef long long int __int64_t;

typedef long long unsigned int __uint64_t;
/*  134 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4 */
typedef signed char __int_least8_t;

typedef unsigned char __uint_least8_t;
/*  160 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4 */
typedef short int __int_least16_t;

typedef short unsigned int __uint_least16_t;
/*  182 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4 */
typedef long int __int_least32_t;

typedef long unsigned int __uint_least32_t;
/*  200 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4 */
typedef long long int __int_least64_t;

typedef long long unsigned int __uint_least64_t;
/*  214 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4 */
typedef long long int __intmax_t;







typedef long long unsigned int __uintmax_t;







typedef int __intptr_t;

typedef unsigned int __uintptr_t;
/*  13 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\stdint.h" 2 3 4 */
/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\sys\\_intsup.h" 1 3 4 */
/*  35 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4 */
       
       
       
       
       
       
       
/*  187 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4 */
       
       
       
       
       
       
       
/*  14 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\stdint.h" 2 3 4 */
/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\sys\\_stdint.h" 1 3 4 */
/*  20 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\sys\\_stdint.h" 3 4 */
typedef __int8_t int8_t ;



typedef __uint8_t uint8_t ;







typedef __int16_t int16_t ;



typedef __uint16_t uint16_t ;







typedef __int32_t int32_t ;



typedef __uint32_t uint32_t ;







typedef __int64_t int64_t ;



typedef __uint64_t uint64_t ;






typedef __intmax_t intmax_t;




typedef __uintmax_t uintmax_t;




typedef __intptr_t intptr_t;




typedef __uintptr_t uintptr_t;
/*  15 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\stdint.h" 2 3 4 */






typedef __int_least8_t int_least8_t;
typedef __uint_least8_t uint_least8_t;




typedef __int_least16_t int_least16_t;
typedef __uint_least16_t uint_least16_t;




typedef __int_least32_t int_least32_t;
typedef __uint_least32_t uint_least32_t;




typedef __int_least64_t int_least64_t;
typedef __uint_least64_t uint_least64_t;
/*  51 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\stdint.h" 3 4 */
  typedef int int_fast8_t;
  typedef unsigned int uint_fast8_t;
/*  61 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\stdint.h" 3 4 */
  typedef int int_fast16_t;
  typedef unsigned int uint_fast16_t;
/*  71 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\stdint.h" 3 4 */
  typedef int int_fast32_t;
  typedef unsigned int uint_fast32_t;
/*  81 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\stdint.h" 3 4 */
  typedef long long int int_fast64_t;
  typedef long long unsigned int uint_fast64_t;
/*  10 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stdint.h" 2 3 4 */
/*  23 "../../arch/arm_gcc/am1808/chip_stddef.h" 2 */



/*  1 "../../arch/gcc/tool_stddef.h" 1 */
/*  81 "../../arch/gcc/tool_stddef.h" */
/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stddef.h" 1 3 4 */
/*  149 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stddef.h" 3 4 */
typedef int ptrdiff_t;
/*  216 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stddef.h" 3 4 */
typedef unsigned int size_t;
/*  328 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stddef.h" 3 4 */
typedef unsigned int wchar_t;
/*  426 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stddef.h" 3 4 */
typedef struct {
  long long __max_align_ll ;
  long double __max_align_ld ;
} max_align_t;
/*  82 "../../arch/gcc/tool_stddef.h" 2 */
/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include-fixed\\limits.h" 1 3 4 */
/*  34 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include-fixed\\limits.h" 3 4 */
/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include-fixed\\syslimits.h" 1 3 4 */






/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include-fixed\\limits.h" 1 3 4 */
/*  168 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include-fixed\\limits.h" 3 4 */
/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\limits.h" 1 3 4 */



/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\newlib.h" 1 3 4 */
/*  5 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\limits.h" 2 3 4 */
/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\sys\\cdefs.h" 1 3 4 */
/*  45 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\sys\\cdefs.h" 3 4 */
/*  1 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stddef.h" 1 3 4 */
/*  46 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\sys\\cdefs.h" 2 3 4 */
/*  6 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\arm-none-eabi\\include\\limits.h" 2 3 4 */
/*  169 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include-fixed\\limits.h" 2 3 4 */
/*  8 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include-fixed\\syslimits.h" 2 3 4 */
/*  35 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q1-update\\lib\\gcc\\arm-none-eabi\\6.3.1\\include-fixed\\limits.h" 2 3 4 */
/*  83 "../../arch/gcc/tool_stddef.h" 2 */
/*  27 "../../arch/arm_gcc/am1808/chip_stddef.h" 2 */







/*  33 "../../arch/arm_gcc/am1808/chip_stddef.h" */
static __inline__ void
TOPPERS_assert_abort(void)
{

}






/*  1 "../../arch/arm_gcc/common/core_stddef.h" 1 */
/*  68 "../../arch/arm_gcc/common/core_stddef.h" */
typedef uint32_t ldsymbol_t;
/*  45 "../../arch/arm_gcc/am1808/chip_stddef.h" 2 */
/*  17 "../../target/ev3_gcc/target_stddef.h" 2 */
/*  69 "../../include/t_stddef.h" 2 */
/*  91 "../../include/t_stddef.h" */
struct TOPPERS_dummy_t { int TOPPERS_dummy_field; };
typedef void (*TOPPERS_fp_t)(struct TOPPERS_dummy_t);






typedef int bool_t;

typedef signed int int_t;
typedef unsigned int uint_t;

typedef signed long long_t;
typedef unsigned long ulong_t;

typedef int_t FN;
typedef int_t ER;
typedef int_t ID;
typedef uint_t ATR;
typedef uint_t STAT;
typedef uint_t MODE;
typedef int_t PRI;
typedef uintptr_t SIZE;

typedef int_t TMO;
typedef uint_t RELTIM;
typedef ulong_t SYSTIM;
typedef ulong_t SYSUTM;

typedef TOPPERS_fp_t FP;

typedef int_t ER_BOOL;
typedef int_t ER_ID;
typedef int_t ER_UINT;

typedef uintptr_t MB_T;

typedef uint32_t ACPTN;
typedef struct acvct {
 ACPTN acptn1;
 ACPTN acptn2;
 ACPTN acptn3;
 ACPTN acptn4;
} ACVCT;
/*  68 "../../include/kernel.h" 2 */




/*  1 "../../target/ev3_gcc/target_kernel.h" 1 */
/*  13 "../../target/ev3_gcc/target_kernel.h" */
/*  1 "../../target/ev3_gcc/ev3.h" 1 */







/*  1 "../../include/sil.h" 1 */
/*  71 "../../include/sil.h" */
/*  1 "../../target/ev3_gcc/target_sil.h" 1 */
/*  16 "../../target/ev3_gcc/target_sil.h" */
/*  1 "../../arch/arm_gcc/am1808/chip_sil.h" 1 */
/*  21 "../../arch/arm_gcc/am1808/chip_sil.h" */
/*  1 "../../arch/arm_gcc/common/core_sil.h" 1 */
/*  70 "../../arch/arm_gcc/common/core_sil.h" */
static __inline__ uint32_t
TOPPERS_disint(void)
{
    uint32_t cpsr;
    uint32_t irq_fiq_mask;


    __asm__ volatile("mrs  %0,CPSR" : "=r"(cpsr));
    irq_fiq_mask = cpsr & (0x40|0x80);
    cpsr |= (0x40|0x80);
    __asm__ volatile("msr CPSR, %0" : : "r"(cpsr) :"memory", "cc");







    return(irq_fiq_mask);
}




static __inline__ void
TOPPERS_set_fiq_irq(uint32_t TOPPERS_irq_fiq_mask)
{
    uint32_t cpsr;


    __asm__ volatile("mrs  %0,CPSR" : "=r"(cpsr));
    cpsr = cpsr & ~(0x40|0x80);
    cpsr = cpsr | (TOPPERS_irq_fiq_mask & (0x40|0x80));
    __asm__ volatile("msr CPSR, %0" : : "r"(cpsr):"memory", "cc");






}
/*  122 "../../arch/arm_gcc/common/core_sil.h" */
static __inline__ void
sil_dly_nse(ulong_t dlytim)
{
    register uint32_t r0 = (uint32_t) dlytim;
    __asm__ volatile("bl _sil_dly_nse" : "=g"(r0) : "0"(r0) : "lr","cc");
}
/*  22 "../../arch/arm_gcc/am1808/chip_sil.h" 2 */
/*  17 "../../target/ev3_gcc/target_sil.h" 2 */
/*  72 "../../include/sil.h" 2 */
/*  85 "../../include/sil.h" */
extern void sil_dly_nse(ulong_t dlytim) ;
/*  111 "../../include/sil.h" */
static __inline__ uint8_t
sil_reb_mem(const uint8_t *mem)
{
 uint8_t data;

 data = *((const volatile uint8_t *) mem);
 return(data);
}

static __inline__ void
sil_wrb_mem(uint8_t *mem, uint8_t data)
{
 *((volatile uint8_t *) mem) = data;
}







static __inline__ uint16_t
sil_reh_mem(const uint16_t *mem)
{
 uint16_t data;

 data = *((const volatile uint16_t *) mem);
 return(data);
}

static __inline__ void
sil_wrh_mem(uint16_t *mem, uint16_t data)
{
 *((volatile uint16_t *) mem) = data;
}
/*  181 "../../include/sil.h" */
static __inline__ uint16_t
sil_reh_bem(const uint16_t *mem)
{
 uint16_t data;

 data = *((const volatile uint16_t *) mem);
 return(((((data) & 0xffU) << 8) | (((data) >> 8) & 0xffU)));
}




static __inline__ void
sil_wrh_bem(uint16_t *mem, uint16_t data)
{
 *((volatile uint16_t *) mem) = ((((data) & 0xffU) << 8) | (((data) >> 8) & 0xffU));
}
/*  211 "../../include/sil.h" */
static __inline__ uint32_t
sil_rew_mem(const uint32_t *mem)
{
 uint32_t data;

 data = *((const volatile uint32_t *) mem);
 return(data);
}

static __inline__ void
sil_wrw_mem(uint32_t *mem, uint32_t data)
{
 *((volatile uint32_t *) mem) = data;
}
/*  259 "../../include/sil.h" */
static __inline__ uint32_t
sil_rew_bem(const uint32_t *mem)
{
 uint32_t data;

 data = *((const volatile uint32_t *) mem);
 return(((((data) & 0xffU) << 24) | (((data) & 0xff00U) << 8) | (((data) >> 8) & 0xff00U) | (((data) >> 24) & 0xffU)));
}




static __inline__ void
sil_wrw_bem(uint32_t *mem, uint32_t data)
{
 *((volatile uint32_t *) mem) = ((((data) & 0xffU) << 24) | (((data) & 0xff00U) << 8) | (((data) >> 8) & 0xff00U) | (((data) >> 24) & 0xffU));
}
/*  9 "../../target/ev3_gcc/ev3.h" 2 */
/*  1 "../../target/ev3_gcc/target_serial.h" 1 */
       
/*  27 "../../target/ev3_gcc/target_serial.h" */
typedef struct sio_port_control_block SIOPCB;




extern void sio_initialize_low();




extern SIOPCB *sio_opn_por(ID siopid, intptr_t exinf);




extern void sio_cls_por(SIOPCB *p_siopcb);




extern void uart_sio_isr( intptr_t exinf);

extern void uart_sio_cyc( intptr_t exinf);




extern bool_t sio_snd_chr(SIOPCB *siopcb, char c);




extern int_t sio_rcv_chr(SIOPCB *siopcb);




extern void sio_ena_cbr(SIOPCB *siopcb, uint_t cbrtn);




extern void sio_dis_cbr(SIOPCB *siopcb, uint_t cbrtn);




extern void sio_irdy_snd(intptr_t exinf);




extern void sio_irdy_rcv(intptr_t exinf);

extern void bt_rcv_handler(const uint8_t *data, uint16_t size);

extern void bt_sio_cyc(intptr_t exinf);







extern void bt_fetch_snd_buf(uint8_t **buf, uint32_t *bytes);




void lcd_console_send_character(char c);
/*  10 "../../target/ev3_gcc/ev3.h" 2 */
/*  121 "../../target/ev3_gcc/ev3.h" */
extern int SIO_PORT_DEFAULT;






extern void svc_perror(const char *file, int_t line, const char *expr, ER ercd);
/*  146 "../../target/ev3_gcc/ev3.h" */
extern void pru_suart_isr(intptr_t portline);
/*  14 "../../target/ev3_gcc/target_kernel.h" 2 */




/*  1 "../../arch/arm_gcc/am1808/chip_kernel.h" 1 */
/*  13 "../../arch/arm_gcc/am1808/chip_kernel.h" */
/*  1 "../../arch/arm_gcc/am1808/am1808.h" 1 */
/*  55 "../../arch/arm_gcc/am1808/am1808.h" */
struct st_aintc {
 unsigned long REVID;
 unsigned long CR;
 unsigned long Reserved1[2];
 unsigned long GER;
 unsigned long Reserved2[2];
 unsigned long GNLR;
 unsigned long SISR;
 unsigned long SICR;
 unsigned long EISR;
 unsigned long EICR;
 unsigned long Reserved3;
 unsigned long HIEISR;
 unsigned long HIEICR;
 unsigned long Reserved4[5];
 unsigned long VBR;
 unsigned long VSR;
 unsigned long VNR;
 unsigned long Reserved5[9];
 unsigned long GPIR;
 unsigned long GPVR;
 unsigned long Reserved6[94];
 unsigned long SRSR1;
 unsigned long SRSR2;
 unsigned long SRSR3;
 unsigned long SRSR4;
 unsigned long Reserved7[28];
 unsigned long SECR1;
 unsigned long SECR2;
 unsigned long SECR3;
 unsigned long SECR4;
 unsigned long Reserved8[28];
 unsigned long ESR1;
 unsigned long ESR2;
 unsigned long ESR3;
 unsigned long ESR4;
 unsigned long Reserved9[28];
 unsigned long ECR1;
 unsigned long ECR2;
 unsigned long ECR3;
 unsigned long ECR4;
 unsigned long Reserved10[28];

 unsigned char CMR[104];
 unsigned long Reserved11[294];
 unsigned long HIPIR1;
 unsigned long HIPIR2;
 unsigned long Reserved12[510];
 unsigned long HINLR1;
 unsigned long HINLR2;
 unsigned long Reserved13[254];
 unsigned long HIER;
 unsigned long Reserved14[63];
 unsigned long HIPVR1;
 unsigned long HIPVR2;
};



struct st_gpio {
 unsigned long DIR;
 unsigned long OUT_DATA;
 unsigned long SET_DATA;
 unsigned long CLR_DATA;
 unsigned long IN_DATA;
 unsigned long SET_RIS_TRIG;
 unsigned long CLR_RIS_TRIG;
 unsigned long SET_FAL_TRIG;
 unsigned long CLR_FAL_TRIG;
 unsigned long INTSTAT;
};
/*  168 "../../arch/arm_gcc/am1808/am1808.h" */
struct st_hpi {
 unsigned long REVID;
 unsigned long PWREMU_MGMT;
 unsigned long Reserved1;
 unsigned long GPIO_EN;
 unsigned long GPIO_DIR1;
 unsigned long GPIO_DAT1;
 unsigned long GPIO_DIR2;
 unsigned long GPIO_DAT2;
 unsigned long Reserved2[4];
 unsigned long HPIC;
 unsigned long HPIAW;
 unsigned long HPIAR;
};



struct st_pll0 {
 unsigned long REVID;
 unsigned long Reserved1[56];
 unsigned long RSTYPE;
 unsigned long RSCTRL;
 unsigned long Reserved2[5];
 unsigned long PLLCTL;
 unsigned long OCSEL;
 unsigned long Reserved3[2];
 unsigned long PLLM;
 unsigned long PREDIV;
 unsigned long PLLDIV1;
 unsigned long PLLDIV2;
 unsigned long PLLDIV3;
 unsigned long OSCDIV;
 unsigned long POSTDIV;
 unsigned long Reserved4[3];
 unsigned long PLLCMD;
 unsigned long PLLSTAT;
 unsigned long ALNCTL;
 unsigned long DCHANGE;
 unsigned long CKEN;
 unsigned long CKSTAT;
 unsigned long SYSTAT;
 unsigned long Reserved5[3];
 unsigned long PLLDIV4;
 unsigned long PLLDIV5;
 unsigned long PLLDIV6;
 unsigned long PLLDIV7;
 unsigned long Reserved6[32];
 unsigned long EMUCNT0;
 unsigned long EMUCNT1;
};



struct st_pll1 {
 unsigned long REVID;
 unsigned long Reserved1[63];
 unsigned long PLLCTL;
 unsigned long OCSEL;
 unsigned long Reserved2[2];
 unsigned long PLLM;
 unsigned long Reserved3;
 unsigned long PLLDIV1;
 unsigned long PLLDIV2;
 unsigned long PLLDIV3;
 unsigned long OSCDIV;
 unsigned long POSTDIV;
 unsigned long Reserved4[3];
 unsigned long PLLCMD;
 unsigned long PLLSTAT;
 unsigned long ALNCTL;
 unsigned long DCHANGE;
 unsigned long CKEN;
 unsigned long CKSTAT;
 unsigned long SYSTAT;
 unsigned long Reserved5[39];
 unsigned long EMUCNT0;
 unsigned long EMUCNT1;
};
/*  259 "../../arch/arm_gcc/am1808/am1808.h" */
struct st_syscfg0 {
 unsigned long REVID;
 unsigned long Reserved1;
 unsigned long DIEIDR0;
 unsigned long DIEIDR1;
 unsigned long DIEIDR2;
 unsigned long DIEIDR3;
 unsigned long DEVIDR0;
 unsigned long BOOTCFG;
 unsigned long Reserved2[5];
 unsigned long KICK0R;
 unsigned long KICK1R;
 unsigned long HOST0CFG;
 unsigned long Reserved3[40];
 unsigned long IRAWSTAT;
 unsigned long IENSTAT;
 unsigned long IENSET;
 unsigned long IENCLR;
 unsigned long EOI;
 unsigned long FLTADDRR;
 unsigned long FLTSTAT;
 unsigned long Reserved4[5];
 unsigned long MSTPRI0;
 unsigned long MSTPRI1;
 unsigned long MSTPRI2;
 unsigned long Reserved5;
 unsigned long PINMUX0;
 unsigned long PINMUX1;
 unsigned long PINMUX2;
 unsigned long PINMUX3;
 unsigned long PINMUX4;
 unsigned long PINMUX5;
 unsigned long PINMUX6;
 unsigned long PINMUX7;
 unsigned long PINMUX8;
 unsigned long PINMUX9;
 unsigned long PINMUX10;
 unsigned long PINMUX11;
 unsigned long PINMUX12;
 unsigned long PINMUX13;
 unsigned long PINMUX14;
 unsigned long PINMUX15;
 unsigned long PINMUX16;
 unsigned long PINMUX17;
 unsigned long PINMUX18;
 unsigned long PINMUX19;
 unsigned long SUSPSRC;
 unsigned long CHIPSIG;
 unsigned long CHIPSIG_CLR;
 unsigned long CFGCHIP0;
 unsigned long CFGCHIP1;
 unsigned long CFGCHIP2;
 unsigned long CFGCHIP3;
 unsigned long CFGCHIP4;
};



struct st_syscfg1 {
 unsigned long VTPIO_CTL;
 unsigned long DDR_SLEW;
 unsigned long DEEPSLEEP;
 unsigned long PUPD_ENA;
 unsigned long PUPD_SEL;
 unsigned long RXACTIVE;
 unsigned long PWRDN;
};



struct st_psc {
 unsigned long REVID;
 unsigned long Reserved1[5];
 unsigned long INTEVAL;
 unsigned long Reserved2[9];
 unsigned long MERRPR0;
 unsigned long Reserved3[3];
 unsigned long MERRCR0;
 unsigned long Reserved4[3];
 unsigned long PERRPR;
 unsigned long Reserved5;
 unsigned long PERRCR;
 unsigned long Reserved6[45];
 unsigned long PTCMD;
 unsigned long Reserved7;
 unsigned long PTSTAT;
 unsigned long Reserved8[53];
 unsigned long PDSTAT0;
 unsigned long PDSTAT1;
 unsigned long Reserved9[62];
 unsigned long PDCTL0;
 unsigned long PDCTL1;
 unsigned long Reserved10[62];
 unsigned long PDCFG0;
 unsigned long PDCFG1;
 unsigned long Reserved11[254];
 unsigned long MDSTAT[32];
 unsigned long Reserved12[157];
 unsigned long MDCTL[32];
};




struct st_emif {
 unsigned long MIDR;
 unsigned long AWCC;
 unsigned long SDCR;
 unsigned long SDRCR;
 unsigned long CE2CFG;
 unsigned long CE3CFG;
 unsigned long CE4CFG;
 unsigned long CE5CFG;
 unsigned long SDTIMR;
 unsigned long Reserved1[6];
 unsigned long SDSRETR;
 unsigned long INTRAW;
 unsigned long INTMSK;
 unsigned long INTMSKSET;
 unsigned long INTMSKCLR;
 unsigned long Reserved2[4];
 unsigned long NANDFCR;
 unsigned long NANDFSR;
 unsigned long PMCR;
 unsigned long Reserved3;
 unsigned long NANDF1ECC;
 unsigned long NANDF2ECC;
 unsigned long NANDF3ECC;
 unsigned long NANDF4ECC;
 unsigned long Reserved4[15];
 unsigned long NAND4BITECCLOAD;
 unsigned long NAND4BITECC1;
 unsigned long NAND4BITECC2;
 unsigned long NAND4BITECC3;
 unsigned long NAND4BITECC4;
 unsigned long NANDERRADD1;
 unsigned long NANDERRADD2;
 unsigned long NANDERRVAL1;
 unsigned long NANDERRVAL2;
};
/*  407 "../../arch/arm_gcc/am1808/am1808.h" */
struct st_ddr {
 unsigned long REVID;
 unsigned long SDRSTAT;
 unsigned long SDCR;
 unsigned long SDRCR;
 unsigned long SDTIMR1;
 unsigned long SDTIMR2;
 unsigned long Reserved1;
 unsigned long SDCR2;
 unsigned long PBBPR;
 unsigned long Reserved2[7];
 unsigned long PC1;
 unsigned long PC2;
 unsigned long PCC;
 unsigned long PCMRS;
 unsigned long PCT;
 unsigned long Reserved3[3];
 unsigned long DRPYRCR;
 unsigned long Reserved4[23];
 unsigned long IRR;
 unsigned long IMR;
 unsigned long IMSR;
 unsigned long IMCR;
 unsigned long Reserved5[5];
 unsigned long DRPYC1R;
};



struct st_uart {
 unsigned long RBR_THR;
 unsigned long IER;
 unsigned long IIR_FCR;
 unsigned long LCR;
 unsigned long MCR;
 unsigned long LSR;
 unsigned long MSR;
 unsigned long SCR;
 unsigned long DLL;
 unsigned long DLH;
 unsigned long REVID1;
 unsigned long REVID2;
 unsigned long PWREMU_MGMT;
 unsigned long MDR;
};
/*  466 "../../arch/arm_gcc/am1808/am1808.h" */
struct st_spi {
 unsigned long SPIGCR0;
 unsigned long SPIGCR1;
 unsigned long SPIINT0;
 unsigned long SPILVL;
 unsigned long SPIFLG;
 unsigned long SPIPC0;
 unsigned long SPIPC1;
 unsigned long SPIPC2;
 unsigned long SPIPC3;
 unsigned long SPIPC4;
 unsigned long SPIPC5;
 unsigned long Reserved1[3];
 unsigned long SPIDAT0;
 unsigned long SPIDAT1;
 unsigned long SPIBUF;
 unsigned long SPIEMU;
 unsigned long SPIDELAY;
 unsigned long SPIDEF;
 unsigned long SPIFMT0;
 unsigned long SPIFMT1;
 unsigned long SPIFMT2;
 unsigned long SPIFMT3;
 unsigned long Reserved2;
 unsigned long INTVEC1;
};
/*  522 "../../arch/arm_gcc/am1808/am1808.h" */
struct st_edma_cc {
 unsigned long REVID;
 unsigned long CCCFG;
 unsigned long Reserved1[126];
 unsigned long QCHMAP0;
 unsigned long QCHMAP1;
 unsigned long QCHMAP2;
 unsigned long QCHMAP3;
 unsigned long QCHMAP4;
 unsigned long QCHMAP5;
 unsigned long QCHMAP6;
 unsigned long QCHMAP7;
 unsigned long Reserved2[8];
 unsigned long DMAQNUM0;
 unsigned long DMAQNUM1;
 unsigned long DMAQNUM2;
 unsigned long DMAQNUM3;
 unsigned long Reserved3[4];
 unsigned long QDMAQNUM;
 unsigned long Reserved4[8];
 unsigned long QUEPRI;
 unsigned long Reserved5[30];
 unsigned long EMR;
 unsigned long Reserved6;
 unsigned long EMCR;
 unsigned long Reserved7;
 unsigned long QEMR;
 unsigned long QEMCR;
 unsigned long CCERR;
 unsigned long CCERRCLR;
 unsigned long EEVAL;
 unsigned long Reserved8[7];
 unsigned long DRAE0;
 unsigned long Reserved9;
 unsigned long DRAE1;
 unsigned long Reserved10;
 unsigned long DRAE2;
 unsigned long Reserved11;
 unsigned long DRAE3;
 unsigned long Reserved12[9];
 unsigned long QRAE0;
 unsigned long QRAE1;
 unsigned long QRAE2;
 unsigned long QRAE3;
 unsigned long Reserved13[28];
 unsigned long Q0E[16];
 unsigned long Q1E[16];
 unsigned long Reserved14[96];
 unsigned long QSTAT0;
 unsigned long QSTAT1;
 unsigned long Reserved15[6];
 unsigned long QWMTHRA;
 unsigned long Reserved16[7];
 unsigned long CCSTAT;
 unsigned long Reserved17[623];

 unsigned long ER;
 unsigned long Reserved18;
 unsigned long ECR;
 unsigned long Reserved19;
 unsigned long ESR;
 unsigned long Reserved20;
 unsigned long CER;
 unsigned long Reserved21;
 unsigned long EER;
 unsigned long Reserved22;
 unsigned long EECR;
 unsigned long Reserved23;
 unsigned long EESR;
 unsigned long Reserved24;
 unsigned long SER;
 unsigned long Reserved25;
 unsigned long SECR;
 unsigned long Reserved26[3];
 unsigned long IER;
 unsigned long Reserved27;
 unsigned long IECR;
 unsigned long Reserved28;
 unsigned long IESR;
 unsigned long Reserved29;
 unsigned long IPR;
 unsigned long Reserved30;
 unsigned long ICR;
 unsigned long Reserved31;
 unsigned long IEVAL;
 unsigned long Reserved32;
 unsigned long QER;
 unsigned long QEER;
 unsigned long QEECR;
 unsigned long QEESR;
 unsigned long QSER;
 unsigned long QSECR;
 unsigned long Reserved33[986];

 unsigned long ER_S0;
 unsigned long Reserved34;
 unsigned long ECR_S0;
 unsigned long Reserved35;
 unsigned long ESR_S0;
 unsigned long Reserved36;
 unsigned long CER_S0;
 unsigned long Reserved37;
 unsigned long EER_S0;
 unsigned long Reserved38;
 unsigned long EECR_S0;
 unsigned long Reserved39;
 unsigned long EESR_S0;
 unsigned long Reserved40;
 unsigned long SER_S0;
 unsigned long Reserved41;
 unsigned long SECR_S0;
 unsigned long Reserved42[3];
 unsigned long IER_S0;
 unsigned long Reserved43;
 unsigned long IECR_S0;
 unsigned long Reserved44;
 unsigned long IESR_S0;
 unsigned long Reserved45;
 unsigned long IPR_S0;
 unsigned long Reserved46;
 unsigned long ICR_S0;
 unsigned long Reserved47;
 unsigned long IEVAL_S0;
 unsigned long Reserved48;
 unsigned long QER_S0;
 unsigned long QEER_S0;
 unsigned long QEECR_S0;
 unsigned long QEESR_S0;
 unsigned long QSER_S0;
 unsigned long QSECR_S0;
 unsigned long Reserved49[90];

 unsigned long ER_S1;
 unsigned long Reserved50;
 unsigned long ECR_S1;
 unsigned long Reserved51;
 unsigned long ESR_S1;
 unsigned long Reserved52;
 unsigned long CER_S1;
 unsigned long Reserved53;
 unsigned long EER_S1;
 unsigned long Reserved54;
 unsigned long EECR_S1;
 unsigned long Reserved55;
 unsigned long EESR_S1;
 unsigned long Reserved56;
 unsigned long SER_S1;
 unsigned long Reserved57;
 unsigned long SECR_S1;
 unsigned long Reserved58[3];
 unsigned long IER_S1;
 unsigned long Reserved59;
 unsigned long IECR_S1;
 unsigned long Reserved60;
 unsigned long IESR_S1;
 unsigned long Reserved61;
 unsigned long IPR_S1;
 unsigned long Reserved62;
 unsigned long ICR_S1;
 unsigned long Reserved63;
 unsigned long IEVAL_S1;
 unsigned long Reserved64;
 unsigned long QER_S1;
 unsigned long QEER_S1;
 unsigned long QEECR_S1;
 unsigned long QEESR_S1;
 unsigned long QSER_S1;
 unsigned long QSECR_S1;
};

struct st_edma_cc_param {
 unsigned long OPT;
 unsigned long SRC;
 unsigned long A_B_CNT;
 unsigned long DST;
 unsigned long SRC_DST_BIDX;
 unsigned long LINK_BCNTRLD;
 unsigned long SRC_DST_CIDX;
 unsigned long CCNT;
};

struct st_edma_tc {
 unsigned long REVID;
 unsigned long TCCFG;
 unsigned long Reserved1[62];
 unsigned long TCSTAT;
 unsigned long Reserved2[7];
 unsigned long ERRSTAT;
 unsigned long ERREN;
 unsigned long ERRCLR;
 unsigned long ERRDET;
 unsigned long ERRCMD;
 unsigned long Reserved3[3];
 unsigned long RDRATE;
 unsigned long Reserved4[63];
 unsigned long SAOPT;
 unsigned long SASRC;
 unsigned long SACNT;
 unsigned long SADST;
 unsigned long SABIDX;
 unsigned long SAMPPRXY;
 unsigned long SACNTRLD;
 unsigned long SASRCBREF;
 unsigned long SADSTBREF;
 unsigned long Reserved5[7];
 unsigned long DFCNTRLD;
 unsigned long DFSRCBREF;
 unsigned long DFDSTBREF;
 unsigned long Reserved6[29];
 unsigned long DFOPT0;
 unsigned long DFSRC0;
 unsigned long DFCNT0;
 unsigned long DFDST0;
 unsigned long DFBIDX0;
 unsigned long DFMPPRXY0;
 unsigned long Reserved7[10];
 unsigned long DFOPT1;
 unsigned long DFSRC1;
 unsigned long DFCNT1;
 unsigned long DFDST1;
 unsigned long DFBIDX1;
 unsigned long DFMPPRXY1;
 unsigned long Reserved8[10];
 unsigned long DFOPT2;
 unsigned long DFSRC2;
 unsigned long DFCNT2;
 unsigned long DFDST2;
 unsigned long DFBIDX2;
 unsigned long DFMPPRXY2;
 unsigned long Reserved9[10];
 unsigned long DFOPT3;
 unsigned long DFSRC3;
 unsigned long DFCNT3;
 unsigned long DFDST3;
 unsigned long DFBIDX3;
 unsigned long DFMPPRXY3;
};
/*  830 "../../arch/arm_gcc/am1808/am1808.h" */
struct st_timer {
 unsigned long REVID;
 unsigned long EMUMGT;
 unsigned long GPINTGPEN;
 unsigned long GPDATGPDIR;
 unsigned long TIM12;
 unsigned long TIM34;
 unsigned long PRD12;
 unsigned long PRD34;
 unsigned long TCR;
 unsigned long TGCR;
 unsigned long WDTCR;
 unsigned long Reserved1[2];
 unsigned long REL12;
 unsigned long REL34;
 unsigned long CAP12;
 unsigned long CAP34;
 unsigned long INTCTLSTAT;
 unsigned long Reserved2[6];
 unsigned long CMP0;
 unsigned long CMP1;
 unsigned long CMP2;
 unsigned long CMP3;
 unsigned long CMP4;
 unsigned long CMP5;
 unsigned long CMP6;
 unsigned long CMP7;
};






struct st_mmcsd {
 unsigned long MMCCTL;
 unsigned long MMCCLK;
 unsigned long MMCST0;
 unsigned long MMCST1;
 unsigned long MMCIM;
 unsigned long MMCTOR;
 unsigned long MMCTOD;
 unsigned long MMCBLEN;
 unsigned long MMCNBLK;
 unsigned long MMCNBLC;
 unsigned long MMCDRR;
 unsigned long MMCDXR;
 unsigned long MMCCMD;
 unsigned long MMCARGHL;
 unsigned long MMCRSP01;
 unsigned long MMCRSP23;
 unsigned long MMCRSP45;
 unsigned long MMCRSP67;
 unsigned long MMCDRSP;
 unsigned long Reserved1;
 unsigned long MMCCIDX;
 unsigned long Reserved2[4];
 unsigned long SDIOCTL;
 unsigned long SDIOST0;
 unsigned long SDIOIEN;
 unsigned long SDIOIST;
 unsigned long MMCFIFOCTL;
};




struct st_ecap {
 uint32_t TSCTR;
 uint32_t CTRPHS;
 uint32_t CAP1;
 uint32_t CAP2;
 uint32_t CAP3;
 uint32_t CAP4;
 uint8_t Rev0[16];
 uint16_t ECCTL1;
 uint16_t ECCTL2;
 uint16_t ECEINT;
 uint16_t ECFLG;
 uint16_t ECCLR;
 uint16_t ECFRC;
};
/*  14 "../../arch/arm_gcc/am1808/chip_kernel.h" 2 */




/*  1 "../../arch/arm_gcc/common/core_kernel.h" 1 */
/*  56 "../../arch/arm_gcc/common/core_kernel.h" */
/*  1 "../../arch/arm_gcc/common/arm.h" 1 */
/*  53 "../../arch/arm_gcc/common/arm.h" */
/*  1 "../../arch/arm_gcc/common/arm_tool.h" 1 */
/*  54 "../../arch/arm_gcc/common/arm.h" 2 */
/*  444 "../../arch/arm_gcc/common/arm.h" */
extern void mmu_init(void);
/*  57 "../../arch/arm_gcc/common/core_kernel.h" 2 */
/*  80 "../../arch/arm_gcc/common/core_kernel.h" */
typedef struct {
 uint32_t excno;
 uint32_t nest_count;
 uint32_t ipm;
 uint32_t r0;
 uint32_t r1;
 uint32_t r2;
 uint32_t r3;
 uint32_t r12;
 uint32_t lr;
 uint32_t pc;
 uint32_t cpsr;
} exc_frame_t;





static __inline__ uint32_t
x_get_exc_raddr(void *p_excinf)
{
 return(((exc_frame_t *)(p_excinf))->pc);
}




static __inline__ void
x_set_exc_raddr(void *p_excinf, uint32_t pc)
{
 ((exc_frame_t *)(p_excinf))->pc = pc;
}
/*  19 "../../arch/arm_gcc/am1808/chip_kernel.h" 2 */
/*  19 "../../target/ev3_gcc/target_kernel.h" 2 */
/*  73 "../../include/kernel.h" 2 */
/*  83 "../../include/kernel.h" */
typedef uint_t TEXPTN;
typedef uint_t FLGPTN;
typedef ulong_t OVRTIM;
typedef uint_t INTNO;
typedef uint_t INHNO;
typedef uint_t EXCNO;




typedef void (*TASK)(intptr_t exinf);
typedef void (*TEXRTN)(TEXPTN texptn, intptr_t exinf);
typedef void (*CYCHDR)(intptr_t exinf);
typedef void (*ALMHDR)(intptr_t exinf);
typedef void (*OVRHDR)(ID tskid, intptr_t exinf);
typedef void (*ISR)(intptr_t exinf);
typedef void (*INTHDR)(void);
typedef void (*EXCHDR)(void *p_excinf);
typedef ER_UINT (*EXTSVC)(intptr_t par1, intptr_t par2, intptr_t par3,
        intptr_t par4, intptr_t par5, ID cdmid);
typedef void (*INIRTN)(intptr_t exinf);
typedef void (*TERRTN)(intptr_t exinf);







typedef long long STK_T;




typedef intptr_t MPF_T;




typedef struct t_ctsk {
 ATR tskatr;
 intptr_t exinf;
 TASK task;
 PRI itskpri;
 SIZE stksz;
 STK_T *stk;
 SIZE sstksz;
 STK_T *sstk;
} T_CTSK;

typedef struct t_rtsk {
 STAT tskstat;
 PRI tskpri;
 PRI tskbpri;
 STAT tskwait;
 ID wobjid;
 TMO lefttmo;
 uint_t actcnt;
 uint_t wupcnt;
 bool_t texmsk;
 bool_t waifbd;
 uint_t svclevel;
} T_RTSK;

typedef struct t_dtex {
 ATR texatr;
 TEXRTN texrtn;
} T_DTEX;

typedef struct t_rtex {
 STAT texstat;
 TEXPTN pndptn;
} T_RTEX;

typedef struct t_csem {
 ATR sematr;
 uint_t isemcnt;
 uint_t maxsem;
} T_CSEM;

typedef struct t_rsem {
 ID wtskid;
 uint_t semcnt;
} T_RSEM;

typedef struct t_cflg {
 ATR flgatr;
 FLGPTN iflgptn;
} T_CFLG;

typedef struct t_rflg {
 ID wtskid;
 FLGPTN flgptn;
} T_RFLG;

typedef struct t_cdtq {
 ATR dtqatr;
 uint_t dtqcnt;
 void *dtqmb;
} T_CDTQ;

typedef struct t_rdtq {
 ID stskid;
 ID rtskid;
 uint_t sdtqcnt;
} T_RDTQ;

typedef struct t_cpdq {
 ATR pdqatr;
 uint_t pdqcnt;
 PRI maxdpri;

 void *pdqmb;
} T_CPDQ;

typedef struct t_rpdq {
 ID stskid;

 ID rtskid;

 uint_t spdqcnt;

} T_RPDQ;

typedef struct t_cmtx {
 ATR mtxatr;
 PRI ceilpri;
} T_CMTX;

typedef struct t_rmbf {
 ID stskid;

 ID rtskid;

 uint_t smbfcnt;

 SIZE fmbfsz;
} T_RMBF;


typedef struct t_rmtx {
 ID htskid;
 ID wtskid;
} T_RMTX;

typedef struct t_cmpf {
 ATR mpfatr;
 uint_t blkcnt;
 uint_t blksz;
 MPF_T *mpf;
 void *mpfmb;
} T_CMPF;

typedef struct t_rmpf {
 ID wtskid;

 uint_t fblkcnt;

} T_RMPF;

typedef struct t_ccyc {
 ATR cycatr;
 intptr_t exinf;
 CYCHDR cychdr;
 RELTIM cyctim;
 RELTIM cycphs;
} T_CCYC;

typedef struct t_rcyc {
 STAT cycstat;
 RELTIM lefttim;
} T_RCYC;

typedef struct t_calm {
 ATR almatr;
 intptr_t exinf;
 ALMHDR almhdr;
} T_CALM;

typedef struct t_ralm {
 STAT almstat;
 RELTIM lefttim;
} T_RALM;

typedef struct t_rovr {
 STAT ovrstat;
 OVRTIM leftotm;
} T_ROVR;

typedef struct t_cisr {
 ATR isratr;
 intptr_t exinf;
 INTNO intno;
 ISR isr;
 PRI isrpri;
} T_CISR;






/*  1 "../../include/kernel_fncode.h" 1 */
/*  286 "../../include/kernel.h" 2 */
/*  1 "../../target/ev3_gcc/target_svc.h" 1 */
/*  56 "../../target/ev3_gcc/target_svc.h" */
/*  1 "../../arch/arm_gcc/common/core_svc.h" 1 */
/*  57 "../../target/ev3_gcc/target_svc.h" 2 */


/*  1 "../../arch/gcc/tool_svc.h" 1 */







static __inline__ ER
act_tsk(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-5); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
iact_tsk(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-6); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER_UINT
can_act(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-7); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER_UINT)r0);;
}

static __inline__ ER
ext_tsk(void)
{
 register ER r0 ; FN r7 = (-8); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ter_tsk(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-9); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
chg_pri(ID tskid, PRI tskpri)
{
 register ID r0 = (ID)(tskid); register PRI r1 = (PRI)(tskpri); FN r7 = (-10); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
get_pri(ID tskid, PRI *p_tskpri)
{
 register ID r0 = (ID)(tskid); register PRI * r1 = (PRI *)(p_tskpri); FN r7 = (-11); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
get_inf(intptr_t *p_exinf)
{
 register intptr_t * r0 = (intptr_t *)(p_exinf); FN r7 = (-12); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
slp_tsk(void)
{
 register ER r0 ; FN r7 = (-13); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
tslp_tsk(TMO tmout)
{
 register TMO r0 = (TMO)(tmout); FN r7 = (-14); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
wup_tsk(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-15); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
iwup_tsk(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-16); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER_UINT
can_wup(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-17); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER_UINT)r0);;
}

static __inline__ ER
rel_wai(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-18); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
irel_wai(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-19); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
dis_wai(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-21); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
idis_wai(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-22); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ena_wai(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-23); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
iena_wai(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-24); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sus_tsk(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-25); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
rsm_tsk(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-26); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
dly_tsk(RELTIM dlytim)
{
 register RELTIM r0 = (RELTIM)(dlytim); FN r7 = (-27); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ras_tex(ID tskid, TEXPTN rasptn)
{
 register ID r0 = (ID)(tskid); register TEXPTN r1 = (TEXPTN)(rasptn); FN r7 = (-29); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
iras_tex(ID tskid, TEXPTN rasptn)
{
 register ID r0 = (ID)(tskid); register TEXPTN r1 = (TEXPTN)(rasptn); FN r7 = (-30); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
dis_tex(void)
{
 register ER r0 ; FN r7 = (-31); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ena_tex(void)
{
 register ER r0 ; FN r7 = (-32); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ bool_t
sns_tex(void)
{
 register bool_t r0 ; FN r7 = (-33); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((bool_t)r0);;
}

static __inline__ ER
ref_tex(ID tskid, T_RTEX *pk_rtex)
{
 register ID r0 = (ID)(tskid); register T_RTEX * r1 = (T_RTEX *)(pk_rtex); FN r7 = (-34); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sig_sem(ID semid)
{
 register ID r0 = (ID)(semid); FN r7 = (-37); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
isig_sem(ID semid)
{
 register ID r0 = (ID)(semid); FN r7 = (-38); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
wai_sem(ID semid)
{
 register ID r0 = (ID)(semid); FN r7 = (-39); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
pol_sem(ID semid)
{
 register ID r0 = (ID)(semid); FN r7 = (-40); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
twai_sem(ID semid, TMO tmout)
{
 register ID r0 = (ID)(semid); register TMO r1 = (TMO)(tmout); FN r7 = (-41); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
set_flg(ID flgid, FLGPTN setptn)
{
 register ID r0 = (ID)(flgid); register FLGPTN r1 = (FLGPTN)(setptn); FN r7 = (-45); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
iset_flg(ID flgid, FLGPTN setptn)
{
 register ID r0 = (ID)(flgid); register FLGPTN r1 = (FLGPTN)(setptn); FN r7 = (-46); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
clr_flg(ID flgid, FLGPTN clrptn)
{
 register ID r0 = (ID)(flgid); register FLGPTN r1 = (FLGPTN)(clrptn); FN r7 = (-47); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
wai_flg(ID flgid, FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn)
{
 register ID r0 = (ID)(flgid); register FLGPTN r1 = (FLGPTN)(waiptn); register MODE r2 = (MODE)(wfmode); register FLGPTN * r3 = (FLGPTN *)(p_flgptn); FN r7 = (-48); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2),"r"(r3) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
pol_flg(ID flgid, FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn)
{
 register ID r0 = (ID)(flgid); register FLGPTN r1 = (FLGPTN)(waiptn); register MODE r2 = (MODE)(wfmode); register FLGPTN * r3 = (FLGPTN *)(p_flgptn); FN r7 = (-49); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2),"r"(r3) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
twai_flg(ID flgid, FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn, TMO tmout)
{
 register ID r0 = (ID)(flgid); register FLGPTN r1 = (FLGPTN)(waiptn); register MODE r2 = (MODE)(wfmode); register FLGPTN * r3 = (FLGPTN *)(p_flgptn); register TMO r4 = (TMO)(tmout); FN r7 = (-50); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2),"r"(r3),"r"(r4) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
snd_dtq(ID dtqid, intptr_t data)
{
 register ID r0 = (ID)(dtqid); register intptr_t r1 = (intptr_t)(data); FN r7 = (-53); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
psnd_dtq(ID dtqid, intptr_t data)
{
 register ID r0 = (ID)(dtqid); register intptr_t r1 = (intptr_t)(data); FN r7 = (-54); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ipsnd_dtq(ID dtqid, intptr_t data)
{
 register ID r0 = (ID)(dtqid); register intptr_t r1 = (intptr_t)(data); FN r7 = (-55); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
tsnd_dtq(ID dtqid, intptr_t data, TMO tmout)
{
 register ID r0 = (ID)(dtqid); register intptr_t r1 = (intptr_t)(data); register TMO r2 = (TMO)(tmout); FN r7 = (-56); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
fsnd_dtq(ID dtqid, intptr_t data)
{
 register ID r0 = (ID)(dtqid); register intptr_t r1 = (intptr_t)(data); FN r7 = (-57); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ifsnd_dtq(ID dtqid, intptr_t data)
{
 register ID r0 = (ID)(dtqid); register intptr_t r1 = (intptr_t)(data); FN r7 = (-58); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
rcv_dtq(ID dtqid, intptr_t *p_data)
{
 register ID r0 = (ID)(dtqid); register intptr_t * r1 = (intptr_t *)(p_data); FN r7 = (-59); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
prcv_dtq(ID dtqid, intptr_t *p_data)
{
 register ID r0 = (ID)(dtqid); register intptr_t * r1 = (intptr_t *)(p_data); FN r7 = (-60); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
trcv_dtq(ID dtqid, intptr_t *p_data, TMO tmout)
{
 register ID r0 = (ID)(dtqid); register intptr_t * r1 = (intptr_t *)(p_data); register TMO r2 = (TMO)(tmout); FN r7 = (-61); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
snd_pdq(ID pdqid, intptr_t data, PRI datapri)
{
 register ID r0 = (ID)(pdqid); register intptr_t r1 = (intptr_t)(data); register PRI r2 = (PRI)(datapri); FN r7 = (-65); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
psnd_pdq(ID pdqid, intptr_t data, PRI datapri)
{
 register ID r0 = (ID)(pdqid); register intptr_t r1 = (intptr_t)(data); register PRI r2 = (PRI)(datapri); FN r7 = (-66); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ipsnd_pdq(ID pdqid, intptr_t data, PRI datapri)
{
 register ID r0 = (ID)(pdqid); register intptr_t r1 = (intptr_t)(data); register PRI r2 = (PRI)(datapri); FN r7 = (-67); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
tsnd_pdq(ID pdqid, intptr_t data, PRI datapri, TMO tmout)
{
 register ID r0 = (ID)(pdqid); register intptr_t r1 = (intptr_t)(data); register PRI r2 = (PRI)(datapri); register TMO r3 = (TMO)(tmout); FN r7 = (-68); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2),"r"(r3) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
rcv_pdq(ID pdqid, intptr_t *p_data, PRI *p_datapri)
{
 register ID r0 = (ID)(pdqid); register intptr_t * r1 = (intptr_t *)(p_data); register PRI * r2 = (PRI *)(p_datapri); FN r7 = (-69); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
prcv_pdq(ID pdqid, intptr_t *p_data, PRI *p_datapri)
{
 register ID r0 = (ID)(pdqid); register intptr_t * r1 = (intptr_t *)(p_data); register PRI * r2 = (PRI *)(p_datapri); FN r7 = (-70); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
trcv_pdq(ID pdqid, intptr_t *p_data, PRI *p_datapri, TMO tmout)
{
 register ID r0 = (ID)(pdqid); register intptr_t * r1 = (intptr_t *)(p_data); register PRI * r2 = (PRI *)(p_datapri); register TMO r3 = (TMO)(tmout); FN r7 = (-71); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2),"r"(r3) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
loc_mtx(ID mtxid)
{
 register ID r0 = (ID)(mtxid); FN r7 = (-77); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ploc_mtx(ID mtxid)
{
 register ID r0 = (ID)(mtxid); FN r7 = (-78); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
tloc_mtx(ID mtxid, TMO tmout)
{
 register ID r0 = (ID)(mtxid); register TMO r1 = (TMO)(tmout); FN r7 = (-79); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
unl_mtx(ID mtxid)
{
 register ID r0 = (ID)(mtxid); FN r7 = (-80); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
get_mpf(ID mpfid, void **p_blk)
{
 register ID r0 = (ID)(mpfid); register void ** r1 = (void **)(p_blk); FN r7 = (-89); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
pget_mpf(ID mpfid, void **p_blk)
{
 register ID r0 = (ID)(mpfid); register void ** r1 = (void **)(p_blk); FN r7 = (-90); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
tget_mpf(ID mpfid, void **p_blk, TMO tmout)
{
 register ID r0 = (ID)(mpfid); register void ** r1 = (void **)(p_blk); register TMO r2 = (TMO)(tmout); FN r7 = (-91); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
rel_mpf(ID mpfid, void *blk)
{
 register ID r0 = (ID)(mpfid); register void * r1 = (void *)(blk); FN r7 = (-92); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
get_tim(SYSTIM *p_systim)
{
 register SYSTIM * r0 = (SYSTIM *)(p_systim); FN r7 = (-93); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
get_utm(SYSUTM *p_sysutm)
{
 register SYSUTM * r0 = (SYSUTM *)(p_sysutm); FN r7 = (-94); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ref_ovr(ID tskid, T_ROVR *pk_rovr)
{
 register ID r0 = (ID)(tskid); register T_ROVR * r1 = (T_ROVR *)(pk_rovr); FN r7 = (-96); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sta_cyc(ID cycid)
{
 register ID r0 = (ID)(cycid); FN r7 = (-97); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
stp_cyc(ID cycid)
{
 register ID r0 = (ID)(cycid); FN r7 = (-98); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sta_alm(ID almid, RELTIM almtim)
{
 register ID r0 = (ID)(almid); register RELTIM r1 = (RELTIM)(almtim); FN r7 = (-101); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ista_alm(ID almid, RELTIM almtim)
{
 register ID r0 = (ID)(almid); register RELTIM r1 = (RELTIM)(almtim); FN r7 = (-102); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
stp_alm(ID almid)
{
 register ID r0 = (ID)(almid); FN r7 = (-103); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
istp_alm(ID almid)
{
 register ID r0 = (ID)(almid); FN r7 = (-104); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sta_ovr(ID tskid, OVRTIM ovrtim)
{
 register ID r0 = (ID)(tskid); register OVRTIM r1 = (OVRTIM)(ovrtim); FN r7 = (-105); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ista_ovr(ID tskid, OVRTIM ovrtim)
{
 register ID r0 = (ID)(tskid); register OVRTIM r1 = (OVRTIM)(ovrtim); FN r7 = (-106); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
stp_ovr(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-107); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
istp_ovr(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-108); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
rot_rdq(PRI tskpri)
{
 register PRI r0 = (PRI)(tskpri); FN r7 = (-111); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
irot_rdq(PRI tskpri)
{
 register PRI r0 = (PRI)(tskpri); FN r7 = (-112); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
get_did(ID *p_domid)
{
 register ID * r0 = (ID *)(p_domid); FN r7 = (-113); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
get_tid(ID *p_tskid)
{
 register ID * r0 = (ID *)(p_tskid); FN r7 = (-115); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
iget_tid(ID *p_tskid)
{
 register ID * r0 = (ID *)(p_tskid); FN r7 = (-116); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
loc_cpu(void)
{
 register ER r0 ; FN r7 = (-117); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
iloc_cpu(void)
{
 register ER r0 ; FN r7 = (-118); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
unl_cpu(void)
{
 register ER r0 ; FN r7 = (-119); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
iunl_cpu(void)
{
 register ER r0 ; FN r7 = (-120); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
dis_dsp(void)
{
 register ER r0 ; FN r7 = (-121); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ena_dsp(void)
{
 register ER r0 ; FN r7 = (-122); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ bool_t
sns_ctx(void)
{
 register bool_t r0 ; FN r7 = (-123); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((bool_t)r0);;
}

static __inline__ bool_t
sns_loc(void)
{
 register bool_t r0 ; FN r7 = (-124); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((bool_t)r0);;
}

static __inline__ bool_t
sns_dsp(void)
{
 register bool_t r0 ; FN r7 = (-125); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((bool_t)r0);;
}

static __inline__ bool_t
sns_dpn(void)
{
 register bool_t r0 ; FN r7 = (-126); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((bool_t)r0);;
}

static __inline__ bool_t
sns_ker(void)
{
 register bool_t r0 ; FN r7 = (-127); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((bool_t)r0);;
}

static __inline__ ER
ext_ker(void)
{
 register ER r0 ; FN r7 = (-128); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
prb_mem(const void *base, SIZE size, ID tskid, MODE pmmode)
{
 register const void * r0 = (const void *)(base); register SIZE r1 = (SIZE)(size); register ID r2 = (ID)(tskid); register MODE r3 = (MODE)(pmmode); FN r7 = (-132); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2),"r"(r3) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
dis_int(INTNO intno)
{
 register INTNO r0 = (INTNO)(intno); FN r7 = (-138); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ena_int(INTNO intno)
{
 register INTNO r0 = (INTNO)(intno); FN r7 = (-139); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
chg_ipm(PRI intpri)
{
 register PRI r0 = (PRI)(intpri); FN r7 = (-141); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
get_ipm(PRI *p_intpri)
{
 register PRI * r0 = (PRI *)(p_intpri); FN r7 = (-142); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ bool_t
xsns_dpn(void *p_excinf)
{
 register void * r0 = (void *)(p_excinf); FN r7 = (-145); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((bool_t)r0);;
}

static __inline__ bool_t
xsns_xpn(void *p_excinf)
{
 register void * r0 = (void *)(p_excinf); FN r7 = (-146); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((bool_t)r0);;
}

static __inline__ ER
ini_sem(ID semid)
{
 register ID r0 = (ID)(semid); FN r7 = (-162); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ini_flg(ID flgid)
{
 register ID r0 = (ID)(flgid); FN r7 = (-163); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ini_dtq(ID dtqid)
{
 register ID r0 = (ID)(dtqid); FN r7 = (-164); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ini_pdq(ID pdqid)
{
 register ID r0 = (ID)(pdqid); FN r7 = (-165); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ini_mtx(ID mtxid)
{
 register ID r0 = (ID)(mtxid); FN r7 = (-167); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ini_mpf(ID mpfid)
{
 register ID r0 = (ID)(mpfid); FN r7 = (-169); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ref_tsk(ID tskid, T_RTSK *pk_rtsk)
{
 register ID r0 = (ID)(tskid); register T_RTSK * r1 = (T_RTSK *)(pk_rtsk); FN r7 = (-177); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ref_sem(ID semid, T_RSEM *pk_rsem)
{
 register ID r0 = (ID)(semid); register T_RSEM * r1 = (T_RSEM *)(pk_rsem); FN r7 = (-178); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ref_flg(ID flgid, T_RFLG *pk_rflg)
{
 register ID r0 = (ID)(flgid); register T_RFLG * r1 = (T_RFLG *)(pk_rflg); FN r7 = (-179); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ref_dtq(ID dtqid, T_RDTQ *pk_rdtq)
{
 register ID r0 = (ID)(dtqid); register T_RDTQ * r1 = (T_RDTQ *)(pk_rdtq); FN r7 = (-180); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ref_pdq(ID pdqid, T_RPDQ *pk_rpdq)
{
 register ID r0 = (ID)(pdqid); register T_RPDQ * r1 = (T_RPDQ *)(pk_rpdq); FN r7 = (-181); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ref_mtx(ID mtxid, T_RMTX *pk_rmtx)
{
 register ID r0 = (ID)(mtxid); register T_RMTX * r1 = (T_RMTX *)(pk_rmtx); FN r7 = (-183); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ref_mpf(ID mpfid, T_RMPF *pk_rmpf)
{
 register ID r0 = (ID)(mpfid); register T_RMPF * r1 = (T_RMPF *)(pk_rmpf); FN r7 = (-185); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ref_cyc(ID cycid, T_RCYC *pk_rcyc)
{
 register ID r0 = (ID)(cycid); register T_RCYC * r1 = (T_RCYC *)(pk_rcyc); FN r7 = (-186); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
ref_alm(ID almid, T_RALM *pk_ralm)
{
 register ID r0 = (ID)(almid); register T_RALM * r1 = (T_RALM *)(pk_ralm); FN r7 = (-187); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER_ID
acre_tsk(const T_CTSK *pk_ctsk)
{
 register const T_CTSK * r0 = (const T_CTSK *)(pk_ctsk); FN r7 = (-193); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER_ID)r0);;
}

static __inline__ ER_ID
acre_sem(const T_CSEM *pk_csem)
{
 register const T_CSEM * r0 = (const T_CSEM *)(pk_csem); FN r7 = (-194); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER_ID)r0);;
}

static __inline__ ER_ID
acre_flg(const T_CFLG *pk_cflg)
{
 register const T_CFLG * r0 = (const T_CFLG *)(pk_cflg); FN r7 = (-195); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER_ID)r0);;
}

static __inline__ ER_ID
acre_dtq(const T_CDTQ *pk_cdtq)
{
 register const T_CDTQ * r0 = (const T_CDTQ *)(pk_cdtq); FN r7 = (-196); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER_ID)r0);;
}

static __inline__ ER_ID
acre_pdq(const T_CPDQ *pk_cpdq)
{
 register const T_CPDQ * r0 = (const T_CPDQ *)(pk_cpdq); FN r7 = (-197); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER_ID)r0);;
}

static __inline__ ER_ID
acre_mtx(const T_CMTX *pk_cmtx)
{
 register const T_CMTX * r0 = (const T_CMTX *)(pk_cmtx); FN r7 = (-199); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER_ID)r0);;
}

static __inline__ ER_ID
acre_mpf(const T_CMPF *pk_cmpf)
{
 register const T_CMPF * r0 = (const T_CMPF *)(pk_cmpf); FN r7 = (-201); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER_ID)r0);;
}

static __inline__ ER_ID
acre_cyc(const T_CCYC *pk_ccyc)
{
 register const T_CCYC * r0 = (const T_CCYC *)(pk_ccyc); FN r7 = (-202); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER_ID)r0);;
}

static __inline__ ER_ID
acre_alm(const T_CALM *pk_calm)
{
 register const T_CALM * r0 = (const T_CALM *)(pk_calm); FN r7 = (-203); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER_ID)r0);;
}

static __inline__ ER_ID
acre_isr(const T_CISR *pk_cisr)
{
 register const T_CISR * r0 = (const T_CISR *)(pk_cisr); FN r7 = (-204); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER_ID)r0);;
}

static __inline__ ER
del_tsk(ID tskid)
{
 register ID r0 = (ID)(tskid); FN r7 = (-209); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
del_sem(ID semid)
{
 register ID r0 = (ID)(semid); FN r7 = (-210); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
del_flg(ID flgid)
{
 register ID r0 = (ID)(flgid); FN r7 = (-211); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
del_dtq(ID dtqid)
{
 register ID r0 = (ID)(dtqid); FN r7 = (-212); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
del_pdq(ID pdqid)
{
 register ID r0 = (ID)(pdqid); FN r7 = (-213); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
del_mtx(ID mtxid)
{
 register ID r0 = (ID)(mtxid); FN r7 = (-215); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
del_mpf(ID mpfid)
{
 register ID r0 = (ID)(mpfid); FN r7 = (-217); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
del_cyc(ID cycid)
{
 register ID r0 = (ID)(cycid); FN r7 = (-218); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
del_alm(ID almid)
{
 register ID r0 = (ID)(almid); FN r7 = (-219); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
del_isr(ID isrid)
{
 register ID r0 = (ID)(isrid); FN r7 = (-220); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sac_tsk(ID tskid, const ACVCT *p_acvct)
{
 register ID r0 = (ID)(tskid); register const ACVCT * r1 = (const ACVCT *)(p_acvct); FN r7 = (-225); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sac_sem(ID semid, const ACVCT *p_acvct)
{
 register ID r0 = (ID)(semid); register const ACVCT * r1 = (const ACVCT *)(p_acvct); FN r7 = (-226); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sac_flg(ID flgid, const ACVCT *p_acvct)
{
 register ID r0 = (ID)(flgid); register const ACVCT * r1 = (const ACVCT *)(p_acvct); FN r7 = (-227); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sac_dtq(ID dtqid, const ACVCT *p_acvct)
{
 register ID r0 = (ID)(dtqid); register const ACVCT * r1 = (const ACVCT *)(p_acvct); FN r7 = (-228); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sac_pdq(ID pdqid, const ACVCT *p_acvct)
{
 register ID r0 = (ID)(pdqid); register const ACVCT * r1 = (const ACVCT *)(p_acvct); FN r7 = (-229); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sac_mtx(ID mtxid, const ACVCT *p_acvct)
{
 register ID r0 = (ID)(mtxid); register const ACVCT * r1 = (const ACVCT *)(p_acvct); FN r7 = (-231); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sac_mpf(ID mpfid, const ACVCT *p_acvct)
{
 register ID r0 = (ID)(mpfid); register const ACVCT * r1 = (const ACVCT *)(p_acvct); FN r7 = (-233); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sac_cyc(ID cycid, const ACVCT *p_acvct)
{
 register ID r0 = (ID)(cycid); register const ACVCT * r1 = (const ACVCT *)(p_acvct); FN r7 = (-234); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sac_alm(ID almid, const ACVCT *p_acvct)
{
 register ID r0 = (ID)(almid); register const ACVCT * r1 = (const ACVCT *)(p_acvct); FN r7 = (-235); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
sac_isr(ID isrid, const ACVCT *p_acvct)
{
 register ID r0 = (ID)(isrid); register const ACVCT * r1 = (const ACVCT *)(p_acvct); FN r7 = (-236); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}

static __inline__ ER
def_tex(ID tskid, const T_DTEX *pk_dtex)
{
 register ID r0 = (ID)(tskid); register const T_DTEX * r1 = (const T_DTEX *)(pk_dtex); FN r7 = (-241); __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1) :"memory","r7","lr" ); return((ER)r0);;
}
/*  60 "../../target/ev3_gcc/target_svc.h" 2 */







static __inline__ ER_UINT
cal_svc(FN fncd, intptr_t par1, intptr_t par2,
       intptr_t par3, intptr_t par4, intptr_t par5)
{
 if (fncd > 0) {
  register intptr_t r0 = (intptr_t)(par1); register intptr_t r1 = (intptr_t)(par2); register intptr_t r2 = (intptr_t)(par3); register intptr_t r3 = (intptr_t)(par4); register intptr_t r4 = (intptr_t)(par5); FN r7 = fncd; __asm__ volatile ( "mov r7, %1\n\t" "svc %2\n\t" :"=r"(r0) :"r"(r7),"I"(1),"0"(r0),"r"(r1),"r"(r2),"r"(r3),"r"(r4) :"memory","r7","lr" ); return((ER_UINT)r0);
                                                      ;
 }
 else {
  return((-10));
 }
}
/*  287 "../../include/kernel.h" 2 */
/*  1 "../../include/svc_call.h" 1 */







extern ER _kernel_act_tsk(ID tskid) ;
extern ER _kernel_iact_tsk(ID tskid) ;
extern ER_UINT _kernel_can_act(ID tskid) ;
extern ER _kernel_ext_tsk(void) ;
extern ER _kernel_ter_tsk(ID tskid) ;
extern ER _kernel_chg_pri(ID tskid, PRI tskpri) ;
extern ER _kernel_get_pri(ID tskid, PRI *p_tskpri) ;
extern ER _kernel_get_inf(intptr_t *p_exinf) ;
extern ER _kernel_slp_tsk(void) ;
extern ER _kernel_tslp_tsk(TMO tmout) ;
extern ER _kernel_wup_tsk(ID tskid) ;
extern ER _kernel_iwup_tsk(ID tskid) ;
extern ER_UINT _kernel_can_wup(ID tskid) ;
extern ER _kernel_rel_wai(ID tskid) ;
extern ER _kernel_irel_wai(ID tskid) ;
extern ER _kernel_dis_wai(ID tskid) ;
extern ER _kernel_idis_wai(ID tskid) ;
extern ER _kernel_ena_wai(ID tskid) ;
extern ER _kernel_iena_wai(ID tskid) ;
extern ER _kernel_sus_tsk(ID tskid) ;
extern ER _kernel_rsm_tsk(ID tskid) ;
extern ER _kernel_dly_tsk(RELTIM dlytim) ;
extern ER _kernel_ras_tex(ID tskid, TEXPTN rasptn) ;
extern ER _kernel_iras_tex(ID tskid, TEXPTN rasptn) ;
extern ER _kernel_dis_tex(void) ;
extern ER _kernel_ena_tex(void) ;
extern bool_t _kernel_sns_tex(void) ;
extern ER _kernel_ref_tex(ID tskid, T_RTEX *pk_rtex) ;
extern ER _kernel_sig_sem(ID semid) ;
extern ER _kernel_isig_sem(ID semid) ;
extern ER _kernel_wai_sem(ID semid) ;
extern ER _kernel_pol_sem(ID semid) ;
extern ER _kernel_twai_sem(ID semid, TMO tmout) ;
extern ER _kernel_set_flg(ID flgid, FLGPTN setptn) ;
extern ER _kernel_iset_flg(ID flgid, FLGPTN setptn) ;
extern ER _kernel_clr_flg(ID flgid, FLGPTN clrptn) ;
extern ER _kernel_wai_flg(ID flgid, FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn) ;
extern ER _kernel_pol_flg(ID flgid, FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn) ;
extern ER _kernel_twai_flg(ID flgid, FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn, TMO tmout) ;
extern ER _kernel_snd_dtq(ID dtqid, intptr_t data) ;
extern ER _kernel_psnd_dtq(ID dtqid, intptr_t data) ;
extern ER _kernel_ipsnd_dtq(ID dtqid, intptr_t data) ;
extern ER _kernel_tsnd_dtq(ID dtqid, intptr_t data, TMO tmout) ;
extern ER _kernel_fsnd_dtq(ID dtqid, intptr_t data) ;
extern ER _kernel_ifsnd_dtq(ID dtqid, intptr_t data) ;
extern ER _kernel_rcv_dtq(ID dtqid, intptr_t *p_data) ;
extern ER _kernel_prcv_dtq(ID dtqid, intptr_t *p_data) ;
extern ER _kernel_trcv_dtq(ID dtqid, intptr_t *p_data, TMO tmout) ;
extern ER _kernel_snd_pdq(ID pdqid, intptr_t data, PRI datapri) ;
extern ER _kernel_psnd_pdq(ID pdqid, intptr_t data, PRI datapri) ;
extern ER _kernel_ipsnd_pdq(ID pdqid, intptr_t data, PRI datapri) ;
extern ER _kernel_tsnd_pdq(ID pdqid, intptr_t data, PRI datapri, TMO tmout) ;
extern ER _kernel_rcv_pdq(ID pdqid, intptr_t *p_data, PRI *p_datapri) ;
extern ER _kernel_prcv_pdq(ID pdqid, intptr_t *p_data, PRI *p_datapri) ;
extern ER _kernel_trcv_pdq(ID pdqid, intptr_t *p_data, PRI *p_datapri, TMO tmout) ;
extern ER _kernel_loc_mtx(ID mtxid) ;
extern ER _kernel_ploc_mtx(ID mtxid) ;
extern ER _kernel_tloc_mtx(ID mtxid, TMO tmout) ;
extern ER _kernel_unl_mtx(ID mtxid) ;
extern ER _kernel_get_mpf(ID mpfid, void **p_blk) ;
extern ER _kernel_pget_mpf(ID mpfid, void **p_blk) ;
extern ER _kernel_tget_mpf(ID mpfid, void **p_blk, TMO tmout) ;
extern ER _kernel_rel_mpf(ID mpfid, void *blk) ;
extern ER _kernel_get_tim(SYSTIM *p_systim) ;
extern ER _kernel_get_utm(SYSUTM *p_sysutm) ;
extern ER _kernel_ref_ovr(ID tskid, T_ROVR *pk_rovr) ;
extern ER _kernel_sta_cyc(ID cycid) ;
extern ER _kernel_stp_cyc(ID cycid) ;
extern ER _kernel_sta_alm(ID almid, RELTIM almtim) ;
extern ER _kernel_ista_alm(ID almid, RELTIM almtim) ;
extern ER _kernel_stp_alm(ID almid) ;
extern ER _kernel_istp_alm(ID almid) ;
extern ER _kernel_sta_ovr(ID tskid, OVRTIM ovrtim) ;
extern ER _kernel_ista_ovr(ID tskid, OVRTIM ovrtim) ;
extern ER _kernel_stp_ovr(ID tskid) ;
extern ER _kernel_istp_ovr(ID tskid) ;
extern ER _kernel_rot_rdq(PRI tskpri) ;
extern ER _kernel_irot_rdq(PRI tskpri) ;
extern ER _kernel_get_did(ID *p_domid) ;
extern ER _kernel_get_tid(ID *p_tskid) ;
extern ER _kernel_iget_tid(ID *p_tskid) ;
extern ER _kernel_loc_cpu(void) ;
extern ER _kernel_iloc_cpu(void) ;
extern ER _kernel_unl_cpu(void) ;
extern ER _kernel_iunl_cpu(void) ;
extern ER _kernel_dis_dsp(void) ;
extern ER _kernel_ena_dsp(void) ;
extern bool_t _kernel_sns_ctx(void) ;
extern bool_t _kernel_sns_loc(void) ;
extern bool_t _kernel_sns_dsp(void) ;
extern bool_t _kernel_sns_dpn(void) ;
extern bool_t _kernel_sns_ker(void) ;
extern ER _kernel_ext_ker(void) ;
extern ER _kernel_prb_mem(const void *base, SIZE size, ID tskid, MODE pmmode) ;
extern ER _kernel_dis_int(INTNO intno) ;
extern ER _kernel_ena_int(INTNO intno) ;
extern ER _kernel_chg_ipm(PRI intpri) ;
extern ER _kernel_get_ipm(PRI *p_intpri) ;
extern bool_t _kernel_xsns_dpn(void *p_excinf) ;
extern bool_t _kernel_xsns_xpn(void *p_excinf) ;
extern ER _kernel_ini_sem(ID semid) ;
extern ER _kernel_ini_flg(ID flgid) ;
extern ER _kernel_ini_dtq(ID dtqid) ;
extern ER _kernel_ini_pdq(ID pdqid) ;
extern ER _kernel_ini_mtx(ID mtxid) ;
extern ER _kernel_ini_mpf(ID mpfid) ;
extern ER _kernel_ref_tsk(ID tskid, T_RTSK *pk_rtsk) ;
extern ER _kernel_ref_sem(ID semid, T_RSEM *pk_rsem) ;
extern ER _kernel_ref_flg(ID flgid, T_RFLG *pk_rflg) ;
extern ER _kernel_ref_dtq(ID dtqid, T_RDTQ *pk_rdtq) ;
extern ER _kernel_ref_pdq(ID pdqid, T_RPDQ *pk_rpdq) ;
extern ER _kernel_ref_mtx(ID mtxid, T_RMTX *pk_rmtx) ;
extern ER _kernel_ref_mpf(ID mpfid, T_RMPF *pk_rmpf) ;
extern ER _kernel_ref_cyc(ID cycid, T_RCYC *pk_rcyc) ;
extern ER _kernel_ref_alm(ID almid, T_RALM *pk_ralm) ;
extern ER_ID _kernel_acre_tsk(const T_CTSK *pk_ctsk) ;
extern ER_ID _kernel_acre_sem(const T_CSEM *pk_csem) ;
extern ER_ID _kernel_acre_flg(const T_CFLG *pk_cflg) ;
extern ER_ID _kernel_acre_dtq(const T_CDTQ *pk_cdtq) ;
extern ER_ID _kernel_acre_pdq(const T_CPDQ *pk_cpdq) ;
extern ER_ID _kernel_acre_mtx(const T_CMTX *pk_cmtx) ;
extern ER_ID _kernel_acre_mpf(const T_CMPF *pk_cmpf) ;
extern ER_ID _kernel_acre_cyc(const T_CCYC *pk_ccyc) ;
extern ER_ID _kernel_acre_alm(const T_CALM *pk_calm) ;
extern ER_ID _kernel_acre_isr(const T_CISR *pk_cisr) ;
extern ER _kernel_del_tsk(ID tskid) ;
extern ER _kernel_del_sem(ID semid) ;
extern ER _kernel_del_flg(ID flgid) ;
extern ER _kernel_del_dtq(ID dtqid) ;
extern ER _kernel_del_pdq(ID pdqid) ;
extern ER _kernel_del_mtx(ID mtxid) ;
extern ER _kernel_del_mpf(ID mpfid) ;
extern ER _kernel_del_cyc(ID cycid) ;
extern ER _kernel_del_alm(ID almid) ;
extern ER _kernel_del_isr(ID isrid) ;
extern ER _kernel_sac_tsk(ID tskid, const ACVCT *p_acvct) ;
extern ER _kernel_sac_sem(ID semid, const ACVCT *p_acvct) ;
extern ER _kernel_sac_flg(ID flgid, const ACVCT *p_acvct) ;
extern ER _kernel_sac_dtq(ID dtqid, const ACVCT *p_acvct) ;
extern ER _kernel_sac_pdq(ID pdqid, const ACVCT *p_acvct) ;
extern ER _kernel_sac_mtx(ID mtxid, const ACVCT *p_acvct) ;
extern ER _kernel_sac_mpf(ID mpfid, const ACVCT *p_acvct) ;
extern ER _kernel_sac_cyc(ID cycid, const ACVCT *p_acvct) ;
extern ER _kernel_sac_alm(ID almid, const ACVCT *p_acvct) ;
extern ER _kernel_sac_isr(ID isrid, const ACVCT *p_acvct) ;
extern ER _kernel_def_tex(ID tskid, const T_DTEX *pk_dtex) ;
/*  288 "../../include/kernel.h" 2 */
/*  70 "../../include/t_syslog.h" 2 */
/*  1 "../../include/extsvc_fncode.h" 1 */
/*  71 "../../include/t_syslog.h" 2 */
/*  112 "../../include/t_syslog.h" */
typedef struct {
 uint_t logtype;
 SYSTIM logtim;
 intptr_t loginfo[6];
} SYSLOG;
/*  127 "../../include/t_syslog.h" */
typedef struct t_syslog_rlog {
 uint_t count;
 uint_t lost;
 uint_t logmask;
 uint_t lowmask;
} T_SYSLOG_RLOG;
/*  146 "../../include/t_syslog.h" */
static __inline__ ER
syslog_wri_log(uint_t prio, const SYSLOG *p_syslog)
{
 return((ER) cal_svc((1), (intptr_t) prio,
          (intptr_t) p_syslog, 0, 0, 0));
}

static __inline__ ER
syslog_fwri_log(ER ercd, const SYSLOG *p_syslog)
{
 return((ER) cal_svc((2), (intptr_t) ercd,
          (intptr_t) p_syslog, 0, 0, 0));
}



extern ER _syslog_wri_log(uint_t prio, const SYSLOG *p_syslog,
              ID cdmid) ;
extern ER _syslog_fwri_log(ER ercd, const SYSLOG *p_syslog,
              ID cdmid) ;
/*  176 "../../include/t_syslog.h" */
static __inline__ void
_syslog_0(uint_t prio, uint_t type)
{
 SYSLOG logbuf;
 ER ercd;

 logbuf.logtype = type;
 ercd = syslog_wri_log(prio, &logbuf);
 if (ercd < 0) {
  (void) syslog_fwri_log(ercd, &logbuf);
 }
}

static __inline__ void
_syslog_1(uint_t prio, uint_t type, intptr_t arg1)
{
 SYSLOG logbuf;
 ER ercd;

 logbuf.logtype = type;
 logbuf.loginfo[0] = arg1;
 ercd = syslog_wri_log(prio, &logbuf);
 if (ercd < 0) {
  (void) syslog_fwri_log(ercd, &logbuf);
 }
}

static __inline__ void
_syslog_2(uint_t prio, uint_t type, intptr_t arg1, intptr_t arg2)
{
 SYSLOG logbuf;
 ER ercd;

 logbuf.logtype = type;
 logbuf.loginfo[0] = arg1;
 logbuf.loginfo[1] = arg2;
 ercd = syslog_wri_log(prio, &logbuf);
 if (ercd < 0) {
  (void) syslog_fwri_log(ercd, &logbuf);
 }
}

static __inline__ void
_syslog_3(uint_t prio, uint_t type, intptr_t arg1, intptr_t arg2,
              intptr_t arg3)
{
 SYSLOG logbuf;
 ER ercd;

 logbuf.logtype = type;
 logbuf.loginfo[0] = arg1;
 logbuf.loginfo[1] = arg2;
 logbuf.loginfo[2] = arg3;
 ercd = syslog_wri_log(prio, &logbuf);
 if (ercd < 0) {
  (void) syslog_fwri_log(ercd, &logbuf);
 }
}

static __inline__ void
_syslog_4(uint_t prio, uint_t type, intptr_t arg1, intptr_t arg2,
          intptr_t arg3, intptr_t arg4)
{
 SYSLOG logbuf;
 ER ercd;

 logbuf.logtype = type;
 logbuf.loginfo[0] = arg1;
 logbuf.loginfo[1] = arg2;
 logbuf.loginfo[2] = arg3;
 logbuf.loginfo[3] = arg4;
 ercd = syslog_wri_log(prio, &logbuf);
 if (ercd < 0) {
  (void) syslog_fwri_log(ercd, &logbuf);
 }
}

static __inline__ void
_syslog_5(uint_t prio, uint_t type, intptr_t arg1, intptr_t arg2,
       intptr_t arg3, intptr_t arg4, intptr_t arg5)
{
 SYSLOG logbuf;
 ER ercd;

 logbuf.logtype = type;
 logbuf.loginfo[0] = arg1;
 logbuf.loginfo[1] = arg2;
 logbuf.loginfo[2] = arg3;
 logbuf.loginfo[3] = arg4;
 logbuf.loginfo[4] = arg5;
 ercd = syslog_wri_log(prio, &logbuf);
 if (ercd < 0) {
  (void) syslog_fwri_log(ercd, &logbuf);
 }
}

static __inline__ void
_syslog_6(uint_t prio, uint_t type, intptr_t arg1, intptr_t arg2,
    intptr_t arg3, intptr_t arg4, intptr_t arg5, intptr_t arg6)
{
 SYSLOG logbuf;
 ER ercd;

 logbuf.logtype = type;
 logbuf.loginfo[0] = arg1;
 logbuf.loginfo[1] = arg2;
 logbuf.loginfo[2] = arg3;
 logbuf.loginfo[3] = arg4;
 logbuf.loginfo[4] = arg5;
 logbuf.loginfo[5] = arg6;
 ercd = syslog_wri_log(prio, &logbuf);
 if (ercd < 0) {
  (void) syslog_fwri_log(ercd, &logbuf);
 }
}




extern void syslog(uint_t prio, const char *format, ...) ;
/*  36 "gen/tmp_C_src.c" 2 */
