

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_197_3'
================================================================
* Date:           Sun Oct 12 10:40:19 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32784|    32784|  0.328 ms|  0.328 ms|  32784|  32784|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_197_3  |    32782|    32782|        16|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      65|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     270|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     270|     203|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_164_32_1_1_U81  |mux_164_32_1_1  |        0|   0|  0|  65|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  65|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln197_fu_594_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln197_fu_588_p2  |      icmp|   0|  0|  13|          16|          17|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          33|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_10    |   9|          2|   16|         32|
    |i_fu_140                 |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_140                           |  16|   0|   16|          0|
    |sub22_i_reg_821                    |  32|   0|   32|          0|
    |tmp_s_reg_816                      |  32|   0|   32|          0|
    |trunc_ln198_reg_811                |   4|   0|    4|          0|
    |trunc_ln_reg_826                   |  16|   0|   16|          0|
    |zext_ln198_reg_711                 |  11|   0|   64|         53|
    |trunc_ln198_reg_811                |  64|  32|    4|          0|
    |zext_ln198_reg_711                 |  64|  32|   64|         53|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 270|  64|  263|        106|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                      | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                                                                                |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|ap_rst                                                                                |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|ap_start                                                                              |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|ap_done                                                                               |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|ap_idle                                                                               |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|ap_ready                                                                              |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_1196_p_din0                                                                    |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_1196_p_din1                                                                    |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_1196_p_opcode                                                                  |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_1196_p_dout0                                                                   |   in|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_1196_p_ce                                                                      |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_1412_p_din0                                                                    |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_1412_p_din1                                                                    |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_1412_p_dout0                                                                   |   in|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_1412_p_ce                                                                      |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|x_address0                                                                            |  out|   11|   ap_memory|                                                                            x|         array|
|x_ce0                                                                                 |  out|    1|   ap_memory|                                                                            x|         array|
|x_q0                                                                                  |   in|   32|   ap_memory|                                                                            x|         array|
|x_2_address0                                                                          |  out|   11|   ap_memory|                                                                          x_2|         array|
|x_2_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_2|         array|
|x_2_q0                                                                                |   in|   32|   ap_memory|                                                                          x_2|         array|
|x_4_address0                                                                          |  out|   11|   ap_memory|                                                                          x_4|         array|
|x_4_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_4|         array|
|x_4_q0                                                                                |   in|   32|   ap_memory|                                                                          x_4|         array|
|x_6_address0                                                                          |  out|   11|   ap_memory|                                                                          x_6|         array|
|x_6_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_6|         array|
|x_6_q0                                                                                |   in|   32|   ap_memory|                                                                          x_6|         array|
|x_8_address0                                                                          |  out|   11|   ap_memory|                                                                          x_8|         array|
|x_8_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_8|         array|
|x_8_q0                                                                                |   in|   32|   ap_memory|                                                                          x_8|         array|
|x_10_address0                                                                         |  out|   11|   ap_memory|                                                                         x_10|         array|
|x_10_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_10|         array|
|x_10_q0                                                                               |   in|   32|   ap_memory|                                                                         x_10|         array|
|x_12_address0                                                                         |  out|   11|   ap_memory|                                                                         x_12|         array|
|x_12_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_12|         array|
|x_12_q0                                                                               |   in|   32|   ap_memory|                                                                         x_12|         array|
|x_14_address0                                                                         |  out|   11|   ap_memory|                                                                         x_14|         array|
|x_14_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_14|         array|
|x_14_q0                                                                               |   in|   32|   ap_memory|                                                                         x_14|         array|
|x_16_address0                                                                         |  out|   11|   ap_memory|                                                                         x_16|         array|
|x_16_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_16|         array|
|x_16_q0                                                                               |   in|   32|   ap_memory|                                                                         x_16|         array|
|x_18_address0                                                                         |  out|   11|   ap_memory|                                                                         x_18|         array|
|x_18_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_18|         array|
|x_18_q0                                                                               |   in|   32|   ap_memory|                                                                         x_18|         array|
|x_20_address0                                                                         |  out|   11|   ap_memory|                                                                         x_20|         array|
|x_20_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_20|         array|
|x_20_q0                                                                               |   in|   32|   ap_memory|                                                                         x_20|         array|
|x_22_address0                                                                         |  out|   11|   ap_memory|                                                                         x_22|         array|
|x_22_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_22|         array|
|x_22_q0                                                                               |   in|   32|   ap_memory|                                                                         x_22|         array|
|x_24_address0                                                                         |  out|   11|   ap_memory|                                                                         x_24|         array|
|x_24_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_24|         array|
|x_24_q0                                                                               |   in|   32|   ap_memory|                                                                         x_24|         array|
|x_26_address0                                                                         |  out|   11|   ap_memory|                                                                         x_26|         array|
|x_26_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_26|         array|
|x_26_q0                                                                               |   in|   32|   ap_memory|                                                                         x_26|         array|
|x_28_address0                                                                         |  out|   11|   ap_memory|                                                                         x_28|         array|
|x_28_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_28|         array|
|x_28_q0                                                                               |   in|   32|   ap_memory|                                                                         x_28|         array|
|x_30_address0                                                                         |  out|   11|   ap_memory|                                                                         x_30|         array|
|x_30_ce0                                                                              |  out|    1|   ap_memory|                                                                         x_30|         array|
|x_30_q0                                                                               |   in|   32|   ap_memory|                                                                         x_30|         array|
|mean                                                                                  |   in|   32|     ap_none|                                                                         mean|        scalar|
|stddev                                                                                |   in|   32|     ap_none|                                                                       stddev|        scalar|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0  |  out|   11|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0  |  out|   11|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0  |  out|   11|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0  |  out|   11|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0  |  out|   11|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0  |  out|   11|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0  |  out|   11|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0  |  out|   11|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0  |  out|   11|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0    |  out|   11|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0          |  out|   16|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0                                |  out|   11|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0                                |  out|   11|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0                                |  out|   11|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0                                |  out|   11|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0                                |  out|   11|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0                                |  out|   11|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0                                     |  out|    1|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15|         array|
|p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0                                      |  out|   16|   ap_memory|                                p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15|         array|
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stddev_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %stddev"   --->   Operation 20 'read' 'stddev_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean"   --->   Operation 21 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc27.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_10 = load i16 %i" [activation_accelerator.cpp:198]   --->   Operation 24 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.10ns)   --->   "%icmp_ln197 = icmp_eq  i16 %i_10, i16 32768" [activation_accelerator.cpp:197]   --->   Operation 26 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.85ns)   --->   "%add_ln197 = add i16 %i_10, i16 1" [activation_accelerator.cpp:197]   --->   Operation 28 'add' 'add_ln197' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %for.inc27.i.split, void %if.end68.loopexit.exitStub" [activation_accelerator.cpp:197]   --->   Operation 29 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i_10, i32 4, i32 14" [activation_accelerator.cpp:198]   --->   Operation 30 'partselect' 'lshr_ln' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i11 %lshr_ln" [activation_accelerator.cpp:198]   --->   Operation 31 'zext' 'zext_ln198' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 32 'getelementptr' 'x_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 33 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 34 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 35 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 36 'getelementptr' 'x_8_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 37 'getelementptr' 'x_10_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 38 'getelementptr' 'x_12_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 39 'getelementptr' 'x_14_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i32 %x_16, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 40 'getelementptr' 'x_16_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i32 %x_18, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 41 'getelementptr' 'x_18_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i32 %x_20, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 42 'getelementptr' 'x_20_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i32 %x_22, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 43 'getelementptr' 'x_22_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_24_addr = getelementptr i32 %x_24, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 44 'getelementptr' 'x_24_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_26_addr = getelementptr i32 %x_26, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 45 'getelementptr' 'x_26_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_28_addr = getelementptr i32 %x_28, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 46 'getelementptr' 'x_28_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_30_addr = getelementptr i32 %x_30, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 47 'getelementptr' 'x_30_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i16 %i_10" [activation_accelerator.cpp:198]   --->   Operation 48 'trunc' 'trunc_ln198' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%x_load = load i11 %x_addr" [activation_accelerator.cpp:198]   --->   Operation 49 'load' 'x_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:198]   --->   Operation 50 'load' 'x_2_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:198]   --->   Operation 51 'load' 'x_4_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:198]   --->   Operation 52 'load' 'x_6_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:198]   --->   Operation 53 'load' 'x_8_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:198]   --->   Operation 54 'load' 'x_10_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:198]   --->   Operation 55 'load' 'x_12_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:198]   --->   Operation 56 'load' 'x_14_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:198]   --->   Operation 57 'load' 'x_16_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:198]   --->   Operation 58 'load' 'x_18_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:198]   --->   Operation 59 'load' 'x_20_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:198]   --->   Operation 60 'load' 'x_22_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:198]   --->   Operation 61 'load' 'x_24_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:198]   --->   Operation 62 'load' 'x_26_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:198]   --->   Operation 63 'load' 'x_28_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:198]   --->   Operation 64 'load' 'x_30_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 65 [1/1] (0.44ns)   --->   "%switch_ln200 = switch i4 %trunc_ln198, void %arrayidx261.i.case.15, i4 0, void %arrayidx261.i.case.0, i4 1, void %arrayidx261.i.case.1, i4 2, void %arrayidx261.i.case.2, i4 3, void %arrayidx261.i.case.3, i4 4, void %arrayidx261.i.case.4, i4 5, void %arrayidx261.i.case.5, i4 6, void %arrayidx261.i.case.6, i4 7, void %arrayidx261.i.case.7, i4 8, void %arrayidx261.i.case.8, i4 9, void %arrayidx261.i.case.9, i4 10, void %arrayidx261.i.case.10, i4 11, void %arrayidx261.i.case.11, i4 12, void %arrayidx261.i.case.12, i4 13, void %arrayidx261.i.case.13, i4 14, void %arrayidx261.i.case.14" [activation_accelerator.cpp:200]   --->   Operation 65 'switch' 'switch_ln200' <Predicate = (!icmp_ln197)> <Delay = 0.44>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln197 = store i16 %add_ln197, i16 %i" [activation_accelerator.cpp:197]   --->   Operation 66 'store' 'store_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln197 = br void %for.inc27.i" [activation_accelerator.cpp:197]   --->   Operation 67 'br' 'br_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%x_load = load i11 %x_addr" [activation_accelerator.cpp:198]   --->   Operation 68 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:198]   --->   Operation 69 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:198]   --->   Operation 70 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 71 [1/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:198]   --->   Operation 71 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:198]   --->   Operation 72 'load' 'x_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 73 [1/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:198]   --->   Operation 73 'load' 'x_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:198]   --->   Operation 74 'load' 'x_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:198]   --->   Operation 75 'load' 'x_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:198]   --->   Operation 76 'load' 'x_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:198]   --->   Operation 77 'load' 'x_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:198]   --->   Operation 78 'load' 'x_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:198]   --->   Operation 79 'load' 'x_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 80 [1/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:198]   --->   Operation 80 'load' 'x_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:198]   --->   Operation 81 'load' 'x_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 82 [1/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:198]   --->   Operation 82 'load' 'x_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 83 [1/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:198]   --->   Operation 83 'load' 'x_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 84 [1/1] (0.48ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i4, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i32 %x_8_load, i32 %x_10_load, i32 %x_12_load, i32 %x_14_load, i32 %x_16_load, i32 %x_18_load, i32 %x_20_load, i32 %x_22_load, i32 %x_24_load, i32 %x_26_load, i32 %x_28_load, i32 %x_30_load, i4 %trunc_ln198" [activation_accelerator.cpp:198]   --->   Operation 84 'mux' 'tmp_s' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 85 [4/4] (6.43ns)   --->   "%sub22_i = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:198]   --->   Operation 85 'fsub' 'sub22_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 86 [3/4] (6.43ns)   --->   "%sub22_i = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:198]   --->   Operation 86 'fsub' 'sub22_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 87 [2/4] (6.43ns)   --->   "%sub22_i = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:198]   --->   Operation 87 'fsub' 'sub22_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 88 [1/4] (6.43ns)   --->   "%sub22_i = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:198]   --->   Operation 88 'fsub' 'sub22_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 89 [9/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 89 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 90 [8/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 90 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 91 [7/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 91 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 92 [6/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 92 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 93 [5/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 93 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 94 [4/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 94 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.05>
ST_13 : Operation 95 [3/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 95 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 96 [2/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 96 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 97 [1/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 97 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln200 = bitcast i32 %y" [activation_accelerator.cpp:200]   --->   Operation 98 'bitcast' 'bitcast_ln200' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln200, i32 16, i32 31" [activation_accelerator.cpp:200]   --->   Operation 99 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 149 'ret' 'ret_ln0' <Predicate = (icmp_ln197)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [activation_accelerator.cpp:197]   --->   Operation 100 'specloopname' 'specloopname_ln197' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 101 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 102 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 103 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 104 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 105 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 106 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 107 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 108 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 109 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 110 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 111 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 112 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 113 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 114 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 115 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 116 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr" [activation_accelerator.cpp:200]   --->   Operation 117 'store' 'store_ln200' <Predicate = (trunc_ln198 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 118 'br' 'br_ln200' <Predicate = (trunc_ln198 == 14)> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr" [activation_accelerator.cpp:200]   --->   Operation 119 'store' 'store_ln200' <Predicate = (trunc_ln198 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 120 'br' 'br_ln200' <Predicate = (trunc_ln198 == 13)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr" [activation_accelerator.cpp:200]   --->   Operation 121 'store' 'store_ln200' <Predicate = (trunc_ln198 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 122 'br' 'br_ln200' <Predicate = (trunc_ln198 == 12)> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr" [activation_accelerator.cpp:200]   --->   Operation 123 'store' 'store_ln200' <Predicate = (trunc_ln198 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 124 'br' 'br_ln200' <Predicate = (trunc_ln198 == 11)> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr" [activation_accelerator.cpp:200]   --->   Operation 125 'store' 'store_ln200' <Predicate = (trunc_ln198 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 126 'br' 'br_ln200' <Predicate = (trunc_ln198 == 10)> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89" [activation_accelerator.cpp:200]   --->   Operation 127 'store' 'store_ln200' <Predicate = (trunc_ln198 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 128 'br' 'br_ln200' <Predicate = (trunc_ln198 == 9)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88" [activation_accelerator.cpp:200]   --->   Operation 129 'store' 'store_ln200' <Predicate = (trunc_ln198 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 130 'br' 'br_ln200' <Predicate = (trunc_ln198 == 8)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87" [activation_accelerator.cpp:200]   --->   Operation 131 'store' 'store_ln200' <Predicate = (trunc_ln198 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 132 'br' 'br_ln200' <Predicate = (trunc_ln198 == 7)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86" [activation_accelerator.cpp:200]   --->   Operation 133 'store' 'store_ln200' <Predicate = (trunc_ln198 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 134 'br' 'br_ln200' <Predicate = (trunc_ln198 == 6)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85" [activation_accelerator.cpp:200]   --->   Operation 135 'store' 'store_ln200' <Predicate = (trunc_ln198 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 136 'br' 'br_ln200' <Predicate = (trunc_ln198 == 5)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84" [activation_accelerator.cpp:200]   --->   Operation 137 'store' 'store_ln200' <Predicate = (trunc_ln198 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 138 'br' 'br_ln200' <Predicate = (trunc_ln198 == 4)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83" [activation_accelerator.cpp:200]   --->   Operation 139 'store' 'store_ln200' <Predicate = (trunc_ln198 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 140 'br' 'br_ln200' <Predicate = (trunc_ln198 == 3)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82" [activation_accelerator.cpp:200]   --->   Operation 141 'store' 'store_ln200' <Predicate = (trunc_ln198 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 142 'br' 'br_ln200' <Predicate = (trunc_ln198 == 2)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81" [activation_accelerator.cpp:200]   --->   Operation 143 'store' 'store_ln200' <Predicate = (trunc_ln198 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 144 'br' 'br_ln200' <Predicate = (trunc_ln198 == 1)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80" [activation_accelerator.cpp:200]   --->   Operation 145 'store' 'store_ln200' <Predicate = (trunc_ln198 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 146 'br' 'br_ln200' <Predicate = (trunc_ln198 == 0)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2" [activation_accelerator.cpp:200]   --->   Operation 147 'store' 'store_ln200' <Predicate = (trunc_ln198 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 148 'br' 'br_ln200' <Predicate = (trunc_ln198 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mean]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stddev]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                                (alloca           ) [ 01000000000000000]
stddev_read                                                                      (read             ) [ 01111111111111110]
mean_read                                                                        (read             ) [ 01111110000000000]
store_ln0                                                                        (store            ) [ 00000000000000000]
br_ln0                                                                           (br               ) [ 00000000000000000]
i_10                                                                             (load             ) [ 00000000000000000]
specpipeline_ln0                                                                 (specpipeline     ) [ 00000000000000000]
icmp_ln197                                                                       (icmp             ) [ 01111111111111110]
empty                                                                            (speclooptripcount) [ 00000000000000000]
add_ln197                                                                        (add              ) [ 00000000000000000]
br_ln197                                                                         (br               ) [ 00000000000000000]
lshr_ln                                                                          (partselect       ) [ 00000000000000000]
zext_ln198                                                                       (zext             ) [ 01111111111111111]
x_addr                                                                           (getelementptr    ) [ 01100000000000000]
x_2_addr                                                                         (getelementptr    ) [ 01100000000000000]
x_4_addr                                                                         (getelementptr    ) [ 01100000000000000]
x_6_addr                                                                         (getelementptr    ) [ 01100000000000000]
x_8_addr                                                                         (getelementptr    ) [ 01100000000000000]
x_10_addr                                                                        (getelementptr    ) [ 01100000000000000]
x_12_addr                                                                        (getelementptr    ) [ 01100000000000000]
x_14_addr                                                                        (getelementptr    ) [ 01100000000000000]
x_16_addr                                                                        (getelementptr    ) [ 01100000000000000]
x_18_addr                                                                        (getelementptr    ) [ 01100000000000000]
x_20_addr                                                                        (getelementptr    ) [ 01100000000000000]
x_22_addr                                                                        (getelementptr    ) [ 01100000000000000]
x_24_addr                                                                        (getelementptr    ) [ 01100000000000000]
x_26_addr                                                                        (getelementptr    ) [ 01100000000000000]
x_28_addr                                                                        (getelementptr    ) [ 01100000000000000]
x_30_addr                                                                        (getelementptr    ) [ 01100000000000000]
trunc_ln198                                                                      (trunc            ) [ 01111111111111111]
switch_ln200                                                                     (switch           ) [ 00000000000000000]
store_ln197                                                                      (store            ) [ 00000000000000000]
br_ln197                                                                         (br               ) [ 00000000000000000]
x_load                                                                           (load             ) [ 00000000000000000]
x_2_load                                                                         (load             ) [ 00000000000000000]
x_4_load                                                                         (load             ) [ 00000000000000000]
x_6_load                                                                         (load             ) [ 00000000000000000]
x_8_load                                                                         (load             ) [ 00000000000000000]
x_10_load                                                                        (load             ) [ 00000000000000000]
x_12_load                                                                        (load             ) [ 00000000000000000]
x_14_load                                                                        (load             ) [ 00000000000000000]
x_16_load                                                                        (load             ) [ 00000000000000000]
x_18_load                                                                        (load             ) [ 00000000000000000]
x_20_load                                                                        (load             ) [ 00000000000000000]
x_22_load                                                                        (load             ) [ 00000000000000000]
x_24_load                                                                        (load             ) [ 00000000000000000]
x_26_load                                                                        (load             ) [ 00000000000000000]
x_28_load                                                                        (load             ) [ 00000000000000000]
x_30_load                                                                        (load             ) [ 00000000000000000]
tmp_s                                                                            (mux              ) [ 01011110000000000]
sub22_i                                                                          (fsub             ) [ 01000001111111110]
y                                                                                (fdiv             ) [ 00000000000000000]
bitcast_ln200                                                                    (bitcast          ) [ 00000000000000000]
trunc_ln                                                                         (partselect       ) [ 01000000000000001]
specloopname_ln197                                                               (specloopname     ) [ 00000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80     (getelementptr    ) [ 00000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81     (getelementptr    ) [ 00000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82     (getelementptr    ) [ 00000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83     (getelementptr    ) [ 00000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84     (getelementptr    ) [ 00000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85     (getelementptr    ) [ 00000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86     (getelementptr    ) [ 00000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87     (getelementptr    ) [ 00000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88     (getelementptr    ) [ 00000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89     (getelementptr    ) [ 00000000000000000]
p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr                               (getelementptr    ) [ 00000000000000000]
p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr                               (getelementptr    ) [ 00000000000000000]
p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr                               (getelementptr    ) [ 00000000000000000]
p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr                               (getelementptr    ) [ 00000000000000000]
p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr                               (getelementptr    ) [ 00000000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2 (getelementptr    ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
store_ln200                                                                      (store            ) [ 00000000000000000]
br_ln200                                                                         (br               ) [ 00000000000000000]
ret_ln0                                                                          (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mean">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="stddev">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stddev"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16f32.i4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="i_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="stddev_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stddev_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mean_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mean_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="x_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="11" slack="0"/>
<pin id="160" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="x_2_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="11" slack="0"/>
<pin id="167" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="x_4_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="x_6_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="11" slack="0"/>
<pin id="181" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="x_8_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="11" slack="0"/>
<pin id="188" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_8_addr/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="x_10_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="11" slack="0"/>
<pin id="195" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_10_addr/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="x_12_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="11" slack="0"/>
<pin id="202" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_12_addr/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="x_14_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="11" slack="0"/>
<pin id="209" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_14_addr/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="x_16_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="11" slack="0"/>
<pin id="216" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_16_addr/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="x_18_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="11" slack="0"/>
<pin id="223" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_18_addr/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="x_20_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="11" slack="0"/>
<pin id="230" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_20_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="x_22_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="11" slack="0"/>
<pin id="237" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_22_addr/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="x_24_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="11" slack="0"/>
<pin id="244" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_24_addr/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="x_26_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="11" slack="0"/>
<pin id="251" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_26_addr/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="x_28_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="11" slack="0"/>
<pin id="258" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_28_addr/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="x_30_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="11" slack="0"/>
<pin id="265" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_30_addr/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="11" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_8_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_10_load/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_12_load/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_14_load/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_16_load/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_18_load/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_20_load/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_22_load/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_24_load/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_26_load/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_28_load/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_30_load/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="11" slack="15"/>
<pin id="368" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80/16 "/>
</bind>
</comp>

<comp id="371" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="11" slack="15"/>
<pin id="375" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81/16 "/>
</bind>
</comp>

<comp id="378" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="11" slack="15"/>
<pin id="382" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82/16 "/>
</bind>
</comp>

<comp id="385" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="11" slack="15"/>
<pin id="389" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83/16 "/>
</bind>
</comp>

<comp id="392" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="11" slack="15"/>
<pin id="396" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84/16 "/>
</bind>
</comp>

<comp id="399" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="11" slack="15"/>
<pin id="403" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85/16 "/>
</bind>
</comp>

<comp id="406" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="11" slack="15"/>
<pin id="410" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86/16 "/>
</bind>
</comp>

<comp id="413" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="11" slack="15"/>
<pin id="417" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87/16 "/>
</bind>
</comp>

<comp id="420" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="11" slack="15"/>
<pin id="424" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88/16 "/>
</bind>
</comp>

<comp id="427" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="11" slack="15"/>
<pin id="431" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89/16 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="11" slack="15"/>
<pin id="438" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr/16 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="11" slack="15"/>
<pin id="445" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr/16 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="11" slack="15"/>
<pin id="452" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr/16 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="11" slack="15"/>
<pin id="459" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr/16 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="11" slack="15"/>
<pin id="466" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr/16 "/>
</bind>
</comp>

<comp id="469" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_gep_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="11" slack="15"/>
<pin id="473" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2/16 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln200_access_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="1"/>
<pin id="479" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln200_access_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="0" index="1" bw="16" slack="1"/>
<pin id="485" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln200_access_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="1"/>
<pin id="491" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln200_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="1"/>
<pin id="497" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln200_access_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="1"/>
<pin id="503" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln200_access_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="1"/>
<pin id="509" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln200_access_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="1"/>
<pin id="515" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln200_access_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="11" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="1"/>
<pin id="521" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln200_access_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="1"/>
<pin id="527" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln200_access_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="11" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="1"/>
<pin id="533" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln200_access_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="11" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="1"/>
<pin id="539" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln200_access_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="0" index="1" bw="16" slack="1"/>
<pin id="545" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln200_access_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="11" slack="0"/>
<pin id="550" dir="0" index="1" bw="16" slack="1"/>
<pin id="551" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln200_access_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="11" slack="0"/>
<pin id="556" dir="0" index="1" bw="16" slack="1"/>
<pin id="557" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln200_access_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="1"/>
<pin id="563" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln200_access_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="1"/>
<pin id="569" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="0" index="1" bw="32" slack="2"/>
<pin id="575" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub22_i/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="32" slack="6"/>
<pin id="579" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln0_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="16" slack="0"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="i_10_load_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="0"/>
<pin id="587" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln197_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln197_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="lshr_ln_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="0"/>
<pin id="603" dir="0" index="2" bw="4" slack="0"/>
<pin id="604" dir="0" index="3" bw="5" slack="0"/>
<pin id="605" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln198_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="11" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln198/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln198_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="0"/>
<pin id="632" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln198/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="store_ln197_store_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="0"/>
<pin id="636" dir="0" index="1" bw="16" slack="0"/>
<pin id="637" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/1 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_s_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="0" index="2" bw="32" slack="0"/>
<pin id="643" dir="0" index="3" bw="32" slack="0"/>
<pin id="644" dir="0" index="4" bw="32" slack="0"/>
<pin id="645" dir="0" index="5" bw="32" slack="0"/>
<pin id="646" dir="0" index="6" bw="32" slack="0"/>
<pin id="647" dir="0" index="7" bw="32" slack="0"/>
<pin id="648" dir="0" index="8" bw="32" slack="0"/>
<pin id="649" dir="0" index="9" bw="32" slack="0"/>
<pin id="650" dir="0" index="10" bw="32" slack="0"/>
<pin id="651" dir="0" index="11" bw="32" slack="0"/>
<pin id="652" dir="0" index="12" bw="32" slack="0"/>
<pin id="653" dir="0" index="13" bw="32" slack="0"/>
<pin id="654" dir="0" index="14" bw="32" slack="0"/>
<pin id="655" dir="0" index="15" bw="32" slack="0"/>
<pin id="656" dir="0" index="16" bw="32" slack="0"/>
<pin id="657" dir="0" index="17" bw="4" slack="1"/>
<pin id="658" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="bitcast_ln200_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln200/15 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="0" index="2" bw="6" slack="0"/>
<pin id="684" dir="0" index="3" bw="6" slack="0"/>
<pin id="685" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/15 "/>
</bind>
</comp>

<comp id="690" class="1005" name="i_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="0"/>
<pin id="692" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="697" class="1005" name="stddev_read_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="6"/>
<pin id="699" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="stddev_read "/>
</bind>
</comp>

<comp id="702" class="1005" name="mean_read_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="2"/>
<pin id="704" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mean_read "/>
</bind>
</comp>

<comp id="707" class="1005" name="icmp_ln197_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="14"/>
<pin id="709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln197 "/>
</bind>
</comp>

<comp id="711" class="1005" name="zext_ln198_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="15"/>
<pin id="713" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln198 "/>
</bind>
</comp>

<comp id="731" class="1005" name="x_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="11" slack="1"/>
<pin id="733" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="x_2_addr_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="1"/>
<pin id="738" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="741" class="1005" name="x_4_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="11" slack="1"/>
<pin id="743" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="x_6_addr_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="11" slack="1"/>
<pin id="748" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="751" class="1005" name="x_8_addr_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="1"/>
<pin id="753" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_8_addr "/>
</bind>
</comp>

<comp id="756" class="1005" name="x_10_addr_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="11" slack="1"/>
<pin id="758" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_10_addr "/>
</bind>
</comp>

<comp id="761" class="1005" name="x_12_addr_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="11" slack="1"/>
<pin id="763" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_12_addr "/>
</bind>
</comp>

<comp id="766" class="1005" name="x_14_addr_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="11" slack="1"/>
<pin id="768" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_14_addr "/>
</bind>
</comp>

<comp id="771" class="1005" name="x_16_addr_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="11" slack="1"/>
<pin id="773" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_16_addr "/>
</bind>
</comp>

<comp id="776" class="1005" name="x_18_addr_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="11" slack="1"/>
<pin id="778" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_18_addr "/>
</bind>
</comp>

<comp id="781" class="1005" name="x_20_addr_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="11" slack="1"/>
<pin id="783" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_20_addr "/>
</bind>
</comp>

<comp id="786" class="1005" name="x_22_addr_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="11" slack="1"/>
<pin id="788" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_22_addr "/>
</bind>
</comp>

<comp id="791" class="1005" name="x_24_addr_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="11" slack="1"/>
<pin id="793" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_24_addr "/>
</bind>
</comp>

<comp id="796" class="1005" name="x_26_addr_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="11" slack="1"/>
<pin id="798" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_26_addr "/>
</bind>
</comp>

<comp id="801" class="1005" name="x_28_addr_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="11" slack="1"/>
<pin id="803" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_28_addr "/>
</bind>
</comp>

<comp id="806" class="1005" name="x_30_addr_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="11" slack="1"/>
<pin id="808" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_30_addr "/>
</bind>
</comp>

<comp id="811" class="1005" name="trunc_ln198_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="1"/>
<pin id="813" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln198 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_s_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="821" class="1005" name="sub22_i_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub22_i "/>
</bind>
</comp>

<comp id="826" class="1005" name="trunc_ln_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="1"/>
<pin id="828" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="70" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="70" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="96" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="96" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="96" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="96" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="96" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="96" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="96" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="96" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="96" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="96" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="96" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="96" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="96" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="96" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="96" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="96" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="156" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="163" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="170" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="177" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="184" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="191" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="198" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="205" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="212" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="219" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="226" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="233" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="240" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="247" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="254" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="261" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="96" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="38" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="96" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="96" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="42" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="96" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="44" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="96" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="96" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="96" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="50" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="96" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="52" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="96" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="54" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="96" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="96" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="58" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="96" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="96" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="62" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="96" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="64" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="96" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="66" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="96" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="462" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="487"><net_src comp="455" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="493"><net_src comp="448" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="499"><net_src comp="441" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="434" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="511"><net_src comp="427" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="517"><net_src comp="420" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="523"><net_src comp="413" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="529"><net_src comp="406" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="535"><net_src comp="399" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="541"><net_src comp="392" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="547"><net_src comp="385" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="378" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="559"><net_src comp="371" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="565"><net_src comp="364" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="571"><net_src comp="469" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="584"><net_src comp="72" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="592"><net_src comp="585" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="82" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="585" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="88" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="606"><net_src comp="90" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="585" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="92" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="94" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="613"><net_src comp="600" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="619"><net_src comp="610" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="621"><net_src comp="610" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="622"><net_src comp="610" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="623"><net_src comp="610" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="624"><net_src comp="610" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="625"><net_src comp="610" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="626"><net_src comp="610" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="627"><net_src comp="610" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="628"><net_src comp="610" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="629"><net_src comp="610" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="633"><net_src comp="585" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="594" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="659"><net_src comp="128" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="660"><net_src comp="268" pin="3"/><net_sink comp="639" pin=1"/></net>

<net id="661"><net_src comp="274" pin="3"/><net_sink comp="639" pin=2"/></net>

<net id="662"><net_src comp="280" pin="3"/><net_sink comp="639" pin=3"/></net>

<net id="663"><net_src comp="286" pin="3"/><net_sink comp="639" pin=4"/></net>

<net id="664"><net_src comp="292" pin="3"/><net_sink comp="639" pin=5"/></net>

<net id="665"><net_src comp="298" pin="3"/><net_sink comp="639" pin=6"/></net>

<net id="666"><net_src comp="304" pin="3"/><net_sink comp="639" pin=7"/></net>

<net id="667"><net_src comp="310" pin="3"/><net_sink comp="639" pin=8"/></net>

<net id="668"><net_src comp="316" pin="3"/><net_sink comp="639" pin=9"/></net>

<net id="669"><net_src comp="322" pin="3"/><net_sink comp="639" pin=10"/></net>

<net id="670"><net_src comp="328" pin="3"/><net_sink comp="639" pin=11"/></net>

<net id="671"><net_src comp="334" pin="3"/><net_sink comp="639" pin=12"/></net>

<net id="672"><net_src comp="340" pin="3"/><net_sink comp="639" pin=13"/></net>

<net id="673"><net_src comp="346" pin="3"/><net_sink comp="639" pin=14"/></net>

<net id="674"><net_src comp="352" pin="3"/><net_sink comp="639" pin=15"/></net>

<net id="675"><net_src comp="358" pin="3"/><net_sink comp="639" pin=16"/></net>

<net id="679"><net_src comp="576" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="686"><net_src comp="130" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="132" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="134" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="693"><net_src comp="140" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="700"><net_src comp="144" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="705"><net_src comp="150" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="710"><net_src comp="588" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="610" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="719"><net_src comp="711" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="720"><net_src comp="711" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="721"><net_src comp="711" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="722"><net_src comp="711" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="723"><net_src comp="711" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="724"><net_src comp="711" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="725"><net_src comp="711" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="726"><net_src comp="711" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="727"><net_src comp="711" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="728"><net_src comp="711" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="729"><net_src comp="711" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="730"><net_src comp="711" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="734"><net_src comp="156" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="739"><net_src comp="163" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="744"><net_src comp="170" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="749"><net_src comp="177" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="754"><net_src comp="184" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="759"><net_src comp="191" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="764"><net_src comp="198" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="769"><net_src comp="205" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="774"><net_src comp="212" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="779"><net_src comp="219" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="784"><net_src comp="226" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="789"><net_src comp="233" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="794"><net_src comp="240" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="799"><net_src comp="247" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="804"><net_src comp="254" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="809"><net_src comp="261" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="814"><net_src comp="630" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="639" pin=17"/></net>

<net id="819"><net_src comp="639" pin="18"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="824"><net_src comp="572" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="829"><net_src comp="680" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="833"><net_src comp="826" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="834"><net_src comp="826" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="835"><net_src comp="826" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="836"><net_src comp="826" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="837"><net_src comp="826" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="838"><net_src comp="826" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="839"><net_src comp="826" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="840"><net_src comp="826" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="841"><net_src comp="826" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="842"><net_src comp="826" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="843"><net_src comp="826" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="844"><net_src comp="826" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="845"><net_src comp="826" pin="1"/><net_sink comp="566" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {16 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {16 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {16 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {16 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {16 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {16 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {16 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {16 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {16 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {16 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {16 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {16 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {16 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {16 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {16 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {16 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_6 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_8 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_10 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_12 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_14 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_16 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_18 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_20 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_22 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_24 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_26 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_28 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_30 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : mean | {1 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : stddev | {1 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_10 : 1
		icmp_ln197 : 2
		add_ln197 : 2
		br_ln197 : 3
		lshr_ln : 2
		zext_ln198 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		x_8_addr : 4
		x_10_addr : 4
		x_12_addr : 4
		x_14_addr : 4
		x_16_addr : 4
		x_18_addr : 4
		x_20_addr : 4
		x_22_addr : 4
		x_24_addr : 4
		x_26_addr : 4
		x_28_addr : 4
		x_30_addr : 4
		trunc_ln198 : 2
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		x_8_load : 5
		x_10_load : 5
		x_12_load : 5
		x_14_load : 5
		x_16_load : 5
		x_18_load : 5
		x_20_load : 5
		x_22_load : 5
		x_24_load : 5
		x_26_load : 5
		x_28_load : 5
		x_30_load : 5
		switch_ln200 : 3
		store_ln197 : 3
	State 2
		tmp_s : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		bitcast_ln200 : 1
		trunc_ln : 2
	State 16
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1
		store_ln200 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_572       |    2    |   227   |   214   |
|----------|-------------------------|---------|---------|---------|
|    mux   |       tmp_s_fu_639      |    0    |    0    |    65   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln197_fu_594    |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln197_fu_588    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|   read   | stddev_read_read_fu_144 |    0    |    0    |    0    |
|          |  mean_read_read_fu_150  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   fdiv   |        grp_fu_576       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      lshr_ln_fu_600     |    0    |    0    |    0    |
|          |     trunc_ln_fu_680     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln198_fu_610    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln198_fu_630   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |   227   |   315   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_690     |   16   |
| icmp_ln197_reg_707|    1   |
| mean_read_reg_702 |   32   |
|stddev_read_reg_697|   32   |
|  sub22_i_reg_821  |   32   |
|   tmp_s_reg_816   |   32   |
|trunc_ln198_reg_811|    4   |
|  trunc_ln_reg_826 |   16   |
| x_10_addr_reg_756 |   11   |
| x_12_addr_reg_761 |   11   |
| x_14_addr_reg_766 |   11   |
| x_16_addr_reg_771 |   11   |
| x_18_addr_reg_776 |   11   |
| x_20_addr_reg_781 |   11   |
| x_22_addr_reg_786 |   11   |
| x_24_addr_reg_791 |   11   |
| x_26_addr_reg_796 |   11   |
| x_28_addr_reg_801 |   11   |
|  x_2_addr_reg_736 |   11   |
| x_30_addr_reg_806 |   11   |
|  x_4_addr_reg_741 |   11   |
|  x_6_addr_reg_746 |   11   |
|  x_8_addr_reg_751 |   11   |
|   x_addr_reg_731  |   11   |
| zext_ln198_reg_711|   64   |
+-------------------+--------+
|       Total       |   405  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_268 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_274 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_280 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_286 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_292 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_298 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_304 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_310 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_316 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_322 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_328 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_334 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_340 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_346 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_352 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_358 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   352  ||  6.832  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   315  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   144  |
|  Register |    -   |    -   |   405  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   632  |   459  |
+-----------+--------+--------+--------+--------+
