Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\wjz\Expr12\MyALUTrans\AddSub1b.vf" into library work
Parsing module <AddSub1b>.
Analyzing Verilog file "E:\wjz\Expr12\MyALUTrans\MyOR2b4.vf" into library work
Parsing module <MyOR2b4>.
Analyzing Verilog file "E:\wjz\Expr12\MyALUTrans\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "E:\wjz\Expr12\MyALUTrans\MyAND2b4.vf" into library work
Parsing module <MyAND2b4>.
Analyzing Verilog file "E:\wjz\Expr12\MyALUTrans\Mux4to1b4.vf" into library work
Parsing module <Mux4to1b4>.
Analyzing Verilog file "E:\wjz\Expr12\MyALUTrans\Mux4to1.vf" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "E:\wjz\Expr12\MyALUTrans\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "E:\wjz\Expr12\MyALUTrans\AddSub4b.vf" into library work
Parsing module <AddSub1b_MUSER_AddSub4b>.
Parsing module <AddSub4b>.
Analyzing Verilog file "E:\wjz\Expr12\MyALUTrans\pbdeBounce.v" into library work
Parsing module <pbdeBounce>.
Analyzing Verilog file "E:\wjz\Expr12\MyALUTrans\disp_num.vf" into library work
Parsing module <DisplaySync_MUSER_disp_num>.
Parsing module <disp_num>.
Analyzing Verilog file "E:\wjz\Expr12\MyALUTrans\ALUb4.vf" into library work
Parsing module <Mux4to1_MUSER_ALUb4>.
Parsing module <Mux4to1b4_MUSER_ALUb4>.
Parsing module <MyOR2b4_MUSER_ALUb4>.
Parsing module <MyAND2b4_MUSER_ALUb4>.
Parsing module <AddSub1b_MUSER_ALUb4>.
Parsing module <AddSub4b_MUSER_ALUb4>.
Parsing module <ALUb4>.
Analyzing Verilog file "E:\wjz\Expr12\MyALUTrans\Top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "E:\wjz\Expr12\MyALUTrans\Top.v" Line 46: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\wjz\Expr12\MyALUTrans\Top.v" Line 47: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\wjz\Expr12\MyALUTrans\Top.v" Line 51: Port Co is not connected to this instance

Elaborating module <top>.

Elaborating module <clk_div>.

Elaborating module <pbdeBounce>.

Elaborating module <AddSub4b>.

Elaborating module <AddSub1b_MUSER_AddSub4b>.

Elaborating module <XOR2>.

Elaborating module <AND2>.

Elaborating module <OR2>.

Elaborating module <Mux4to1b4>.

Elaborating module <INV>.

Elaborating module <OR4>.

Elaborating module <ALUb4>.

Elaborating module <AddSub4b_MUSER_ALUb4>.

Elaborating module <AddSub1b_MUSER_ALUb4>.

Elaborating module <MyAND2b4_MUSER_ALUb4>.

Elaborating module <MyOR2b4_MUSER_ALUb4>.

Elaborating module <Mux4to1b4_MUSER_ALUb4>.

Elaborating module <Mux4to1_MUSER_ALUb4>.

Elaborating module <GND>.

Elaborating module <disp_num>.

Elaborating module <DisplaySync_MUSER_disp_num>.

Elaborating module <Mux4to1>.

Elaborating module <VCC>.

Elaborating module <MyMC14495>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <OR3>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\Top.v".
INFO:Xst:3210 - "E:\wjz\Expr12\MyALUTrans\Top.v" line 46: Output port <Co> of the instance <a1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\wjz\Expr12\MyALUTrans\Top.v" line 47: Output port <Co> of the instance <a2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\wjz\Expr12\MyALUTrans\Top.v" line 51: Output port <Co> of the instance <a0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <num<14>>.
    Found 1-bit register for signal <num<13>>.
    Found 1-bit register for signal <num<12>>.
    Found 1-bit register for signal <num<11>>.
    Found 1-bit register for signal <num<10>>.
    Found 1-bit register for signal <num<9>>.
    Found 1-bit register for signal <num<8>>.
    Found 1-bit register for signal <num<3>>.
    Found 1-bit register for signal <num<2>>.
    Found 1-bit register for signal <num<1>>.
    Found 1-bit register for signal <num<0>>.
    Found 1-bit register for signal <num<15>>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\clk_div.v".
    Found 32-bit register for signal <clk_div>.
    Found 32-bit adder for signal <clk_div[31]_GND_2_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <pbdeBounce>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\pbdeBounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdeBounce> synthesized.

Synthesizing Unit <AddSub4b>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\AddSub4b.vf".
    Summary:
	no macro.
Unit <AddSub4b> synthesized.

Synthesizing Unit <AddSub1b_MUSER_AddSub4b>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\AddSub4b.vf".
    Summary:
	no macro.
Unit <AddSub1b_MUSER_AddSub4b> synthesized.

Synthesizing Unit <Mux4to1b4>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\Mux4to1b4.vf".
    Summary:
	no macro.
Unit <Mux4to1b4> synthesized.

Synthesizing Unit <ALUb4>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\ALUb4.vf".
    Summary:
	no macro.
Unit <ALUb4> synthesized.

Synthesizing Unit <AddSub4b_MUSER_ALUb4>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\ALUb4.vf".
    Summary:
	no macro.
Unit <AddSub4b_MUSER_ALUb4> synthesized.

Synthesizing Unit <AddSub1b_MUSER_ALUb4>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\ALUb4.vf".
    Summary:
	no macro.
Unit <AddSub1b_MUSER_ALUb4> synthesized.

Synthesizing Unit <MyAND2b4_MUSER_ALUb4>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\ALUb4.vf".
    Summary:
	no macro.
Unit <MyAND2b4_MUSER_ALUb4> synthesized.

Synthesizing Unit <MyOR2b4_MUSER_ALUb4>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\ALUb4.vf".
    Summary:
	no macro.
Unit <MyOR2b4_MUSER_ALUb4> synthesized.

Synthesizing Unit <Mux4to1b4_MUSER_ALUb4>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\ALUb4.vf".
    Summary:
	no macro.
Unit <Mux4to1b4_MUSER_ALUb4> synthesized.

Synthesizing Unit <Mux4to1_MUSER_ALUb4>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\ALUb4.vf".
    Summary:
	no macro.
Unit <Mux4to1_MUSER_ALUb4> synthesized.

Synthesizing Unit <disp_num>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\disp_num.vf".
    Summary:
	no macro.
Unit <disp_num> synthesized.

Synthesizing Unit <DisplaySync_MUSER_disp_num>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\disp_num.vf".
    Summary:
	no macro.
Unit <DisplaySync_MUSER_disp_num> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\Mux4to1.vf".
    Summary:
	no macro.
Unit <Mux4to1> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "E:\wjz\Expr12\MyALUTrans\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 11
 1-bit register                                        : 3
 32-bit register                                       : 2
 4-bit register                                        : 3
 7-bit register                                        : 3
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clk_div>: 1 register on signal <clk_div>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 36
 Flip-Flops                                            : 36
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <top>, Counter <m2/clk_div> <d0/XLXI_1/clk_div> are equivalent, XST will keep only <m2/clk_div>.
WARNING:Xst:2677 - Node <m2/clk_div_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m2/clk_div_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m2/clk_div_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m2/clk_div_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m2/clk_div_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m2/clk_div_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m2/clk_div_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m2/clk_div_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m2/clk_div_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m2/clk_div_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m2/clk_div_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m2/clk_div_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m2/clk_div_31> of sequential type is unconnected in block <top>.

Optimizing unit <Mux4to1b4_MUSER_ALUb4> ...

Optimizing unit <Mux4to1_MUSER_ALUb4> ...

Optimizing unit <Mux4to1b4> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <top> ...

Optimizing unit <pbdeBounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 339
#      AND2                        : 133
#      AND3                        : 11
#      AND4                        : 9
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 18
#      LUT3                        : 15
#      LUT5                        : 3
#      LUT6                        : 6
#      MUXCY                       : 18
#      OR2                         : 23
#      OR3                         : 3
#      OR4                         : 23
#      VCC                         : 1
#      XOR2                        : 36
#      XORCY                       : 19
# FlipFlops/Latches                : 55
#      FD                          : 55
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 10
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  202800     0%  
 Number of Slice LUTs:                   62  out of  101400     0%  
    Number used as Logic:                62  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     79
   Number with an unused Flip Flop:      24  out of     79    30%  
   Number with an unused LUT:            17  out of     79    21%  
   Number of fully used LUT-FF pairs:    38  out of     79    48%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    400     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
b2/pbreg                           | NONE(num_0)            | 4     |
b0/pbreg                           | NONE(num_8)            | 4     |
b1/pbreg                           | NONE(num_12)           | 4     |
m2/clk_div_17                      | BUFG                   | 24    |
clk                                | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.165ns (Maximum Frequency: 139.567MHz)
   Minimum input arrival time before clock: 9.375ns
   Maximum output required time after clock: 14.345ns
   Maximum combinational path delay: 14.095ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'b2/pbreg'
  Clock period: 2.363ns (frequency: 423.191MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.363ns (Levels of Logic = 3)
  Source:            num_0 (FF)
  Destination:       num_0 (FF)
  Source Clock:      b2/pbreg rising
  Destination Clock: b2/pbreg rising

  Data Path: num_0 to num_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.745  num_0 (num_0)
     AND2:I0->O            1   0.053   0.725  m1/XLXI_40 (m1/XLXN_57)
     OR4:I1->O             3   0.067   0.427  m1/XLXI_83 (Result<0>)
     LUT3:I2->O            1   0.053   0.000  Mmux_C2<0>11 (C2<0>)
     FD:D                      0.011          num_0
    ----------------------------------------
    Total                      2.363ns (0.466ns logic, 1.897ns route)
                                       (19.7% logic, 80.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'b0/pbreg'
  Clock period: 7.159ns (frequency: 139.684MHz)
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Delay:               7.159ns (Levels of Logic = 9)
  Source:            num_8 (FF)
  Destination:       num_11 (FF)
  Source Clock:      b0/pbreg rising
  Destination Clock: b0/pbreg rising

  Data Path: num_8 to num_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.282   0.765  num_8 (num_8)
     XOR2:I1->O            2   0.067   0.745  a2/XLXI_2/XLXI_2 (a2/XLXI_2/XLXN_11)
     AND2:I0->O            1   0.053   0.725  a2/XLXI_2/XLXI_6 (a2/XLXI_2/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a2/XLXI_2/XLXI_15 (a2/XLXN_12)
     AND2:I1->O            1   0.067   0.725  a2/XLXI_4/XLXI_6 (a2/XLXI_4/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a2/XLXI_4/XLXI_15 (a2/XLXN_15)
     AND2:I1->O            1   0.067   0.725  a2/XLXI_5/XLXI_6 (a2/XLXI_5/XLXN_20)
     OR2:I1->O             2   0.067   0.745  a2/XLXI_5/XLXI_15 (a2/XLXN_17)
     XOR2:I0->O            1   0.053   0.413  a2/XLXI_6/XLXI_3 (B1<3>)
     LUT3:I2->O            1   0.053   0.000  Mmux_B2<3>11 (B2<3>)
     FD:D                      0.011          num_11
    ----------------------------------------
    Total                      7.159ns (0.854ns logic, 6.305ns route)
                                       (11.9% logic, 88.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'b1/pbreg'
  Clock period: 7.165ns (frequency: 139.567MHz)
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Delay:               7.165ns (Levels of Logic = 9)
  Source:            num_12 (FF)
  Destination:       num_15 (FF)
  Source Clock:      b1/pbreg rising
  Destination Clock: b1/pbreg rising

  Data Path: num_12 to num_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.282   0.771  num_12 (num_12)
     XOR2:I1->O            2   0.067   0.745  a1/XLXI_2/XLXI_2 (a1/XLXI_2/XLXN_11)
     AND2:I0->O            1   0.053   0.725  a1/XLXI_2/XLXI_6 (a1/XLXI_2/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a1/XLXI_2/XLXI_15 (a1/XLXN_12)
     AND2:I1->O            1   0.067   0.725  a1/XLXI_4/XLXI_6 (a1/XLXI_4/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a1/XLXI_4/XLXI_15 (a1/XLXN_15)
     AND2:I1->O            1   0.067   0.725  a1/XLXI_5/XLXI_6 (a1/XLXI_5/XLXN_20)
     OR2:I1->O             2   0.067   0.745  a1/XLXI_5/XLXI_15 (a1/XLXN_17)
     XOR2:I0->O            1   0.053   0.413  a1/XLXI_6/XLXI_3 (A1<3>)
     LUT3:I2->O            1   0.053   0.000  Mmux_A2<3>11 (A2<3>)
     FD:D                      0.011          num_15
    ----------------------------------------
    Total                      7.165ns (0.854ns logic, 6.311ns route)
                                       (11.9% logic, 88.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm2/clk_div_17'
  Clock period: 2.220ns (frequency: 450.450MHz)
  Total number of paths / destination ports: 63 / 21
-------------------------------------------------------------------------
Delay:               2.220ns (Levels of Logic = 3)
  Source:            b2/pbshift_3 (FF)
  Destination:       b2/pbreg (FF)
  Source Clock:      m2/clk_div_17 rising
  Destination Clock: m2/clk_div_17 rising

  Data Path: b2/pbshift_3 to b2/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.616  b2/pbshift_3 (b2/pbshift_3)
     LUT3:I0->O            1   0.053   0.413  b2/pbshift[6]_PWR_3_o_equal_3_o<6>_SW0 (N5)
     LUT6:I5->O            1   0.053   0.739  b2/pbshift[6]_PWR_3_o_equal_3_o<6> (b2/pbshift[6]_PWR_3_o_equal_3_o)
     LUT6:I0->O            1   0.053   0.000  b2/pbreg_rstpot (b2/pbreg_rstpot)
     FD:D                      0.011          b2/pbreg
    ----------------------------------------
    Total                      2.220ns (0.452ns logic, 1.768ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.625ns (frequency: 615.385MHz)
  Total number of paths / destination ports: 190 / 19
-------------------------------------------------------------------------
Delay:               1.625ns (Levels of Logic = 20)
  Source:            m2/clk_div_0 (FF)
  Destination:       m2/clk_div_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m2/clk_div_0 to m2/clk_div_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.399  m2/clk_div_0 (m2/clk_div_0)
     INV:I->O              1   0.067   0.000  m2/Mcount_clk_div_lut<0>_INV_0 (m2/Mcount_clk_div_lut<0>)
     MUXCY:S->O            1   0.291   0.000  m2/Mcount_clk_div_cy<0> (m2/Mcount_clk_div_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<1> (m2/Mcount_clk_div_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<2> (m2/Mcount_clk_div_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<3> (m2/Mcount_clk_div_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<4> (m2/Mcount_clk_div_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<5> (m2/Mcount_clk_div_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<6> (m2/Mcount_clk_div_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<7> (m2/Mcount_clk_div_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<8> (m2/Mcount_clk_div_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<9> (m2/Mcount_clk_div_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<10> (m2/Mcount_clk_div_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<11> (m2/Mcount_clk_div_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<12> (m2/Mcount_clk_div_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<13> (m2/Mcount_clk_div_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<14> (m2/Mcount_clk_div_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<15> (m2/Mcount_clk_div_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  m2/Mcount_clk_div_cy<16> (m2/Mcount_clk_div_cy<16>)
     MUXCY:CI->O           0   0.015   0.000  m2/Mcount_clk_div_cy<17> (m2/Mcount_clk_div_cy<17>)
     XORCY:CI->O           1   0.320   0.000  m2/Mcount_clk_div_xor<18> (Result<18>)
     FD:D                      0.011          m2/clk_div_18
    ----------------------------------------
    Total                      1.625ns (1.226ns logic, 0.399ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'b2/pbreg'
  Total number of paths / destination ports: 108 / 4
-------------------------------------------------------------------------
Offset:              9.375ns (Levels of Logic = 13)
  Source:            FuncSW<0> (PAD)
  Destination:       num_3 (FF)
  Destination Clock: b2/pbreg rising

  Data Path: FuncSW<0> to num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.000   0.811  FuncSW_0_IBUF (FuncSW_0_IBUF)
     XOR2:I0->O            2   0.053   0.745  a0/XLXI_1/XLXI_2/XLXI_16 (a0/XLXI_1/XLXI_2/XLXN_4)
     XOR2:I0->O            2   0.053   0.745  a0/XLXI_1/XLXI_2/XLXI_2 (a0/XLXI_1/XLXI_2/XLXN_11)
     AND2:I0->O            1   0.053   0.725  a0/XLXI_1/XLXI_2/XLXI_6 (a0/XLXI_1/XLXI_2/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a0/XLXI_1/XLXI_2/XLXI_15 (a0/XLXI_1/XLXN_12)
     AND2:I1->O            1   0.067   0.725  a0/XLXI_1/XLXI_4/XLXI_6 (a0/XLXI_1/XLXI_4/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a0/XLXI_1/XLXI_4/XLXI_15 (a0/XLXI_1/XLXN_15)
     AND2:I1->O            1   0.067   0.725  a0/XLXI_1/XLXI_5/XLXI_6 (a0/XLXI_1/XLXI_5/XLXN_20)
     OR2:I1->O             2   0.067   0.745  a0/XLXI_1/XLXI_5/XLXI_15 (a0/XLXI_1/XLXN_17)
     XOR2:I0->O            2   0.053   0.745  a0/XLXI_1/XLXI_6/XLXI_3 (a0/XLXN_29<3>)
     AND2:I0->O            1   0.053   0.602  a0/XLXI_4/XLXI_94 (a0/XLXI_4/XLXN_67)
     OR4:I3->O             2   0.190   0.491  a0/XLXI_4/XLXI_98 (C1<3>)
     LUT3:I1->O            1   0.053   0.000  Mmux_C2<3>11 (C2<3>)
     FD:D                      0.011          num_3
    ----------------------------------------
    Total                      9.375ns (0.854ns logic, 8.521ns route)
                                       (9.1% logic, 90.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'b0/pbreg'
  Total number of paths / destination ports: 56 / 4
-------------------------------------------------------------------------
Offset:              7.668ns (Levels of Logic = 11)
  Source:            CtrlSW<0> (PAD)
  Destination:       num_11 (FF)
  Destination Clock: b0/pbreg rising

  Data Path: CtrlSW<0> to num_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.772  CtrlSW_0_IBUF (CtrlSW_0_IBUF)
     XOR2:I0->O            2   0.053   0.745  a2/XLXI_2/XLXI_16 (a2/XLXI_2/XLXN_4)
     XOR2:I0->O            2   0.053   0.745  a2/XLXI_2/XLXI_2 (a2/XLXI_2/XLXN_11)
     AND2:I0->O            1   0.053   0.725  a2/XLXI_2/XLXI_6 (a2/XLXI_2/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a2/XLXI_2/XLXI_15 (a2/XLXN_12)
     AND2:I1->O            1   0.067   0.725  a2/XLXI_4/XLXI_6 (a2/XLXI_4/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a2/XLXI_4/XLXI_15 (a2/XLXN_15)
     AND2:I1->O            1   0.067   0.725  a2/XLXI_5/XLXI_6 (a2/XLXI_5/XLXN_20)
     OR2:I1->O             2   0.067   0.745  a2/XLXI_5/XLXI_15 (a2/XLXN_17)
     XOR2:I0->O            1   0.053   0.413  a2/XLXI_6/XLXI_3 (B1<3>)
     LUT3:I2->O            1   0.053   0.000  Mmux_B2<3>11 (B2<3>)
     FD:D                      0.011          num_11
    ----------------------------------------
    Total                      7.668ns (0.611ns logic, 7.057ns route)
                                       (8.0% logic, 92.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'b1/pbreg'
  Total number of paths / destination ports: 56 / 4
-------------------------------------------------------------------------
Offset:              7.668ns (Levels of Logic = 11)
  Source:            CtrlSW<1> (PAD)
  Destination:       num_15 (FF)
  Destination Clock: b1/pbreg rising

  Data Path: CtrlSW<1> to num_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.772  CtrlSW_1_IBUF (CtrlSW_1_IBUF)
     XOR2:I0->O            2   0.053   0.745  a1/XLXI_2/XLXI_16 (a1/XLXI_2/XLXN_4)
     XOR2:I0->O            2   0.053   0.745  a1/XLXI_2/XLXI_2 (a1/XLXI_2/XLXN_11)
     AND2:I0->O            1   0.053   0.725  a1/XLXI_2/XLXI_6 (a1/XLXI_2/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a1/XLXI_2/XLXI_15 (a1/XLXN_12)
     AND2:I1->O            1   0.067   0.725  a1/XLXI_4/XLXI_6 (a1/XLXI_4/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a1/XLXI_4/XLXI_15 (a1/XLXN_15)
     AND2:I1->O            1   0.067   0.725  a1/XLXI_5/XLXI_6 (a1/XLXI_5/XLXN_20)
     OR2:I1->O             2   0.067   0.745  a1/XLXI_5/XLXI_15 (a1/XLXN_17)
     XOR2:I0->O            1   0.053   0.413  a1/XLXI_6/XLXI_3 (A1<3>)
     LUT3:I2->O            1   0.053   0.000  Mmux_A2<3>11 (A2<3>)
     FD:D                      0.011          num_15
    ----------------------------------------
    Total                      7.668ns (0.611ns logic, 7.057ns route)
                                       (8.0% logic, 92.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm2/clk_div_17'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              1.749ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       b2/pbreg (FF)
  Destination Clock: m2/clk_div_17 rising

  Data Path: btn<2> to b2/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.427  btn_2_IBUF (btn_2_IBUF)
     LUT3:I2->O            1   0.053   0.413  b2/pbshift[6]_PWR_3_o_equal_3_o<6>_SW0 (N5)
     LUT6:I5->O            1   0.053   0.739  b2/pbshift[6]_PWR_3_o_equal_3_o<6> (b2/pbshift[6]_PWR_3_o_equal_3_o)
     LUT6:I0->O            1   0.053   0.000  b2/pbreg_rstpot (b2/pbreg_rstpot)
     FD:D                      0.011          b2/pbreg
    ----------------------------------------
    Total                      1.749ns (0.170ns logic, 1.579ns route)
                                       (9.7% logic, 90.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 784 / 12
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 9)
  Source:            m2/clk_div_17 (FF)
  Destination:       SEG<5> (PAD)
  Source Clock:      clk rising

  Data Path: m2/clk_div_17 to SEG<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.282   0.479  m2/clk_div_17 (m2/clk_div_17)
     INV:I->O              2   0.393   0.745  d0/XLXI_3/XLXI_1/XLXI_2 (d0/XLXI_3/XLXI_1/NS0)
     AND2:I0->O            4   0.053   0.745  d0/XLXI_3/XLXI_1/XLXI_9 (d0/XLXI_3/XLXI_1/S2)
     AND2:I1->O            1   0.067   0.725  d0/XLXI_3/XLXI_1/XLXI_85 (d0/XLXI_3/XLXI_1/XLXN_61)
     OR4:I1->O            11   0.067   0.465  d0/XLXI_3/XLXI_1/XLXI_88 (d0/HEX<1>)
     INV:I->O              8   0.393   0.771  d0/XLXI_4/XLXI_4 (d0/XLXI_4/ND1)
     AND4:I1->O            2   0.067   0.608  d0/XLXI_4/XLXI_7 (d0/XLXI_4/XLXN_80)
     OR4:I3->O             1   0.190   0.725  d0/XLXI_4/XLXI_6 (d0/XLXI_4/XLXN_42)
     OR2:I1->O             1   0.067   0.399  d0/XLXI_4/XLXI_30 (SEG_0_OBUF)
     OBUF:I->O                 0.000          SEG_0_OBUF (SEG<0>)
    ----------------------------------------
    Total                      7.241ns (1.579ns logic, 5.662ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'b1/pbreg'
  Total number of paths / destination ports: 954 / 7
-------------------------------------------------------------------------
Offset:              13.553ns (Levels of Logic = 17)
  Source:            num_12 (FF)
  Destination:       SEG<3> (PAD)
  Source Clock:      b1/pbreg rising

  Data Path: num_12 to SEG<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.282   0.771  num_12 (num_12)
     XOR2:I1->O            2   0.067   0.745  a0/XLXI_1/XLXI_2/XLXI_2 (a0/XLXI_1/XLXI_2/XLXN_11)
     AND2:I0->O            1   0.053   0.725  a0/XLXI_1/XLXI_2/XLXI_6 (a0/XLXI_1/XLXI_2/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a0/XLXI_1/XLXI_2/XLXI_15 (a0/XLXI_1/XLXN_12)
     AND2:I1->O            1   0.067   0.725  a0/XLXI_1/XLXI_4/XLXI_6 (a0/XLXI_1/XLXI_4/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a0/XLXI_1/XLXI_4/XLXI_15 (a0/XLXI_1/XLXN_15)
     AND2:I1->O            1   0.067   0.725  a0/XLXI_1/XLXI_5/XLXI_6 (a0/XLXI_1/XLXI_5/XLXN_20)
     OR2:I1->O             2   0.067   0.745  a0/XLXI_1/XLXI_5/XLXI_15 (a0/XLXI_1/XLXN_17)
     XOR2:I0->O            2   0.053   0.745  a0/XLXI_1/XLXI_6/XLXI_3 (a0/XLXN_29<3>)
     AND2:I0->O            1   0.053   0.602  a0/XLXI_4/XLXI_94 (a0/XLXI_4/XLXN_67)
     OR4:I3->O             2   0.190   0.745  a0/XLXI_4/XLXI_98 (C1<3>)
     AND2:I0->O            1   0.053   0.635  d0/XLXI_3/XLXI_1/XLXI_96 (d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I2->O             8   0.157   0.445  d0/XLXI_3/XLXI_1/XLXI_98 (d0/HEX<3>)
     INV:I->O             11   0.393   0.668  d0/XLXI_4/XLXI_2 (d0/XLXI_4/ND3)
     AND4:I3->O            2   0.190   0.608  d0/XLXI_4/XLXI_7 (d0/XLXI_4/XLXN_80)
     OR4:I3->O             1   0.190   0.725  d0/XLXI_4/XLXI_6 (d0/XLXI_4/XLXN_42)
     OR2:I1->O             1   0.067   0.399  d0/XLXI_4/XLXI_30 (SEG_0_OBUF)
     OBUF:I->O                 0.000          SEG_0_OBUF (SEG<0>)
    ----------------------------------------
    Total                     13.553ns (2.083ns logic, 11.470ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'b0/pbreg'
  Total number of paths / destination ports: 954 / 7
-------------------------------------------------------------------------
Offset:              14.345ns (Levels of Logic = 18)
  Source:            num_8 (FF)
  Destination:       SEG<3> (PAD)
  Source Clock:      b0/pbreg rising

  Data Path: num_8 to SEG<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.282   0.765  num_8 (num_8)
     XOR2:I1->O            2   0.067   0.745  a0/XLXI_1/XLXI_2/XLXI_16 (a0/XLXI_1/XLXI_2/XLXN_4)
     XOR2:I0->O            2   0.053   0.745  a0/XLXI_1/XLXI_2/XLXI_2 (a0/XLXI_1/XLXI_2/XLXN_11)
     AND2:I0->O            1   0.053   0.725  a0/XLXI_1/XLXI_2/XLXI_6 (a0/XLXI_1/XLXI_2/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a0/XLXI_1/XLXI_2/XLXI_15 (a0/XLXI_1/XLXN_12)
     AND2:I1->O            1   0.067   0.725  a0/XLXI_1/XLXI_4/XLXI_6 (a0/XLXI_1/XLXI_4/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a0/XLXI_1/XLXI_4/XLXI_15 (a0/XLXI_1/XLXN_15)
     AND2:I1->O            1   0.067   0.725  a0/XLXI_1/XLXI_5/XLXI_6 (a0/XLXI_1/XLXI_5/XLXN_20)
     OR2:I1->O             2   0.067   0.745  a0/XLXI_1/XLXI_5/XLXI_15 (a0/XLXI_1/XLXN_17)
     XOR2:I0->O            2   0.053   0.745  a0/XLXI_1/XLXI_6/XLXI_3 (a0/XLXN_29<3>)
     AND2:I0->O            1   0.053   0.602  a0/XLXI_4/XLXI_94 (a0/XLXI_4/XLXN_67)
     OR4:I3->O             2   0.190   0.745  a0/XLXI_4/XLXI_98 (C1<3>)
     AND2:I0->O            1   0.053   0.635  d0/XLXI_3/XLXI_1/XLXI_96 (d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I2->O             8   0.157   0.445  d0/XLXI_3/XLXI_1/XLXI_98 (d0/HEX<3>)
     INV:I->O             11   0.393   0.668  d0/XLXI_4/XLXI_2 (d0/XLXI_4/ND3)
     AND4:I3->O            2   0.190   0.608  d0/XLXI_4/XLXI_7 (d0/XLXI_4/XLXN_80)
     OR4:I3->O             1   0.190   0.725  d0/XLXI_4/XLXI_6 (d0/XLXI_4/XLXN_42)
     OR2:I1->O             1   0.067   0.399  d0/XLXI_4/XLXI_30 (SEG_0_OBUF)
     OBUF:I->O                 0.000          SEG_0_OBUF (SEG<0>)
    ----------------------------------------
    Total                     14.345ns (2.136ns logic, 12.209ns route)
                                       (14.9% logic, 85.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'b2/pbreg'
  Total number of paths / destination ports: 86 / 7
-------------------------------------------------------------------------
Offset:              5.557ns (Levels of Logic = 7)
  Source:            num_1 (FF)
  Destination:       SEG<5> (PAD)
  Source Clock:      b2/pbreg rising

  Data Path: num_1 to SEG<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.745  num_1 (num_1)
     AND2:I0->O            1   0.053   0.602  d0/XLXI_3/XLXI_1/XLXI_84 (d0/XLXI_3/XLXI_1/XLXN_59)
     OR4:I3->O            11   0.190   0.465  d0/XLXI_3/XLXI_1/XLXI_88 (d0/HEX<1>)
     INV:I->O              8   0.393   0.771  d0/XLXI_4/XLXI_4 (d0/XLXI_4/ND1)
     AND4:I1->O            2   0.067   0.608  d0/XLXI_4/XLXI_7 (d0/XLXI_4/XLXN_80)
     OR4:I3->O             1   0.190   0.725  d0/XLXI_4/XLXI_6 (d0/XLXI_4/XLXN_42)
     OR2:I1->O             1   0.067   0.399  d0/XLXI_4/XLXI_30 (SEG_0_OBUF)
     OBUF:I->O                 0.000          SEG_0_OBUF (SEG<0>)
    ----------------------------------------
    Total                      5.557ns (1.242ns logic, 4.315ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1556 / 7
-------------------------------------------------------------------------
Delay:               14.095ns (Levels of Logic = 19)
  Source:            FuncSW<0> (PAD)
  Destination:       SEG<3> (PAD)

  Data Path: FuncSW<0> to SEG<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.000   0.811  FuncSW_0_IBUF (FuncSW_0_IBUF)
     XOR2:I0->O            2   0.053   0.745  a0/XLXI_1/XLXI_2/XLXI_16 (a0/XLXI_1/XLXI_2/XLXN_4)
     XOR2:I0->O            2   0.053   0.745  a0/XLXI_1/XLXI_2/XLXI_2 (a0/XLXI_1/XLXI_2/XLXN_11)
     AND2:I0->O            1   0.053   0.725  a0/XLXI_1/XLXI_2/XLXI_6 (a0/XLXI_1/XLXI_2/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a0/XLXI_1/XLXI_2/XLXI_15 (a0/XLXI_1/XLXN_12)
     AND2:I1->O            1   0.067   0.725  a0/XLXI_1/XLXI_4/XLXI_6 (a0/XLXI_1/XLXI_4/XLXN_20)
     OR2:I1->O             2   0.067   0.731  a0/XLXI_1/XLXI_4/XLXI_15 (a0/XLXI_1/XLXN_15)
     AND2:I1->O            1   0.067   0.725  a0/XLXI_1/XLXI_5/XLXI_6 (a0/XLXI_1/XLXI_5/XLXN_20)
     OR2:I1->O             2   0.067   0.745  a0/XLXI_1/XLXI_5/XLXI_15 (a0/XLXI_1/XLXN_17)
     XOR2:I0->O            2   0.053   0.745  a0/XLXI_1/XLXI_6/XLXI_3 (a0/XLXN_29<3>)
     AND2:I0->O            1   0.053   0.602  a0/XLXI_4/XLXI_94 (a0/XLXI_4/XLXN_67)
     OR4:I3->O             2   0.190   0.745  a0/XLXI_4/XLXI_98 (C1<3>)
     AND2:I0->O            1   0.053   0.635  d0/XLXI_3/XLXI_1/XLXI_96 (d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I2->O             8   0.157   0.445  d0/XLXI_3/XLXI_1/XLXI_98 (d0/HEX<3>)
     INV:I->O             11   0.393   0.668  d0/XLXI_4/XLXI_2 (d0/XLXI_4/ND3)
     AND4:I3->O            2   0.190   0.608  d0/XLXI_4/XLXI_7 (d0/XLXI_4/XLXN_80)
     OR4:I3->O             1   0.190   0.725  d0/XLXI_4/XLXI_6 (d0/XLXI_4/XLXN_42)
     OR2:I1->O             1   0.067   0.399  d0/XLXI_4/XLXI_30 (SEG_0_OBUF)
     OBUF:I->O                 0.000          SEG_0_OBUF (SEG<0>)
    ----------------------------------------
    Total                     14.095ns (1.840ns logic, 12.255ns route)
                                       (13.1% logic, 86.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock b0/pbreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
b0/pbreg       |    7.159|         |         |         |
b1/pbreg       |    2.475|         |         |         |
b2/pbreg       |    2.435|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock b1/pbreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
b0/pbreg       |    2.469|         |         |         |
b1/pbreg       |    7.165|         |         |         |
b2/pbreg       |    2.435|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock b2/pbreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
b0/pbreg       |    9.625|         |         |         |
b1/pbreg       |    8.833|         |         |         |
b2/pbreg       |    2.363|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.625|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m2/clk_div_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m2/clk_div_17  |    2.220|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.70 secs
 
--> 

Total memory usage is 4638704 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    5 (   0 filtered)

