// Seed: 1306439146
module module_0 #(
    parameter id_6 = 32'd30
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wand id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire _id_6;
  wire [id_6  /  id_6 : 1] id_7;
  wire id_8;
  assign id_5 = 1;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  inout logic [7:0] id_1;
  assign id_1[-1] = -1;
endmodule
