Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 11 00:26:20 2020
| Host         : DESKTOP-B2I46DP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file S1_transmission_control_sets_placed.rpt
| Design       : S1_transmission
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |              15 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               2 |            2 |
| Yes          | Yes                   | No                     |              50 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                  | S_Uart/ut0/data_packet            |                1 |              1 |
|  clk_IBUF_BUFG | S_Uart/Done_tx_string_reg_0      | rst_IBUF                          |                1 |              1 |
|  clk_IBUF_BUFG | led_do_i_1_n_0                   | rst_IBUF                          |                1 |              1 |
|  clk_IBUF_BUFG | S_Uart/ut0/bit_cnt[3]_i_1_n_0    | S_Uart/ut0/data_packet            |                2 |              4 |
|  clk_IBUF_BUFG |                                  |                                   |                2 |              5 |
|  clk_IBUF_BUFG |                                  | rst_IBUF                          |                2 |              5 |
|  clk_IBUF_BUFG | S_Uart/ut0/data_packet           | S_Uart/ut0/data_packet[8]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG | S_Uart/data_in[7]_i_2_n_0        | S_Uart/data_in[7]_i_1_n_0         |                2 |              8 |
|  clk_IBUF_BUFG |                                  | S_Uart/ut0/clk_cnt[0]_i_1_n_0     |                4 |             14 |
|  clk_IBUF_BUFG | S_Uart/count_bits_tx[31]_i_2_n_0 | S_Uart/count_bits_tx[31]_i_1_n_0  |                8 |             30 |
+----------------+----------------------------------+-----------------------------------+------------------+----------------+


