vendor_name = ModelSim
source_file = 1, C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd
source_file = 1, C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/Scan_Chain_Files/v_jtag/synthesis/v_jtag.qip
source_file = 1, C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd
source_file = 1, C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/TopLevel.vhdl
source_file = 1, C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/ff.vhdl
source_file = 1, C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/Testbench.vhdl
source_file = 1, C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/DUT.vhdl
source_file = 1, C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/seqgen.vhdl
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/HW_SequenceGenerator/Structural/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \add_instance|c|y\, add_instance|c|y, DUT, 1
instance = comp, \add_instance|b|y\, add_instance|b|y, DUT, 1
instance = comp, \add_instance|a|y\, add_instance|a|y, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
instance = comp, \output_vector[1]~I\, output_vector[1], DUT, 1
instance = comp, \output_vector[2]~I\, output_vector[2], DUT, 1
instance = comp, \output_vector[3]~I\, output_vector[3], DUT, 1
