MIG: 19:50:38 : xml_input_file: board.prj
MIG: 19:50:38 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 19:50:38 : xml_input_file: board.prj
MIG: 19:50:38 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 19:50:38 : In updateAllModelParams
MIG: 19:50:38 : ################# RUNNING MIG BATCH ###################
MIG: 19:50:38 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:50:38 : synp_flow:  -- synthesis_mode: Other
MIG: 19:50:38 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:50:38 : vivado_mode: xpg_bd
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 1
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 : isPortInterface: 0
MIG: 19:50:38 :  locked false  
MIG: 19:50:38 : HDL Language: Verilog
MIG: 19:50:38 : compInfo: true
MIG: 19:50:38 : Vivado Options xc7a200t sbg484 -1
MIG: 19:50:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:50:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:50:38 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:50:38 : I am in catch area
MIG: 19:50:38 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:50:45 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 19:50:45 : Component_Name: design_1_mig_7series_0_1
MIG: 19:50:45 : Moving design_1_mig_7series_0_1 ...
MIG: 19:50:45 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:50:45 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:50:45 : XGUI hdlLanguage: Verilog
MIG: 19:50:45 : xgui vivado_mode: xpg_bd
MIG: 19:50:45 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:50:45 : Reading /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 19:50:46 : 1
MIG: 19:50:46 : Inside fn mem: DDR3
MIG: 19:50:46 : detect_uiclk: 100000000
MIG: 19:50:46 : cntrl:  memtype: DDR3
MIG: 19:50:46 : 800
MIG: 19:50:46 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:50:46 : 
MIG: 19:50:46 : 1
MIG: 19:50:46 : 100000000
MIG: 19:50:46 : 
MIG: 19:50:46 :  polarity_value: 1
MIG: 19:50:46 : 
MIG: 19:50:46 : 
MIG: 19:50:46 : cntrl:  memtype: DDR3
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:50:46 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:50:46 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:50:46 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 19:50:46 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:50:46 : 2
MIG: 19:50:46 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 19:50:46 : 16
MIG: 19:50:46 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 19:50:46 : 2
MIG: 19:50:46 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 19:50:46 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: ECC ==> OFF
MIG: 19:50:46 : 16
MIG: 19:50:46 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 19:50:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:50:46 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:50:46 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:50:46 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:50:46 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:50:46 : 15
MIG: 19:50:46 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 19:50:46 : 29
MIG: 19:50:46 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 19:50:46 : 0
MIG: 19:50:46 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:50:46 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:50:46 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:50:46 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 19:50:46 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:50:46 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 19:50:46 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:50:46 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:50:46 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:50:46 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:50:46 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:50:46 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:50:46 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 19:50:46 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 19:50:46 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:50:46 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:50:46 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:50:46 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:50:46 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:50:46 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 19:50:46 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:50:46 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 19:50:46 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 19:50:46 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:50:46 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:50:46 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:50:46 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:50:46 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:50:46 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:50:46 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:50:46 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 19:50:46 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:50:46 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 19:50:46 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:50:46 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 19:50:46 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 19:50:46 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 19:50:46 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:50:46 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:50:46 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:50:46 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:50:46 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:50:46 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:50:46 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 19:50:46 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 19:50:46 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:50:46 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 19:50:46 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:50:46 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 19:50:46 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 19:50:46 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 19:50:46 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 19:50:46 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 19:50:46 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:50:46 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 19:50:46 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 19:50:46 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:50:46 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 19:50:46 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 19:50:46 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 19:50:46 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 19:50:46 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 19:50:46 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 19:50:46 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:50:46 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:50:46 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:50:46 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:50:46 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:50:46 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 19:50:46 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 19:50:46 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:50:46 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:50:46 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:50:46 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:50:46 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:50:46 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:50:46 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:50:46 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:50:46 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:50:46 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:50:46 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:50:46 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:50:46 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 19:50:46 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 19:50:46 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 19:50:46 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:50:46 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:50:46 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 19:50:46 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:50:46 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:50:46 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:50:46 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:50:46 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:50:46 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:50:46 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:50:46 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:50:46 : 4
MIG: 19:50:46 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:50:46 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:50:46 : 2
MIG: 19:50:46 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 19:50:46 : 536870912
MIG: 19:50:46 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 19:50:46 : 29
MIG: 19:50:46 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 19:50:46 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:50:46 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:50:46 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:50:46 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:50:46 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:50:46 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:50:46 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:50:46 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:50:46 : 
MIG: 19:50:46 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:50:46 : 
MIG: 19:50:46 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:50:46 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 19:50:46 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 19:50:46 : NOBUF
MIG: 19:50:46 : NONE
MIG: 19:50:46 : 
MIG: 19:50:46 : Same Interface
MIG: 19:52:03 : Running synthesis.xit
MIG: 19:52:03 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:52:03 : ERR:     <Version>2.1</Version> <==>     <Version>4.0</Version> 
MIG: 19:52:03 : ################# RUNNING MIG BATCH ###################
MIG: 19:52:03 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:52:03 : synp_flow:  -- synthesis_mode: Other
MIG: 19:52:03 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:52:03 : vivado_mode: xpg_bd
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 1
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 : isPortInterface: 0
MIG: 19:52:03 :  locked false  
MIG: 19:52:03 : HDL Language: Verilog
MIG: 19:52:03 : compInfo: false
MIG: 19:52:03 : Vivado Options xc7a200t sbg484 -1
MIG: 19:52:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:52:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:52:03 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:52:03 : I am in catch area
MIG: 19:52:03 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:52:10 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 19:52:10 : Component_Name: design_1_mig_7series_0_1
MIG: 19:52:10 : Moving design_1_mig_7series_0_1 ...
MIG: 19:52:10 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:52:10 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:52:10 : Running vlog_synth_rpr.xit
MIG: 19:52:10 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:52:10 : ERR:     <Version>2.1</Version> <==>     <Version>4.0</Version> 
MIG: 19:52:10 : ################# RUNNING MIG BATCH ###################
MIG: 19:52:10 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:52:10 : synp_flow:  -- synthesis_mode: Other
MIG: 19:52:10 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:52:10 : vivado_mode: xpg_bd
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 1
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 : isPortInterface: 0
MIG: 19:52:10 :  locked false  
MIG: 19:52:10 : HDL Language: Verilog
MIG: 19:52:10 : compInfo: false
MIG: 19:52:10 : Vivado Options xc7a200t sbg484 -1
MIG: 19:52:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:52:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:52:10 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:52:10 : I am in catch area
MIG: 19:52:10 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:52:18 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 19:52:18 : Component_Name: design_1_mig_7series_0_1
MIG: 19:52:18 : Moving design_1_mig_7series_0_1 ...
MIG: 19:52:18 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:52:18 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:52:18 : Running simulation.xit
MIG: 19:52:18 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:52:18 : ERR:     <Version>2.1</Version> <==>     <Version>4.0</Version> 
MIG: 19:52:18 : ################# RUNNING MIG BATCH ###################
MIG: 19:52:18 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:52:18 : synp_flow:  -- synthesis_mode: Other
MIG: 19:52:18 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:52:18 : vivado_mode: xpg_bd
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 1
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 : isPortInterface: 0
MIG: 19:52:18 :  locked false  
MIG: 19:52:18 : HDL Language: Verilog
MIG: 19:52:18 : compInfo: false
MIG: 19:52:18 : Vivado Options xc7a200t sbg484 -1
MIG: 19:52:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:52:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:52:18 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:52:18 : I am in catch area
MIG: 19:52:18 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:52:26 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 19:52:26 : Component_Name: design_1_mig_7series_0_1
MIG: 19:52:26 : Moving design_1_mig_7series_0_1 ...
MIG: 19:52:26 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:52:26 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:52:26 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:52:26 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:52:26 : ERR:     <Version>2.1</Version> <==>     <Version>4.0</Version> 
MIG: 19:52:26 : ################# RUNNING MIG BATCH ###################
MIG: 19:52:26 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:52:26 : synp_flow:  -- synthesis_mode: Other
MIG: 19:52:26 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:52:26 : vivado_mode: xpg_bd
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 1
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 : isPortInterface: 0
MIG: 19:52:26 :  locked false  
MIG: 19:52:26 : HDL Language: Verilog
MIG: 19:52:26 : compInfo: false
MIG: 19:52:26 : Vivado Options xc7a200t sbg484 -1
MIG: 19:52:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:52:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:52:26 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:52:26 : I am in catch area
MIG: 19:52:26 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:52:34 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 19:52:34 : Component_Name: design_1_mig_7series_0_1
MIG: 19:52:34 : Moving design_1_mig_7series_0_1 ...
MIG: 19:52:34 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:52:34 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:52:34 : Running implementation.xit
MIG: 19:52:34 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:52:34 : ERR:     <Version>2.1</Version> <==>     <Version>4.0</Version> 
MIG: 19:52:34 : ################# RUNNING MIG BATCH ###################
MIG: 19:52:34 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:52:34 : synp_flow:  -- synthesis_mode: Other
MIG: 19:52:34 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:52:34 : vivado_mode: xpg_bd
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 1
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 : isPortInterface: 0
MIG: 19:52:34 :  locked false  
MIG: 19:52:34 : HDL Language: Verilog
MIG: 19:52:34 : compInfo: false
MIG: 19:52:34 : Vivado Options xc7a200t sbg484 -1
MIG: 19:52:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:52:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:52:34 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:52:34 : I am in catch area
MIG: 19:52:34 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:52:42 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 19:52:42 : Component_Name: design_1_mig_7series_0_1
MIG: 19:52:42 : Moving design_1_mig_7series_0_1 ...
MIG: 19:52:42 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:52:42 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:51:07 : xml_input_file: board.prj
MIG: 15:51:07 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 15:51:07 : xml_input_file: board.prj
MIG: 15:51:07 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 15:51:07 : xml_input_file: board.prj
MIG: 15:51:07 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 15:51:07 : In updateAllModelParams
MIG: 15:51:07 : XGUI hdlLanguage: Verilog
MIG: 15:51:07 : xgui vivado_mode: xpg_bd
MIG: 15:51:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:51:07 : Reading /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 15:51:08 : 
MIG: 15:51:08 : Inside fn mem: DDR3
MIG: 15:51:08 : detect_uiclk: 100000000
MIG: 15:51:08 : cntrl:  memtype: DDR3
MIG: 15:51:08 : 
MIG: 15:51:08 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:51:08 : 
MIG: 15:51:08 : 
MIG: 15:51:08 : 
MIG: 15:51:08 : 
MIG: 15:51:08 :  polarity_value: 1
MIG: 15:51:08 : 
MIG: 15:51:08 : 
MIG: 15:51:08 : cntrl:  memtype: DDR3
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:51:08 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:51:08 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:51:08 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 15:51:08 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 15:51:08 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: ECC ==> OFF
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 15:51:08 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:51:08 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:51:08 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:51:08 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:51:08 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:51:08 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:51:08 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:51:08 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:51:08 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:51:08 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:51:08 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:51:08 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:51:08 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:51:08 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:51:08 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:51:08 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:51:08 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:51:08 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:51:08 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:51:08 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:51:08 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:51:08 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:51:08 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:51:08 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:51:08 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:51:08 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:51:08 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:51:08 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:51:08 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:51:08 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:51:08 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:51:08 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:51:08 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:51:08 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:51:08 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 15:51:08 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:51:08 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 15:51:08 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:51:08 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:51:08 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 15:51:08 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 15:51:08 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:51:08 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:51:08 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:51:08 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:51:08 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:51:08 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:51:08 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:51:08 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:51:08 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:51:08 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 15:51:08 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:51:08 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 15:51:08 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 15:51:08 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 15:51:08 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 15:51:08 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 15:51:08 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:51:08 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 15:51:08 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 15:51:08 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:51:08 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 15:51:08 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 15:51:08 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 15:51:08 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 15:51:08 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 15:51:08 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 15:51:08 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:51:08 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:51:08 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:51:08 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:51:08 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:51:08 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:51:08 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:51:08 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:51:08 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:51:08 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:51:08 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:51:08 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:51:08 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:51:08 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:51:08 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:51:08 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:51:08 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:51:08 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:51:08 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:51:08 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 15:51:08 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 15:51:08 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:51:08 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:51:08 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:51:08 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 15:51:08 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:51:08 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:51:08 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:51:08 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:51:08 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:51:08 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:51:08 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:51:08 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:51:08 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 15:51:08 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:51:08 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:51:08 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:51:08 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:51:08 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:51:08 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:51:08 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:51:08 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:51:08 : 
MIG: 15:51:08 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:51:08 : 
MIG: 15:51:08 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:51:08 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:51:08 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:51:08 : 
MIG: 15:51:08 : 
MIG: 15:51:08 : 
MIG: 15:51:08 : Same Interface
MIG: 15:51:08 : xml_input_file: board.prj
MIG: 15:51:08 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 16:15:41 : xml_input_file: board.prj
MIG: 16:15:41 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 16:15:41 : xml_input_file: board.prj
MIG: 16:15:41 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 16:51:38 : Running synthesis.xit
MIG: 16:51:38 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:51:38 : ERR:     <Version>2.1</Version> <==>     <Version>4.0</Version> 
MIG: 16:51:38 : ################# RUNNING MIG BATCH ###################
MIG: 16:51:38 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:51:38 : synp_flow:  -- synthesis_mode: Other
MIG: 16:51:38 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:51:38 : vivado_mode: xpg_bd
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 1
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 : isPortInterface: 0
MIG: 16:51:38 :  locked false  
MIG: 16:51:38 : HDL Language: Verilog
MIG: 16:51:38 : compInfo: false
MIG: 16:51:38 : Vivado Options xc7a200t sbg484 -1
MIG: 16:51:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:51:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:51:38 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:51:38 : I am in catch area
MIG: 16:51:38 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:51:46 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 16:51:46 : Component_Name: design_1_mig_7series_0_1
MIG: 16:51:46 : Moving design_1_mig_7series_0_1 ...
MIG: 16:51:46 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:51:46 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:51:46 : Running vlog_synth_rpr.xit
MIG: 16:51:46 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:51:46 : ERR:     <Version>2.1</Version> <==>     <Version>4.0</Version> 
MIG: 16:51:46 : ################# RUNNING MIG BATCH ###################
MIG: 16:51:46 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:51:46 : synp_flow:  -- synthesis_mode: Other
MIG: 16:51:46 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:51:46 : vivado_mode: xpg_bd
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 1
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 : isPortInterface: 0
MIG: 16:51:46 :  locked false  
MIG: 16:51:46 : HDL Language: Verilog
MIG: 16:51:46 : compInfo: false
MIG: 16:51:46 : Vivado Options xc7a200t sbg484 -1
MIG: 16:51:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:51:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:51:46 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:51:46 : I am in catch area
MIG: 16:51:46 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:51:53 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 16:51:53 : Component_Name: design_1_mig_7series_0_1
MIG: 16:51:53 : Moving design_1_mig_7series_0_1 ...
MIG: 16:51:53 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:51:53 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:51:54 : Running simulation.xit
MIG: 16:51:54 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:51:54 : ERR:     <Version>2.1</Version> <==>     <Version>4.0</Version> 
MIG: 16:51:54 : ################# RUNNING MIG BATCH ###################
MIG: 16:51:54 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:51:54 : synp_flow:  -- synthesis_mode: Other
MIG: 16:51:54 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:51:54 : vivado_mode: xpg_bd
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 1
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 : isPortInterface: 0
MIG: 16:51:54 :  locked false  
MIG: 16:51:54 : HDL Language: Verilog
MIG: 16:51:54 : compInfo: false
MIG: 16:51:54 : Vivado Options xc7a200t sbg484 -1
MIG: 16:51:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:51:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:51:54 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:51:54 : I am in catch area
MIG: 16:51:54 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:52:01 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 16:52:01 : Component_Name: design_1_mig_7series_0_1
MIG: 16:52:01 : Moving design_1_mig_7series_0_1 ...
MIG: 16:52:01 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:52:01 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:52:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:52:01 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:52:01 : ERR:     <Version>2.1</Version> <==>     <Version>4.0</Version> 
MIG: 16:52:01 : ################# RUNNING MIG BATCH ###################
MIG: 16:52:01 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:52:01 : synp_flow:  -- synthesis_mode: Other
MIG: 16:52:01 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:52:01 : vivado_mode: xpg_bd
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 1
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 : isPortInterface: 0
MIG: 16:52:01 :  locked false  
MIG: 16:52:01 : HDL Language: Verilog
MIG: 16:52:01 : compInfo: false
MIG: 16:52:01 : Vivado Options xc7a200t sbg484 -1
MIG: 16:52:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:52:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:52:01 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:52:01 : I am in catch area
MIG: 16:52:01 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:52:09 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 16:52:09 : Component_Name: design_1_mig_7series_0_1
MIG: 16:52:09 : Moving design_1_mig_7series_0_1 ...
MIG: 16:52:09 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:52:09 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:52:09 : Running implementation.xit
MIG: 16:52:09 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:52:09 : ERR:     <Version>2.1</Version> <==>     <Version>4.0</Version> 
MIG: 16:52:09 : ################# RUNNING MIG BATCH ###################
MIG: 16:52:09 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:52:09 : synp_flow:  -- synthesis_mode: Other
MIG: 16:52:09 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:52:09 : vivado_mode: xpg_bd
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 1
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 : isPortInterface: 0
MIG: 16:52:09 :  locked false  
MIG: 16:52:09 : HDL Language: Verilog
MIG: 16:52:09 : compInfo: false
MIG: 16:52:09 : Vivado Options xc7a200t sbg484 -1
MIG: 16:52:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:52:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:52:09 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:52:09 : I am in catch area
MIG: 16:52:09 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:52:16 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 16:52:16 : Component_Name: design_1_mig_7series_0_1
MIG: 16:52:16 : Moving design_1_mig_7series_0_1 ...
MIG: 16:52:16 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:52:16 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:57:08 : Running customizer.xit
MIG: 16:57:08 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 16:57:08 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-19302-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 16:57:08 : synp_flow:  -- synthesis_mode: Other
MIG: 16:57:08 : outputDirectory: /home/akayashima/.Xil/Vivado-19302-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 16:57:08 : vivado_mode: xpg_bd
MIG: 16:57:08 :  locked false  
MIG: 16:57:08 : HDL Language: Verilog
MIG: 16:57:08 : compInfo: false
MIG: 16:57:08 : Vivado Options xc7a200t sbg484 -1
MIG: 16:57:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:57:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:57:08 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:57:08 : I am in catch area
MIG: 16:57:08 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-19302-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-19302-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:04:32 : Prasad before: xmlPropertyPrj -- board.prj
MIG: 17:04:32 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 17:04:32 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-19302-bluewater02/coregen/design_1_mig_7series_0_1/mig_a.prj
MIG: 17:04:32 : Component_Name: design_1_mig_7series_0_1
MIG: 17:04:32 : Moving design_1_mig_7series_0_1 ...
MIG: 17:04:32 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:04:32 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:04:32 : Sending back 0
MIG: 17:04:32 : xml_input_file: mig_a.prj
MIG: 17:04:32 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 17:04:32 : xml_input_file: mig_a.prj
MIG: 17:04:32 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 17:04:32 : In updateAllModelParams
MIG: 17:04:32 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:04:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:04:32 : XGUI hdlLanguage: Verilog
MIG: 17:04:32 : xgui vivado_mode: xpg_bd
MIG: 17:04:32 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:04:32 : Reading /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 17:04:33 : 
MIG: 17:04:33 : Inside fn mem: DDR3
MIG: 17:04:33 : detect_uiclk: 100000000
MIG: 17:04:33 : cntrl:  memtype: DDR3
MIG: 17:04:33 : 
MIG: 17:04:33 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:04:33 : 
MIG: 17:04:33 : 
MIG: 17:04:33 : 
MIG: 17:04:33 : 
MIG: 17:04:33 :  polarity_value: 0
MIG: 17:04:33 : ACTIVE_HIGH
MIG: 17:04:33 : 
MIG: 17:04:33 : cntrl:  memtype: DDR3
MIG: 17:04:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 17:04:33 : TRUE
MIG: 17:04:33 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 17:04:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 17:04:33 : 
MIG: 17:04:33 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 17:04:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 17:04:33 : 
MIG: 17:04:33 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 17:04:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 17:04:33 : 
MIG: 17:04:33 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 17:04:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 17:04:33 : 
MIG: 17:04:33 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 17:04:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 17:04:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 17:04:33 : 200000000
MIG: 17:04:33 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 17:04:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 17:04:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 17:04:33 : 800000000
MIG: 17:04:33 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 17:04:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 17:04:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 17:04:33 : 800000000
MIG: 17:04:33 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 17:04:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 17:04:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 17:04:33 : 800000000
MIG: 17:04:33 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 17:04:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 17:04:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 17:04:33 : 800000000
MIG: 17:04:33 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:04:33 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:04:33 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:04:33 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:04:33 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:04:33 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: ECC ==> OFF
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:04:33 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:04:33 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:04:33 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:04:33 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:04:33 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:04:33 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:04:33 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:04:33 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:04:33 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:04:33 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:04:33 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:04:33 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:04:33 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:04:33 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:04:33 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:04:33 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:04:33 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:04:33 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:04:33 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:04:33 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:04:33 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:04:33 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:04:33 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 17:04:33 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 17:04:33 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:04:33 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:04:33 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:04:33 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:04:33 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:04:33 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:04:33 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:04:33 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:04:33 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:04:33 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 17:04:33 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 17:04:33 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 17:04:33 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 17:04:33 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 17:04:33 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 17:04:33 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 17:04:33 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 17:04:33 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 17:04:33 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 17:04:33 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:04:33 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 17:04:33 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:04:33 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:04:33 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:04:33 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:04:33 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:04:33 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:04:33 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:04:33 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:04:33 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:04:33 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:04:33 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:04:33 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:04:33 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:04:33 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:04:33 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:04:33 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 17:04:33 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:04:33 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 17:04:33 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 17:04:33 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 17:04:33 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 17:04:33 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 17:04:33 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:04:33 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 17:04:33 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 17:04:33 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:04:33 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 17:04:33 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 17:04:33 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 17:04:33 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 17:04:33 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 17:04:33 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 17:04:33 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:04:33 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:04:33 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:04:33 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:04:33 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:04:33 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:04:33 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:04:33 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:04:33 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:04:33 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:04:33 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:04:33 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:04:33 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:04:33 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:04:33 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:04:33 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:04:33 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:04:33 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:04:33 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:04:33 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 17:04:33 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 17:04:33 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 17:04:33 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 17:04:33 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:04:33 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 17:04:33 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:04:33 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:04:33 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:04:33 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:04:33 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:04:33 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:04:33 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:04:33 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:04:33 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:04:33 : TRUE
MIG: 17:04:33 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:04:33 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:04:33 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:04:33 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:04:33 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:04:33 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:04:33 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:04:33 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:04:33 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:04:33 : 
MIG: 17:04:33 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:04:33 : 
MIG: 17:04:33 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:04:33 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:04:33 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 17:04:33 : SINGLE
MIG: 17:04:33 : NOBUF
MIG: 17:04:33 : 
MIG: 17:04:33 : Same Interface
MIG: 17:05:16 : Running customizer.xit
MIG: 17:05:16 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 17:05:16 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-19302-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 17:05:16 : synp_flow:  -- synthesis_mode: Other
MIG: 17:05:16 : outputDirectory: /home/akayashima/.Xil/Vivado-19302-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 17:05:16 : vivado_mode: xpg_bd
MIG: 17:05:16 :  locked false  
MIG: 17:05:16 : HDL Language: Verilog
MIG: 17:05:16 : compInfo: false
MIG: 17:05:16 : Vivado Options xc7a200t sbg484 -1
MIG: 17:05:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:05:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:05:16 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:05:16 : I am in catch area
MIG: 17:05:16 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-19302-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-19302-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:05:53 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 17:05:53 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 17:05:53 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-19302-bluewater02/coregen/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:05:53 : Component_Name: design_1_mig_7series_0_1
MIG: 17:05:53 : Moving design_1_mig_7series_0_1 ...
MIG: 17:05:53 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:05:53 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:05:53 : Sending back 0
MIG: 17:05:54 : xml_input_file: mig_b.prj
MIG: 17:05:54 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:05:54 : xml_input_file: mig_b.prj
MIG: 17:05:54 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:05:54 : In updateAllModelParams
MIG: 17:05:54 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:05:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:05:54 : XGUI hdlLanguage: Verilog
MIG: 17:05:54 : xgui vivado_mode: xpg_bd
MIG: 17:05:54 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:05:54 : Reading /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 17:05:54 : 
MIG: 17:05:54 : Inside fn mem: DDR3
MIG: 17:05:54 : detect_uiclk: 100000000
MIG: 17:05:54 : cntrl:  memtype: DDR3
MIG: 17:05:54 : 
MIG: 17:05:54 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:05:54 : 
MIG: 17:05:54 : 
MIG: 17:05:54 : 
MIG: 17:05:54 : 
MIG: 17:05:54 :  polarity_value: 0
MIG: 17:05:54 : 
MIG: 17:05:54 : 
MIG: 17:05:54 : cntrl:  memtype: DDR3
MIG: 17:05:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 17:05:54 : 
MIG: 17:05:54 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 17:05:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 17:05:54 : 
MIG: 17:05:54 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 17:05:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 17:05:54 : 
MIG: 17:05:54 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 17:05:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 17:05:54 : 
MIG: 17:05:54 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 17:05:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 17:05:54 : 
MIG: 17:05:54 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 17:05:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 17:05:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 17:05:54 : 
MIG: 17:05:54 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 17:05:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 17:05:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 17:05:54 : 
MIG: 17:05:54 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 17:05:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 17:05:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 17:05:54 : 
MIG: 17:05:54 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 17:05:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 17:05:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 17:05:54 : 
MIG: 17:05:54 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 17:05:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 17:05:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 17:05:54 : 
MIG: 17:05:54 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:05:54 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:05:54 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:05:54 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:05:54 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:05:54 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: ECC ==> OFF
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:05:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:05:54 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:05:54 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:05:54 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:05:54 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:05:54 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:05:54 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:05:54 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:05:54 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:05:54 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:05:54 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:05:54 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:05:54 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:05:54 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:05:54 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:05:54 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:05:54 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:05:54 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:05:54 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:05:54 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:05:54 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:05:54 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:05:54 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 17:05:54 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 17:05:54 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:05:54 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:05:54 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:05:54 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:05:54 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:05:54 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:05:54 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:05:54 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:05:54 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:05:54 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 17:05:54 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 17:05:54 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 17:05:54 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 17:05:54 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 17:05:54 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 17:05:54 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 17:05:54 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 17:05:54 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 17:05:54 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 17:05:54 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:05:54 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 17:05:54 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:05:54 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:05:54 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:05:54 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:05:54 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:05:54 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:05:54 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:05:54 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:05:54 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:05:54 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:05:54 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:05:54 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:05:54 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:05:54 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:05:54 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:05:54 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 17:05:54 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:05:54 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 17:05:54 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 17:05:54 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 17:05:54 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 17:05:54 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 17:05:54 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:05:54 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 17:05:54 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 17:05:54 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:05:54 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 17:05:54 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 17:05:54 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 17:05:54 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 17:05:54 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 17:05:54 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 17:05:54 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:05:54 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:05:54 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:05:54 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:05:54 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:05:54 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:05:54 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:05:54 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:05:54 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:05:54 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:05:54 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:05:54 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:05:54 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:05:54 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:05:54 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:05:54 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:05:54 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:05:54 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:05:54 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:05:54 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 17:05:54 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 17:05:54 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 17:05:54 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 17:05:54 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:05:54 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 17:05:54 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:05:54 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:05:54 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:05:54 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:05:54 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:05:54 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:05:54 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:05:54 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:05:54 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:05:54 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:05:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:05:54 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:05:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:05:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:05:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:05:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:05:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:05:54 : 
MIG: 17:05:54 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:05:54 : 
MIG: 17:05:54 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:05:54 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:05:54 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 17:05:54 : 
MIG: 17:05:54 : 
MIG: 17:05:54 : 
MIG: 17:05:54 : Same Interface
MIG: 17:08:41 : Running synthesis.xit
MIG: 17:08:41 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:08:41 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:08:42 : Running vlog_synth_rpr.xit
MIG: 17:08:42 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:08:42 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:08:42 : Running simulation.xit
MIG: 17:08:42 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:08:42 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:08:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:08:42 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:08:42 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:08:42 : Running implementation.xit
MIG: 17:08:42 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:08:42 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:08:50 : Running synthesis.xit
MIG: 18:08:50 : ################# RUNNING MIG BATCH ###################
MIG: 18:08:50 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:08:50 : synp_flow:  -- synthesis_mode: Other
MIG: 18:08:50 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:08:50 : vivado_mode: xpg_bd
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 1
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 : isPortInterface: 0
MIG: 18:08:50 :  locked false  
MIG: 18:08:50 : HDL Language: Verilog
MIG: 18:08:50 : compInfo: false
MIG: 18:08:50 : Vivado Options xc7a200t sbg484 -1
MIG: 18:08:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:08:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:08:50 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:08:50 : I am in catch area
MIG: 18:08:50 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:08:58 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:08:58 : Component_Name: design_1_mig_7series_0_1
MIG: 18:08:58 : Moving design_1_mig_7series_0_1 ...
MIG: 18:08:58 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:08:58 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:08:58 : Running vlog_synth_rpr.xit
MIG: 18:08:58 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:08:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:08:58 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:08:58 : ################# RUNNING MIG BATCH ###################
MIG: 18:08:58 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:08:58 : synp_flow:  -- synthesis_mode: Other
MIG: 18:08:58 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:08:58 : vivado_mode: xpg_bd
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 1
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 : isPortInterface: 0
MIG: 18:08:58 :  locked false  
MIG: 18:08:58 : HDL Language: Verilog
MIG: 18:08:58 : compInfo: false
MIG: 18:08:58 : Vivado Options xc7a200t sbg484 -1
MIG: 18:08:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:08:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:08:58 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:08:58 : I am in catch area
MIG: 18:08:58 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:09:05 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:09:05 : Component_Name: design_1_mig_7series_0_1
MIG: 18:09:05 : Moving design_1_mig_7series_0_1 ...
MIG: 18:09:05 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:09:05 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:09:05 : Running simulation.xit
MIG: 18:09:05 : ################# RUNNING MIG BATCH ###################
MIG: 18:09:05 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:09:05 : synp_flow:  -- synthesis_mode: Other
MIG: 18:09:05 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:09:05 : vivado_mode: xpg_bd
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 1
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 : isPortInterface: 0
MIG: 18:09:05 :  locked false  
MIG: 18:09:05 : HDL Language: Verilog
MIG: 18:09:05 : compInfo: false
MIG: 18:09:05 : Vivado Options xc7a200t sbg484 -1
MIG: 18:09:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:09:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:09:05 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:09:05 : I am in catch area
MIG: 18:09:05 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:09:13 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:09:13 : Component_Name: design_1_mig_7series_0_1
MIG: 18:09:13 : Moving design_1_mig_7series_0_1 ...
MIG: 18:09:13 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:09:13 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:09:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:09:13 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:09:13 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:09:13 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:09:13 : ################# RUNNING MIG BATCH ###################
MIG: 18:09:13 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:09:13 : synp_flow:  -- synthesis_mode: Other
MIG: 18:09:13 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:09:13 : vivado_mode: xpg_bd
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 1
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 : isPortInterface: 0
MIG: 18:09:13 :  locked false  
MIG: 18:09:13 : HDL Language: Verilog
MIG: 18:09:13 : compInfo: false
MIG: 18:09:13 : Vivado Options xc7a200t sbg484 -1
MIG: 18:09:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:09:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:09:13 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:09:13 : I am in catch area
MIG: 18:09:13 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:09:20 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:09:20 : Component_Name: design_1_mig_7series_0_1
MIG: 18:09:20 : Moving design_1_mig_7series_0_1 ...
MIG: 18:09:20 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:09:20 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:09:20 : Running implementation.xit
MIG: 18:09:20 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:09:20 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:09:20 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:09:20 : ################# RUNNING MIG BATCH ###################
MIG: 18:09:20 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:09:20 : synp_flow:  -- synthesis_mode: Other
MIG: 18:09:20 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:09:20 : vivado_mode: xpg_bd
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 1
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 : isPortInterface: 0
MIG: 18:09:20 :  locked false  
MIG: 18:09:20 : HDL Language: Verilog
MIG: 18:09:20 : compInfo: false
MIG: 18:09:20 : Vivado Options xc7a200t sbg484 -1
MIG: 18:09:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:09:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:09:20 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:09:20 : I am in catch area
MIG: 18:09:20 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:09:28 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:09:28 : Component_Name: design_1_mig_7series_0_1
MIG: 18:09:28 : Moving design_1_mig_7series_0_1 ...
MIG: 18:09:28 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:09:28 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:10:00 : Running synthesis.xit
MIG: 19:10:00 : ################# RUNNING MIG BATCH ###################
MIG: 19:10:00 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:10:00 : synp_flow:  -- synthesis_mode: Other
MIG: 19:10:00 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:10:00 : vivado_mode: xpg_bd
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 1
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 : isPortInterface: 0
MIG: 19:10:00 :  locked false  
MIG: 19:10:00 : HDL Language: Verilog
MIG: 19:10:00 : compInfo: false
MIG: 19:10:00 : Vivado Options xc7a200t sbg484 -1
MIG: 19:10:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:10:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:10:00 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:10:00 : I am in catch area
MIG: 19:10:00 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:10:07 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:10:07 : Component_Name: design_1_mig_7series_0_1
MIG: 19:10:07 : Moving design_1_mig_7series_0_1 ...
MIG: 19:10:07 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:10:07 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:10:08 : Running vlog_synth_rpr.xit
MIG: 19:10:08 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:10:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:10:08 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:10:08 : ################# RUNNING MIG BATCH ###################
MIG: 19:10:08 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:10:08 : synp_flow:  -- synthesis_mode: Other
MIG: 19:10:08 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:10:08 : vivado_mode: xpg_bd
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 1
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 : isPortInterface: 0
MIG: 19:10:08 :  locked false  
MIG: 19:10:08 : HDL Language: Verilog
MIG: 19:10:08 : compInfo: false
MIG: 19:10:08 : Vivado Options xc7a200t sbg484 -1
MIG: 19:10:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:10:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:10:08 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:10:08 : I am in catch area
MIG: 19:10:08 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:10:15 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:10:15 : Component_Name: design_1_mig_7series_0_1
MIG: 19:10:15 : Moving design_1_mig_7series_0_1 ...
MIG: 19:10:15 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:10:15 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:10:15 : Running simulation.xit
MIG: 19:10:15 : ################# RUNNING MIG BATCH ###################
MIG: 19:10:15 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:10:15 : synp_flow:  -- synthesis_mode: Other
MIG: 19:10:15 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:10:15 : vivado_mode: xpg_bd
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 1
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 : isPortInterface: 0
MIG: 19:10:15 :  locked false  
MIG: 19:10:15 : HDL Language: Verilog
MIG: 19:10:15 : compInfo: false
MIG: 19:10:15 : Vivado Options xc7a200t sbg484 -1
MIG: 19:10:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:10:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:10:15 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:10:15 : I am in catch area
MIG: 19:10:15 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:10:23 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:10:23 : Component_Name: design_1_mig_7series_0_1
MIG: 19:10:23 : Moving design_1_mig_7series_0_1 ...
MIG: 19:10:23 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:10:23 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:10:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:10:23 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:10:23 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:10:23 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:10:23 : ################# RUNNING MIG BATCH ###################
MIG: 19:10:23 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:10:23 : synp_flow:  -- synthesis_mode: Other
MIG: 19:10:23 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:10:23 : vivado_mode: xpg_bd
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 1
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 : isPortInterface: 0
MIG: 19:10:23 :  locked false  
MIG: 19:10:23 : HDL Language: Verilog
MIG: 19:10:23 : compInfo: false
MIG: 19:10:23 : Vivado Options xc7a200t sbg484 -1
MIG: 19:10:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:10:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:10:23 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:10:23 : I am in catch area
MIG: 19:10:23 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:10:30 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:10:30 : Component_Name: design_1_mig_7series_0_1
MIG: 19:10:30 : Moving design_1_mig_7series_0_1 ...
MIG: 19:10:30 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:10:30 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:10:30 : Running implementation.xit
MIG: 19:10:30 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:10:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:10:30 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:10:30 : ################# RUNNING MIG BATCH ###################
MIG: 19:10:30 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:10:30 : synp_flow:  -- synthesis_mode: Other
MIG: 19:10:30 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:10:30 : vivado_mode: xpg_bd
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 1
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 : isPortInterface: 0
MIG: 19:10:30 :  locked false  
MIG: 19:10:30 : HDL Language: Verilog
MIG: 19:10:30 : compInfo: false
MIG: 19:10:30 : Vivado Options xc7a200t sbg484 -1
MIG: 19:10:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:10:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:10:30 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:10:30 : I am in catch area
MIG: 19:10:30 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:10:38 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:10:38 : Component_Name: design_1_mig_7series_0_1
MIG: 19:10:38 : Moving design_1_mig_7series_0_1 ...
MIG: 19:10:38 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:10:38 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:29:04 : xml_input_file: board.prj
MIG: 19:29:04 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 19:29:04 : xml_input_file: mig_b.prj
MIG: 19:29:04 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:29:05 : xml_input_file: mig_b.prj
MIG: 19:29:05 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:33:54 : Running synthesis.xit
MIG: 19:33:54 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:33:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:33:54 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:33:54 : ################# RUNNING MIG BATCH ###################
MIG: 19:33:54 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:33:54 : synp_flow:  -- synthesis_mode: Other
MIG: 19:33:54 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:33:54 : vivado_mode: xpg_bd
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 1
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 : isPortInterface: 0
MIG: 19:33:54 :  locked false  
MIG: 19:33:54 : HDL Language: Verilog
MIG: 19:33:54 : compInfo: false
MIG: 19:33:54 : Vivado Options xc7a200t sbg484 -1
MIG: 19:33:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:33:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:33:54 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:33:54 : I am in catch area
MIG: 19:33:54 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:34:01 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:34:01 : Component_Name: design_1_mig_7series_0_1
MIG: 19:34:01 : Moving design_1_mig_7series_0_1 ...
MIG: 19:34:01 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:34:01 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:34:02 : Running vlog_synth_rpr.xit
MIG: 19:34:02 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:34:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:34:02 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:34:02 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:02 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:34:02 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:02 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:34:02 : vivado_mode: xpg_bd
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 1
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 : isPortInterface: 0
MIG: 19:34:02 :  locked false  
MIG: 19:34:02 : HDL Language: Verilog
MIG: 19:34:02 : compInfo: false
MIG: 19:34:02 : Vivado Options xc7a200t sbg484 -1
MIG: 19:34:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:34:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:34:02 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:34:02 : I am in catch area
MIG: 19:34:02 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:34:09 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:34:09 : Component_Name: design_1_mig_7series_0_1
MIG: 19:34:09 : Moving design_1_mig_7series_0_1 ...
MIG: 19:34:09 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:34:09 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:34:09 : Running simulation.xit
MIG: 19:34:09 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:34:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:34:09 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:34:09 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:09 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:34:09 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:09 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:34:09 : vivado_mode: xpg_bd
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 1
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 : isPortInterface: 0
MIG: 19:34:09 :  locked false  
MIG: 19:34:09 : HDL Language: Verilog
MIG: 19:34:09 : compInfo: false
MIG: 19:34:09 : Vivado Options xc7a200t sbg484 -1
MIG: 19:34:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:34:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:34:09 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:34:09 : I am in catch area
MIG: 19:34:09 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:34:16 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:34:16 : Component_Name: design_1_mig_7series_0_1
MIG: 19:34:16 : Moving design_1_mig_7series_0_1 ...
MIG: 19:34:16 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:34:16 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:34:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:34:17 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:34:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:34:17 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:34:17 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:17 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:34:17 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:17 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:34:17 : vivado_mode: xpg_bd
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 1
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 : isPortInterface: 0
MIG: 19:34:17 :  locked false  
MIG: 19:34:17 : HDL Language: Verilog
MIG: 19:34:17 : compInfo: false
MIG: 19:34:17 : Vivado Options xc7a200t sbg484 -1
MIG: 19:34:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:34:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:34:17 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:34:17 : I am in catch area
MIG: 19:34:17 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:34:24 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:34:24 : Component_Name: design_1_mig_7series_0_1
MIG: 19:34:24 : Moving design_1_mig_7series_0_1 ...
MIG: 19:34:24 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:34:24 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:34:24 : Running implementation.xit
MIG: 19:34:24 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:34:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:34:24 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:34:24 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:24 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:34:24 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:24 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:34:24 : vivado_mode: xpg_bd
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 1
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 :  locked false  
MIG: 19:34:24 : HDL Language: Verilog
MIG: 19:34:24 : compInfo: false
MIG: 19:34:24 : Vivado Options xc7a200t sbg484 -1
MIG: 19:34:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:34:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:34:24 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:34:24 : I am in catch area
MIG: 19:34:24 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:34:32 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:34:32 : Component_Name: design_1_mig_7series_0_1
MIG: 19:34:32 : Moving design_1_mig_7series_0_1 ...
MIG: 19:34:32 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:34:32 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:35:11 : Running customizer.xit
MIG: 19:35:11 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 19:35:11 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-2593-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 19:35:11 : synp_flow:  -- synthesis_mode: Other
MIG: 19:35:11 : outputDirectory: /home/akayashima/.Xil/Vivado-2593-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 19:35:11 : vivado_mode: xpg_bd
MIG: 19:35:11 :  locked false  
MIG: 19:35:11 : HDL Language: Verilog
MIG: 19:35:11 : compInfo: false
MIG: 19:35:11 : Vivado Options xc7a200t sbg484 -1
MIG: 19:35:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:35:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:35:11 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:35:11 : I am in catch area
MIG: 19:35:11 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-2593-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-2593-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:35:44 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 19:35:44 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 19:35:44 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-2593-bluewater02/coregen/design_1_mig_7series_0_1/mig_a.prj
MIG: 19:35:44 : Component_Name: design_1_mig_7series_0_1
MIG: 19:35:44 : Moving design_1_mig_7series_0_1 ...
MIG: 19:35:44 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:35:44 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:35:44 : Sending back 0
MIG: 19:35:45 : xml_input_file: mig_a.prj
MIG: 19:35:45 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 19:35:45 : xml_input_file: mig_a.prj
MIG: 19:35:45 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 19:35:45 : In updateAllModelParams
MIG: 19:35:45 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:35:45 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:35:45 : XGUI hdlLanguage: Verilog
MIG: 19:35:45 : xgui vivado_mode: xpg_bd
MIG: 19:35:45 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:35:45 : Reading /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 19:35:46 : 
MIG: 19:35:46 : Inside fn mem: DDR3
MIG: 19:35:46 : detect_uiclk: 100000000
MIG: 19:35:46 : cntrl:  memtype: DDR3
MIG: 19:35:46 : 
MIG: 19:35:46 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:35:46 : 
MIG: 19:35:46 : 
MIG: 19:35:46 : 
MIG: 19:35:46 : 
MIG: 19:35:46 :  polarity_value: 0
MIG: 19:35:46 : 
MIG: 19:35:46 : 
MIG: 19:35:46 : cntrl:  memtype: DDR3
MIG: 19:35:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 19:35:46 : 
MIG: 19:35:46 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 19:35:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 19:35:46 : 
MIG: 19:35:46 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 19:35:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 19:35:46 : 
MIG: 19:35:46 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 19:35:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 19:35:46 : 
MIG: 19:35:46 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 19:35:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 19:35:46 : 
MIG: 19:35:46 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 19:35:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 19:35:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 19:35:46 : 
MIG: 19:35:46 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 19:35:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 19:35:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 19:35:46 : 
MIG: 19:35:46 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 19:35:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 19:35:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 19:35:46 : 
MIG: 19:35:46 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 19:35:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 19:35:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 19:35:46 : 
MIG: 19:35:46 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 19:35:46 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 19:35:46 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 19:35:46 : 
MIG: 19:35:46 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:35:46 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:35:46 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:35:46 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 19:35:46 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 19:35:46 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: ECC ==> OFF
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 19:35:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:35:46 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:35:46 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:35:46 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:35:46 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:35:46 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:35:46 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:35:46 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 19:35:46 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:35:46 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 19:35:46 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:35:46 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:35:46 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:35:46 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:35:46 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:35:46 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:35:46 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 19:35:46 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 19:35:46 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:35:46 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:35:46 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:35:46 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:35:46 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 19:35:46 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 19:35:46 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:35:46 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 19:35:46 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 19:35:46 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:35:46 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:35:46 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:35:46 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:35:46 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:35:46 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:35:46 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 19:35:46 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 19:35:46 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 19:35:46 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 19:35:46 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 19:35:46 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 19:35:46 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 19:35:46 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 19:35:46 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 19:35:46 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 19:35:46 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:35:46 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 19:35:46 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:35:46 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 19:35:46 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:35:46 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 19:35:46 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 19:35:46 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 19:35:46 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:35:46 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:35:46 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:35:46 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:35:46 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:35:46 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:35:46 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 19:35:46 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 19:35:46 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:35:46 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 19:35:46 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:35:46 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 19:35:46 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 19:35:46 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 19:35:46 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 19:35:46 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 19:35:46 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:35:46 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 19:35:46 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 19:35:46 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:35:46 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 19:35:46 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 19:35:46 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 19:35:46 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 19:35:46 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 19:35:46 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 19:35:46 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:35:46 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:35:46 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:35:46 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:35:46 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:35:46 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 19:35:46 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 19:35:46 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:35:46 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:35:46 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:35:46 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:35:46 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:35:46 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:35:46 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:35:46 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:35:46 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:35:46 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:35:46 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:35:46 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:35:46 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 19:35:46 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 19:35:46 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 19:35:46 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 19:35:46 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:35:46 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 19:35:46 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:35:46 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:35:46 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:35:46 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:35:46 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:35:46 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:35:46 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:35:46 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:35:46 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 19:35:46 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:35:46 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:35:46 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:35:46 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:35:46 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:35:46 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:35:46 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:35:46 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:35:46 : 
MIG: 19:35:46 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:35:46 : 
MIG: 19:35:46 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:35:46 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 19:35:46 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 19:35:46 : 
MIG: 19:35:46 : 
MIG: 19:35:46 : 
MIG: 19:35:46 : Same Interface
MIG: 19:36:02 : Running synthesis.xit
MIG: 19:36:02 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:36:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:36:03 : Running vlog_synth_rpr.xit
MIG: 19:36:03 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:36:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:36:03 : Running simulation.xit
MIG: 19:36:03 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:36:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:36:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:36:03 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:36:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:36:03 : Running implementation.xit
MIG: 19:36:03 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:36:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:00:19 : xml_input_file: board.prj
MIG: 20:00:19 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 20:00:19 : xml_input_file: mig_a.prj
MIG: 20:00:19 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:00:20 : xml_input_file: mig_a.prj
MIG: 20:00:20 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:00:20 : Running customizer.xit
MIG: 20:00:20 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:00:20 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 20:00:20 : synp_flow:  -- synthesis_mode: Other
MIG: 20:00:20 : outputDirectory: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 20:00:20 : vivado_mode: xpg_bd
MIG: 20:00:20 :  locked false  
MIG: 20:00:20 : HDL Language: Verilog
MIG: 20:00:20 : compInfo: false
MIG: 20:00:20 : Vivado Options xc7a200t sbg484 -1
MIG: 20:00:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:00:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:00:20 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:00:20 : I am in catch area
MIG: 20:00:20 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 20:01:05 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 20:01:05 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 20:01:05 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/mig_b.prj
MIG: 20:01:05 : Component_Name: design_1_mig_7series_0_1
MIG: 20:01:05 : Moving design_1_mig_7series_0_1 ...
MIG: 20:01:05 : Moving design_1_mig_7series_0_1.veo ...
MIG: 20:01:05 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 20:01:05 : Sending back 0
MIG: 20:01:06 : xml_input_file: mig_b.prj
MIG: 20:01:06 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 20:01:06 : xml_input_file: mig_b.prj
MIG: 20:01:06 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 20:01:06 : In updateAllModelParams
MIG: 20:01:06 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:01:06 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:01:06 : XGUI hdlLanguage: Verilog
MIG: 20:01:06 : xgui vivado_mode: xpg_bd
MIG: 20:01:06 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:01:06 : Reading /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 20:01:07 : 
MIG: 20:01:07 : Inside fn mem: DDR3
MIG: 20:01:07 : detect_uiclk: 100000000
MIG: 20:01:07 : cntrl:  memtype: DDR3
MIG: 20:01:07 : 
MIG: 20:01:07 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:01:07 : 
MIG: 20:01:07 : 
MIG: 20:01:07 : 
MIG: 20:01:07 : 
MIG: 20:01:07 :  polarity_value: 1
MIG: 20:01:07 : ACTIVE_LOW
MIG: 20:01:07 : 
MIG: 20:01:07 : cntrl:  memtype: DDR3
MIG: 20:01:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 20:01:07 : 
MIG: 20:01:07 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 20:01:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 20:01:07 : 
MIG: 20:01:07 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 20:01:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 20:01:07 : 
MIG: 20:01:07 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 20:01:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 20:01:07 : 
MIG: 20:01:07 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 20:01:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 20:01:07 : 
MIG: 20:01:07 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 20:01:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 20:01:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 20:01:07 : 
MIG: 20:01:07 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 20:01:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 20:01:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 20:01:07 : 
MIG: 20:01:07 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 20:01:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 20:01:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 20:01:07 : 
MIG: 20:01:07 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 20:01:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 20:01:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 20:01:07 : 
MIG: 20:01:07 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 20:01:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 20:01:07 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 20:01:07 : 
MIG: 20:01:07 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:01:07 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:01:07 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:01:07 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:01:07 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:01:07 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: ECC ==> OFF
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:01:07 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:01:07 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:01:07 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:01:07 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:01:07 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:01:07 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:01:07 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:01:07 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 20:01:07 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:01:07 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:01:07 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:01:07 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:01:07 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:01:07 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:01:07 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:01:07 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:01:07 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:01:07 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:01:07 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:01:07 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:01:07 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:01:07 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:01:07 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 20:01:07 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:01:07 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:01:07 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:01:07 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:01:07 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:01:07 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:01:07 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:01:07 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:01:07 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:01:07 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:01:07 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 20:01:07 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 20:01:07 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 20:01:07 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 20:01:07 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 20:01:07 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 20:01:07 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 20:01:07 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 20:01:07 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 20:01:07 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 20:01:07 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:01:07 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 20:01:07 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:01:07 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:01:07 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:01:07 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 20:01:07 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:01:07 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:01:07 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:01:07 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:01:07 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:01:07 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:01:07 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:01:07 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:01:07 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:01:07 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:01:07 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:01:07 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:01:07 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:01:07 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 20:01:07 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 20:01:07 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 20:01:07 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 20:01:07 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 20:01:07 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:01:07 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 20:01:07 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 20:01:07 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:01:07 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 20:01:07 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 20:01:07 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 20:01:07 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 20:01:07 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 20:01:07 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 20:01:07 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:01:07 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:01:07 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:01:07 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:01:07 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:01:07 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:01:07 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:01:07 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:01:07 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:01:07 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:01:07 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:01:07 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:01:07 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:01:07 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:01:07 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:01:07 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:01:07 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:01:07 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:01:07 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:01:07 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 20:01:07 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 20:01:07 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 20:01:07 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:01:07 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:01:07 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 20:01:07 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:01:07 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:01:07 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:01:07 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:01:07 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:01:07 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:01:07 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:01:07 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:01:07 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 20:01:07 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:01:07 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:01:07 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:01:07 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:01:07 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:01:07 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:01:07 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:01:07 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:01:07 : 
MIG: 20:01:07 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:01:07 : 
MIG: 20:01:07 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:01:07 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:01:07 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:01:07 : 
MIG: 20:01:07 : 
MIG: 20:01:07 : 
MIG: 20:01:07 : Same Interface
MIG: 20:01:28 : Running customizer.xit
MIG: 20:01:28 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:01:28 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 20:01:28 : synp_flow:  -- synthesis_mode: Other
MIG: 20:01:28 : outputDirectory: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 20:01:28 : vivado_mode: xpg_bd
MIG: 20:01:28 :  locked false  
MIG: 20:01:28 : HDL Language: Verilog
MIG: 20:01:28 : compInfo: false
MIG: 20:01:28 : Vivado Options xc7a200t sbg484 -1
MIG: 20:01:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:01:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:01:28 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:01:28 : I am in catch area
MIG: 20:01:28 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 20:02:23 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 20:02:23 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 20:02:23 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:02:23 : Component_Name: design_1_mig_7series_0_1
MIG: 20:02:23 : Moving design_1_mig_7series_0_1 ...
MIG: 20:02:23 : Moving design_1_mig_7series_0_1.veo ...
MIG: 20:02:23 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 20:02:23 : Sending back 0
MIG: 20:02:24 : xml_input_file: mig_a.prj
MIG: 20:02:24 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:02:24 : xml_input_file: mig_a.prj
MIG: 20:02:24 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:02:24 : In updateAllModelParams
MIG: 20:02:24 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:02:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:02:24 : XGUI hdlLanguage: Verilog
MIG: 20:02:24 : xgui vivado_mode: xpg_bd
MIG: 20:02:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:02:24 : Reading /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 20:02:25 : 
MIG: 20:02:25 : Inside fn mem: DDR3
MIG: 20:02:25 : detect_uiclk: 100000000
MIG: 20:02:25 : cntrl:  memtype: DDR3
MIG: 20:02:25 : 
MIG: 20:02:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:02:25 : 
MIG: 20:02:25 : 
MIG: 20:02:25 : 
MIG: 20:02:25 : 
MIG: 20:02:25 :  polarity_value: 1
MIG: 20:02:25 : 
MIG: 20:02:25 : 
MIG: 20:02:25 : cntrl:  memtype: DDR3
MIG: 20:02:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 20:02:25 : 
MIG: 20:02:25 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 20:02:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 20:02:25 : 
MIG: 20:02:25 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 20:02:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 20:02:25 : 
MIG: 20:02:25 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 20:02:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 20:02:25 : 
MIG: 20:02:25 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 20:02:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 20:02:25 : 
MIG: 20:02:25 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 20:02:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 20:02:25 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 20:02:25 : 
MIG: 20:02:25 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 20:02:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 20:02:25 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 20:02:25 : 
MIG: 20:02:25 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 20:02:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 20:02:25 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 20:02:25 : 
MIG: 20:02:25 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 20:02:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 20:02:25 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 20:02:25 : 
MIG: 20:02:25 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 20:02:25 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 20:02:25 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 20:02:25 : 
MIG: 20:02:25 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:02:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:02:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:02:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:02:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:02:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: ECC ==> OFF
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:02:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:02:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:02:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:02:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:02:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:02:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:02:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:02:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 20:02:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:02:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:02:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:02:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:02:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:02:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:02:25 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:02:25 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:02:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:02:25 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:02:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:02:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:02:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:02:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:02:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 20:02:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:02:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:02:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:02:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:02:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:02:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:02:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:02:25 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:02:25 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:02:25 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:02:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 20:02:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 20:02:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 20:02:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 20:02:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 20:02:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 20:02:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 20:02:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 20:02:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 20:02:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 20:02:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:02:25 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 20:02:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:02:25 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:02:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:02:25 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 20:02:25 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:02:25 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:02:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:02:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:02:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:02:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:02:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:02:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:02:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:02:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:02:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:02:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:02:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:02:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 20:02:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 20:02:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 20:02:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 20:02:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 20:02:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:02:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 20:02:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 20:02:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:02:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 20:02:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 20:02:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 20:02:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 20:02:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 20:02:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 20:02:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:02:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:02:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:02:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:02:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:02:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:02:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:02:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:02:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:02:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:02:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:02:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:02:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:02:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:02:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:02:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:02:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:02:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:02:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:02:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 20:02:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 20:02:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 20:02:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:02:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:02:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 20:02:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:02:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:02:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:02:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:02:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:02:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:02:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:02:25 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:02:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 20:02:25 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:02:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:02:25 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:02:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:02:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:02:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:02:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:02:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:02:25 : 
MIG: 20:02:25 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:02:25 : 
MIG: 20:02:25 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:02:25 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:02:25 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:02:25 : 
MIG: 20:02:25 : 
MIG: 20:02:25 : 
MIG: 20:02:25 : Same Interface
MIG: 20:03:27 : Running customizer.xit
MIG: 20:03:27 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:03:27 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 20:03:27 : synp_flow:  -- synthesis_mode: Other
MIG: 20:03:27 : outputDirectory: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 20:03:27 : vivado_mode: xpg_bd
MIG: 20:03:27 :  locked false  
MIG: 20:03:27 : HDL Language: Verilog
MIG: 20:03:27 : compInfo: false
MIG: 20:03:27 : Vivado Options xc7a200t sbg484 -1
MIG: 20:03:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:03:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:03:27 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:03:27 : I am in catch area
MIG: 20:03:27 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 20:03:57 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 20:03:57 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 20:03:57 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/mig_b.prj
MIG: 20:03:57 : Component_Name: design_1_mig_7series_0_1
MIG: 20:03:57 : Moving design_1_mig_7series_0_1 ...
MIG: 20:03:57 : Moving design_1_mig_7series_0_1.veo ...
MIG: 20:03:57 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 20:03:57 : Sending back 0
MIG: 20:03:57 : xml_input_file: mig_b.prj
MIG: 20:03:57 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 20:03:57 : xml_input_file: mig_b.prj
MIG: 20:03:57 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 20:03:57 : In updateAllModelParams
MIG: 20:03:57 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:03:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:03:57 : XGUI hdlLanguage: Verilog
MIG: 20:03:57 : xgui vivado_mode: xpg_bd
MIG: 20:03:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:03:57 : Reading /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 20:03:58 : 
MIG: 20:03:58 : Inside fn mem: DDR3
MIG: 20:03:58 : detect_uiclk: 100000000
MIG: 20:03:58 : cntrl:  memtype: DDR3
MIG: 20:03:58 : 
MIG: 20:03:58 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:03:58 : 
MIG: 20:03:58 : 
MIG: 20:03:58 : 
MIG: 20:03:58 : 
MIG: 20:03:58 :  polarity_value: 1
MIG: 20:03:58 : 
MIG: 20:03:58 : 
MIG: 20:03:58 : cntrl:  memtype: DDR3
MIG: 20:03:58 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 20:03:58 : 
MIG: 20:03:58 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 20:03:58 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 20:03:58 : 
MIG: 20:03:58 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 20:03:58 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 20:03:58 : 
MIG: 20:03:58 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 20:03:58 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 20:03:58 : 
MIG: 20:03:58 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 20:03:58 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 20:03:58 : 
MIG: 20:03:58 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 20:03:58 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 20:03:58 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 20:03:58 : 
MIG: 20:03:58 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 20:03:58 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 20:03:58 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 20:03:58 : 
MIG: 20:03:58 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 20:03:58 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 20:03:58 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 20:03:58 : 
MIG: 20:03:58 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 20:03:58 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 20:03:58 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 20:03:58 : 
MIG: 20:03:58 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 20:03:58 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 20:03:58 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 20:03:58 : 
MIG: 20:03:58 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:03:58 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:03:58 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:03:58 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:03:58 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:03:58 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: ECC ==> OFF
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:03:58 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:03:58 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:03:58 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:03:58 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:03:58 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:03:58 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:03:58 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:03:58 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 20:03:58 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:03:58 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:03:58 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:03:58 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:03:58 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:03:58 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:03:58 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:03:58 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:03:58 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:03:58 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:03:58 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:03:58 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:03:58 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:03:58 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:03:58 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 20:03:58 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:03:58 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:03:58 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:03:58 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:03:58 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:03:58 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:03:58 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:03:58 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:03:58 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:03:58 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:03:58 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 20:03:58 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 20:03:58 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 20:03:58 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 20:03:58 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 20:03:58 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 20:03:58 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 20:03:58 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 20:03:58 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 20:03:58 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 20:03:58 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:03:58 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 20:03:58 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:03:58 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:03:58 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:03:58 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 20:03:58 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:03:58 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:03:58 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:03:58 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:03:58 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:03:58 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:03:58 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:03:58 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:03:58 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:03:58 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:03:58 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:03:58 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:03:58 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:03:58 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 20:03:58 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 20:03:58 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 20:03:58 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 20:03:58 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 20:03:58 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:03:58 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 20:03:58 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 20:03:58 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:03:58 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 20:03:58 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 20:03:58 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 20:03:58 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 20:03:58 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 20:03:58 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 20:03:58 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:03:58 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:03:58 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:03:58 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:03:58 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:03:58 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:03:58 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:03:58 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:03:58 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:03:58 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:03:58 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:03:58 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:03:58 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:03:58 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:03:58 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:03:58 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:03:58 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:03:58 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:03:58 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:03:58 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 20:03:58 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 20:03:58 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 20:03:58 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:03:58 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:03:58 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 20:03:58 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:03:58 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:03:58 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:03:58 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:03:58 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:03:58 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:03:58 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:03:58 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:03:58 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 20:03:58 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:03:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:03:58 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:03:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:03:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:03:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:03:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:03:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:03:58 : 
MIG: 20:03:58 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:03:58 : 
MIG: 20:03:58 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:03:58 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:03:58 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:03:58 : 
MIG: 20:03:58 : 
MIG: 20:03:58 : 
MIG: 20:03:58 : Same Interface
MIG: 20:05:27 : Running customizer.xit
MIG: 20:05:27 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:05:27 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 20:05:27 : synp_flow:  -- synthesis_mode: Other
MIG: 20:05:27 : outputDirectory: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 20:05:27 : vivado_mode: xpg_bd
MIG: 20:05:27 :  locked false  
MIG: 20:05:27 : HDL Language: Verilog
MIG: 20:05:27 : compInfo: false
MIG: 20:05:27 : Vivado Options xc7a200t sbg484 -1
MIG: 20:05:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:05:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:05:27 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:05:27 : I am in catch area
MIG: 20:05:27 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 20:06:04 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 20:06:04 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 20:06:04 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:06:04 : Component_Name: design_1_mig_7series_0_1
MIG: 20:06:04 : Moving design_1_mig_7series_0_1 ...
MIG: 20:06:04 : Moving design_1_mig_7series_0_1.veo ...
MIG: 20:06:04 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 20:06:04 : Sending back 0
MIG: 20:06:04 : xml_input_file: mig_a.prj
MIG: 20:06:04 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:06:04 : xml_input_file: mig_a.prj
MIG: 20:06:04 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:06:04 : In updateAllModelParams
MIG: 20:06:04 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:06:04 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:06:04 : XGUI hdlLanguage: Verilog
MIG: 20:06:04 : xgui vivado_mode: xpg_bd
MIG: 20:06:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:06:04 : Reading /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 20:06:05 : 
MIG: 20:06:05 : Inside fn mem: DDR3
MIG: 20:06:05 : detect_uiclk: 100000000
MIG: 20:06:05 : cntrl:  memtype: DDR3
MIG: 20:06:05 : 
MIG: 20:06:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:06:05 : 
MIG: 20:06:05 : 
MIG: 20:06:05 : 
MIG: 20:06:05 : 
MIG: 20:06:05 :  polarity_value: 1
MIG: 20:06:05 : 
MIG: 20:06:05 : 
MIG: 20:06:05 : cntrl:  memtype: DDR3
MIG: 20:06:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 20:06:05 : 
MIG: 20:06:05 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 20:06:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 20:06:05 : 
MIG: 20:06:05 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 20:06:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 20:06:05 : 
MIG: 20:06:05 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 20:06:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 20:06:05 : 
MIG: 20:06:05 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 20:06:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 20:06:05 : 
MIG: 20:06:05 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 20:06:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 20:06:05 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 20:06:05 : 
MIG: 20:06:05 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 20:06:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 20:06:05 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 20:06:05 : 
MIG: 20:06:05 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 20:06:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 20:06:05 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 20:06:05 : 
MIG: 20:06:05 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 20:06:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 20:06:05 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 20:06:05 : 
MIG: 20:06:05 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 20:06:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 20:06:05 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 20:06:05 : 
MIG: 20:06:05 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:06:05 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:06:05 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:06:05 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:06:05 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:06:05 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: ECC ==> OFF
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:06:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:06:05 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:06:05 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:06:05 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:06:05 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:06:05 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:06:05 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:06:05 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 20:06:05 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:06:05 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:06:05 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:06:05 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:06:05 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:06:05 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:06:05 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:06:05 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:06:05 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:06:05 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:06:05 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:06:05 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:06:05 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:06:05 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:06:05 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 20:06:05 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:06:05 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:06:05 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:06:05 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:06:05 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:06:05 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:06:05 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:06:05 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:06:05 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:06:05 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:06:05 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 20:06:05 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 20:06:05 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 20:06:05 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 20:06:05 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 20:06:05 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 20:06:05 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 20:06:05 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 20:06:05 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 20:06:05 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 20:06:05 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:06:05 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 20:06:05 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:06:05 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:06:05 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:06:05 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 20:06:05 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:06:05 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:06:05 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:06:05 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:06:05 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:06:05 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:06:05 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:06:05 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:06:05 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:06:05 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:06:05 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:06:05 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:06:05 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:06:05 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 20:06:05 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 20:06:05 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 20:06:05 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 20:06:05 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 20:06:05 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:06:05 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 20:06:05 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 20:06:05 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:06:05 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 20:06:05 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 20:06:05 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 20:06:05 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 20:06:05 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 20:06:05 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 20:06:05 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:06:05 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:06:05 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:06:05 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:06:05 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:06:05 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:06:05 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:06:05 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:06:05 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:06:05 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:06:05 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:06:05 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:06:05 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:06:05 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:06:05 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:06:05 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:06:05 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:06:05 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:06:05 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:06:05 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 20:06:05 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 20:06:05 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 20:06:05 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:06:05 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:06:05 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 20:06:05 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:06:05 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:06:05 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:06:05 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:06:05 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:06:05 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:06:05 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:06:05 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:06:05 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 20:06:05 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:06:05 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:06:05 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:06:05 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:06:05 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:06:05 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:06:05 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:06:05 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:06:05 : 
MIG: 20:06:05 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:06:05 : 
MIG: 20:06:05 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:06:05 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:06:05 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 20:06:05 : 
MIG: 20:06:05 : 
MIG: 20:06:05 : 
MIG: 20:06:05 : Same Interface
MIG: 20:06:46 : Running customizer.xit
MIG: 20:06:46 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:06:46 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 20:06:46 : synp_flow:  -- synthesis_mode: Other
MIG: 20:06:46 : outputDirectory: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 20:06:46 : vivado_mode: xpg_bd
MIG: 20:06:46 :  locked false  
MIG: 20:06:46 : HDL Language: Verilog
MIG: 20:06:46 : compInfo: false
MIG: 20:06:46 : Vivado Options xc7a200t sbg484 -1
MIG: 20:06:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:06:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:06:46 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:06:46 : I am in catch area
MIG: 20:06:46 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 20:07:32 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 20:07:32 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 20:07:32 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/mig_b.prj
MIG: 20:07:32 : Component_Name: design_1_mig_7series_0_1
MIG: 20:07:32 : Moving design_1_mig_7series_0_1 ...
MIG: 20:07:32 : Moving design_1_mig_7series_0_1.veo ...
MIG: 20:07:32 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 20:07:32 : Sending back 0
MIG: 20:07:32 : xml_input_file: mig_b.prj
MIG: 20:07:32 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 20:07:32 : xml_input_file: mig_b.prj
MIG: 20:07:32 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 20:07:32 : In updateAllModelParams
MIG: 20:07:32 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:07:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:07:32 : XGUI hdlLanguage: Verilog
MIG: 20:07:32 : xgui vivado_mode: xpg_bd
MIG: 20:07:32 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:07:32 : Reading /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 20:07:33 : 
MIG: 20:07:33 : Inside fn mem: DDR3
MIG: 20:07:33 : detect_uiclk: 100000000
MIG: 20:07:33 : cntrl:  memtype: DDR3
MIG: 20:07:33 : 
MIG: 20:07:33 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:07:33 : 
MIG: 20:07:33 : 
MIG: 20:07:33 : 
MIG: 20:07:33 : 
MIG: 20:07:33 :  polarity_value: 0
MIG: 20:07:33 : ACTIVE_HIGH
MIG: 20:07:33 : 
MIG: 20:07:33 : cntrl:  memtype: DDR3
MIG: 20:07:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 20:07:33 : 
MIG: 20:07:33 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 20:07:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 20:07:33 : 
MIG: 20:07:33 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 20:07:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 20:07:33 : 
MIG: 20:07:33 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 20:07:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 20:07:33 : 
MIG: 20:07:33 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 20:07:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 20:07:33 : 
MIG: 20:07:33 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 20:07:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 20:07:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 20:07:33 : 
MIG: 20:07:33 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 20:07:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 20:07:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 20:07:33 : 
MIG: 20:07:33 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 20:07:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 20:07:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 20:07:33 : 
MIG: 20:07:33 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 20:07:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 20:07:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 20:07:33 : 
MIG: 20:07:33 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 20:07:33 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 20:07:33 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 20:07:33 : 
MIG: 20:07:33 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:07:33 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:07:33 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:07:33 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:07:33 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:07:33 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: ECC ==> OFF
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:07:33 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:07:33 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:07:33 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:07:33 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:07:33 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:07:33 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:07:33 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:07:33 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 20:07:33 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:07:33 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:07:33 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:07:33 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:07:33 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:07:33 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:07:33 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:07:33 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:07:33 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:07:33 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:07:33 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:07:33 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:07:33 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:07:33 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:07:33 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 20:07:33 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:07:33 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:07:33 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:07:33 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:07:33 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:07:33 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:07:33 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:07:33 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:07:33 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:07:33 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:07:33 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 20:07:33 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 20:07:33 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 20:07:33 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 20:07:33 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 20:07:33 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 20:07:33 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 20:07:33 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 20:07:33 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 20:07:33 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 20:07:33 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:07:33 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 20:07:33 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:07:33 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:07:33 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:07:33 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 20:07:33 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:07:33 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:07:33 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:07:33 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:07:33 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:07:33 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:07:33 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:07:33 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:07:33 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:07:33 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:07:33 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:07:33 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:07:33 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:07:33 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 20:07:33 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 20:07:33 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 20:07:33 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 20:07:33 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 20:07:33 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:07:33 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 20:07:33 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 20:07:33 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:07:33 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 20:07:33 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 20:07:33 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 20:07:33 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 20:07:33 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 20:07:33 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 20:07:33 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:07:33 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:07:33 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:07:33 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:07:33 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:07:33 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:07:33 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:07:33 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:07:33 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:07:33 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:07:33 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:07:33 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:07:33 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:07:33 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:07:33 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:07:33 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:07:33 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:07:33 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:07:33 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:07:33 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 20:07:33 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 20:07:33 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 20:07:33 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:07:33 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:07:33 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 20:07:33 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:07:33 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:07:33 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:07:33 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:07:33 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:07:33 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:07:33 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:07:33 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:07:33 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 20:07:33 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:07:33 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:07:33 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:07:33 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:07:33 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:07:33 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:07:33 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:07:33 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:07:33 : 
MIG: 20:07:33 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:07:33 : 
MIG: 20:07:33 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:07:33 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:07:33 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 20:07:33 : 
MIG: 20:07:33 : 
MIG: 20:07:33 : 
MIG: 20:07:33 : Same Interface
MIG: 20:14:50 : Running synthesis.xit
MIG: 20:14:50 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:14:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:14:50 : Running vlog_synth_rpr.xit
MIG: 20:14:50 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:14:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:14:50 : Running simulation.xit
MIG: 20:14:50 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:14:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:14:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:14:50 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:14:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:14:50 : Running implementation.xit
MIG: 20:14:50 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:14:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:16:41 : Running customizer.xit
MIG: 20:16:41 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:16:41 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 20:16:41 : synp_flow:  -- synthesis_mode: Other
MIG: 20:16:41 : outputDirectory: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 20:16:41 : vivado_mode: xpg_bd
MIG: 20:16:41 :  locked false  
MIG: 20:16:41 : HDL Language: Verilog
MIG: 20:16:41 : compInfo: false
MIG: 20:16:41 : Vivado Options xc7a200t sbg484 -1
MIG: 20:16:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:16:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:16:41 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:16:41 : I am in catch area
MIG: 20:16:41 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 20:17:12 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 20:17:12 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 20:17:12 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-22683-bluewater02/coregen/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:17:12 : Component_Name: design_1_mig_7series_0_1
MIG: 20:17:12 : Moving design_1_mig_7series_0_1 ...
MIG: 20:17:12 : Moving design_1_mig_7series_0_1.veo ...
MIG: 20:17:12 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 20:17:12 : Sending back 0
MIG: 20:17:12 : xml_input_file: mig_a.prj
MIG: 20:17:12 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:17:12 : xml_input_file: mig_a.prj
MIG: 20:17:12 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:17:12 : In updateAllModelParams
MIG: 20:17:12 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:17:12 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:17:12 : XGUI hdlLanguage: Verilog
MIG: 20:17:12 : xgui vivado_mode: xpg_bd
MIG: 20:17:12 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:17:12 : Reading /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 20:17:13 : 
MIG: 20:17:13 : Inside fn mem: DDR3
MIG: 20:17:13 : detect_uiclk: 100000000
MIG: 20:17:13 : cntrl:  memtype: DDR3
MIG: 20:17:13 : 
MIG: 20:17:13 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 20:17:13 : 
MIG: 20:17:13 : 
MIG: 20:17:13 : 
MIG: 20:17:13 : 
MIG: 20:17:13 :  polarity_value: 0
MIG: 20:17:13 : 
MIG: 20:17:13 : 
MIG: 20:17:13 : cntrl:  memtype: DDR3
MIG: 20:17:13 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 20:17:13 : 
MIG: 20:17:13 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 20:17:13 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 20:17:13 : 
MIG: 20:17:13 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 20:17:13 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 20:17:13 : 
MIG: 20:17:13 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 20:17:13 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 20:17:13 : 
MIG: 20:17:13 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 20:17:13 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 20:17:13 : 
MIG: 20:17:13 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 20:17:13 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 20:17:13 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 20:17:13 : 
MIG: 20:17:13 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 20:17:13 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 20:17:13 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 20:17:13 : 
MIG: 20:17:13 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 20:17:13 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 20:17:13 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 20:17:13 : 
MIG: 20:17:13 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 20:17:13 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 20:17:13 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 20:17:13 : 
MIG: 20:17:13 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 20:17:13 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 20:17:13 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 20:17:13 : 
MIG: 20:17:13 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 20:17:13 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 20:17:13 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:17:13 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 20:17:13 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 20:17:13 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: ECC ==> OFF
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 20:17:13 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:17:13 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:17:13 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:17:13 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 20:17:13 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 20:17:13 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 20:17:13 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:17:13 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 20:17:13 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 20:17:13 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 20:17:13 :  Invalid Param: DDR3_AL ==> "0"
MIG: 20:17:13 :  Invalid Param: DDR3_nAL ==> 0
MIG: 20:17:13 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 20:17:13 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 20:17:13 :  Invalid Param: DDR3_CL ==> 6
MIG: 20:17:13 :  Invalid Param: DDR3_CWL ==> 5
MIG: 20:17:13 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 20:17:13 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 20:17:13 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 20:17:13 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 20:17:13 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 20:17:13 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 20:17:13 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 20:17:13 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 20:17:13 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 20:17:13 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 20:17:13 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 20:17:13 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 20:17:13 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 20:17:13 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 20:17:13 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 20:17:13 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 20:17:13 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:17:13 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 20:17:13 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 20:17:13 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 20:17:13 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 20:17:13 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 20:17:13 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 20:17:13 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 20:17:13 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 20:17:13 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 20:17:13 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 20:17:13 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 20:17:13 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 20:17:13 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 20:17:13 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 20:17:13 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 20:17:13 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 20:17:13 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 20:17:13 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 20:17:13 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 20:17:13 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 20:17:13 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 20:17:13 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:17:13 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 20:17:13 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:17:13 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:17:13 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:17:13 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:17:13 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 20:17:13 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 20:17:13 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 20:17:13 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 20:17:13 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 20:17:13 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 20:17:13 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 20:17:13 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:17:13 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 20:17:13 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 20:17:13 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 20:17:13 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 20:17:13 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 20:17:13 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 20:17:13 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 20:17:13 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 20:17:13 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 20:17:13 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:17:13 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:17:13 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:17:13 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:17:13 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:17:13 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 20:17:13 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:17:13 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 20:17:13 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 20:17:13 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 20:17:13 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 20:17:13 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:17:13 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 20:17:13 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 20:17:13 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 20:17:13 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 20:17:13 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 20:17:13 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 20:17:13 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 20:17:13 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 20:17:13 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 20:17:13 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 20:17:13 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 20:17:13 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 20:17:13 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 20:17:13 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:17:13 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 20:17:13 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 20:17:13 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 20:17:13 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:17:13 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 20:17:13 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:17:13 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 20:17:13 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 20:17:13 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 20:17:13 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:17:13 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:17:13 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:17:13 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:17:13 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:17:13 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:17:13 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:17:13 : 
MIG: 20:17:13 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 20:17:13 : 
MIG: 20:17:13 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:17:13 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 20:17:13 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 20:17:13 : 
MIG: 20:17:13 : 
MIG: 20:17:13 : 
MIG: 20:17:13 : Same Interface
MIG: 20:17:32 : Running synthesis.xit
MIG: 20:17:32 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:17:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:17:32 : Running vlog_synth_rpr.xit
MIG: 20:17:32 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:17:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:17:32 : Running simulation.xit
MIG: 20:17:32 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:17:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:17:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:17:32 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:17:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:17:33 : Running implementation.xit
MIG: 20:17:33 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:17:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:46:15 : Running simulation.xit
MIG: 20:46:15 : ################# RUNNING MIG BATCH ###################
MIG: 20:46:15 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 20:46:15 : synp_flow:  -- synthesis_mode: Other
MIG: 20:46:15 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 20:46:15 : vivado_mode: xpg_bd
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 1
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 : isPortInterface: 0
MIG: 20:46:15 :  locked false  
MIG: 20:46:15 : HDL Language: Verilog
MIG: 20:46:15 : compInfo: false
MIG: 20:46:15 : Vivado Options xc7a200t sbg484 -1
MIG: 20:46:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:46:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:46:15 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:46:15 : I am in catch area
MIG: 20:46:15 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 20:46:23 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:46:23 : Component_Name: design_1_mig_7series_0_1
MIG: 20:46:23 : Moving design_1_mig_7series_0_1 ...
MIG: 20:46:23 : Moving design_1_mig_7series_0_1.veo ...
MIG: 20:46:23 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 20:46:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:46:23 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:46:23 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:46:23 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 20:46:23 : ################# RUNNING MIG BATCH ###################
MIG: 20:46:23 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 20:46:23 : synp_flow:  -- synthesis_mode: Other
MIG: 20:46:23 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 20:46:23 : vivado_mode: xpg_bd
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 1
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 : isPortInterface: 0
MIG: 20:46:23 :  locked false  
MIG: 20:46:23 : HDL Language: Verilog
MIG: 20:46:23 : compInfo: false
MIG: 20:46:23 : Vivado Options xc7a200t sbg484 -1
MIG: 20:46:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:46:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:46:23 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:46:23 : I am in catch area
MIG: 20:46:23 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 20:46:30 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:46:30 : Component_Name: design_1_mig_7series_0_1
MIG: 20:46:30 : Moving design_1_mig_7series_0_1 ...
MIG: 20:46:30 : Moving design_1_mig_7series_0_1.veo ...
MIG: 20:46:30 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 20:55:30 : Running simulation.xit
MIG: 20:55:30 : ################# RUNNING MIG BATCH ###################
MIG: 20:55:30 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 20:55:30 : synp_flow:  -- synthesis_mode: Other
MIG: 20:55:30 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 20:55:30 : vivado_mode: xpg_bd
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 1
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 : isPortInterface: 0
MIG: 20:55:30 :  locked false  
MIG: 20:55:30 : HDL Language: Verilog
MIG: 20:55:30 : compInfo: false
MIG: 20:55:30 : Vivado Options xc7a200t sbg484 -1
MIG: 20:55:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:55:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:55:30 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:55:30 : I am in catch area
MIG: 20:55:30 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 20:55:38 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:55:38 : Component_Name: design_1_mig_7series_0_1
MIG: 20:55:38 : Moving design_1_mig_7series_0_1 ...
MIG: 20:55:38 : Moving design_1_mig_7series_0_1.veo ...
MIG: 20:55:38 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 20:55:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:55:38 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:55:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:55:38 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 20:55:38 : ################# RUNNING MIG BATCH ###################
MIG: 20:55:38 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 20:55:38 : synp_flow:  -- synthesis_mode: Other
MIG: 20:55:38 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 20:55:38 : vivado_mode: xpg_bd
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 1
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 : isPortInterface: 0
MIG: 20:55:38 :  locked false  
MIG: 20:55:38 : HDL Language: Verilog
MIG: 20:55:38 : compInfo: false
MIG: 20:55:38 : Vivado Options xc7a200t sbg484 -1
MIG: 20:55:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:55:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:55:38 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:55:38 : I am in catch area
MIG: 20:55:38 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 20:55:46 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 20:55:46 : Component_Name: design_1_mig_7series_0_1
MIG: 20:55:46 : Moving design_1_mig_7series_0_1 ...
MIG: 20:55:46 : Moving design_1_mig_7series_0_1.veo ...
MIG: 20:55:46 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:01:42 : Running simulation.xit
MIG: 21:01:42 : ################# RUNNING MIG BATCH ###################
MIG: 21:01:42 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:01:42 : synp_flow:  -- synthesis_mode: Other
MIG: 21:01:42 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:01:42 : vivado_mode: xpg_bd
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 1
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 : isPortInterface: 0
MIG: 21:01:42 :  locked false  
MIG: 21:01:42 : HDL Language: Verilog
MIG: 21:01:42 : compInfo: false
MIG: 21:01:42 : Vivado Options xc7a200t sbg484 -1
MIG: 21:01:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:01:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:01:42 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:01:42 : I am in catch area
MIG: 21:01:42 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:01:49 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:01:49 : Component_Name: design_1_mig_7series_0_1
MIG: 21:01:49 : Moving design_1_mig_7series_0_1 ...
MIG: 21:01:49 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:01:49 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:01:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:01:50 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 21:01:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:01:50 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 21:01:50 : ################# RUNNING MIG BATCH ###################
MIG: 21:01:50 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:01:50 : synp_flow:  -- synthesis_mode: Other
MIG: 21:01:50 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:01:50 : vivado_mode: xpg_bd
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 1
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 : isPortInterface: 0
MIG: 21:01:50 :  locked false  
MIG: 21:01:50 : HDL Language: Verilog
MIG: 21:01:50 : compInfo: false
MIG: 21:01:50 : Vivado Options xc7a200t sbg484 -1
MIG: 21:01:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:01:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:01:50 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:01:50 : I am in catch area
MIG: 21:01:50 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:01:57 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:01:57 : Component_Name: design_1_mig_7series_0_1
MIG: 21:01:57 : Moving design_1_mig_7series_0_1 ...
MIG: 21:01:57 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:01:57 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:12:08 : Running simulation.xit
MIG: 21:12:08 : ################# RUNNING MIG BATCH ###################
MIG: 21:12:08 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:12:08 : synp_flow:  -- synthesis_mode: Other
MIG: 21:12:08 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:12:08 : vivado_mode: xpg_bd
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 1
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 : isPortInterface: 0
MIG: 21:12:08 :  locked false  
MIG: 21:12:08 : HDL Language: Verilog
MIG: 21:12:08 : compInfo: false
MIG: 21:12:08 : Vivado Options xc7a200t sbg484 -1
MIG: 21:12:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:12:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:12:08 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:12:08 : I am in catch area
MIG: 21:12:08 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:12:16 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:12:16 : Component_Name: design_1_mig_7series_0_1
MIG: 21:12:16 : Moving design_1_mig_7series_0_1 ...
MIG: 21:12:16 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:12:16 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:12:16 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:12:16 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 21:12:16 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:12:16 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 21:12:16 : ################# RUNNING MIG BATCH ###################
MIG: 21:12:16 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:12:16 : synp_flow:  -- synthesis_mode: Other
MIG: 21:12:16 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:12:16 : vivado_mode: xpg_bd
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 1
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 : isPortInterface: 0
MIG: 21:12:16 :  locked false  
MIG: 21:12:16 : HDL Language: Verilog
MIG: 21:12:16 : compInfo: false
MIG: 21:12:16 : Vivado Options xc7a200t sbg484 -1
MIG: 21:12:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:12:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:12:16 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:12:16 : I am in catch area
MIG: 21:12:16 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:12:23 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:12:23 : Component_Name: design_1_mig_7series_0_1
MIG: 21:12:23 : Moving design_1_mig_7series_0_1 ...
MIG: 21:12:23 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:12:23 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:22:02 : Running simulation.xit
MIG: 21:22:02 : ################# RUNNING MIG BATCH ###################
MIG: 21:22:02 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:22:02 : synp_flow:  -- synthesis_mode: Other
MIG: 21:22:02 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:22:02 : vivado_mode: xpg_bd
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 1
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 : isPortInterface: 0
MIG: 21:22:02 :  locked false  
MIG: 21:22:02 : HDL Language: Verilog
MIG: 21:22:02 : compInfo: false
MIG: 21:22:02 : Vivado Options xc7a200t sbg484 -1
MIG: 21:22:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:22:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:22:02 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:22:02 : I am in catch area
MIG: 21:22:02 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:22:09 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:22:09 : Component_Name: design_1_mig_7series_0_1
MIG: 21:22:09 : Moving design_1_mig_7series_0_1 ...
MIG: 21:22:09 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:22:09 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:22:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:22:10 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 21:22:10 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:22:10 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 21:22:10 : ################# RUNNING MIG BATCH ###################
MIG: 21:22:10 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:22:10 : synp_flow:  -- synthesis_mode: Other
MIG: 21:22:10 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:22:10 : vivado_mode: xpg_bd
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 1
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 : isPortInterface: 0
MIG: 21:22:10 :  locked false  
MIG: 21:22:10 : HDL Language: Verilog
MIG: 21:22:10 : compInfo: false
MIG: 21:22:10 : Vivado Options xc7a200t sbg484 -1
MIG: 21:22:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:22:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:22:10 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:22:10 : I am in catch area
MIG: 21:22:10 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:22:17 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:22:17 : Component_Name: design_1_mig_7series_0_1
MIG: 21:22:17 : Moving design_1_mig_7series_0_1 ...
MIG: 21:22:17 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:22:17 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:30:12 : Running simulation.xit
MIG: 21:30:12 : ################# RUNNING MIG BATCH ###################
MIG: 21:30:12 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:30:12 : synp_flow:  -- synthesis_mode: Other
MIG: 21:30:12 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:30:12 : vivado_mode: xpg_bd
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 1
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 : isPortInterface: 0
MIG: 21:30:12 :  locked false  
MIG: 21:30:12 : HDL Language: Verilog
MIG: 21:30:12 : compInfo: false
MIG: 21:30:12 : Vivado Options xc7a200t sbg484 -1
MIG: 21:30:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:30:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:30:12 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:30:12 : I am in catch area
MIG: 21:30:12 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:30:19 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:30:19 : Component_Name: design_1_mig_7series_0_1
MIG: 21:30:19 : Moving design_1_mig_7series_0_1 ...
MIG: 21:30:19 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:30:19 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:30:20 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:30:20 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 21:30:20 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:30:20 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 21:30:20 : ################# RUNNING MIG BATCH ###################
MIG: 21:30:20 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:30:20 : synp_flow:  -- synthesis_mode: Other
MIG: 21:30:20 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:30:20 : vivado_mode: xpg_bd
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 1
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 : isPortInterface: 0
MIG: 21:30:20 :  locked false  
MIG: 21:30:20 : HDL Language: Verilog
MIG: 21:30:20 : compInfo: false
MIG: 21:30:20 : Vivado Options xc7a200t sbg484 -1
MIG: 21:30:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:30:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:30:20 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:30:20 : I am in catch area
MIG: 21:30:20 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:30:28 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:30:28 : Component_Name: design_1_mig_7series_0_1
MIG: 21:30:28 : Moving design_1_mig_7series_0_1 ...
MIG: 21:30:28 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:30:28 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:36:47 : Running simulation.xit
MIG: 21:36:47 : ################# RUNNING MIG BATCH ###################
MIG: 21:36:47 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:36:47 : synp_flow:  -- synthesis_mode: Other
MIG: 21:36:47 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:36:47 : vivado_mode: xpg_bd
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 1
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 : isPortInterface: 0
MIG: 21:36:47 :  locked false  
MIG: 21:36:47 : HDL Language: Verilog
MIG: 21:36:47 : compInfo: false
MIG: 21:36:47 : Vivado Options xc7a200t sbg484 -1
MIG: 21:36:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:36:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:36:47 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:36:47 : I am in catch area
MIG: 21:36:47 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:36:55 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:36:55 : Component_Name: design_1_mig_7series_0_1
MIG: 21:36:55 : Moving design_1_mig_7series_0_1 ...
MIG: 21:36:55 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:36:55 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:36:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:36:55 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 21:36:55 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:36:55 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 21:36:55 : ################# RUNNING MIG BATCH ###################
MIG: 21:36:55 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:36:55 : synp_flow:  -- synthesis_mode: Other
MIG: 21:36:55 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:36:55 : vivado_mode: xpg_bd
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 1
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 : isPortInterface: 0
MIG: 21:36:55 :  locked false  
MIG: 21:36:55 : HDL Language: Verilog
MIG: 21:36:55 : compInfo: false
MIG: 21:36:55 : Vivado Options xc7a200t sbg484 -1
MIG: 21:36:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:36:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:36:55 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:36:55 : I am in catch area
MIG: 21:36:55 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:37:02 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:37:02 : Component_Name: design_1_mig_7series_0_1
MIG: 21:37:02 : Moving design_1_mig_7series_0_1 ...
MIG: 21:37:02 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:37:02 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:41:11 : Running synthesis.xit
MIG: 21:41:11 : ################# RUNNING MIG BATCH ###################
MIG: 21:41:11 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:41:11 : synp_flow:  -- synthesis_mode: Other
MIG: 21:41:11 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:41:11 : vivado_mode: xpg_bd
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 1
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 : isPortInterface: 0
MIG: 21:41:11 :  locked false  
MIG: 21:41:11 : HDL Language: Verilog
MIG: 21:41:11 : compInfo: false
MIG: 21:41:11 : Vivado Options xc7a200t sbg484 -1
MIG: 21:41:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:41:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:41:11 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:41:11 : I am in catch area
MIG: 21:41:11 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:41:19 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:41:19 : Component_Name: design_1_mig_7series_0_1
MIG: 21:41:19 : Moving design_1_mig_7series_0_1 ...
MIG: 21:41:19 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:41:19 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:41:19 : Running vlog_synth_rpr.xit
MIG: 21:41:19 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 21:41:19 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:41:19 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 21:41:19 : ################# RUNNING MIG BATCH ###################
MIG: 21:41:19 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:41:19 : synp_flow:  -- synthesis_mode: Other
MIG: 21:41:19 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:41:19 : vivado_mode: xpg_bd
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 1
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 : isPortInterface: 0
MIG: 21:41:19 :  locked false  
MIG: 21:41:19 : HDL Language: Verilog
MIG: 21:41:19 : compInfo: false
MIG: 21:41:19 : Vivado Options xc7a200t sbg484 -1
MIG: 21:41:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:41:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:41:19 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:41:19 : I am in catch area
MIG: 21:41:19 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:41:26 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:41:26 : Component_Name: design_1_mig_7series_0_1
MIG: 21:41:26 : Moving design_1_mig_7series_0_1 ...
MIG: 21:41:26 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:41:26 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:41:26 : Running implementation.xit
MIG: 21:41:26 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 21:41:26 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:41:26 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 21:41:26 : ################# RUNNING MIG BATCH ###################
MIG: 21:41:26 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:41:26 : synp_flow:  -- synthesis_mode: Other
MIG: 21:41:26 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:41:26 : vivado_mode: xpg_bd
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 1
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 : isPortInterface: 0
MIG: 21:41:26 :  locked false  
MIG: 21:41:26 : HDL Language: Verilog
MIG: 21:41:26 : compInfo: false
MIG: 21:41:26 : Vivado Options xc7a200t sbg484 -1
MIG: 21:41:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:41:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:41:26 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:41:26 : I am in catch area
MIG: 21:41:26 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:41:34 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:41:34 : Component_Name: design_1_mig_7series_0_1
MIG: 21:41:34 : Moving design_1_mig_7series_0_1 ...
MIG: 21:41:34 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:41:34 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:19:15 : Running synthesis.xit
MIG: 18:19:15 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:15 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:19:15 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:15 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:19:15 : vivado_mode: xpg_bd
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 1
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 : isPortInterface: 0
MIG: 18:19:15 :  locked false  
MIG: 18:19:15 : HDL Language: Verilog
MIG: 18:19:15 : compInfo: false
MIG: 18:19:15 : Vivado Options xc7a200t sbg484 -1
MIG: 18:19:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:19:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:19:15 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:19:15 : I am in catch area
MIG: 18:19:15 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:19:25 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 18:19:25 : Component_Name: design_1_mig_7series_0_1
MIG: 18:19:25 : Moving design_1_mig_7series_0_1 ...
MIG: 18:19:25 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:19:25 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:19:25 : Running vlog_synth_rpr.xit
MIG: 18:19:25 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:19:25 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:19:25 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:19:25 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:25 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:19:25 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:25 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:19:25 : vivado_mode: xpg_bd
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 1
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 : isPortInterface: 0
MIG: 18:19:25 :  locked false  
MIG: 18:19:25 : HDL Language: Verilog
MIG: 18:19:25 : compInfo: false
MIG: 18:19:25 : Vivado Options xc7a200t sbg484 -1
MIG: 18:19:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:19:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:19:25 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:19:25 : I am in catch area
MIG: 18:19:25 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:19:33 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 18:19:33 : Component_Name: design_1_mig_7series_0_1
MIG: 18:19:33 : Moving design_1_mig_7series_0_1 ...
MIG: 18:19:33 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:19:33 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:19:33 : Running simulation.xit
MIG: 18:19:33 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:33 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:19:33 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:33 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:19:33 : vivado_mode: xpg_bd
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 1
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 : isPortInterface: 0
MIG: 18:19:33 :  locked false  
MIG: 18:19:33 : HDL Language: Verilog
MIG: 18:19:33 : compInfo: false
MIG: 18:19:33 : Vivado Options xc7a200t sbg484 -1
MIG: 18:19:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:19:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:19:33 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:19:33 : I am in catch area
MIG: 18:19:33 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:19:40 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 18:19:40 : Component_Name: design_1_mig_7series_0_1
MIG: 18:19:40 : Moving design_1_mig_7series_0_1 ...
MIG: 18:19:40 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:19:40 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:19:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:19:40 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:19:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:19:40 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:19:40 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:40 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:19:40 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:40 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:19:40 : vivado_mode: xpg_bd
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 1
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 : isPortInterface: 0
MIG: 18:19:40 :  locked false  
MIG: 18:19:40 : HDL Language: Verilog
MIG: 18:19:40 : compInfo: false
MIG: 18:19:40 : Vivado Options xc7a200t sbg484 -1
MIG: 18:19:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:19:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:19:40 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:19:40 : I am in catch area
MIG: 18:19:40 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:19:47 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 18:19:47 : Component_Name: design_1_mig_7series_0_1
MIG: 18:19:47 : Moving design_1_mig_7series_0_1 ...
MIG: 18:19:47 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:19:47 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:19:47 : Running implementation.xit
MIG: 18:19:47 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:19:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:19:47 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:19:47 : ################# RUNNING MIG BATCH ###################
MIG: 18:19:47 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:19:47 : synp_flow:  -- synthesis_mode: Other
MIG: 18:19:47 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:19:47 : vivado_mode: xpg_bd
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 1
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 : isPortInterface: 0
MIG: 18:19:47 :  locked false  
MIG: 18:19:47 : HDL Language: Verilog
MIG: 18:19:47 : compInfo: false
MIG: 18:19:47 : Vivado Options xc7a200t sbg484 -1
MIG: 18:19:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:19:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:19:47 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:19:47 : I am in catch area
MIG: 18:19:47 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:19:55 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 18:19:55 : Component_Name: design_1_mig_7series_0_1
MIG: 18:19:55 : Moving design_1_mig_7series_0_1 ...
MIG: 18:19:55 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:19:55 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:51:55 : Running synthesis.xit
MIG: 18:51:55 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:55 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:51:55 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:55 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:51:55 : vivado_mode: xpg_bd
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 1
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 : isPortInterface: 0
MIG: 18:51:55 :  locked false  
MIG: 18:51:55 : HDL Language: Verilog
MIG: 18:51:55 : compInfo: false
MIG: 18:51:55 : Vivado Options xc7a200t sbg484 -1
MIG: 18:51:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:51:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:51:55 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:51:55 : I am in catch area
MIG: 18:51:55 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:52:02 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 18:52:02 : Component_Name: design_1_mig_7series_0_1
MIG: 18:52:02 : Moving design_1_mig_7series_0_1 ...
MIG: 18:52:02 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:52:02 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:52:02 : Running vlog_synth_rpr.xit
MIG: 18:52:02 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:52:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:52:02 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:52:02 : ################# RUNNING MIG BATCH ###################
MIG: 18:52:02 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:52:02 : synp_flow:  -- synthesis_mode: Other
MIG: 18:52:02 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:52:02 : vivado_mode: xpg_bd
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 1
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 : isPortInterface: 0
MIG: 18:52:02 :  locked false  
MIG: 18:52:02 : HDL Language: Verilog
MIG: 18:52:02 : compInfo: false
MIG: 18:52:02 : Vivado Options xc7a200t sbg484 -1
MIG: 18:52:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:52:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:52:02 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:52:02 : I am in catch area
MIG: 18:52:02 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:52:09 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 18:52:09 : Component_Name: design_1_mig_7series_0_1
MIG: 18:52:09 : Moving design_1_mig_7series_0_1 ...
MIG: 18:52:09 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:52:09 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:52:09 : Running simulation.xit
MIG: 18:52:09 : ################# RUNNING MIG BATCH ###################
MIG: 18:52:09 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:52:09 : synp_flow:  -- synthesis_mode: Other
MIG: 18:52:09 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:52:09 : vivado_mode: xpg_bd
MIG: 18:52:09 : isPortInterface: 0
MIG: 18:52:09 : isPortInterface: 0
MIG: 18:52:09 : isPortInterface: 0
MIG: 18:52:09 : isPortInterface: 0
MIG: 18:52:09 : isPortInterface: 0
MIG: 18:52:09 : isPortInterface: 0
MIG: 18:52:09 : isPortInterface: 0
MIG: 18:52:09 : isPortInterface: 0
MIG: 18:52:09 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 1
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 : isPortInterface: 0
MIG: 18:52:10 :  locked false  
MIG: 18:52:10 : HDL Language: Verilog
MIG: 18:52:10 : compInfo: false
MIG: 18:52:10 : Vivado Options xc7a200t sbg484 -1
MIG: 18:52:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:52:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:52:10 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:52:10 : I am in catch area
MIG: 18:52:10 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:52:17 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 18:52:17 : Component_Name: design_1_mig_7series_0_1
MIG: 18:52:17 : Moving design_1_mig_7series_0_1 ...
MIG: 18:52:17 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:52:17 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:52:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:52:17 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:52:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:52:17 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:52:17 : ################# RUNNING MIG BATCH ###################
MIG: 18:52:17 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:52:17 : synp_flow:  -- synthesis_mode: Other
MIG: 18:52:17 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:52:17 : vivado_mode: xpg_bd
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 1
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 : isPortInterface: 0
MIG: 18:52:17 :  locked false  
MIG: 18:52:17 : HDL Language: Verilog
MIG: 18:52:17 : compInfo: false
MIG: 18:52:17 : Vivado Options xc7a200t sbg484 -1
MIG: 18:52:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:52:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:52:17 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:52:17 : I am in catch area
MIG: 18:52:17 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:52:24 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 18:52:24 : Component_Name: design_1_mig_7series_0_1
MIG: 18:52:24 : Moving design_1_mig_7series_0_1 ...
MIG: 18:52:24 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:52:24 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:52:24 : Running implementation.xit
MIG: 18:52:24 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:52:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:52:24 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:52:24 : ################# RUNNING MIG BATCH ###################
MIG: 18:52:24 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:52:24 : synp_flow:  -- synthesis_mode: Other
MIG: 18:52:24 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:52:24 : vivado_mode: xpg_bd
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 1
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 : isPortInterface: 0
MIG: 18:52:24 :  locked false  
MIG: 18:52:24 : HDL Language: Verilog
MIG: 18:52:24 : compInfo: false
MIG: 18:52:24 : Vivado Options xc7a200t sbg484 -1
MIG: 18:52:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:52:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:52:24 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:52:24 : I am in catch area
MIG: 18:52:24 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:52:32 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 18:52:32 : Component_Name: design_1_mig_7series_0_1
MIG: 18:52:32 : Moving design_1_mig_7series_0_1 ...
MIG: 18:52:32 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:52:32 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:08:56 : Running synthesis.xit
MIG: 16:08:56 : ################# RUNNING MIG BATCH ###################
MIG: 16:08:56 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:08:56 : synp_flow:  -- synthesis_mode: Other
MIG: 16:08:56 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:08:56 : vivado_mode: xpg_bd
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 1
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 :  locked false  
MIG: 16:08:56 : HDL Language: Verilog
MIG: 16:08:56 : compInfo: false
MIG: 16:08:56 : Vivado Options xc7a200t sbg484 -1
MIG: 16:08:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:08:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:08:56 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:08:56 : I am in catch area
MIG: 16:08:56 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:09:04 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:09:04 : Component_Name: design_1_mig_7series_0_1
MIG: 16:09:04 : Moving design_1_mig_7series_0_1 ...
MIG: 16:09:04 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:09:04 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:09:04 : Running vlog_synth_rpr.xit
MIG: 16:09:04 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:09:04 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:09:04 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:09:04 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:04 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:09:04 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:04 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:09:04 : vivado_mode: xpg_bd
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 1
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 : isPortInterface: 0
MIG: 16:09:04 :  locked false  
MIG: 16:09:04 : HDL Language: Verilog
MIG: 16:09:04 : compInfo: false
MIG: 16:09:04 : Vivado Options xc7a200t sbg484 -1
MIG: 16:09:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:09:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:09:04 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:09:04 : I am in catch area
MIG: 16:09:04 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:09:12 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:09:12 : Component_Name: design_1_mig_7series_0_1
MIG: 16:09:12 : Moving design_1_mig_7series_0_1 ...
MIG: 16:09:12 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:09:12 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:09:12 : Running simulation.xit
MIG: 16:09:12 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:12 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:09:12 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:12 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:09:12 : vivado_mode: xpg_bd
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 1
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 : isPortInterface: 0
MIG: 16:09:12 :  locked false  
MIG: 16:09:12 : HDL Language: Verilog
MIG: 16:09:12 : compInfo: false
MIG: 16:09:12 : Vivado Options xc7a200t sbg484 -1
MIG: 16:09:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:09:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:09:12 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:09:12 : I am in catch area
MIG: 16:09:12 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:09:19 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:09:19 : Component_Name: design_1_mig_7series_0_1
MIG: 16:09:19 : Moving design_1_mig_7series_0_1 ...
MIG: 16:09:19 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:09:19 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:09:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:09:19 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:09:19 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:09:19 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:09:19 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:19 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:09:19 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:19 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:09:19 : vivado_mode: xpg_bd
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 1
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 : isPortInterface: 0
MIG: 16:09:19 :  locked false  
MIG: 16:09:19 : HDL Language: Verilog
MIG: 16:09:19 : compInfo: false
MIG: 16:09:19 : Vivado Options xc7a200t sbg484 -1
MIG: 16:09:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:09:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:09:19 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:09:19 : I am in catch area
MIG: 16:09:19 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:09:27 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:09:27 : Component_Name: design_1_mig_7series_0_1
MIG: 16:09:27 : Moving design_1_mig_7series_0_1 ...
MIG: 16:09:27 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:09:27 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:09:27 : Running implementation.xit
MIG: 16:09:27 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:09:27 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:09:27 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:09:27 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:27 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:09:27 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:27 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:09:27 : vivado_mode: xpg_bd
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 1
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 :  locked false  
MIG: 16:09:27 : HDL Language: Verilog
MIG: 16:09:27 : compInfo: false
MIG: 16:09:27 : Vivado Options xc7a200t sbg484 -1
MIG: 16:09:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:09:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:09:27 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:09:27 : I am in catch area
MIG: 16:09:27 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:09:34 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:09:34 : Component_Name: design_1_mig_7series_0_1
MIG: 16:09:34 : Moving design_1_mig_7series_0_1 ...
MIG: 16:09:34 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:09:34 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:07:58 : Running synthesis.xit
MIG: 19:07:58 : ################# RUNNING MIG BATCH ###################
MIG: 19:07:58 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:07:58 : synp_flow:  -- synthesis_mode: Other
MIG: 19:07:58 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:07:58 : vivado_mode: xpg_bd
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 1
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 : isPortInterface: 0
MIG: 19:07:58 :  locked false  
MIG: 19:07:58 : HDL Language: Verilog
MIG: 19:07:58 : compInfo: false
MIG: 19:07:58 : Vivado Options xc7a200t sbg484 -1
MIG: 19:07:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:07:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:07:58 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:07:58 : I am in catch area
MIG: 19:07:58 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:08:05 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 19:08:05 : Component_Name: design_1_mig_7series_0_1
MIG: 19:08:05 : Moving design_1_mig_7series_0_1 ...
MIG: 19:08:05 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:08:05 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:08:05 : Running vlog_synth_rpr.xit
MIG: 19:08:05 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:08:05 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:08:05 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:08:05 : ################# RUNNING MIG BATCH ###################
MIG: 19:08:05 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:08:05 : synp_flow:  -- synthesis_mode: Other
MIG: 19:08:05 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:08:05 : vivado_mode: xpg_bd
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 1
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 : isPortInterface: 0
MIG: 19:08:05 :  locked false  
MIG: 19:08:05 : HDL Language: Verilog
MIG: 19:08:05 : compInfo: false
MIG: 19:08:05 : Vivado Options xc7a200t sbg484 -1
MIG: 19:08:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:08:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:08:05 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:08:05 : I am in catch area
MIG: 19:08:05 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:08:13 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 19:08:13 : Component_Name: design_1_mig_7series_0_1
MIG: 19:08:13 : Moving design_1_mig_7series_0_1 ...
MIG: 19:08:13 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:08:13 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:08:14 : Running simulation.xit
MIG: 19:08:14 : ################# RUNNING MIG BATCH ###################
MIG: 19:08:14 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:08:14 : synp_flow:  -- synthesis_mode: Other
MIG: 19:08:14 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:08:14 : vivado_mode: xpg_bd
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 1
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 : isPortInterface: 0
MIG: 19:08:14 :  locked false  
MIG: 19:08:14 : HDL Language: Verilog
MIG: 19:08:14 : compInfo: false
MIG: 19:08:14 : Vivado Options xc7a200t sbg484 -1
MIG: 19:08:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:08:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:08:14 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:08:14 : I am in catch area
MIG: 19:08:14 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:08:21 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 19:08:21 : Component_Name: design_1_mig_7series_0_1
MIG: 19:08:21 : Moving design_1_mig_7series_0_1 ...
MIG: 19:08:21 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:08:21 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:08:21 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:08:21 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:08:21 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:08:21 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:08:21 : ################# RUNNING MIG BATCH ###################
MIG: 19:08:21 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:08:21 : synp_flow:  -- synthesis_mode: Other
MIG: 19:08:21 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:08:21 : vivado_mode: xpg_bd
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 1
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 : isPortInterface: 0
MIG: 19:08:21 :  locked false  
MIG: 19:08:21 : HDL Language: Verilog
MIG: 19:08:21 : compInfo: false
MIG: 19:08:21 : Vivado Options xc7a200t sbg484 -1
MIG: 19:08:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:08:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:08:21 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:08:21 : I am in catch area
MIG: 19:08:21 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:08:29 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 19:08:29 : Component_Name: design_1_mig_7series_0_1
MIG: 19:08:29 : Moving design_1_mig_7series_0_1 ...
MIG: 19:08:29 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:08:29 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:08:29 : Running implementation.xit
MIG: 19:08:29 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:08:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:08:29 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:08:29 : ################# RUNNING MIG BATCH ###################
MIG: 19:08:29 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:08:29 : synp_flow:  -- synthesis_mode: Other
MIG: 19:08:29 : outputDirectory: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:08:29 : vivado_mode: xpg_bd
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 1
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 : isPortInterface: 0
MIG: 19:08:29 :  locked false  
MIG: 19:08:29 : HDL Language: Verilog
MIG: 19:08:29 : compInfo: false
MIG: 19:08:29 : Vivado Options xc7a200t sbg484 -1
MIG: 19:08:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:08:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:08:29 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:08:29 : I am in catch area
MIG: 19:08:29 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:08:36 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 19:08:36 : Component_Name: design_1_mig_7series_0_1
MIG: 19:08:36 : Moving design_1_mig_7series_0_1 ...
MIG: 19:08:36 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:08:36 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:59:06 : xml_input_file: board.prj
MIG: 19:59:06 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 19:59:06 : xml_input_file: mig_a.prj
MIG: 19:59:06 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 19:59:06 : xml_input_file: mig_a.prj
MIG: 19:59:06 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 17:50:33 : xml_input_file: board.prj
MIG: 17:50:33 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 17:50:33 : xml_input_file: mig_a.prj
MIG: 17:50:33 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 17:50:33 : xml_input_file: mig_a.prj
MIG: 17:50:33 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 17:56:14 : xml_input_file: board.prj
MIG: 17:56:14 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 17:56:14 : xml_input_file: mig_a.prj
MIG: 17:56:14 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 17:56:14 : xml_input_file: mig_a.prj
MIG: 17:56:14 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 15:54:00 : Running synthesis.xit
MIG: 15:54:00 : ################# RUNNING MIG BATCH ###################
MIG: 15:54:00 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:54:00 : synp_flow:  -- synthesis_mode: Other
MIG: 15:54:00 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:54:00 : vivado_mode: xpg_bd
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 1
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 : isPortInterface: 0
MIG: 15:54:00 :  locked false  
MIG: 15:54:00 : HDL Language: Verilog
MIG: 15:54:00 : compInfo: false
MIG: 15:54:00 : Vivado Options xc7a200t sbg484 -1
MIG: 15:54:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:54:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:54:00 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:54:00 : I am in catch area
MIG: 15:54:00 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:54:11 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 15:54:11 : Component_Name: design_1_mig_7series_0_1
MIG: 15:54:11 : Moving design_1_mig_7series_0_1 ...
MIG: 15:54:11 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:54:11 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:54:11 : Running vlog_synth_rpr.xit
MIG: 15:54:11 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:54:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:54:11 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:54:11 : ################# RUNNING MIG BATCH ###################
MIG: 15:54:11 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:54:11 : synp_flow:  -- synthesis_mode: Other
MIG: 15:54:11 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:54:11 : vivado_mode: xpg_bd
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 1
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 : isPortInterface: 0
MIG: 15:54:11 :  locked false  
MIG: 15:54:11 : HDL Language: Verilog
MIG: 15:54:11 : compInfo: false
MIG: 15:54:11 : Vivado Options xc7a200t sbg484 -1
MIG: 15:54:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:54:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:54:11 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:54:11 : I am in catch area
MIG: 15:54:11 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:54:19 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 15:54:19 : Component_Name: design_1_mig_7series_0_1
MIG: 15:54:19 : Moving design_1_mig_7series_0_1 ...
MIG: 15:54:19 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:54:19 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:54:19 : Running simulation.xit
MIG: 15:54:19 : ################# RUNNING MIG BATCH ###################
MIG: 15:54:19 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:54:19 : synp_flow:  -- synthesis_mode: Other
MIG: 15:54:19 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:54:19 : vivado_mode: xpg_bd
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 1
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 : isPortInterface: 0
MIG: 15:54:19 :  locked false  
MIG: 15:54:19 : HDL Language: Verilog
MIG: 15:54:19 : compInfo: false
MIG: 15:54:19 : Vivado Options xc7a200t sbg484 -1
MIG: 15:54:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:54:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:54:19 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:54:19 : I am in catch area
MIG: 15:54:19 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:54:27 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 15:54:27 : Component_Name: design_1_mig_7series_0_1
MIG: 15:54:27 : Moving design_1_mig_7series_0_1 ...
MIG: 15:54:27 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:54:27 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:54:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:54:27 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:54:27 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:54:27 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:54:27 : ################# RUNNING MIG BATCH ###################
MIG: 15:54:27 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:54:27 : synp_flow:  -- synthesis_mode: Other
MIG: 15:54:27 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:54:27 : vivado_mode: xpg_bd
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 1
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 : isPortInterface: 0
MIG: 15:54:27 :  locked false  
MIG: 15:54:27 : HDL Language: Verilog
MIG: 15:54:27 : compInfo: false
MIG: 15:54:27 : Vivado Options xc7a200t sbg484 -1
MIG: 15:54:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:54:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:54:27 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:54:27 : I am in catch area
MIG: 15:54:27 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:54:34 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 15:54:34 : Component_Name: design_1_mig_7series_0_1
MIG: 15:54:34 : Moving design_1_mig_7series_0_1 ...
MIG: 15:54:34 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:54:34 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:54:35 : Running implementation.xit
MIG: 15:54:35 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:54:35 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:54:35 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:54:35 : ################# RUNNING MIG BATCH ###################
MIG: 15:54:35 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:54:35 : synp_flow:  -- synthesis_mode: Other
MIG: 15:54:35 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:54:35 : vivado_mode: xpg_bd
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 1
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 : isPortInterface: 0
MIG: 15:54:35 :  locked false  
MIG: 15:54:35 : HDL Language: Verilog
MIG: 15:54:35 : compInfo: false
MIG: 15:54:35 : Vivado Options xc7a200t sbg484 -1
MIG: 15:54:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:54:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:54:35 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:54:35 : I am in catch area
MIG: 15:54:35 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:54:42 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 15:54:42 : Component_Name: design_1_mig_7series_0_1
MIG: 15:54:42 : Moving design_1_mig_7series_0_1 ...
MIG: 15:54:42 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:54:42 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:24:07 : Running synthesis.xit
MIG: 16:24:07 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:07 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:24:07 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:07 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:24:07 : vivado_mode: xpg_bd
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 1
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 : isPortInterface: 0
MIG: 16:24:07 :  locked false  
MIG: 16:24:07 : HDL Language: Verilog
MIG: 16:24:07 : compInfo: false
MIG: 16:24:07 : Vivado Options xc7a200t sbg484 -1
MIG: 16:24:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:24:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:24:07 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:24:07 : I am in catch area
MIG: 16:24:07 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:24:15 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:24:15 : Component_Name: design_1_mig_7series_0_1
MIG: 16:24:15 : Moving design_1_mig_7series_0_1 ...
MIG: 16:24:15 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:24:15 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:24:15 : Running vlog_synth_rpr.xit
MIG: 16:24:15 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:24:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:24:15 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:24:15 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:15 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:24:15 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:15 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:24:15 : vivado_mode: xpg_bd
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 1
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 : isPortInterface: 0
MIG: 16:24:15 :  locked false  
MIG: 16:24:15 : HDL Language: Verilog
MIG: 16:24:15 : compInfo: false
MIG: 16:24:15 : Vivado Options xc7a200t sbg484 -1
MIG: 16:24:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:24:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:24:15 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:24:15 : I am in catch area
MIG: 16:24:15 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:24:23 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:24:23 : Component_Name: design_1_mig_7series_0_1
MIG: 16:24:23 : Moving design_1_mig_7series_0_1 ...
MIG: 16:24:23 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:24:23 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:24:23 : Running simulation.xit
MIG: 16:24:23 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:23 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:24:23 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:23 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:24:23 : vivado_mode: xpg_bd
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 1
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 : isPortInterface: 0
MIG: 16:24:23 :  locked false  
MIG: 16:24:23 : HDL Language: Verilog
MIG: 16:24:23 : compInfo: false
MIG: 16:24:23 : Vivado Options xc7a200t sbg484 -1
MIG: 16:24:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:24:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:24:23 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:24:23 : I am in catch area
MIG: 16:24:23 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:24:30 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:24:30 : Component_Name: design_1_mig_7series_0_1
MIG: 16:24:30 : Moving design_1_mig_7series_0_1 ...
MIG: 16:24:30 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:24:30 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:24:30 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:24:30 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:24:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:24:30 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:24:30 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:30 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:24:30 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:30 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:24:30 : vivado_mode: xpg_bd
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 1
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 : isPortInterface: 0
MIG: 16:24:30 :  locked false  
MIG: 16:24:30 : HDL Language: Verilog
MIG: 16:24:30 : compInfo: false
MIG: 16:24:30 : Vivado Options xc7a200t sbg484 -1
MIG: 16:24:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:24:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:24:30 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:24:30 : I am in catch area
MIG: 16:24:30 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:24:38 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:24:38 : Component_Name: design_1_mig_7series_0_1
MIG: 16:24:38 : Moving design_1_mig_7series_0_1 ...
MIG: 16:24:38 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:24:38 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:24:38 : Running implementation.xit
MIG: 16:24:38 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:24:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:24:38 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:24:38 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:38 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:24:38 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:38 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:24:38 : vivado_mode: xpg_bd
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 1
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 : isPortInterface: 0
MIG: 16:24:38 :  locked false  
MIG: 16:24:38 : HDL Language: Verilog
MIG: 16:24:38 : compInfo: false
MIG: 16:24:38 : Vivado Options xc7a200t sbg484 -1
MIG: 16:24:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:24:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:24:38 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:24:38 : I am in catch area
MIG: 16:24:38 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:24:45 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:24:45 : Component_Name: design_1_mig_7series_0_1
MIG: 16:24:45 : Moving design_1_mig_7series_0_1 ...
MIG: 16:24:45 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:24:45 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:27:23 : Running synthesis.xit
MIG: 16:27:23 : ################# RUNNING MIG BATCH ###################
MIG: 16:27:23 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:27:23 : synp_flow:  -- synthesis_mode: Other
MIG: 16:27:23 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:27:23 : vivado_mode: xpg_bd
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 1
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 : isPortInterface: 0
MIG: 16:27:23 :  locked false  
MIG: 16:27:23 : HDL Language: Verilog
MIG: 16:27:23 : compInfo: false
MIG: 16:27:23 : Vivado Options xc7a200t sbg484 -1
MIG: 16:27:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:27:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:27:23 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:27:23 : I am in catch area
MIG: 16:27:23 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:27:33 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:27:33 : Component_Name: design_1_mig_7series_0_1
MIG: 16:27:33 : Moving design_1_mig_7series_0_1 ...
MIG: 16:27:33 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:27:33 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:27:33 : Running vlog_synth_rpr.xit
MIG: 16:27:33 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:27:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:27:33 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:27:33 : ################# RUNNING MIG BATCH ###################
MIG: 16:27:33 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:27:33 : synp_flow:  -- synthesis_mode: Other
MIG: 16:27:33 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:27:33 : vivado_mode: xpg_bd
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 1
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 : isPortInterface: 0
MIG: 16:27:33 :  locked false  
MIG: 16:27:33 : HDL Language: Verilog
MIG: 16:27:33 : compInfo: false
MIG: 16:27:33 : Vivado Options xc7a200t sbg484 -1
MIG: 16:27:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:27:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:27:33 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:27:33 : I am in catch area
MIG: 16:27:33 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:27:40 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:27:40 : Component_Name: design_1_mig_7series_0_1
MIG: 16:27:40 : Moving design_1_mig_7series_0_1 ...
MIG: 16:27:40 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:27:40 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:27:40 : Running simulation.xit
MIG: 16:27:41 : ################# RUNNING MIG BATCH ###################
MIG: 16:27:41 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:27:41 : synp_flow:  -- synthesis_mode: Other
MIG: 16:27:41 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:27:41 : vivado_mode: xpg_bd
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 1
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 : isPortInterface: 0
MIG: 16:27:41 :  locked false  
MIG: 16:27:41 : HDL Language: Verilog
MIG: 16:27:41 : compInfo: false
MIG: 16:27:41 : Vivado Options xc7a200t sbg484 -1
MIG: 16:27:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:27:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:27:41 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:27:41 : I am in catch area
MIG: 16:27:41 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:27:48 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:27:48 : Component_Name: design_1_mig_7series_0_1
MIG: 16:27:48 : Moving design_1_mig_7series_0_1 ...
MIG: 16:27:48 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:27:48 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:27:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:27:48 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:27:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:27:48 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:27:48 : ################# RUNNING MIG BATCH ###################
MIG: 16:27:48 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:27:48 : synp_flow:  -- synthesis_mode: Other
MIG: 16:27:48 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:27:48 : vivado_mode: xpg_bd
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 1
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 : isPortInterface: 0
MIG: 16:27:48 :  locked false  
MIG: 16:27:48 : HDL Language: Verilog
MIG: 16:27:48 : compInfo: false
MIG: 16:27:48 : Vivado Options xc7a200t sbg484 -1
MIG: 16:27:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:27:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:27:48 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:27:48 : I am in catch area
MIG: 16:27:48 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:27:55 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:27:55 : Component_Name: design_1_mig_7series_0_1
MIG: 16:27:55 : Moving design_1_mig_7series_0_1 ...
MIG: 16:27:55 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:27:55 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:27:56 : Running implementation.xit
MIG: 16:27:56 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:27:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:27:56 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:27:56 : ################# RUNNING MIG BATCH ###################
MIG: 16:27:56 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:27:56 : synp_flow:  -- synthesis_mode: Other
MIG: 16:27:56 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:27:56 : vivado_mode: xpg_bd
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 1
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 : isPortInterface: 0
MIG: 16:27:56 :  locked false  
MIG: 16:27:56 : HDL Language: Verilog
MIG: 16:27:56 : compInfo: false
MIG: 16:27:56 : Vivado Options xc7a200t sbg484 -1
MIG: 16:27:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:27:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:27:56 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:27:56 : I am in catch area
MIG: 16:27:56 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:28:03 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:28:03 : Component_Name: design_1_mig_7series_0_1
MIG: 16:28:03 : Moving design_1_mig_7series_0_1 ...
MIG: 16:28:03 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:28:03 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:58:24 : Running synthesis.xit
MIG: 21:58:24 : ################# RUNNING MIG BATCH ###################
MIG: 21:58:24 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:58:24 : synp_flow:  -- synthesis_mode: Other
MIG: 21:58:24 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:58:24 : vivado_mode: xpg_bd
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 1
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 : isPortInterface: 0
MIG: 21:58:24 :  locked false  
MIG: 21:58:24 : HDL Language: Verilog
MIG: 21:58:24 : compInfo: false
MIG: 21:58:24 : Vivado Options xc7a200t sbg484 -1
MIG: 21:58:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:58:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:58:24 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:58:24 : I am in catch area
MIG: 21:58:24 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:58:34 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:58:34 : Component_Name: design_1_mig_7series_0_1
MIG: 21:58:34 : Moving design_1_mig_7series_0_1 ...
MIG: 21:58:34 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:58:34 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:58:34 : Running vlog_synth_rpr.xit
MIG: 21:58:34 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 21:58:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:58:34 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 21:58:34 : ################# RUNNING MIG BATCH ###################
MIG: 21:58:34 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:58:34 : synp_flow:  -- synthesis_mode: Other
MIG: 21:58:34 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:58:34 : vivado_mode: xpg_bd
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 1
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 : isPortInterface: 0
MIG: 21:58:34 :  locked false  
MIG: 21:58:34 : HDL Language: Verilog
MIG: 21:58:34 : compInfo: false
MIG: 21:58:34 : Vivado Options xc7a200t sbg484 -1
MIG: 21:58:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:58:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:58:34 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:58:34 : I am in catch area
MIG: 21:58:34 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:58:41 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:58:41 : Component_Name: design_1_mig_7series_0_1
MIG: 21:58:41 : Moving design_1_mig_7series_0_1 ...
MIG: 21:58:41 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:58:41 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:58:41 : Running simulation.xit
MIG: 21:58:41 : ################# RUNNING MIG BATCH ###################
MIG: 21:58:41 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:58:41 : synp_flow:  -- synthesis_mode: Other
MIG: 21:58:41 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:58:41 : vivado_mode: xpg_bd
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 1
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 : isPortInterface: 0
MIG: 21:58:41 :  locked false  
MIG: 21:58:41 : HDL Language: Verilog
MIG: 21:58:41 : compInfo: false
MIG: 21:58:41 : Vivado Options xc7a200t sbg484 -1
MIG: 21:58:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:58:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:58:41 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:58:41 : I am in catch area
MIG: 21:58:41 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:58:48 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:58:48 : Component_Name: design_1_mig_7series_0_1
MIG: 21:58:48 : Moving design_1_mig_7series_0_1 ...
MIG: 21:58:48 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:58:48 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:58:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:58:49 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 21:58:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:58:49 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 21:58:49 : ################# RUNNING MIG BATCH ###################
MIG: 21:58:49 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:58:49 : synp_flow:  -- synthesis_mode: Other
MIG: 21:58:49 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:58:49 : vivado_mode: xpg_bd
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 1
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 : isPortInterface: 0
MIG: 21:58:49 :  locked false  
MIG: 21:58:49 : HDL Language: Verilog
MIG: 21:58:49 : compInfo: false
MIG: 21:58:49 : Vivado Options xc7a200t sbg484 -1
MIG: 21:58:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:58:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:58:49 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:58:49 : I am in catch area
MIG: 21:58:49 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:58:56 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:58:56 : Component_Name: design_1_mig_7series_0_1
MIG: 21:58:56 : Moving design_1_mig_7series_0_1 ...
MIG: 21:58:56 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:58:56 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 21:58:56 : Running implementation.xit
MIG: 21:58:56 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 21:58:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:58:56 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 21:58:56 : ################# RUNNING MIG BATCH ###################
MIG: 21:58:56 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 21:58:56 : synp_flow:  -- synthesis_mode: Other
MIG: 21:58:56 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 21:58:56 : vivado_mode: xpg_bd
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 1
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 : isPortInterface: 0
MIG: 21:58:56 :  locked false  
MIG: 21:58:56 : HDL Language: Verilog
MIG: 21:58:56 : compInfo: false
MIG: 21:58:56 : Vivado Options xc7a200t sbg484 -1
MIG: 21:58:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:58:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:58:56 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:58:56 : I am in catch area
MIG: 21:58:56 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 21:59:04 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 21:59:04 : Component_Name: design_1_mig_7series_0_1
MIG: 21:59:04 : Moving design_1_mig_7series_0_1 ...
MIG: 21:59:04 : Moving design_1_mig_7series_0_1.veo ...
MIG: 21:59:04 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 22:33:01 : Running synthesis.xit
MIG: 22:33:01 : ################# RUNNING MIG BATCH ###################
MIG: 22:33:01 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 22:33:01 : synp_flow:  -- synthesis_mode: Other
MIG: 22:33:01 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 22:33:01 : vivado_mode: xpg_bd
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 1
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 : isPortInterface: 0
MIG: 22:33:01 :  locked false  
MIG: 22:33:01 : HDL Language: Verilog
MIG: 22:33:01 : compInfo: false
MIG: 22:33:01 : Vivado Options xc7a200t sbg484 -1
MIG: 22:33:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:33:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:33:01 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:33:01 : I am in catch area
MIG: 22:33:01 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 22:33:08 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 22:33:08 : Component_Name: design_1_mig_7series_0_1
MIG: 22:33:08 : Moving design_1_mig_7series_0_1 ...
MIG: 22:33:08 : Moving design_1_mig_7series_0_1.veo ...
MIG: 22:33:08 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 22:33:08 : Running vlog_synth_rpr.xit
MIG: 22:33:08 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 22:33:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:33:08 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 22:33:08 : ################# RUNNING MIG BATCH ###################
MIG: 22:33:08 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 22:33:08 : synp_flow:  -- synthesis_mode: Other
MIG: 22:33:08 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 22:33:08 : vivado_mode: xpg_bd
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 1
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 : isPortInterface: 0
MIG: 22:33:08 :  locked false  
MIG: 22:33:08 : HDL Language: Verilog
MIG: 22:33:08 : compInfo: false
MIG: 22:33:08 : Vivado Options xc7a200t sbg484 -1
MIG: 22:33:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:33:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:33:08 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:33:08 : I am in catch area
MIG: 22:33:08 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 22:33:15 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 22:33:15 : Component_Name: design_1_mig_7series_0_1
MIG: 22:33:15 : Moving design_1_mig_7series_0_1 ...
MIG: 22:33:15 : Moving design_1_mig_7series_0_1.veo ...
MIG: 22:33:15 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 22:33:15 : Running simulation.xit
MIG: 22:33:15 : ################# RUNNING MIG BATCH ###################
MIG: 22:33:15 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 22:33:15 : synp_flow:  -- synthesis_mode: Other
MIG: 22:33:15 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 22:33:15 : vivado_mode: xpg_bd
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 1
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 : isPortInterface: 0
MIG: 22:33:15 :  locked false  
MIG: 22:33:15 : HDL Language: Verilog
MIG: 22:33:15 : compInfo: false
MIG: 22:33:15 : Vivado Options xc7a200t sbg484 -1
MIG: 22:33:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:33:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:33:15 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:33:15 : I am in catch area
MIG: 22:33:15 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 22:33:23 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 22:33:23 : Component_Name: design_1_mig_7series_0_1
MIG: 22:33:23 : Moving design_1_mig_7series_0_1 ...
MIG: 22:33:23 : Moving design_1_mig_7series_0_1.veo ...
MIG: 22:33:23 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 22:33:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:33:23 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 22:33:23 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:33:23 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 22:33:23 : ################# RUNNING MIG BATCH ###################
MIG: 22:33:23 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 22:33:23 : synp_flow:  -- synthesis_mode: Other
MIG: 22:33:23 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 22:33:23 : vivado_mode: xpg_bd
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 1
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 : isPortInterface: 0
MIG: 22:33:23 :  locked false  
MIG: 22:33:23 : HDL Language: Verilog
MIG: 22:33:23 : compInfo: false
MIG: 22:33:23 : Vivado Options xc7a200t sbg484 -1
MIG: 22:33:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:33:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:33:23 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:33:23 : I am in catch area
MIG: 22:33:23 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 22:33:30 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 22:33:30 : Component_Name: design_1_mig_7series_0_1
MIG: 22:33:30 : Moving design_1_mig_7series_0_1 ...
MIG: 22:33:30 : Moving design_1_mig_7series_0_1.veo ...
MIG: 22:33:30 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 22:33:30 : Running implementation.xit
MIG: 22:33:30 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 22:33:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:33:30 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 22:33:30 : ################# RUNNING MIG BATCH ###################
MIG: 22:33:30 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 22:33:30 : synp_flow:  -- synthesis_mode: Other
MIG: 22:33:30 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 22:33:30 : vivado_mode: xpg_bd
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 1
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 : isPortInterface: 0
MIG: 22:33:30 :  locked false  
MIG: 22:33:30 : HDL Language: Verilog
MIG: 22:33:30 : compInfo: false
MIG: 22:33:30 : Vivado Options xc7a200t sbg484 -1
MIG: 22:33:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:33:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:33:30 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:33:30 : I am in catch area
MIG: 22:33:30 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 22:33:37 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 22:33:37 : Component_Name: design_1_mig_7series_0_1
MIG: 22:33:37 : Moving design_1_mig_7series_0_1 ...
MIG: 22:33:37 : Moving design_1_mig_7series_0_1.veo ...
MIG: 22:33:37 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 22:50:19 : Running synthesis.xit
MIG: 22:50:19 : ################# RUNNING MIG BATCH ###################
MIG: 22:50:19 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 22:50:19 : synp_flow:  -- synthesis_mode: Other
MIG: 22:50:19 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 22:50:19 : vivado_mode: xpg_bd
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 1
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 : isPortInterface: 0
MIG: 22:50:19 :  locked false  
MIG: 22:50:19 : HDL Language: Verilog
MIG: 22:50:19 : compInfo: false
MIG: 22:50:19 : Vivado Options xc7a200t sbg484 -1
MIG: 22:50:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:50:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:50:19 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:50:19 : I am in catch area
MIG: 22:50:19 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 22:50:26 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 22:50:26 : Component_Name: design_1_mig_7series_0_1
MIG: 22:50:26 : Moving design_1_mig_7series_0_1 ...
MIG: 22:50:26 : Moving design_1_mig_7series_0_1.veo ...
MIG: 22:50:26 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 22:50:27 : Running vlog_synth_rpr.xit
MIG: 22:50:27 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 22:50:27 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:50:27 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 22:50:27 : ################# RUNNING MIG BATCH ###################
MIG: 22:50:27 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 22:50:27 : synp_flow:  -- synthesis_mode: Other
MIG: 22:50:27 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 22:50:27 : vivado_mode: xpg_bd
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 1
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 : isPortInterface: 0
MIG: 22:50:27 :  locked false  
MIG: 22:50:27 : HDL Language: Verilog
MIG: 22:50:27 : compInfo: false
MIG: 22:50:27 : Vivado Options xc7a200t sbg484 -1
MIG: 22:50:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:50:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:50:27 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:50:27 : I am in catch area
MIG: 22:50:27 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 22:50:34 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 22:50:34 : Component_Name: design_1_mig_7series_0_1
MIG: 22:50:34 : Moving design_1_mig_7series_0_1 ...
MIG: 22:50:34 : Moving design_1_mig_7series_0_1.veo ...
MIG: 22:50:34 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 22:50:34 : Running simulation.xit
MIG: 22:50:34 : ################# RUNNING MIG BATCH ###################
MIG: 22:50:34 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 22:50:34 : synp_flow:  -- synthesis_mode: Other
MIG: 22:50:34 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 22:50:34 : vivado_mode: xpg_bd
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 1
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 : isPortInterface: 0
MIG: 22:50:34 :  locked false  
MIG: 22:50:34 : HDL Language: Verilog
MIG: 22:50:34 : compInfo: false
MIG: 22:50:34 : Vivado Options xc7a200t sbg484 -1
MIG: 22:50:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:50:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:50:34 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:50:34 : I am in catch area
MIG: 22:50:34 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 22:50:42 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 22:50:42 : Component_Name: design_1_mig_7series_0_1
MIG: 22:50:42 : Moving design_1_mig_7series_0_1 ...
MIG: 22:50:42 : Moving design_1_mig_7series_0_1.veo ...
MIG: 22:50:42 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 22:50:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:50:42 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 22:50:42 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:50:42 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 22:50:42 : ################# RUNNING MIG BATCH ###################
MIG: 22:50:42 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 22:50:42 : synp_flow:  -- synthesis_mode: Other
MIG: 22:50:42 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 22:50:42 : vivado_mode: xpg_bd
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 1
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 : isPortInterface: 0
MIG: 22:50:42 :  locked false  
MIG: 22:50:42 : HDL Language: Verilog
MIG: 22:50:42 : compInfo: false
MIG: 22:50:42 : Vivado Options xc7a200t sbg484 -1
MIG: 22:50:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:50:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:50:42 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:50:42 : I am in catch area
MIG: 22:50:42 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 22:50:49 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 22:50:49 : Component_Name: design_1_mig_7series_0_1
MIG: 22:50:49 : Moving design_1_mig_7series_0_1 ...
MIG: 22:50:49 : Moving design_1_mig_7series_0_1.veo ...
MIG: 22:50:49 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 22:50:49 : Running implementation.xit
MIG: 22:50:49 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 22:50:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:50:49 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 22:50:49 : ################# RUNNING MIG BATCH ###################
MIG: 22:50:49 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 22:50:49 : synp_flow:  -- synthesis_mode: Other
MIG: 22:50:49 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 22:50:49 : vivado_mode: xpg_bd
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 1
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 : isPortInterface: 0
MIG: 22:50:49 :  locked false  
MIG: 22:50:49 : HDL Language: Verilog
MIG: 22:50:49 : compInfo: false
MIG: 22:50:49 : Vivado Options xc7a200t sbg484 -1
MIG: 22:50:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:50:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:50:49 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:50:49 : I am in catch area
MIG: 22:50:49 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 22:50:56 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 22:50:56 : Component_Name: design_1_mig_7series_0_1
MIG: 22:50:56 : Moving design_1_mig_7series_0_1 ...
MIG: 22:50:56 : Moving design_1_mig_7series_0_1.veo ...
MIG: 22:50:56 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 23:16:31 : Running synthesis.xit
MIG: 23:16:31 : ################# RUNNING MIG BATCH ###################
MIG: 23:16:31 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 23:16:31 : synp_flow:  -- synthesis_mode: Other
MIG: 23:16:31 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 23:16:31 : vivado_mode: xpg_bd
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 1
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 : isPortInterface: 0
MIG: 23:16:31 :  locked false  
MIG: 23:16:31 : HDL Language: Verilog
MIG: 23:16:31 : compInfo: false
MIG: 23:16:31 : Vivado Options xc7a200t sbg484 -1
MIG: 23:16:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:16:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:16:31 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 23:16:31 : I am in catch area
MIG: 23:16:31 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 23:16:39 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 23:16:39 : Component_Name: design_1_mig_7series_0_1
MIG: 23:16:39 : Moving design_1_mig_7series_0_1 ...
MIG: 23:16:39 : Moving design_1_mig_7series_0_1.veo ...
MIG: 23:16:39 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 23:16:39 : Running vlog_synth_rpr.xit
MIG: 23:16:39 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 23:16:39 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:16:39 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 23:16:39 : ################# RUNNING MIG BATCH ###################
MIG: 23:16:39 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 23:16:39 : synp_flow:  -- synthesis_mode: Other
MIG: 23:16:39 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 23:16:39 : vivado_mode: xpg_bd
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 1
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 : isPortInterface: 0
MIG: 23:16:39 :  locked false  
MIG: 23:16:39 : HDL Language: Verilog
MIG: 23:16:39 : compInfo: false
MIG: 23:16:39 : Vivado Options xc7a200t sbg484 -1
MIG: 23:16:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:16:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:16:39 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 23:16:39 : I am in catch area
MIG: 23:16:39 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 23:16:46 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 23:16:46 : Component_Name: design_1_mig_7series_0_1
MIG: 23:16:46 : Moving design_1_mig_7series_0_1 ...
MIG: 23:16:46 : Moving design_1_mig_7series_0_1.veo ...
MIG: 23:16:46 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 23:16:46 : Running simulation.xit
MIG: 23:16:46 : ################# RUNNING MIG BATCH ###################
MIG: 23:16:46 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 23:16:46 : synp_flow:  -- synthesis_mode: Other
MIG: 23:16:46 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 23:16:46 : vivado_mode: xpg_bd
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 1
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 : isPortInterface: 0
MIG: 23:16:46 :  locked false  
MIG: 23:16:46 : HDL Language: Verilog
MIG: 23:16:46 : compInfo: false
MIG: 23:16:46 : Vivado Options xc7a200t sbg484 -1
MIG: 23:16:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:16:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:16:46 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 23:16:46 : I am in catch area
MIG: 23:16:46 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 23:16:53 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 23:16:53 : Component_Name: design_1_mig_7series_0_1
MIG: 23:16:53 : Moving design_1_mig_7series_0_1 ...
MIG: 23:16:53 : Moving design_1_mig_7series_0_1.veo ...
MIG: 23:16:53 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 23:16:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:16:53 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 23:16:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:16:53 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 23:16:53 : ################# RUNNING MIG BATCH ###################
MIG: 23:16:53 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 23:16:53 : synp_flow:  -- synthesis_mode: Other
MIG: 23:16:53 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 23:16:53 : vivado_mode: xpg_bd
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 1
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 : isPortInterface: 0
MIG: 23:16:53 :  locked false  
MIG: 23:16:53 : HDL Language: Verilog
MIG: 23:16:53 : compInfo: false
MIG: 23:16:53 : Vivado Options xc7a200t sbg484 -1
MIG: 23:16:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:16:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:16:53 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 23:16:53 : I am in catch area
MIG: 23:16:53 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 23:17:01 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 23:17:01 : Component_Name: design_1_mig_7series_0_1
MIG: 23:17:01 : Moving design_1_mig_7series_0_1 ...
MIG: 23:17:01 : Moving design_1_mig_7series_0_1.veo ...
MIG: 23:17:01 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 23:17:01 : Running implementation.xit
MIG: 23:17:01 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 23:17:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:17:01 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 23:17:01 : ################# RUNNING MIG BATCH ###################
MIG: 23:17:01 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 23:17:01 : synp_flow:  -- synthesis_mode: Other
MIG: 23:17:01 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 23:17:01 : vivado_mode: xpg_bd
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 1
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 : isPortInterface: 0
MIG: 23:17:01 :  locked false  
MIG: 23:17:01 : HDL Language: Verilog
MIG: 23:17:01 : compInfo: false
MIG: 23:17:01 : Vivado Options xc7a200t sbg484 -1
MIG: 23:17:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:17:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:17:01 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 23:17:01 : I am in catch area
MIG: 23:17:01 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 23:17:08 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 23:17:08 : Component_Name: design_1_mig_7series_0_1
MIG: 23:17:08 : Moving design_1_mig_7series_0_1 ...
MIG: 23:17:08 : Moving design_1_mig_7series_0_1.veo ...
MIG: 23:17:08 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 23:28:14 : xml_input_file: board.prj
MIG: 23:28:14 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 23:28:14 : xml_input_file: mig_a.prj
MIG: 23:28:14 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 23:28:14 : xml_input_file: mig_a.prj
MIG: 23:28:14 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 23:28:15 : Running customizer.xit
MIG: 23:28:15 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 23:28:15 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-22325-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 23:28:15 : synp_flow:  -- synthesis_mode: Other
MIG: 23:28:15 : outputDirectory: /home/akayashima/.Xil/Vivado-22325-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 23:28:15 : vivado_mode: xpg_bd
MIG: 23:28:15 :  locked false  
MIG: 23:28:15 : HDL Language: Verilog
MIG: 23:28:15 : compInfo: false
MIG: 23:28:15 : Vivado Options xc7a200t sbg484 -1
MIG: 23:28:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:28:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:28:15 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 23:28:15 : I am in catch area
MIG: 23:28:15 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-22325-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-22325-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 23:29:07 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 23:29:07 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 23:29:07 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-22325-bluewater02/coregen/design_1_mig_7series_0_1/mig_b.prj
MIG: 23:29:07 : Component_Name: design_1_mig_7series_0_1
MIG: 23:29:07 : Moving design_1_mig_7series_0_1 ...
MIG: 23:29:07 : Moving design_1_mig_7series_0_1.veo ...
MIG: 23:29:07 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 23:29:07 : Sending back 0
MIG: 23:29:07 : xml_input_file: mig_b.prj
MIG: 23:29:07 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 23:29:07 : xml_input_file: mig_b.prj
MIG: 23:29:07 : Absolute path of xml_input_file: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 23:29:07 : In updateAllModelParams
MIG: 23:29:07 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 23:29:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:29:07 : XGUI hdlLanguage: Verilog
MIG: 23:29:07 : xgui vivado_mode: xpg_bd
MIG: 23:29:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:29:07 : Reading /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 23:29:08 : 
MIG: 23:29:08 : Inside fn mem: DDR3
MIG: 23:29:08 : detect_uiclk: 100000000
MIG: 23:29:08 : cntrl:  memtype: DDR3
MIG: 23:29:08 : 
MIG: 23:29:08 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:29:08 : 
MIG: 23:29:08 : 
MIG: 23:29:08 : 
MIG: 23:29:08 : 
MIG: 23:29:08 :  polarity_value: 0
MIG: 23:29:08 : 
MIG: 23:29:08 : 
MIG: 23:29:08 : cntrl:  memtype: DDR3
MIG: 23:29:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 23:29:08 : 
MIG: 23:29:08 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 23:29:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 23:29:08 : 
MIG: 23:29:08 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 23:29:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 23:29:08 : 
MIG: 23:29:08 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 23:29:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 23:29:08 : 
MIG: 23:29:08 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 23:29:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 23:29:08 : 
MIG: 23:29:08 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 23:29:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 23:29:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 23:29:08 : 
MIG: 23:29:08 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 23:29:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 23:29:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 23:29:08 : 
MIG: 23:29:08 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 23:29:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 23:29:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 23:29:08 : 
MIG: 23:29:08 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 23:29:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 23:29:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 23:29:08 : 
MIG: 23:29:08 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 23:29:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 23:29:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 23:29:08 : 
MIG: 23:29:08 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:29:08 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:29:08 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:29:08 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:29:08 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:29:08 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: ECC ==> OFF
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:29:08 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:29:08 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:29:08 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:29:08 :  Invalid Param: DDR3_nBANK_MACHS ==> 5
MIG: 23:29:08 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:29:08 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:29:08 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:29:08 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:29:08 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:29:08 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:29:08 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:29:08 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:29:08 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:29:08 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:29:08 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:29:08 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:29:08 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:29:08 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:29:08 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:29:08 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:29:08 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:29:08 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:29:08 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:29:08 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:29:08 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:29:08 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:29:08 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:29:08 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:29:08 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:29:08 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:29:08 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:29:08 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:29:08 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:29:08 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 23:29:08 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 23:29:08 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 23:29:08 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 23:29:08 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 23:29:08 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 23:29:08 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 23:29:08 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 23:29:08 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 23:29:08 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 23:29:08 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:29:08 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:29:08 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:29:08 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:29:08 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:29:08 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:29:08 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:29:08 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:29:08 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:29:08 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:29:08 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:29:08 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:29:08 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:29:08 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:29:08 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:29:08 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:29:08 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:29:08 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:29:08 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:29:08 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:29:08 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:29:08 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:29:08 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:29:08 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:29:08 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:29:08 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:29:08 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:29:08 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:29:08 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:29:08 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:29:08 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:29:08 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:29:08 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:29:08 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:29:08 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:29:08 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:29:08 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:29:08 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:29:08 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:29:08 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:29:08 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:29:08 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:29:08 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:29:08 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:29:08 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:29:08 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:29:08 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:29:08 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:29:08 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:29:08 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:29:08 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:29:08 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:29:08 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:29:08 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 23:29:08 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 23:29:08 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 23:29:08 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:29:08 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:29:08 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:29:08 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:29:08 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:29:08 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:29:08 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:29:08 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:29:08 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:29:08 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:29:08 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:29:08 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 23:29:08 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:29:08 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 23:29:08 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:29:08 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:29:08 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:29:08 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:29:08 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:29:08 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:29:08 : 
MIG: 23:29:08 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:29:08 : 
MIG: 23:29:08 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:29:08 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:29:08 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 23:29:08 : 
MIG: 23:29:08 : 
MIG: 23:29:08 : 
MIG: 23:29:08 : Same Interface
MIG: 23:30:51 : Running synthesis.xit
MIG: 23:30:51 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 23:30:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:30:51 : Running vlog_synth_rpr.xit
MIG: 23:30:51 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 23:30:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:30:51 : Running simulation.xit
MIG: 23:30:51 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 23:30:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:30:51 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:30:51 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 23:30:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:30:51 : Running implementation.xit
MIG: 23:30:51 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 23:30:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:55:52 : Running synthesis.xit
MIG: 16:55:52 : ################# RUNNING MIG BATCH ###################
MIG: 16:55:52 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:55:52 : synp_flow:  -- synthesis_mode: Other
MIG: 16:55:52 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:55:52 : vivado_mode: xpg_bd
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 1
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 : isPortInterface: 0
MIG: 16:55:52 :  locked false  
MIG: 16:55:52 : HDL Language: Verilog
MIG: 16:55:52 : compInfo: false
MIG: 16:55:52 : Vivado Options xc7a200t sbg484 -1
MIG: 16:55:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:55:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:55:52 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:55:52 : I am in catch area
MIG: 16:55:53 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:56:03 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:56:03 : Component_Name: design_1_mig_7series_0_1
MIG: 16:56:03 : Moving design_1_mig_7series_0_1 ...
MIG: 16:56:03 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:56:03 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:56:03 : Running vlog_synth_rpr.xit
MIG: 16:56:03 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:56:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:56:03 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:56:03 : ################# RUNNING MIG BATCH ###################
MIG: 16:56:03 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:56:03 : synp_flow:  -- synthesis_mode: Other
MIG: 16:56:03 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:56:03 : vivado_mode: xpg_bd
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 1
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 : isPortInterface: 0
MIG: 16:56:03 :  locked false  
MIG: 16:56:03 : HDL Language: Verilog
MIG: 16:56:03 : compInfo: false
MIG: 16:56:03 : Vivado Options xc7a200t sbg484 -1
MIG: 16:56:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:56:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:56:03 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:56:03 : I am in catch area
MIG: 16:56:03 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:56:10 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:56:10 : Component_Name: design_1_mig_7series_0_1
MIG: 16:56:10 : Moving design_1_mig_7series_0_1 ...
MIG: 16:56:11 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:56:11 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:56:11 : Running simulation.xit
MIG: 16:56:11 : ################# RUNNING MIG BATCH ###################
MIG: 16:56:11 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:56:11 : synp_flow:  -- synthesis_mode: Other
MIG: 16:56:11 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:56:11 : vivado_mode: xpg_bd
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 1
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 : isPortInterface: 0
MIG: 16:56:11 :  locked false  
MIG: 16:56:11 : HDL Language: Verilog
MIG: 16:56:11 : compInfo: false
MIG: 16:56:11 : Vivado Options xc7a200t sbg484 -1
MIG: 16:56:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:56:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:56:11 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:56:11 : I am in catch area
MIG: 16:56:11 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:56:18 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:56:18 : Component_Name: design_1_mig_7series_0_1
MIG: 16:56:18 : Moving design_1_mig_7series_0_1 ...
MIG: 16:56:18 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:56:18 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:56:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:56:18 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:56:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:56:18 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:56:18 : ################# RUNNING MIG BATCH ###################
MIG: 16:56:18 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:56:18 : synp_flow:  -- synthesis_mode: Other
MIG: 16:56:18 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:56:18 : vivado_mode: xpg_bd
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 1
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 : isPortInterface: 0
MIG: 16:56:18 :  locked false  
MIG: 16:56:18 : HDL Language: Verilog
MIG: 16:56:18 : compInfo: false
MIG: 16:56:18 : Vivado Options xc7a200t sbg484 -1
MIG: 16:56:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:56:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:56:18 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:56:18 : I am in catch area
MIG: 16:56:18 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:56:25 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:56:25 : Component_Name: design_1_mig_7series_0_1
MIG: 16:56:25 : Moving design_1_mig_7series_0_1 ...
MIG: 16:56:25 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:56:25 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:56:25 : Running implementation.xit
MIG: 16:56:25 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:56:25 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:56:25 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:56:25 : ################# RUNNING MIG BATCH ###################
MIG: 16:56:25 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:56:25 : synp_flow:  -- synthesis_mode: Other
MIG: 16:56:25 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:56:25 : vivado_mode: xpg_bd
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 1
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 : isPortInterface: 0
MIG: 16:56:25 :  locked false  
MIG: 16:56:25 : HDL Language: Verilog
MIG: 16:56:25 : compInfo: false
MIG: 16:56:25 : Vivado Options xc7a200t sbg484 -1
MIG: 16:56:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:56:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:56:25 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:56:25 : I am in catch area
MIG: 16:56:25 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:56:32 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:56:32 : Component_Name: design_1_mig_7series_0_1
MIG: 16:56:32 : Moving design_1_mig_7series_0_1 ...
MIG: 16:56:32 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:56:32 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:18:42 : Running synthesis.xit
MIG: 17:18:42 : ################# RUNNING MIG BATCH ###################
MIG: 17:18:42 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:18:42 : synp_flow:  -- synthesis_mode: Other
MIG: 17:18:42 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:18:42 : vivado_mode: xpg_bd
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 1
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 : isPortInterface: 0
MIG: 17:18:42 :  locked false  
MIG: 17:18:42 : HDL Language: Verilog
MIG: 17:18:42 : compInfo: false
MIG: 17:18:42 : Vivado Options xc7a200t sbg484 -1
MIG: 17:18:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:18:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:18:42 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:18:42 : I am in catch area
MIG: 17:18:42 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:18:49 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:18:49 : Component_Name: design_1_mig_7series_0_1
MIG: 17:18:49 : Moving design_1_mig_7series_0_1 ...
MIG: 17:18:49 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:18:49 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:18:50 : Running vlog_synth_rpr.xit
MIG: 17:18:50 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:18:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:18:50 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 17:18:50 : ################# RUNNING MIG BATCH ###################
MIG: 17:18:50 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:18:50 : synp_flow:  -- synthesis_mode: Other
MIG: 17:18:50 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:18:50 : vivado_mode: xpg_bd
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 1
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 : isPortInterface: 0
MIG: 17:18:50 :  locked false  
MIG: 17:18:50 : HDL Language: Verilog
MIG: 17:18:50 : compInfo: false
MIG: 17:18:50 : Vivado Options xc7a200t sbg484 -1
MIG: 17:18:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:18:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:18:50 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:18:50 : I am in catch area
MIG: 17:18:50 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:18:57 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:18:57 : Component_Name: design_1_mig_7series_0_1
MIG: 17:18:57 : Moving design_1_mig_7series_0_1 ...
MIG: 17:18:57 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:18:57 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:18:57 : Running simulation.xit
MIG: 17:18:57 : ################# RUNNING MIG BATCH ###################
MIG: 17:18:57 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:18:57 : synp_flow:  -- synthesis_mode: Other
MIG: 17:18:57 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:18:57 : vivado_mode: xpg_bd
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 1
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 : isPortInterface: 0
MIG: 17:18:57 :  locked false  
MIG: 17:18:57 : HDL Language: Verilog
MIG: 17:18:57 : compInfo: false
MIG: 17:18:57 : Vivado Options xc7a200t sbg484 -1
MIG: 17:18:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:18:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:18:57 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:18:57 : I am in catch area
MIG: 17:18:57 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:19:04 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:19:04 : Component_Name: design_1_mig_7series_0_1
MIG: 17:19:04 : Moving design_1_mig_7series_0_1 ...
MIG: 17:19:04 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:19:04 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:19:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:19:04 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:19:04 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:19:04 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 17:19:04 : ################# RUNNING MIG BATCH ###################
MIG: 17:19:04 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:19:04 : synp_flow:  -- synthesis_mode: Other
MIG: 17:19:04 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:19:04 : vivado_mode: xpg_bd
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 1
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 : isPortInterface: 0
MIG: 17:19:04 :  locked false  
MIG: 17:19:04 : HDL Language: Verilog
MIG: 17:19:04 : compInfo: false
MIG: 17:19:04 : Vivado Options xc7a200t sbg484 -1
MIG: 17:19:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:19:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:19:04 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:19:04 : I am in catch area
MIG: 17:19:04 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:19:11 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:19:11 : Component_Name: design_1_mig_7series_0_1
MIG: 17:19:11 : Moving design_1_mig_7series_0_1 ...
MIG: 17:19:11 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:19:11 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:19:11 : Running implementation.xit
MIG: 17:19:11 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:19:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:19:11 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 17:19:11 : ################# RUNNING MIG BATCH ###################
MIG: 17:19:11 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:19:11 : synp_flow:  -- synthesis_mode: Other
MIG: 17:19:11 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:19:11 : vivado_mode: xpg_bd
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 1
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 : isPortInterface: 0
MIG: 17:19:11 :  locked false  
MIG: 17:19:11 : HDL Language: Verilog
MIG: 17:19:11 : compInfo: false
MIG: 17:19:11 : Vivado Options xc7a200t sbg484 -1
MIG: 17:19:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:19:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:19:11 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:19:11 : I am in catch area
MIG: 17:19:11 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:19:18 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:19:18 : Component_Name: design_1_mig_7series_0_1
MIG: 17:19:18 : Moving design_1_mig_7series_0_1 ...
MIG: 17:19:18 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:19:18 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:44:04 : Running synthesis.xit
MIG: 17:44:04 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:04 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:44:04 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:04 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:44:04 : vivado_mode: xpg_bd
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 1
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 : isPortInterface: 0
MIG: 17:44:04 :  locked false  
MIG: 17:44:04 : HDL Language: Verilog
MIG: 17:44:04 : compInfo: false
MIG: 17:44:04 : Vivado Options xc7a200t sbg484 -1
MIG: 17:44:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:44:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:44:04 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:44:04 : I am in catch area
MIG: 17:44:04 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:44:11 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:44:11 : Component_Name: design_1_mig_7series_0_1
MIG: 17:44:11 : Moving design_1_mig_7series_0_1 ...
MIG: 17:44:11 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:44:11 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:44:11 : Running vlog_synth_rpr.xit
MIG: 17:44:11 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:44:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:44:11 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 17:44:11 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:11 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:44:11 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:11 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:44:11 : vivado_mode: xpg_bd
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 1
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 : isPortInterface: 0
MIG: 17:44:11 :  locked false  
MIG: 17:44:11 : HDL Language: Verilog
MIG: 17:44:11 : compInfo: false
MIG: 17:44:11 : Vivado Options xc7a200t sbg484 -1
MIG: 17:44:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:44:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:44:11 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:44:11 : I am in catch area
MIG: 17:44:11 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:44:18 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:44:18 : Component_Name: design_1_mig_7series_0_1
MIG: 17:44:18 : Moving design_1_mig_7series_0_1 ...
MIG: 17:44:18 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:44:18 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:44:18 : Running simulation.xit
MIG: 17:44:18 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:18 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:44:18 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:18 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:44:18 : vivado_mode: xpg_bd
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 1
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 : isPortInterface: 0
MIG: 17:44:18 :  locked false  
MIG: 17:44:18 : HDL Language: Verilog
MIG: 17:44:18 : compInfo: false
MIG: 17:44:18 : Vivado Options xc7a200t sbg484 -1
MIG: 17:44:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:44:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:44:18 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:44:18 : I am in catch area
MIG: 17:44:18 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:44:25 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:44:25 : Component_Name: design_1_mig_7series_0_1
MIG: 17:44:25 : Moving design_1_mig_7series_0_1 ...
MIG: 17:44:25 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:44:25 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:44:25 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:44:25 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:44:25 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:44:25 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 17:44:25 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:25 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:44:25 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:25 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:44:25 : vivado_mode: xpg_bd
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 1
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 : isPortInterface: 0
MIG: 17:44:25 :  locked false  
MIG: 17:44:25 : HDL Language: Verilog
MIG: 17:44:25 : compInfo: false
MIG: 17:44:25 : Vivado Options xc7a200t sbg484 -1
MIG: 17:44:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:44:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:44:25 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:44:25 : I am in catch area
MIG: 17:44:25 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:44:32 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:44:32 : Component_Name: design_1_mig_7series_0_1
MIG: 17:44:32 : Moving design_1_mig_7series_0_1 ...
MIG: 17:44:32 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:44:32 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:44:33 : Running implementation.xit
MIG: 17:44:33 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:44:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:44:33 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 17:44:33 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:33 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:44:33 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:33 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:44:33 : vivado_mode: xpg_bd
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 1
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 : isPortInterface: 0
MIG: 17:44:33 :  locked false  
MIG: 17:44:33 : HDL Language: Verilog
MIG: 17:44:33 : compInfo: false
MIG: 17:44:33 : Vivado Options xc7a200t sbg484 -1
MIG: 17:44:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:44:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:44:33 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:44:33 : I am in catch area
MIG: 17:44:33 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:44:40 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:44:40 : Component_Name: design_1_mig_7series_0_1
MIG: 17:44:40 : Moving design_1_mig_7series_0_1 ...
MIG: 17:44:40 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:44:40 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:51:18 : Running synthesis.xit
MIG: 18:51:18 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:18 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:51:18 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:18 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:51:18 : vivado_mode: xpg_bd
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 1
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 : isPortInterface: 0
MIG: 18:51:18 :  locked false  
MIG: 18:51:18 : HDL Language: Verilog
MIG: 18:51:18 : compInfo: false
MIG: 18:51:18 : Vivado Options xc7a200t sbg484 -1
MIG: 18:51:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:51:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:51:18 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:51:18 : I am in catch area
MIG: 18:51:18 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:51:26 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:51:26 : Component_Name: design_1_mig_7series_0_1
MIG: 18:51:26 : Moving design_1_mig_7series_0_1 ...
MIG: 18:51:26 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:51:26 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:51:26 : Running vlog_synth_rpr.xit
MIG: 18:51:26 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:51:26 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:51:26 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:51:26 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:26 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:51:26 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:26 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:51:26 : vivado_mode: xpg_bd
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 1
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 : isPortInterface: 0
MIG: 18:51:26 :  locked false  
MIG: 18:51:26 : HDL Language: Verilog
MIG: 18:51:26 : compInfo: false
MIG: 18:51:26 : Vivado Options xc7a200t sbg484 -1
MIG: 18:51:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:51:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:51:26 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:51:26 : I am in catch area
MIG: 18:51:26 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:51:33 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:51:33 : Component_Name: design_1_mig_7series_0_1
MIG: 18:51:33 : Moving design_1_mig_7series_0_1 ...
MIG: 18:51:33 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:51:33 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:51:33 : Running simulation.xit
MIG: 18:51:33 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:33 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:51:33 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:33 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:51:33 : vivado_mode: xpg_bd
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 1
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 : isPortInterface: 0
MIG: 18:51:33 :  locked false  
MIG: 18:51:33 : HDL Language: Verilog
MIG: 18:51:33 : compInfo: false
MIG: 18:51:33 : Vivado Options xc7a200t sbg484 -1
MIG: 18:51:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:51:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:51:33 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:51:33 : I am in catch area
MIG: 18:51:33 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:51:40 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:51:40 : Component_Name: design_1_mig_7series_0_1
MIG: 18:51:40 : Moving design_1_mig_7series_0_1 ...
MIG: 18:51:40 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:51:40 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:51:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:51:41 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:51:41 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:51:41 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:51:41 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:41 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:51:41 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:41 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:51:41 : vivado_mode: xpg_bd
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 1
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 : isPortInterface: 0
MIG: 18:51:41 :  locked false  
MIG: 18:51:41 : HDL Language: Verilog
MIG: 18:51:41 : compInfo: false
MIG: 18:51:41 : Vivado Options xc7a200t sbg484 -1
MIG: 18:51:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:51:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:51:41 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:51:41 : I am in catch area
MIG: 18:51:41 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:51:48 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:51:48 : Component_Name: design_1_mig_7series_0_1
MIG: 18:51:48 : Moving design_1_mig_7series_0_1 ...
MIG: 18:51:48 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:51:48 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:51:48 : Running implementation.xit
MIG: 18:51:48 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:51:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:51:48 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:51:48 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:48 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:51:48 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:48 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:51:48 : vivado_mode: xpg_bd
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 1
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 : isPortInterface: 0
MIG: 18:51:48 :  locked false  
MIG: 18:51:48 : HDL Language: Verilog
MIG: 18:51:48 : compInfo: false
MIG: 18:51:48 : Vivado Options xc7a200t sbg484 -1
MIG: 18:51:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:51:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:51:48 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:51:48 : I am in catch area
MIG: 18:51:48 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:51:55 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:51:55 : Component_Name: design_1_mig_7series_0_1
MIG: 18:51:55 : Moving design_1_mig_7series_0_1 ...
MIG: 18:51:55 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:51:55 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:11:56 : Running synthesis.xit
MIG: 19:11:56 : ################# RUNNING MIG BATCH ###################
MIG: 19:11:56 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:11:56 : synp_flow:  -- synthesis_mode: Other
MIG: 19:11:56 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:11:56 : vivado_mode: xpg_bd
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 1
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 : isPortInterface: 0
MIG: 19:11:56 :  locked false  
MIG: 19:11:56 : HDL Language: Verilog
MIG: 19:11:56 : compInfo: false
MIG: 19:11:56 : Vivado Options xc7a200t sbg484 -1
MIG: 19:11:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:11:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:11:56 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:11:56 : I am in catch area
MIG: 19:11:56 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:12:03 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:12:03 : Component_Name: design_1_mig_7series_0_1
MIG: 19:12:03 : Moving design_1_mig_7series_0_1 ...
MIG: 19:12:03 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:12:03 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:12:03 : Running vlog_synth_rpr.xit
MIG: 19:12:03 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:12:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:12:03 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:12:03 : ################# RUNNING MIG BATCH ###################
MIG: 19:12:03 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:12:03 : synp_flow:  -- synthesis_mode: Other
MIG: 19:12:03 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:12:03 : vivado_mode: xpg_bd
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 1
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 : isPortInterface: 0
MIG: 19:12:03 :  locked false  
MIG: 19:12:03 : HDL Language: Verilog
MIG: 19:12:03 : compInfo: false
MIG: 19:12:03 : Vivado Options xc7a200t sbg484 -1
MIG: 19:12:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:12:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:12:03 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:12:03 : I am in catch area
MIG: 19:12:03 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:12:11 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:12:11 : Component_Name: design_1_mig_7series_0_1
MIG: 19:12:11 : Moving design_1_mig_7series_0_1 ...
MIG: 19:12:11 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:12:11 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:12:11 : Running simulation.xit
MIG: 19:12:11 : ################# RUNNING MIG BATCH ###################
MIG: 19:12:11 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:12:11 : synp_flow:  -- synthesis_mode: Other
MIG: 19:12:11 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:12:11 : vivado_mode: xpg_bd
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 1
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 : isPortInterface: 0
MIG: 19:12:11 :  locked false  
MIG: 19:12:11 : HDL Language: Verilog
MIG: 19:12:11 : compInfo: false
MIG: 19:12:11 : Vivado Options xc7a200t sbg484 -1
MIG: 19:12:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:12:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:12:11 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:12:11 : I am in catch area
MIG: 19:12:11 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:12:18 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:12:18 : Component_Name: design_1_mig_7series_0_1
MIG: 19:12:18 : Moving design_1_mig_7series_0_1 ...
MIG: 19:12:18 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:12:18 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:12:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:12:18 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:12:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:12:18 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:12:18 : ################# RUNNING MIG BATCH ###################
MIG: 19:12:18 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:12:18 : synp_flow:  -- synthesis_mode: Other
MIG: 19:12:18 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:12:18 : vivado_mode: xpg_bd
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 1
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 : isPortInterface: 0
MIG: 19:12:18 :  locked false  
MIG: 19:12:18 : HDL Language: Verilog
MIG: 19:12:18 : compInfo: false
MIG: 19:12:18 : Vivado Options xc7a200t sbg484 -1
MIG: 19:12:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:12:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:12:18 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:12:18 : I am in catch area
MIG: 19:12:18 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:12:25 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:12:25 : Component_Name: design_1_mig_7series_0_1
MIG: 19:12:25 : Moving design_1_mig_7series_0_1 ...
MIG: 19:12:25 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:12:25 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:12:25 : Running implementation.xit
MIG: 19:12:25 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:12:25 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:12:25 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:12:25 : ################# RUNNING MIG BATCH ###################
MIG: 19:12:25 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:12:25 : synp_flow:  -- synthesis_mode: Other
MIG: 19:12:25 : outputDirectory: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:12:25 : vivado_mode: xpg_bd
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 1
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 : isPortInterface: 0
MIG: 19:12:25 :  locked false  
MIG: 19:12:25 : HDL Language: Verilog
MIG: 19:12:25 : compInfo: false
MIG: 19:12:25 : Vivado Options xc7a200t sbg484 -1
MIG: 19:12:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:12:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:12:25 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:12:25 : I am in catch area
MIG: 19:12:25 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:12:32 : XML_INPUT_FILE: /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:12:32 : Component_Name: design_1_mig_7series_0_1
MIG: 19:12:32 : Moving design_1_mig_7series_0_1 ...
MIG: 19:12:32 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:12:32 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:03:22 : xml_input_file: board.prj
MIG: 18:03:22 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 18:03:22 : xml_input_file: mig_b.prj
MIG: 18:03:22 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:03:22 : xml_input_file: mig_b.prj
MIG: 18:03:22 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:54:56 : xml_input_file: board.prj
MIG: 16:54:56 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 16:54:56 : xml_input_file: mig_b.prj
MIG: 16:54:56 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:54:57 : xml_input_file: mig_b.prj
MIG: 16:54:57 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:43:20 : Running synthesis.xit
MIG: 15:43:20 : ################# RUNNING MIG BATCH ###################
MIG: 15:43:20 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:43:20 : synp_flow:  -- synthesis_mode: Other
MIG: 15:43:20 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:43:20 : vivado_mode: xpg_bd
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 1
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 : isPortInterface: 0
MIG: 15:43:20 :  locked false  
MIG: 15:43:20 : HDL Language: Verilog
MIG: 15:43:20 : compInfo: false
MIG: 15:43:20 : Vivado Options xc7a200t sbg484 -1
MIG: 15:43:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:43:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:43:20 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:43:20 : I am in catch area
MIG: 15:43:20 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:43:30 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:43:30 : Component_Name: design_1_mig_7series_0_1
MIG: 15:43:30 : Moving design_1_mig_7series_0_1 ...
MIG: 15:43:30 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:43:30 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:43:30 : Running vlog_synth_rpr.xit
MIG: 15:43:30 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:43:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:43:30 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:43:30 : ################# RUNNING MIG BATCH ###################
MIG: 15:43:30 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:43:30 : synp_flow:  -- synthesis_mode: Other
MIG: 15:43:30 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:43:30 : vivado_mode: xpg_bd
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 1
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 : isPortInterface: 0
MIG: 15:43:30 :  locked false  
MIG: 15:43:30 : HDL Language: Verilog
MIG: 15:43:30 : compInfo: false
MIG: 15:43:30 : Vivado Options xc7a200t sbg484 -1
MIG: 15:43:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:43:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:43:30 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:43:30 : I am in catch area
MIG: 15:43:30 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:43:37 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:43:37 : Component_Name: design_1_mig_7series_0_1
MIG: 15:43:37 : Moving design_1_mig_7series_0_1 ...
MIG: 15:43:37 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:43:37 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:46:31 : Running synthesis.xit
MIG: 15:46:31 : ################# RUNNING MIG BATCH ###################
MIG: 15:46:31 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:46:31 : synp_flow:  -- synthesis_mode: Other
MIG: 15:46:31 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:46:31 : vivado_mode: xpg_bd
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 1
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 : isPortInterface: 0
MIG: 15:46:31 :  locked false  
MIG: 15:46:31 : HDL Language: Verilog
MIG: 15:46:31 : compInfo: false
MIG: 15:46:31 : Vivado Options xc7a200t sbg484 -1
MIG: 15:46:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:46:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:46:31 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:46:31 : I am in catch area
MIG: 15:46:31 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:46:38 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:46:38 : Component_Name: design_1_mig_7series_0_1
MIG: 15:46:38 : Moving design_1_mig_7series_0_1 ...
MIG: 15:46:38 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:46:38 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:46:38 : Running vlog_synth_rpr.xit
MIG: 15:46:38 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:46:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:46:38 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:46:38 : ################# RUNNING MIG BATCH ###################
MIG: 15:46:38 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:46:38 : synp_flow:  -- synthesis_mode: Other
MIG: 15:46:38 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:46:38 : vivado_mode: xpg_bd
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 1
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 : isPortInterface: 0
MIG: 15:46:38 :  locked false  
MIG: 15:46:38 : HDL Language: Verilog
MIG: 15:46:38 : compInfo: false
MIG: 15:46:38 : Vivado Options xc7a200t sbg484 -1
MIG: 15:46:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:46:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:46:38 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:46:38 : I am in catch area
MIG: 15:46:38 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:46:46 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:46:46 : Component_Name: design_1_mig_7series_0_1
MIG: 15:46:46 : Moving design_1_mig_7series_0_1 ...
MIG: 15:46:46 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:46:46 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:46:46 : Running simulation.xit
MIG: 15:46:46 : ################# RUNNING MIG BATCH ###################
MIG: 15:46:46 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:46:46 : synp_flow:  -- synthesis_mode: Other
MIG: 15:46:46 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:46:46 : vivado_mode: xpg_bd
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 1
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 : isPortInterface: 0
MIG: 15:46:46 :  locked false  
MIG: 15:46:46 : HDL Language: Verilog
MIG: 15:46:46 : compInfo: false
MIG: 15:46:46 : Vivado Options xc7a200t sbg484 -1
MIG: 15:46:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:46:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:46:46 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:46:46 : I am in catch area
MIG: 15:46:46 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:46:53 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:46:53 : Component_Name: design_1_mig_7series_0_1
MIG: 15:46:53 : Moving design_1_mig_7series_0_1 ...
MIG: 15:46:53 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:46:53 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:46:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:46:53 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:46:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:46:53 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:46:53 : ################# RUNNING MIG BATCH ###################
MIG: 15:46:53 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:46:53 : synp_flow:  -- synthesis_mode: Other
MIG: 15:46:53 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:46:53 : vivado_mode: xpg_bd
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 1
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 : isPortInterface: 0
MIG: 15:46:53 :  locked false  
MIG: 15:46:53 : HDL Language: Verilog
MIG: 15:46:53 : compInfo: false
MIG: 15:46:53 : Vivado Options xc7a200t sbg484 -1
MIG: 15:46:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:46:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:46:53 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:46:53 : I am in catch area
MIG: 15:46:53 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:47:01 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:47:01 : Component_Name: design_1_mig_7series_0_1
MIG: 15:47:01 : Moving design_1_mig_7series_0_1 ...
MIG: 15:47:01 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:47:01 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:47:01 : Running implementation.xit
MIG: 15:47:01 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:47:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:47:01 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:47:01 : ################# RUNNING MIG BATCH ###################
MIG: 15:47:01 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:47:01 : synp_flow:  -- synthesis_mode: Other
MIG: 15:47:01 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:47:01 : vivado_mode: xpg_bd
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 1
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 :  locked false  
MIG: 15:47:01 : HDL Language: Verilog
MIG: 15:47:01 : compInfo: false
MIG: 15:47:01 : Vivado Options xc7a200t sbg484 -1
MIG: 15:47:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:47:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:47:01 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:47:01 : I am in catch area
MIG: 15:47:01 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:47:09 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:47:09 : Component_Name: design_1_mig_7series_0_1
MIG: 15:47:09 : Moving design_1_mig_7series_0_1 ...
MIG: 15:47:09 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:47:09 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:00:55 : Running synthesis.xit
MIG: 16:00:55 : ################# RUNNING MIG BATCH ###################
MIG: 16:00:55 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:00:55 : synp_flow:  -- synthesis_mode: Other
MIG: 16:00:55 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:00:55 : vivado_mode: xpg_bd
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 1
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 : isPortInterface: 0
MIG: 16:00:55 :  locked false  
MIG: 16:00:55 : HDL Language: Verilog
MIG: 16:00:55 : compInfo: false
MIG: 16:00:55 : Vivado Options xc7a200t sbg484 -1
MIG: 16:00:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:00:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:00:55 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:00:55 : I am in catch area
MIG: 16:00:55 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:01:03 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:01:03 : Component_Name: design_1_mig_7series_0_1
MIG: 16:01:03 : Moving design_1_mig_7series_0_1 ...
MIG: 16:01:03 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:01:03 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:01:03 : Running vlog_synth_rpr.xit
MIG: 16:01:03 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:01:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:01:03 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:01:03 : ################# RUNNING MIG BATCH ###################
MIG: 16:01:03 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:01:03 : synp_flow:  -- synthesis_mode: Other
MIG: 16:01:03 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:01:03 : vivado_mode: xpg_bd
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 1
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 : isPortInterface: 0
MIG: 16:01:03 :  locked false  
MIG: 16:01:03 : HDL Language: Verilog
MIG: 16:01:03 : compInfo: false
MIG: 16:01:03 : Vivado Options xc7a200t sbg484 -1
MIG: 16:01:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:01:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:01:03 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:01:03 : I am in catch area
MIG: 16:01:03 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:01:10 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:01:10 : Component_Name: design_1_mig_7series_0_1
MIG: 16:01:10 : Moving design_1_mig_7series_0_1 ...
MIG: 16:01:10 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:01:10 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:01:10 : Running simulation.xit
MIG: 16:01:10 : ################# RUNNING MIG BATCH ###################
MIG: 16:01:10 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:01:10 : synp_flow:  -- synthesis_mode: Other
MIG: 16:01:10 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:01:10 : vivado_mode: xpg_bd
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 1
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 : isPortInterface: 0
MIG: 16:01:10 :  locked false  
MIG: 16:01:10 : HDL Language: Verilog
MIG: 16:01:10 : compInfo: false
MIG: 16:01:10 : Vivado Options xc7a200t sbg484 -1
MIG: 16:01:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:01:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:01:10 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:01:10 : I am in catch area
MIG: 16:01:10 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:01:17 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:01:17 : Component_Name: design_1_mig_7series_0_1
MIG: 16:01:17 : Moving design_1_mig_7series_0_1 ...
MIG: 16:01:17 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:01:17 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:01:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:01:17 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:01:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:01:17 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:01:17 : ################# RUNNING MIG BATCH ###################
MIG: 16:01:17 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:01:17 : synp_flow:  -- synthesis_mode: Other
MIG: 16:01:17 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:01:17 : vivado_mode: xpg_bd
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 1
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 : isPortInterface: 0
MIG: 16:01:18 :  locked false  
MIG: 16:01:18 : HDL Language: Verilog
MIG: 16:01:18 : compInfo: false
MIG: 16:01:18 : Vivado Options xc7a200t sbg484 -1
MIG: 16:01:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:01:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:01:18 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:01:18 : I am in catch area
MIG: 16:01:18 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:01:25 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:01:25 : Component_Name: design_1_mig_7series_0_1
MIG: 16:01:25 : Moving design_1_mig_7series_0_1 ...
MIG: 16:01:25 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:01:25 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:01:25 : Running implementation.xit
MIG: 16:01:25 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:01:25 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:01:25 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:01:25 : ################# RUNNING MIG BATCH ###################
MIG: 16:01:25 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:01:25 : synp_flow:  -- synthesis_mode: Other
MIG: 16:01:25 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:01:25 : vivado_mode: xpg_bd
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 1
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 : isPortInterface: 0
MIG: 16:01:25 :  locked false  
MIG: 16:01:25 : HDL Language: Verilog
MIG: 16:01:25 : compInfo: false
MIG: 16:01:25 : Vivado Options xc7a200t sbg484 -1
MIG: 16:01:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:01:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:01:25 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:01:25 : I am in catch area
MIG: 16:01:25 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:01:32 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:01:32 : Component_Name: design_1_mig_7series_0_1
MIG: 16:01:32 : Moving design_1_mig_7series_0_1 ...
MIG: 16:01:32 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:01:32 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:25:28 : Running synthesis.xit
MIG: 17:25:28 : ################# RUNNING MIG BATCH ###################
MIG: 17:25:28 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:25:28 : synp_flow:  -- synthesis_mode: Other
MIG: 17:25:28 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:25:28 : vivado_mode: xpg_bd
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 1
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 : isPortInterface: 0
MIG: 17:25:28 :  locked false  
MIG: 17:25:28 : HDL Language: Verilog
MIG: 17:25:28 : compInfo: false
MIG: 17:25:28 : Vivado Options xc7a200t sbg484 -1
MIG: 17:25:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:25:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:25:28 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:25:28 : I am in catch area
MIG: 17:25:28 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:25:38 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:25:38 : Component_Name: design_1_mig_7series_0_1
MIG: 17:25:38 : Moving design_1_mig_7series_0_1 ...
MIG: 17:25:38 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:25:38 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:25:38 : Running vlog_synth_rpr.xit
MIG: 17:25:38 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:25:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:25:38 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 17:25:38 : ################# RUNNING MIG BATCH ###################
MIG: 17:25:38 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:25:38 : synp_flow:  -- synthesis_mode: Other
MIG: 17:25:38 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:25:38 : vivado_mode: xpg_bd
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 1
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 : isPortInterface: 0
MIG: 17:25:38 :  locked false  
MIG: 17:25:38 : HDL Language: Verilog
MIG: 17:25:38 : compInfo: false
MIG: 17:25:38 : Vivado Options xc7a200t sbg484 -1
MIG: 17:25:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:25:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:25:38 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:25:38 : I am in catch area
MIG: 17:25:38 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:25:46 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:25:46 : Component_Name: design_1_mig_7series_0_1
MIG: 17:25:46 : Moving design_1_mig_7series_0_1 ...
MIG: 17:25:48 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:25:48 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:25:48 : Running simulation.xit
MIG: 17:25:48 : ################# RUNNING MIG BATCH ###################
MIG: 17:25:48 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:25:48 : synp_flow:  -- synthesis_mode: Other
MIG: 17:25:48 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:25:48 : vivado_mode: xpg_bd
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 1
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 : isPortInterface: 0
MIG: 17:25:48 :  locked false  
MIG: 17:25:48 : HDL Language: Verilog
MIG: 17:25:48 : compInfo: false
MIG: 17:25:48 : Vivado Options xc7a200t sbg484 -1
MIG: 17:25:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:25:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:25:48 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:25:48 : I am in catch area
MIG: 17:25:48 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:25:56 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:25:56 : Component_Name: design_1_mig_7series_0_1
MIG: 17:25:56 : Moving design_1_mig_7series_0_1 ...
MIG: 17:25:56 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:25:56 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:25:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:25:56 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:25:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:25:56 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 17:25:56 : ################# RUNNING MIG BATCH ###################
MIG: 17:25:56 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:25:56 : synp_flow:  -- synthesis_mode: Other
MIG: 17:25:56 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:25:56 : vivado_mode: xpg_bd
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 1
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 : isPortInterface: 0
MIG: 17:25:56 :  locked false  
MIG: 17:25:56 : HDL Language: Verilog
MIG: 17:25:56 : compInfo: false
MIG: 17:25:56 : Vivado Options xc7a200t sbg484 -1
MIG: 17:25:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:25:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:25:56 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:25:56 : I am in catch area
MIG: 17:25:56 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:26:03 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:26:03 : Component_Name: design_1_mig_7series_0_1
MIG: 17:26:03 : Moving design_1_mig_7series_0_1 ...
MIG: 17:26:03 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:26:03 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:26:03 : Running implementation.xit
MIG: 17:26:03 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:26:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:26:03 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 17:26:03 : ################# RUNNING MIG BATCH ###################
MIG: 17:26:03 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:26:03 : synp_flow:  -- synthesis_mode: Other
MIG: 17:26:03 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:26:03 : vivado_mode: xpg_bd
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 1
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 : isPortInterface: 0
MIG: 17:26:03 :  locked false  
MIG: 17:26:03 : HDL Language: Verilog
MIG: 17:26:03 : compInfo: false
MIG: 17:26:03 : Vivado Options xc7a200t sbg484 -1
MIG: 17:26:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:26:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:26:03 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:26:03 : I am in catch area
MIG: 17:26:03 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:26:11 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:26:11 : Component_Name: design_1_mig_7series_0_1
MIG: 17:26:11 : Moving design_1_mig_7series_0_1 ...
MIG: 17:26:11 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:26:11 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:00:58 : Running synthesis.xit
MIG: 16:00:59 : ################# RUNNING MIG BATCH ###################
MIG: 16:00:59 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:00:59 : synp_flow:  -- synthesis_mode: Other
MIG: 16:00:59 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:00:59 : vivado_mode: xpg_bd
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 1
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 : isPortInterface: 0
MIG: 16:00:59 :  locked false  
MIG: 16:00:59 : HDL Language: Verilog
MIG: 16:00:59 : compInfo: false
MIG: 16:00:59 : Vivado Options xc7a200t sbg484 -1
MIG: 16:00:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:00:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:00:59 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:00:59 : I am in catch area
MIG: 16:00:59 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:01:09 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:01:09 : Component_Name: design_1_mig_7series_0_1
MIG: 16:01:09 : Moving design_1_mig_7series_0_1 ...
MIG: 16:01:09 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:01:09 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:01:09 : Running vlog_synth_rpr.xit
MIG: 16:01:09 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:01:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:01:09 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:01:09 : ################# RUNNING MIG BATCH ###################
MIG: 16:01:09 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:01:09 : synp_flow:  -- synthesis_mode: Other
MIG: 16:01:09 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:01:09 : vivado_mode: xpg_bd
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 1
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 : isPortInterface: 0
MIG: 16:01:09 :  locked false  
MIG: 16:01:09 : HDL Language: Verilog
MIG: 16:01:09 : compInfo: false
MIG: 16:01:09 : Vivado Options xc7a200t sbg484 -1
MIG: 16:01:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:01:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:01:09 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:01:09 : I am in catch area
MIG: 16:01:09 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:01:17 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:01:17 : Component_Name: design_1_mig_7series_0_1
MIG: 16:01:17 : Moving design_1_mig_7series_0_1 ...
MIG: 16:01:17 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:01:17 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:01:17 : Running simulation.xit
MIG: 16:01:17 : ################# RUNNING MIG BATCH ###################
MIG: 16:01:17 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:01:17 : synp_flow:  -- synthesis_mode: Other
MIG: 16:01:17 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:01:17 : vivado_mode: xpg_bd
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 1
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 : isPortInterface: 0
MIG: 16:01:17 :  locked false  
MIG: 16:01:17 : HDL Language: Verilog
MIG: 16:01:17 : compInfo: false
MIG: 16:01:17 : Vivado Options xc7a200t sbg484 -1
MIG: 16:01:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:01:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:01:17 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:01:17 : I am in catch area
MIG: 16:01:17 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:01:24 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:01:24 : Component_Name: design_1_mig_7series_0_1
MIG: 16:01:24 : Moving design_1_mig_7series_0_1 ...
MIG: 16:01:24 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:01:24 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:01:24 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:01:24 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:01:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:01:24 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:01:24 : ################# RUNNING MIG BATCH ###################
MIG: 16:01:24 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:01:24 : synp_flow:  -- synthesis_mode: Other
MIG: 16:01:24 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:01:24 : vivado_mode: xpg_bd
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 1
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 : isPortInterface: 0
MIG: 16:01:24 :  locked false  
MIG: 16:01:24 : HDL Language: Verilog
MIG: 16:01:24 : compInfo: false
MIG: 16:01:24 : Vivado Options xc7a200t sbg484 -1
MIG: 16:01:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:01:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:01:24 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:01:24 : I am in catch area
MIG: 16:01:24 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:01:31 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:01:31 : Component_Name: design_1_mig_7series_0_1
MIG: 16:01:31 : Moving design_1_mig_7series_0_1 ...
MIG: 16:01:31 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:01:31 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:01:31 : Running implementation.xit
MIG: 16:01:31 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:01:31 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:01:31 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:01:31 : ################# RUNNING MIG BATCH ###################
MIG: 16:01:31 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:01:31 : synp_flow:  -- synthesis_mode: Other
MIG: 16:01:31 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:01:31 : vivado_mode: xpg_bd
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 1
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 : isPortInterface: 0
MIG: 16:01:31 :  locked false  
MIG: 16:01:31 : HDL Language: Verilog
MIG: 16:01:31 : compInfo: false
MIG: 16:01:31 : Vivado Options xc7a200t sbg484 -1
MIG: 16:01:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:01:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:01:31 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:01:31 : I am in catch area
MIG: 16:01:31 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:01:38 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:01:38 : Component_Name: design_1_mig_7series_0_1
MIG: 16:01:38 : Moving design_1_mig_7series_0_1 ...
MIG: 16:01:38 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:01:38 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:05:35 : Running synthesis.xit
MIG: 16:05:35 : ################# RUNNING MIG BATCH ###################
MIG: 16:05:35 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:05:35 : synp_flow:  -- synthesis_mode: Other
MIG: 16:05:35 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:05:35 : vivado_mode: xpg_bd
MIG: 16:05:35 : isPortInterface: 0
MIG: 16:05:35 : isPortInterface: 0
MIG: 16:05:35 : isPortInterface: 0
MIG: 16:05:35 : isPortInterface: 0
MIG: 16:05:35 : isPortInterface: 0
MIG: 16:05:35 : isPortInterface: 0
MIG: 16:05:35 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 1
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 : isPortInterface: 0
MIG: 16:05:36 :  locked false  
MIG: 16:05:36 : HDL Language: Verilog
MIG: 16:05:36 : compInfo: false
MIG: 16:05:36 : Vivado Options xc7a200t sbg484 -1
MIG: 16:05:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:05:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:05:36 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:05:36 : I am in catch area
MIG: 16:05:36 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:05:43 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:05:43 : Component_Name: design_1_mig_7series_0_1
MIG: 16:05:43 : Moving design_1_mig_7series_0_1 ...
MIG: 16:05:43 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:05:43 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:05:43 : Running vlog_synth_rpr.xit
MIG: 16:05:43 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:05:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:05:43 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:05:43 : ################# RUNNING MIG BATCH ###################
MIG: 16:05:43 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:05:43 : synp_flow:  -- synthesis_mode: Other
MIG: 16:05:43 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:05:43 : vivado_mode: xpg_bd
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 1
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 : isPortInterface: 0
MIG: 16:05:43 :  locked false  
MIG: 16:05:43 : HDL Language: Verilog
MIG: 16:05:43 : compInfo: false
MIG: 16:05:43 : Vivado Options xc7a200t sbg484 -1
MIG: 16:05:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:05:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:05:43 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:05:43 : I am in catch area
MIG: 16:05:43 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:05:50 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:05:50 : Component_Name: design_1_mig_7series_0_1
MIG: 16:05:50 : Moving design_1_mig_7series_0_1 ...
MIG: 16:05:50 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:05:50 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:05:50 : Running simulation.xit
MIG: 16:05:50 : ################# RUNNING MIG BATCH ###################
MIG: 16:05:50 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:05:50 : synp_flow:  -- synthesis_mode: Other
MIG: 16:05:50 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:05:50 : vivado_mode: xpg_bd
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 1
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 :  locked false  
MIG: 16:05:50 : HDL Language: Verilog
MIG: 16:05:50 : compInfo: false
MIG: 16:05:50 : Vivado Options xc7a200t sbg484 -1
MIG: 16:05:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:05:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:05:50 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:05:50 : I am in catch area
MIG: 16:05:50 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:05:57 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:05:57 : Component_Name: design_1_mig_7series_0_1
MIG: 16:05:57 : Moving design_1_mig_7series_0_1 ...
MIG: 16:05:57 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:05:57 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:07:00 : Running synthesis.xit
MIG: 16:07:00 : ################# RUNNING MIG BATCH ###################
MIG: 16:07:00 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:07:00 : synp_flow:  -- synthesis_mode: Other
MIG: 16:07:00 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:07:00 : vivado_mode: xpg_bd
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 1
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 : isPortInterface: 0
MIG: 16:07:00 :  locked false  
MIG: 16:07:00 : HDL Language: Verilog
MIG: 16:07:00 : compInfo: false
MIG: 16:07:00 : Vivado Options xc7a200t sbg484 -1
MIG: 16:07:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:07:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:07:00 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:07:00 : I am in catch area
MIG: 16:07:00 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:07:07 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:07:07 : Component_Name: design_1_mig_7series_0_1
MIG: 16:07:07 : Moving design_1_mig_7series_0_1 ...
MIG: 16:07:07 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:07:07 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:07:08 : Running vlog_synth_rpr.xit
MIG: 16:07:08 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:07:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:07:08 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:07:08 : ################# RUNNING MIG BATCH ###################
MIG: 16:07:08 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:07:08 : synp_flow:  -- synthesis_mode: Other
MIG: 16:07:08 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:07:08 : vivado_mode: xpg_bd
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 1
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 : isPortInterface: 0
MIG: 16:07:08 :  locked false  
MIG: 16:07:08 : HDL Language: Verilog
MIG: 16:07:08 : compInfo: false
MIG: 16:07:08 : Vivado Options xc7a200t sbg484 -1
MIG: 16:07:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:07:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:07:08 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:07:08 : I am in catch area
MIG: 16:07:08 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:07:15 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:07:15 : Component_Name: design_1_mig_7series_0_1
MIG: 16:07:15 : Moving design_1_mig_7series_0_1 ...
MIG: 16:07:15 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:07:15 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:07:15 : Running simulation.xit
MIG: 16:07:15 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:07:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:07:15 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:07:15 : ################# RUNNING MIG BATCH ###################
MIG: 16:07:15 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:07:15 : synp_flow:  -- synthesis_mode: Other
MIG: 16:07:15 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:07:15 : vivado_mode: xpg_bd
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 1
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 : isPortInterface: 0
MIG: 16:07:15 :  locked false  
MIG: 16:07:15 : HDL Language: Verilog
MIG: 16:07:15 : compInfo: false
MIG: 16:07:15 : Vivado Options xc7a200t sbg484 -1
MIG: 16:07:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:07:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:07:15 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:07:15 : I am in catch area
MIG: 16:07:15 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:07:22 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:07:22 : Component_Name: design_1_mig_7series_0_1
MIG: 16:07:22 : Moving design_1_mig_7series_0_1 ...
MIG: 16:07:22 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:07:22 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:07:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:07:22 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:07:22 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:07:22 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:07:22 : ################# RUNNING MIG BATCH ###################
MIG: 16:07:22 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:07:22 : synp_flow:  -- synthesis_mode: Other
MIG: 16:07:22 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:07:22 : vivado_mode: xpg_bd
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 1
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 : isPortInterface: 0
MIG: 16:07:22 :  locked false  
MIG: 16:07:22 : HDL Language: Verilog
MIG: 16:07:22 : compInfo: false
MIG: 16:07:22 : Vivado Options xc7a200t sbg484 -1
MIG: 16:07:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:07:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:07:22 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:07:22 : I am in catch area
MIG: 16:07:22 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:07:29 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:07:29 : Component_Name: design_1_mig_7series_0_1
MIG: 16:07:29 : Moving design_1_mig_7series_0_1 ...
MIG: 16:07:29 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:07:29 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:07:30 : Running implementation.xit
MIG: 16:07:30 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:07:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:07:30 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 16:07:30 : ################# RUNNING MIG BATCH ###################
MIG: 16:07:30 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 16:07:30 : synp_flow:  -- synthesis_mode: Other
MIG: 16:07:30 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 16:07:30 : vivado_mode: xpg_bd
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 1
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 : isPortInterface: 0
MIG: 16:07:30 :  locked false  
MIG: 16:07:30 : HDL Language: Verilog
MIG: 16:07:30 : compInfo: false
MIG: 16:07:30 : Vivado Options xc7a200t sbg484 -1
MIG: 16:07:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:07:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:07:30 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:07:30 : I am in catch area
MIG: 16:07:30 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:07:37 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:07:37 : Component_Name: design_1_mig_7series_0_1
MIG: 16:07:37 : Moving design_1_mig_7series_0_1 ...
MIG: 16:07:37 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:07:37 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:46:36 : Running simulation.xit
MIG: 19:46:36 : ################# RUNNING MIG BATCH ###################
MIG: 19:46:36 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:46:36 : synp_flow:  -- synthesis_mode: Other
MIG: 19:46:36 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:46:36 : vivado_mode: xpg_bd
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 1
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 : isPortInterface: 0
MIG: 19:46:36 :  locked false  
MIG: 19:46:36 : HDL Language: Verilog
MIG: 19:46:36 : compInfo: false
MIG: 19:46:36 : Vivado Options xc7a200t sbg484 -1
MIG: 19:46:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:46:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:46:36 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:46:36 : I am in catch area
MIG: 19:46:36 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:46:43 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:46:43 : Component_Name: design_1_mig_7series_0_1
MIG: 19:46:43 : Moving design_1_mig_7series_0_1 ...
MIG: 19:46:43 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:46:43 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 19:46:44 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:46:44 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 19:46:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:46:44 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:46:44 : ################# RUNNING MIG BATCH ###################
MIG: 19:46:44 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 19:46:44 : synp_flow:  -- synthesis_mode: Other
MIG: 19:46:44 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 19:46:44 : vivado_mode: xpg_bd
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 1
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 : isPortInterface: 0
MIG: 19:46:44 :  locked false  
MIG: 19:46:44 : HDL Language: Verilog
MIG: 19:46:44 : compInfo: false
MIG: 19:46:44 : Vivado Options xc7a200t sbg484 -1
MIG: 19:46:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:46:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:46:44 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:46:44 : I am in catch area
MIG: 19:46:44 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 19:46:51 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 19:46:51 : Component_Name: design_1_mig_7series_0_1
MIG: 19:46:51 : Moving design_1_mig_7series_0_1 ...
MIG: 19:46:51 : Moving design_1_mig_7series_0_1.veo ...
MIG: 19:46:51 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 20:32:54 : Running simulation.xit
MIG: 20:32:54 : ################# RUNNING MIG BATCH ###################
MIG: 20:32:54 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 20:32:54 : synp_flow:  -- synthesis_mode: Other
MIG: 20:32:54 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 20:32:54 : vivado_mode: xpg_bd
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 1
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 : isPortInterface: 0
MIG: 20:32:54 :  locked false  
MIG: 20:32:54 : HDL Language: Verilog
MIG: 20:32:54 : compInfo: false
MIG: 20:32:54 : Vivado Options xc7a200t sbg484 -1
MIG: 20:32:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:32:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:32:54 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:32:54 : I am in catch area
MIG: 20:32:54 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 20:33:01 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 20:33:01 : Component_Name: design_1_mig_7series_0_1
MIG: 20:33:01 : Moving design_1_mig_7series_0_1 ...
MIG: 20:33:01 : Moving design_1_mig_7series_0_1.veo ...
MIG: 20:33:01 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 20:33:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:33:01 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 20:33:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:33:01 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 20:33:01 : ################# RUNNING MIG BATCH ###################
MIG: 20:33:01 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 20:33:01 : synp_flow:  -- synthesis_mode: Other
MIG: 20:33:01 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 20:33:01 : vivado_mode: xpg_bd
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 1
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 : isPortInterface: 0
MIG: 20:33:01 :  locked false  
MIG: 20:33:01 : HDL Language: Verilog
MIG: 20:33:01 : compInfo: false
MIG: 20:33:01 : Vivado Options xc7a200t sbg484 -1
MIG: 20:33:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:33:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:33:01 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:33:01 : I am in catch area
MIG: 20:33:01 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 20:33:08 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 20:33:08 : Component_Name: design_1_mig_7series_0_1
MIG: 20:33:08 : Moving design_1_mig_7series_0_1 ...
MIG: 20:33:08 : Moving design_1_mig_7series_0_1.veo ...
MIG: 20:33:08 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:31:05 : Running synthesis.xit
MIG: 15:31:05 : ################# RUNNING MIG BATCH ###################
MIG: 15:31:05 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:31:05 : synp_flow:  -- synthesis_mode: Other
MIG: 15:31:05 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:31:05 : vivado_mode: xpg_bd
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 1
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 : isPortInterface: 0
MIG: 15:31:05 :  locked false  
MIG: 15:31:05 : HDL Language: Verilog
MIG: 15:31:05 : compInfo: false
MIG: 15:31:05 : Vivado Options xc7a200t sbg484 -1
MIG: 15:31:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:31:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:31:05 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:31:05 : I am in catch area
MIG: 15:31:05 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:31:16 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:31:16 : Component_Name: design_1_mig_7series_0_1
MIG: 15:31:16 : Moving design_1_mig_7series_0_1 ...
MIG: 15:31:16 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:31:16 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:31:16 : Running vlog_synth_rpr.xit
MIG: 15:31:16 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:31:16 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:31:16 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:31:16 : ################# RUNNING MIG BATCH ###################
MIG: 15:31:16 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:31:16 : synp_flow:  -- synthesis_mode: Other
MIG: 15:31:16 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:31:16 : vivado_mode: xpg_bd
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 1
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 : isPortInterface: 0
MIG: 15:31:16 :  locked false  
MIG: 15:31:16 : HDL Language: Verilog
MIG: 15:31:16 : compInfo: false
MIG: 15:31:16 : Vivado Options xc7a200t sbg484 -1
MIG: 15:31:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:31:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:31:16 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:31:16 : I am in catch area
MIG: 15:31:16 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:31:23 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:31:23 : Component_Name: design_1_mig_7series_0_1
MIG: 15:31:23 : Moving design_1_mig_7series_0_1 ...
MIG: 15:31:23 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:31:23 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:31:23 : Running simulation.xit
MIG: 15:31:23 : ################# RUNNING MIG BATCH ###################
MIG: 15:31:23 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:31:23 : synp_flow:  -- synthesis_mode: Other
MIG: 15:31:23 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:31:23 : vivado_mode: xpg_bd
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 1
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 : isPortInterface: 0
MIG: 15:31:23 :  locked false  
MIG: 15:31:23 : HDL Language: Verilog
MIG: 15:31:23 : compInfo: false
MIG: 15:31:23 : Vivado Options xc7a200t sbg484 -1
MIG: 15:31:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:31:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:31:23 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:31:23 : I am in catch area
MIG: 15:31:23 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:31:30 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:31:30 : Component_Name: design_1_mig_7series_0_1
MIG: 15:31:30 : Moving design_1_mig_7series_0_1 ...
MIG: 15:31:30 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:31:30 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:31:30 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:31:30 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:31:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:31:30 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:31:30 : ################# RUNNING MIG BATCH ###################
MIG: 15:31:30 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:31:30 : synp_flow:  -- synthesis_mode: Other
MIG: 15:31:30 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:31:30 : vivado_mode: xpg_bd
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 1
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 : isPortInterface: 0
MIG: 15:31:30 :  locked false  
MIG: 15:31:30 : HDL Language: Verilog
MIG: 15:31:30 : compInfo: false
MIG: 15:31:30 : Vivado Options xc7a200t sbg484 -1
MIG: 15:31:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:31:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:31:30 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:31:30 : I am in catch area
MIG: 15:31:30 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:31:37 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:31:37 : Component_Name: design_1_mig_7series_0_1
MIG: 15:31:37 : Moving design_1_mig_7series_0_1 ...
MIG: 15:31:37 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:31:37 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:31:37 : Running implementation.xit
MIG: 15:31:37 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:31:37 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:31:37 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:31:37 : ################# RUNNING MIG BATCH ###################
MIG: 15:31:37 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:31:37 : synp_flow:  -- synthesis_mode: Other
MIG: 15:31:37 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:31:37 : vivado_mode: xpg_bd
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 1
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 : isPortInterface: 0
MIG: 15:31:37 :  locked false  
MIG: 15:31:37 : HDL Language: Verilog
MIG: 15:31:37 : compInfo: false
MIG: 15:31:37 : Vivado Options xc7a200t sbg484 -1
MIG: 15:31:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:31:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:31:37 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:31:37 : I am in catch area
MIG: 15:31:37 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:31:45 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:31:45 : Component_Name: design_1_mig_7series_0_1
MIG: 15:31:45 : Moving design_1_mig_7series_0_1 ...
MIG: 15:31:45 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:31:45 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:37:44 : xml_input_file: board.prj
MIG: 15:37:44 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 15:37:44 : xml_input_file: mig_b.prj
MIG: 15:37:44 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:37:44 : xml_input_file: mig_b.prj
MIG: 15:37:44 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:39:26 : Running synthesis.xit
MIG: 15:39:26 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:39:26 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:39:26 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:39:26 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:26 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:39:26 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:26 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:39:26 : vivado_mode: xpg_bd
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 1
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 : isPortInterface: 0
MIG: 15:39:26 :  locked false  
MIG: 15:39:26 : HDL Language: Verilog
MIG: 15:39:26 : compInfo: false
MIG: 15:39:26 : Vivado Options xc7a200t sbg484 -1
MIG: 15:39:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:39:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:39:26 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:39:26 : I am in catch area
MIG: 15:39:26 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:39:33 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:39:33 : Component_Name: design_1_mig_7series_0_1
MIG: 15:39:33 : Moving design_1_mig_7series_0_1 ...
MIG: 15:39:33 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:39:33 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:39:33 : Running vlog_synth_rpr.xit
MIG: 15:39:33 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:39:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:39:33 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:39:33 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:33 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:39:33 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:33 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:39:33 : vivado_mode: xpg_bd
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 1
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 : isPortInterface: 0
MIG: 15:39:33 :  locked false  
MIG: 15:39:33 : HDL Language: Verilog
MIG: 15:39:33 : compInfo: false
MIG: 15:39:33 : Vivado Options xc7a200t sbg484 -1
MIG: 15:39:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:39:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:39:33 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:39:33 : I am in catch area
MIG: 15:39:33 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:39:40 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:39:40 : Component_Name: design_1_mig_7series_0_1
MIG: 15:39:40 : Moving design_1_mig_7series_0_1 ...
MIG: 15:39:40 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:39:40 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:39:40 : Running simulation.xit
MIG: 15:39:40 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:39:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:39:40 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:39:40 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:40 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:39:40 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:40 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:39:40 : vivado_mode: xpg_bd
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 1
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 : isPortInterface: 0
MIG: 15:39:40 :  locked false  
MIG: 15:39:40 : HDL Language: Verilog
MIG: 15:39:40 : compInfo: false
MIG: 15:39:40 : Vivado Options xc7a200t sbg484 -1
MIG: 15:39:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:39:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:39:40 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:39:40 : I am in catch area
MIG: 15:39:40 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:39:48 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:39:48 : Component_Name: design_1_mig_7series_0_1
MIG: 15:39:48 : Moving design_1_mig_7series_0_1 ...
MIG: 15:39:48 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:39:48 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:39:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:39:48 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:39:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:39:48 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:39:48 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:48 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:39:48 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:48 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:39:48 : vivado_mode: xpg_bd
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 1
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 : isPortInterface: 0
MIG: 15:39:48 :  locked false  
MIG: 15:39:48 : HDL Language: Verilog
MIG: 15:39:48 : compInfo: false
MIG: 15:39:48 : Vivado Options xc7a200t sbg484 -1
MIG: 15:39:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:39:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:39:48 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:39:48 : I am in catch area
MIG: 15:39:48 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:39:55 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:39:55 : Component_Name: design_1_mig_7series_0_1
MIG: 15:39:55 : Moving design_1_mig_7series_0_1 ...
MIG: 15:39:55 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:39:55 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:39:55 : Running implementation.xit
MIG: 15:39:55 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:39:55 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:39:55 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:39:55 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:55 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:39:55 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:55 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:39:55 : vivado_mode: xpg_bd
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 1
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 : isPortInterface: 0
MIG: 15:39:55 :  locked false  
MIG: 15:39:55 : HDL Language: Verilog
MIG: 15:39:55 : compInfo: false
MIG: 15:39:55 : Vivado Options xc7a200t sbg484 -1
MIG: 15:39:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:39:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:39:55 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:39:55 : I am in catch area
MIG: 15:39:55 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:40:02 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:40:02 : Component_Name: design_1_mig_7series_0_1
MIG: 15:40:02 : Moving design_1_mig_7series_0_1 ...
MIG: 15:40:02 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:40:02 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:48:07 : Running synthesis.xit
MIG: 15:48:07 : ################# RUNNING MIG BATCH ###################
MIG: 15:48:07 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:48:07 : synp_flow:  -- synthesis_mode: Other
MIG: 15:48:07 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:48:07 : vivado_mode: xpg_bd
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 1
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 : isPortInterface: 0
MIG: 15:48:07 :  locked false  
MIG: 15:48:07 : HDL Language: Verilog
MIG: 15:48:07 : compInfo: false
MIG: 15:48:07 : Vivado Options xc7a200t sbg484 -1
MIG: 15:48:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:48:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:48:07 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:48:07 : I am in catch area
MIG: 15:48:07 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:48:14 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:48:14 : Component_Name: design_1_mig_7series_0_1
MIG: 15:48:14 : Moving design_1_mig_7series_0_1 ...
MIG: 15:48:14 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:48:14 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:48:14 : Running vlog_synth_rpr.xit
MIG: 15:48:14 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:48:14 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:48:14 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:48:14 : ################# RUNNING MIG BATCH ###################
MIG: 15:48:14 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:48:14 : synp_flow:  -- synthesis_mode: Other
MIG: 15:48:14 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:48:14 : vivado_mode: xpg_bd
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 1
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 : isPortInterface: 0
MIG: 15:48:14 :  locked false  
MIG: 15:48:14 : HDL Language: Verilog
MIG: 15:48:14 : compInfo: false
MIG: 15:48:14 : Vivado Options xc7a200t sbg484 -1
MIG: 15:48:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:48:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:48:14 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:48:14 : I am in catch area
MIG: 15:48:14 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:48:21 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:48:21 : Component_Name: design_1_mig_7series_0_1
MIG: 15:48:21 : Moving design_1_mig_7series_0_1 ...
MIG: 15:48:21 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:48:21 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:48:21 : Running simulation.xit
MIG: 15:48:21 : ################# RUNNING MIG BATCH ###################
MIG: 15:48:21 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:48:21 : synp_flow:  -- synthesis_mode: Other
MIG: 15:48:21 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:48:21 : vivado_mode: xpg_bd
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 1
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 : isPortInterface: 0
MIG: 15:48:21 :  locked false  
MIG: 15:48:21 : HDL Language: Verilog
MIG: 15:48:21 : compInfo: false
MIG: 15:48:21 : Vivado Options xc7a200t sbg484 -1
MIG: 15:48:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:48:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:48:21 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:48:21 : I am in catch area
MIG: 15:48:21 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:48:28 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:48:28 : Component_Name: design_1_mig_7series_0_1
MIG: 15:48:28 : Moving design_1_mig_7series_0_1 ...
MIG: 15:48:28 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:48:28 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:48:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:48:29 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:48:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:48:29 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:48:29 : ################# RUNNING MIG BATCH ###################
MIG: 15:48:29 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:48:29 : synp_flow:  -- synthesis_mode: Other
MIG: 15:48:29 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:48:29 : vivado_mode: xpg_bd
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 1
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 : isPortInterface: 0
MIG: 15:48:29 :  locked false  
MIG: 15:48:29 : HDL Language: Verilog
MIG: 15:48:29 : compInfo: false
MIG: 15:48:29 : Vivado Options xc7a200t sbg484 -1
MIG: 15:48:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:48:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:48:29 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:48:29 : I am in catch area
MIG: 15:48:29 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:48:36 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:48:36 : Component_Name: design_1_mig_7series_0_1
MIG: 15:48:36 : Moving design_1_mig_7series_0_1 ...
MIG: 15:48:36 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:48:36 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:48:36 : Running implementation.xit
MIG: 15:48:36 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:48:36 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:48:36 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:48:36 : ################# RUNNING MIG BATCH ###################
MIG: 15:48:36 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:48:36 : synp_flow:  -- synthesis_mode: Other
MIG: 15:48:36 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:48:36 : vivado_mode: xpg_bd
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 1
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 : isPortInterface: 0
MIG: 15:48:36 :  locked false  
MIG: 15:48:36 : HDL Language: Verilog
MIG: 15:48:36 : compInfo: false
MIG: 15:48:36 : Vivado Options xc7a200t sbg484 -1
MIG: 15:48:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:48:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:48:36 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:48:36 : I am in catch area
MIG: 15:48:36 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:48:43 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:48:43 : Component_Name: design_1_mig_7series_0_1
MIG: 15:48:43 : Moving design_1_mig_7series_0_1 ...
MIG: 15:48:43 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:48:43 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:53:42 : Running synthesis.xit
MIG: 15:53:42 : ################# RUNNING MIG BATCH ###################
MIG: 15:53:42 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:53:42 : synp_flow:  -- synthesis_mode: Other
MIG: 15:53:42 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:53:42 : vivado_mode: xpg_bd
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 1
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 :  locked false  
MIG: 15:53:42 : HDL Language: Verilog
MIG: 15:53:42 : compInfo: false
MIG: 15:53:42 : Vivado Options xc7a200t sbg484 -1
MIG: 15:53:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:53:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:53:42 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:53:42 : I am in catch area
MIG: 15:53:42 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:53:50 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:53:50 : Component_Name: design_1_mig_7series_0_1
MIG: 15:53:50 : Moving design_1_mig_7series_0_1 ...
MIG: 15:53:50 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:53:50 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:53:50 : Running vlog_synth_rpr.xit
MIG: 15:53:50 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:53:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:53:50 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:53:50 : ################# RUNNING MIG BATCH ###################
MIG: 15:53:50 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:53:50 : synp_flow:  -- synthesis_mode: Other
MIG: 15:53:50 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:53:50 : vivado_mode: xpg_bd
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 1
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 : isPortInterface: 0
MIG: 15:53:50 :  locked false  
MIG: 15:53:50 : HDL Language: Verilog
MIG: 15:53:50 : compInfo: false
MIG: 15:53:50 : Vivado Options xc7a200t sbg484 -1
MIG: 15:53:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:53:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:53:50 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:53:50 : I am in catch area
MIG: 15:53:50 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:53:57 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:53:57 : Component_Name: design_1_mig_7series_0_1
MIG: 15:53:57 : Moving design_1_mig_7series_0_1 ...
MIG: 15:53:57 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:53:57 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:53:57 : Running simulation.xit
MIG: 15:53:57 : ################# RUNNING MIG BATCH ###################
MIG: 15:53:57 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:53:57 : synp_flow:  -- synthesis_mode: Other
MIG: 15:53:57 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:53:57 : vivado_mode: xpg_bd
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 1
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 : isPortInterface: 0
MIG: 15:53:57 :  locked false  
MIG: 15:53:57 : HDL Language: Verilog
MIG: 15:53:57 : compInfo: false
MIG: 15:53:57 : Vivado Options xc7a200t sbg484 -1
MIG: 15:53:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:53:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:53:57 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:53:57 : I am in catch area
MIG: 15:53:57 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:54:05 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:54:05 : Component_Name: design_1_mig_7series_0_1
MIG: 15:54:05 : Moving design_1_mig_7series_0_1 ...
MIG: 15:54:05 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:54:05 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:54:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:54:05 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:54:05 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:54:05 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:54:05 : ################# RUNNING MIG BATCH ###################
MIG: 15:54:05 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:54:05 : synp_flow:  -- synthesis_mode: Other
MIG: 15:54:05 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:54:05 : vivado_mode: xpg_bd
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 1
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 : isPortInterface: 0
MIG: 15:54:05 :  locked false  
MIG: 15:54:05 : HDL Language: Verilog
MIG: 15:54:05 : compInfo: false
MIG: 15:54:05 : Vivado Options xc7a200t sbg484 -1
MIG: 15:54:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:54:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:54:05 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:54:05 : I am in catch area
MIG: 15:54:05 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:54:12 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:54:12 : Component_Name: design_1_mig_7series_0_1
MIG: 15:54:12 : Moving design_1_mig_7series_0_1 ...
MIG: 15:54:12 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:54:12 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:54:12 : Running implementation.xit
MIG: 15:54:12 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:54:12 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:54:12 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 15:54:12 : ################# RUNNING MIG BATCH ###################
MIG: 15:54:12 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 15:54:12 : synp_flow:  -- synthesis_mode: Other
MIG: 15:54:12 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 15:54:12 : vivado_mode: xpg_bd
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 1
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 : isPortInterface: 0
MIG: 15:54:12 :  locked false  
MIG: 15:54:12 : HDL Language: Verilog
MIG: 15:54:12 : compInfo: false
MIG: 15:54:12 : Vivado Options xc7a200t sbg484 -1
MIG: 15:54:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:54:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:54:12 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:54:12 : I am in catch area
MIG: 15:54:12 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:54:19 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 15:54:19 : Component_Name: design_1_mig_7series_0_1
MIG: 15:54:19 : Moving design_1_mig_7series_0_1 ...
MIG: 15:54:19 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:54:19 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:57:02 : Running customizer.xit
MIG: 15:57:02 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 15:57:02 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-5991-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 15:57:02 : synp_flow:  -- synthesis_mode: Other
MIG: 15:57:02 : outputDirectory: /home/akayashima/.Xil/Vivado-5991-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 15:57:02 : vivado_mode: xpg_bd
MIG: 15:57:02 :  locked false  
MIG: 15:57:02 : HDL Language: Verilog
MIG: 15:57:02 : compInfo: false
MIG: 15:57:02 : Vivado Options xc7a200t sbg484 -1
MIG: 15:57:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:57:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:57:02 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:57:02 : I am in catch area
MIG: 15:57:02 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-5991-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-5991-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 15:57:40 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 15:57:40 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 15:57:40 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-5991-bluewater02/coregen/design_1_mig_7series_0_1/mig_a.prj
MIG: 15:57:40 : Component_Name: design_1_mig_7series_0_1
MIG: 15:57:40 : Moving design_1_mig_7series_0_1 ...
MIG: 15:57:40 : Moving design_1_mig_7series_0_1.veo ...
MIG: 15:57:40 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 15:57:40 : Sending back 0
MIG: 15:57:40 : xml_input_file: mig_a.prj
MIG: 15:57:40 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 15:57:40 : xml_input_file: mig_a.prj
MIG: 15:57:40 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 15:57:40 : In updateAllModelParams
MIG: 15:57:40 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:57:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:57:40 : XGUI hdlLanguage: Verilog
MIG: 15:57:40 : xgui vivado_mode: xpg_bd
MIG: 15:57:40 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:57:40 : Reading /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 15:57:41 : 
MIG: 15:57:41 : Inside fn mem: DDR3
MIG: 15:57:41 : detect_uiclk: 100000000
MIG: 15:57:41 : cntrl:  memtype: DDR3
MIG: 15:57:41 : 
MIG: 15:57:41 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:57:41 : 
MIG: 15:57:41 : 
MIG: 15:57:41 : 
MIG: 15:57:41 : 
MIG: 15:57:41 :  polarity_value: 0
MIG: 15:57:41 : 
MIG: 15:57:41 : 
MIG: 15:57:41 : cntrl:  memtype: DDR3
MIG: 15:57:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:57:41 : 
MIG: 15:57:41 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:57:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 15:57:41 : 
MIG: 15:57:41 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 15:57:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:57:41 : 
MIG: 15:57:41 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:57:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:57:41 : 
MIG: 15:57:41 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:57:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:57:41 : 
MIG: 15:57:41 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:57:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 15:57:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 15:57:41 : 
MIG: 15:57:41 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 15:57:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 15:57:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 15:57:41 : 
MIG: 15:57:41 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 15:57:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:57:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 15:57:41 : 
MIG: 15:57:41 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 15:57:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:57:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 15:57:41 : 
MIG: 15:57:41 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 15:57:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:57:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 15:57:41 : 
MIG: 15:57:41 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:57:41 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:57:41 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:57:41 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 15:57:41 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 15:57:41 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: ECC ==> OFF
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 15:57:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:57:41 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:57:41 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:57:41 :  Invalid Param: DDR3_nBANK_MACHS ==> 5
MIG: 15:57:41 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:57:41 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:57:41 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:57:41 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:57:41 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:57:41 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:57:41 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:57:41 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:57:41 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:57:41 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:57:41 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:57:41 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:57:41 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:57:41 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:57:41 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:57:41 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:57:41 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:57:41 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:57:41 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 15:57:41 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 15:57:41 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:57:41 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:57:41 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:57:41 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:57:41 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:57:41 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:57:41 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:57:41 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:57:41 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:57:41 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:57:41 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 15:57:41 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:57:41 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:57:41 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:57:41 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 15:57:41 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 15:57:41 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:57:41 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:57:41 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:57:41 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:57:41 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 15:57:41 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:57:41 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 15:57:41 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:57:41 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:57:41 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 15:57:41 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 15:57:41 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:57:41 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:57:41 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:57:41 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:57:41 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:57:41 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:57:41 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:57:41 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:57:41 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:57:41 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 15:57:41 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:57:41 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 15:57:41 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 15:57:41 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 15:57:41 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 15:57:41 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 15:57:41 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:57:41 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 15:57:41 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 15:57:41 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:57:41 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 15:57:41 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 15:57:41 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 15:57:41 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 15:57:41 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 15:57:41 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 15:57:41 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:57:41 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:57:41 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:57:41 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:57:41 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:57:41 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:57:41 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:57:41 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:57:41 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:57:41 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:57:41 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:57:41 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:57:41 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:57:41 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:57:41 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:57:41 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:57:41 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:57:41 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:57:41 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:57:41 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 15:57:41 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 15:57:41 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 15:57:41 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 15:57:41 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:57:41 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 15:57:41 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:57:41 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:57:41 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:57:41 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:57:41 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:57:41 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:57:41 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:57:41 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:57:41 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 15:57:41 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:57:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:57:41 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:57:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:57:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:57:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:57:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:57:41 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:57:41 : 
MIG: 15:57:41 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:57:41 : 
MIG: 15:57:41 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:57:41 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:57:41 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 15:57:41 : 
MIG: 15:57:41 : 
MIG: 15:57:41 : 
MIG: 15:57:41 : Same Interface
MIG: 15:58:11 : Running synthesis.xit
MIG: 15:58:11 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:58:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:58:12 : Running vlog_synth_rpr.xit
MIG: 15:58:12 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:58:12 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:58:12 : Running simulation.xit
MIG: 15:58:12 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:58:12 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:58:12 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:58:12 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:58:12 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:58:12 : Running implementation.xit
MIG: 15:58:12 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 15:58:12 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:04:45 : xml_input_file: board.prj
MIG: 16:04:45 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 16:04:45 : xml_input_file: mig_a.prj
MIG: 16:04:45 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:04:46 : xml_input_file: mig_a.prj
MIG: 16:04:46 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:15:12 : xml_input_file: board.prj
MIG: 16:15:12 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj
MIG: 16:15:12 : xml_input_file: mig_a.prj
MIG: 16:15:12 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:15:12 : xml_input_file: mig_a.prj
MIG: 16:15:12 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:15:13 : Running customizer.xit
MIG: 16:15:13 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 16:15:13 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 16:15:13 : synp_flow:  -- synthesis_mode: Other
MIG: 16:15:13 : outputDirectory: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 16:15:13 : vivado_mode: xpg_bd
MIG: 16:15:13 :  locked false  
MIG: 16:15:13 : HDL Language: Verilog
MIG: 16:15:13 : compInfo: false
MIG: 16:15:13 : Vivado Options xc7a200t sbg484 -1
MIG: 16:15:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:15:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:15:13 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:15:13 : I am in catch area
MIG: 16:15:13 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:17:31 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 16:17:31 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 16:17:31 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:17:31 : Component_Name: design_1_mig_7series_0_1
MIG: 16:17:31 : Moving design_1_mig_7series_0_1 ...
MIG: 16:17:31 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:17:31 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:17:31 : Sending back 0
MIG: 16:17:31 : xml_input_file: mig_b.prj
MIG: 16:17:31 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:17:31 : xml_input_file: mig_b.prj
MIG: 16:17:31 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:17:31 : In updateAllModelParams
MIG: 16:17:31 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:17:31 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:17:31 : XGUI hdlLanguage: Verilog
MIG: 16:17:31 : xgui vivado_mode: xpg_bd
MIG: 16:17:31 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:17:31 : Reading /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 16:17:32 : 
MIG: 16:17:32 : Inside fn mem: DDR3
MIG: 16:17:32 : detect_uiclk: 100000000
MIG: 16:17:32 : cntrl:  memtype: DDR3
MIG: 16:17:32 : 
MIG: 16:17:32 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:17:32 : 
MIG: 16:17:32 : 
MIG: 16:17:32 : 
MIG: 16:17:32 : 
MIG: 16:17:32 :  polarity_value: 0
MIG: 16:17:32 : 
MIG: 16:17:32 : 
MIG: 16:17:32 : cntrl:  memtype: DDR3
MIG: 16:17:32 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 16:17:32 : 
MIG: 16:17:32 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 16:17:32 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 16:17:32 : 
MIG: 16:17:32 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 16:17:32 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 16:17:32 : 
MIG: 16:17:32 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 16:17:32 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 16:17:32 : 
MIG: 16:17:32 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 16:17:32 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 16:17:32 : 
MIG: 16:17:32 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 16:17:32 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 16:17:32 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 16:17:32 : 
MIG: 16:17:32 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 16:17:32 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 16:17:32 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 16:17:32 : 
MIG: 16:17:32 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 16:17:32 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 16:17:32 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 16:17:32 : 
MIG: 16:17:32 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 16:17:32 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 16:17:32 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 16:17:32 : 
MIG: 16:17:32 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 16:17:32 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 16:17:32 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 16:17:32 : 
MIG: 16:17:32 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:17:32 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:17:32 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:17:32 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 16:17:32 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 16:17:32 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: ECC ==> OFF
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 16:17:32 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:17:32 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:17:32 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:17:32 :  Invalid Param: DDR3_nBANK_MACHS ==> 5
MIG: 16:17:32 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:17:32 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:17:32 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:17:32 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:17:32 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:17:32 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:17:32 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:17:32 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:17:32 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:17:32 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:17:32 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:17:32 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:17:32 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:17:32 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:17:32 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:17:32 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:17:32 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:17:32 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:17:32 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 16:17:32 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:17:32 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:17:32 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:17:32 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 16:17:32 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:17:32 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:17:32 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:17:32 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:17:32 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:17:32 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:17:32 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 16:17:32 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 16:17:32 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 16:17:32 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 16:17:32 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 16:17:32 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 16:17:32 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 16:17:32 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 16:17:32 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 16:17:32 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 16:17:32 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:17:32 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 16:17:32 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:17:32 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 16:17:32 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:17:32 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:17:32 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 16:17:32 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 16:17:32 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:17:32 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:17:32 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:17:32 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:17:32 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:17:32 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:17:32 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:17:32 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:17:32 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:17:32 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 16:17:32 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:17:32 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 16:17:32 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 16:17:32 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 16:17:32 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 16:17:32 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 16:17:32 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:17:32 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 16:17:32 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 16:17:32 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:17:32 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 16:17:32 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 16:17:32 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 16:17:32 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 16:17:32 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 16:17:32 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 16:17:32 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:17:32 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:17:32 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:17:32 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:17:32 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:17:32 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:17:32 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:17:32 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:17:32 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:17:32 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:17:32 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:17:32 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:17:32 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:17:32 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:17:32 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:17:32 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:17:32 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:17:32 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:17:32 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:17:32 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 16:17:32 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 16:17:32 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 16:17:32 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 16:17:32 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:17:32 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 16:17:32 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:17:32 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:17:32 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:17:32 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:17:32 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:17:32 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:17:32 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:17:32 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:17:32 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 16:17:32 : 128
MIG: 16:17:32 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 16:17:32 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:17:32 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:17:32 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:17:32 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:17:32 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:17:32 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:17:32 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:17:32 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:17:32 : 
MIG: 16:17:32 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:17:32 : 
MIG: 16:17:32 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:17:32 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:17:32 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:17:32 : 
MIG: 16:17:32 : 
MIG: 16:17:32 : 
MIG: 16:17:32 : Same Interface
MIG: 16:20:34 : Running customizer.xit
MIG: 16:20:34 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 16:20:34 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 16:20:34 : synp_flow:  -- synthesis_mode: Other
MIG: 16:20:34 : outputDirectory: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 16:20:34 : vivado_mode: xpg_bd
MIG: 16:20:34 :  locked false  
MIG: 16:20:34 : HDL Language: Verilog
MIG: 16:20:34 : compInfo: false
MIG: 16:20:34 : Vivado Options xc7a200t sbg484 -1
MIG: 16:20:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:20:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:20:34 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:20:34 : I am in catch area
MIG: 16:20:34 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:21:07 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 16:21:07 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 16:21:07 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:21:07 : Component_Name: design_1_mig_7series_0_1
MIG: 16:21:07 : Moving design_1_mig_7series_0_1 ...
MIG: 16:21:07 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:21:07 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:21:07 : Sending back 0
MIG: 16:21:07 : xml_input_file: mig_a.prj
MIG: 16:21:07 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:21:07 : xml_input_file: mig_a.prj
MIG: 16:21:07 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:21:07 : In updateAllModelParams
MIG: 16:21:07 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:21:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:21:07 : XGUI hdlLanguage: Verilog
MIG: 16:21:07 : xgui vivado_mode: xpg_bd
MIG: 16:21:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:21:07 : Reading /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 16:21:08 : 
MIG: 16:21:08 : Inside fn mem: DDR3
MIG: 16:21:08 : detect_uiclk: 100000000
MIG: 16:21:08 : cntrl:  memtype: DDR3
MIG: 16:21:08 : 
MIG: 16:21:08 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:21:08 : 
MIG: 16:21:08 : 
MIG: 16:21:08 : 
MIG: 16:21:08 : 
MIG: 16:21:08 :  polarity_value: 0
MIG: 16:21:08 : 
MIG: 16:21:08 : 
MIG: 16:21:08 : cntrl:  memtype: DDR3
MIG: 16:21:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 16:21:08 : 
MIG: 16:21:08 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 16:21:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 16:21:08 : 
MIG: 16:21:08 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 16:21:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 16:21:08 : 
MIG: 16:21:08 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 16:21:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 16:21:08 : 
MIG: 16:21:08 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 16:21:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 16:21:08 : 
MIG: 16:21:08 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 16:21:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 16:21:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 16:21:08 : 
MIG: 16:21:08 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 16:21:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 16:21:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 16:21:08 : 
MIG: 16:21:08 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 16:21:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 16:21:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 16:21:08 : 
MIG: 16:21:08 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 16:21:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 16:21:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 16:21:08 : 
MIG: 16:21:08 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 16:21:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 16:21:08 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 16:21:08 : 
MIG: 16:21:08 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:21:08 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:21:08 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:21:08 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 16:21:08 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 16:21:08 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: ECC ==> OFF
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 16:21:08 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:21:08 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:21:08 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:21:08 :  Invalid Param: DDR3_nBANK_MACHS ==> 5
MIG: 16:21:08 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:21:08 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:21:08 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:21:08 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:21:08 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:21:08 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:21:08 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:21:08 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:21:08 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:21:08 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:21:08 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:21:08 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:21:08 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:21:08 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:21:08 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:21:08 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:21:08 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:21:08 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:21:08 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 16:21:08 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:21:08 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:21:08 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:21:08 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 16:21:08 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:21:08 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:21:08 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:21:08 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:21:08 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:21:08 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:21:08 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 16:21:08 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 16:21:08 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 16:21:08 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 16:21:08 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 16:21:08 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 16:21:08 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 16:21:08 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 16:21:08 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 16:21:08 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 16:21:08 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:21:08 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 16:21:08 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:21:08 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 16:21:08 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:21:08 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:21:08 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 16:21:08 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 16:21:08 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:21:08 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:21:08 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:21:08 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:21:08 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:21:08 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:21:08 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:21:08 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:21:08 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:21:08 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 16:21:08 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:21:08 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 16:21:08 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 16:21:08 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 16:21:08 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 16:21:08 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 16:21:08 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:21:08 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 16:21:08 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 16:21:08 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:21:08 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 16:21:08 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 16:21:08 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 16:21:08 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 16:21:08 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 16:21:08 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 16:21:08 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:21:08 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:21:08 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:21:08 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:21:08 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:21:08 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:21:08 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:21:08 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:21:08 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:21:08 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:21:08 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:21:08 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:21:08 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:21:08 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:21:08 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:21:08 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:21:08 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:21:08 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:21:08 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:21:08 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 16:21:08 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 16:21:08 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 16:21:08 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 16:21:08 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:21:08 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 16:21:08 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:21:08 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:21:08 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:21:08 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:21:08 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:21:08 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:21:08 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:21:08 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:21:08 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 16:21:08 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:21:08 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:21:08 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:21:08 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:21:08 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:21:08 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:21:08 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:21:08 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:21:08 : 
MIG: 16:21:08 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:21:08 : 
MIG: 16:21:08 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:21:08 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:21:08 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:21:08 : 
MIG: 16:21:08 : 
MIG: 16:21:08 : 
MIG: 16:21:08 : Same Interface
MIG: 16:25:31 : Running customizer.xit
MIG: 16:25:31 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 16:25:31 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 16:25:31 : synp_flow:  -- synthesis_mode: Other
MIG: 16:25:31 : outputDirectory: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 16:25:31 : vivado_mode: xpg_bd
MIG: 16:25:31 :  locked false  
MIG: 16:25:31 : HDL Language: Verilog
MIG: 16:25:31 : compInfo: false
MIG: 16:25:31 : Vivado Options xc7a200t sbg484 -1
MIG: 16:25:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:25:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:25:31 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:25:31 : I am in catch area
MIG: 16:25:31 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:26:55 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 16:26:55 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 16:26:55 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:26:55 : Component_Name: design_1_mig_7series_0_1
MIG: 16:26:55 : Moving design_1_mig_7series_0_1 ...
MIG: 16:26:55 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:26:55 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:26:55 : Sending back 0
MIG: 16:26:55 : xml_input_file: mig_b.prj
MIG: 16:26:55 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:26:55 : xml_input_file: mig_b.prj
MIG: 16:26:55 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:26:55 : In updateAllModelParams
MIG: 16:26:55 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:26:55 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:26:55 : XGUI hdlLanguage: Verilog
MIG: 16:26:55 : xgui vivado_mode: xpg_bd
MIG: 16:26:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:26:55 : Reading /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 16:26:56 : 
MIG: 16:26:56 : Inside fn mem: DDR3
MIG: 16:26:56 : detect_uiclk: 100000000
MIG: 16:26:56 : cntrl:  memtype: DDR3
MIG: 16:26:56 : 
MIG: 16:26:56 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:26:56 : 
MIG: 16:26:56 : 
MIG: 16:26:56 : 
MIG: 16:26:56 : 
MIG: 16:26:56 :  polarity_value: 0
MIG: 16:26:56 : 
MIG: 16:26:56 : 
MIG: 16:26:56 : cntrl:  memtype: DDR3
MIG: 16:26:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 16:26:56 : 
MIG: 16:26:56 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 16:26:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 16:26:56 : 
MIG: 16:26:56 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 16:26:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 16:26:56 : 
MIG: 16:26:56 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 16:26:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 16:26:56 : 
MIG: 16:26:56 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 16:26:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 16:26:56 : 
MIG: 16:26:56 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 16:26:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 16:26:56 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 16:26:56 : 
MIG: 16:26:56 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 16:26:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 16:26:56 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 16:26:56 : 
MIG: 16:26:56 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 16:26:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 16:26:56 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 16:26:56 : 
MIG: 16:26:56 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 16:26:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 16:26:56 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 16:26:56 : 
MIG: 16:26:56 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 16:26:56 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 16:26:56 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 16:26:56 : 
MIG: 16:26:56 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:26:56 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:26:56 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:26:56 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 16:26:56 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 16:26:56 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: ECC ==> OFF
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 16:26:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:26:56 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:26:56 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:26:56 :  Invalid Param: DDR3_nBANK_MACHS ==> 5
MIG: 16:26:56 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:26:56 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:26:56 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:26:56 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:26:56 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:26:56 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:26:56 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:26:56 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:26:56 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:26:56 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:26:56 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:26:56 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:26:56 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:26:56 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:26:56 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:26:56 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:26:56 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:26:56 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:26:56 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 16:26:56 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:26:56 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:26:56 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:26:56 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 16:26:56 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:26:56 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:26:56 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:26:56 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:26:56 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:26:56 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:26:56 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 16:26:56 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 16:26:56 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 16:26:56 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 16:26:56 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 16:26:56 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 16:26:56 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 16:26:56 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 16:26:56 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 16:26:56 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 16:26:56 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:26:56 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 16:26:56 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:26:56 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 16:26:56 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:26:56 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:26:56 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 16:26:56 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 16:26:56 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:26:56 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:26:56 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:26:56 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:26:56 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:26:56 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:26:56 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:26:56 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:26:56 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:26:56 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 16:26:56 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:26:56 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 16:26:56 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 16:26:56 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 16:26:56 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 16:26:56 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 16:26:56 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:26:56 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 16:26:56 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 16:26:56 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:26:56 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 16:26:56 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 16:26:56 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 16:26:56 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 16:26:56 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 16:26:56 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 16:26:56 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:26:56 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:26:56 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:26:56 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:26:56 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:26:56 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:26:56 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:26:56 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:26:56 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:26:56 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:26:56 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:26:56 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:26:56 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:26:56 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:26:56 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:26:56 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:26:56 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:26:56 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:26:56 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:26:56 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 16:26:56 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 16:26:56 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 16:26:56 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 16:26:56 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:26:56 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 16:26:56 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:26:56 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:26:56 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:26:56 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:26:56 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:26:56 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:26:56 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:26:56 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:26:56 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 16:26:56 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:26:56 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:26:56 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:26:56 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:26:56 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:26:56 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:26:56 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:26:56 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:26:56 : 
MIG: 16:26:56 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:26:56 : 
MIG: 16:26:56 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:26:56 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:26:56 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:26:56 : 
MIG: 16:26:56 : 
MIG: 16:26:56 : 
MIG: 16:26:56 : Same Interface
MIG: 16:27:48 : Running customizer.xit
MIG: 16:27:48 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 16:27:48 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 16:27:48 : synp_flow:  -- synthesis_mode: Other
MIG: 16:27:48 : outputDirectory: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 16:27:48 : vivado_mode: xpg_bd
MIG: 16:27:48 :  locked false  
MIG: 16:27:48 : HDL Language: Verilog
MIG: 16:27:48 : compInfo: false
MIG: 16:27:48 : Vivado Options xc7a200t sbg484 -1
MIG: 16:27:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:27:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:27:48 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:27:48 : I am in catch area
MIG: 16:27:48 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:28:40 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 16:28:40 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 16:28:40 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:28:40 : Component_Name: design_1_mig_7series_0_1
MIG: 16:28:40 : Moving design_1_mig_7series_0_1 ...
MIG: 16:28:40 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:28:40 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:28:40 : Sending back 0
MIG: 16:28:40 : xml_input_file: mig_a.prj
MIG: 16:28:40 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:28:40 : xml_input_file: mig_a.prj
MIG: 16:28:40 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_a.prj
MIG: 16:28:40 : In updateAllModelParams
MIG: 16:28:40 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:28:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:28:40 : XGUI hdlLanguage: Verilog
MIG: 16:28:40 : xgui vivado_mode: xpg_bd
MIG: 16:28:40 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:28:40 : Reading /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 16:28:41 : 
MIG: 16:28:41 : Inside fn mem: DDR3
MIG: 16:28:41 : detect_uiclk: 100000000
MIG: 16:28:41 : cntrl:  memtype: DDR3
MIG: 16:28:41 : 
MIG: 16:28:41 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:28:41 : 
MIG: 16:28:41 : 
MIG: 16:28:41 : 
MIG: 16:28:41 : 
MIG: 16:28:41 :  polarity_value: 0
MIG: 16:28:41 : 
MIG: 16:28:41 : 
MIG: 16:28:41 : cntrl:  memtype: DDR3
MIG: 16:28:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 16:28:41 : 
MIG: 16:28:41 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 16:28:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 16:28:41 : 
MIG: 16:28:41 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 16:28:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 16:28:41 : 
MIG: 16:28:41 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 16:28:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 16:28:41 : 
MIG: 16:28:41 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 16:28:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 16:28:41 : 
MIG: 16:28:41 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 16:28:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 16:28:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 16:28:41 : 
MIG: 16:28:41 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 16:28:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 16:28:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 16:28:41 : 
MIG: 16:28:41 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 16:28:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 16:28:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 16:28:41 : 
MIG: 16:28:41 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 16:28:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 16:28:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 16:28:41 : 
MIG: 16:28:41 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 16:28:41 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 16:28:41 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 16:28:41 : 
MIG: 16:28:41 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:28:41 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:28:41 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:28:41 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 16:28:41 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 16:28:41 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: ECC ==> OFF
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 16:28:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:28:41 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:28:41 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:28:41 :  Invalid Param: DDR3_nBANK_MACHS ==> 5
MIG: 16:28:41 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:28:41 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:28:41 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:28:41 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:28:41 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:28:41 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:28:41 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:28:41 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:28:41 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:28:41 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:28:41 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:28:41 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:28:41 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:28:41 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:28:41 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:28:41 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:28:41 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:28:41 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:28:41 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 16:28:41 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:28:41 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:28:41 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:28:41 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 16:28:41 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:28:41 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:28:41 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:28:41 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:28:41 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:28:41 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 16:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 16:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 16:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 16:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 16:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 16:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 16:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 16:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 16:28:41 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 16:28:41 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:28:41 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 16:28:41 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:28:41 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 16:28:41 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:28:41 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:28:41 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 16:28:41 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 16:28:41 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:28:41 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:28:41 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:28:41 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:28:41 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:28:41 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:28:41 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:28:41 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:28:41 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:28:41 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 16:28:41 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:28:41 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 16:28:41 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 16:28:41 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 16:28:41 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 16:28:41 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 16:28:41 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:28:41 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 16:28:41 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 16:28:41 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:28:41 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 16:28:41 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 16:28:41 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 16:28:41 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 16:28:41 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 16:28:41 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 16:28:41 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:28:41 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:28:41 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:28:41 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:28:41 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:28:41 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:28:41 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:28:41 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:28:41 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:28:41 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:28:41 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:28:41 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:28:41 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:28:41 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:28:41 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:28:41 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:28:41 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:28:41 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:28:41 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:28:41 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 16:28:41 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 16:28:41 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 16:28:41 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 16:28:41 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:28:41 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 16:28:41 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:28:41 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:28:41 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:28:41 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:28:41 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:28:41 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:28:41 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:28:41 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:28:41 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 16:28:41 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:28:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:28:41 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:28:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:28:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:28:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:28:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:28:41 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:28:41 : 
MIG: 16:28:41 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:28:41 : 
MIG: 16:28:41 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:28:41 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:28:41 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:28:41 : 
MIG: 16:28:41 : 
MIG: 16:28:41 : 
MIG: 16:28:41 : Same Interface
MIG: 16:31:42 : Running customizer.xit
MIG: 16:31:42 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 16:31:42 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1
MIG: 16:31:42 : synp_flow:  -- synthesis_mode: Other
MIG: 16:31:42 : outputDirectory: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/_tmp/
MIG: 16:31:42 : vivado_mode: xpg_bd
MIG: 16:31:42 :  locked false  
MIG: 16:31:42 : HDL Language: Verilog
MIG: 16:31:42 : compInfo: false
MIG: 16:31:42 : Vivado Options xc7a200t sbg484 -1
MIG: 16:31:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:31:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:31:42 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:31:42 : I am in catch area
MIG: 16:31:42 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 16:32:08 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 16:32:08 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 16:32:08 : XML_INPUT_FILE: /home/akayashima/.Xil/Vivado-14324-bluewater02/coregen/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:32:08 : Component_Name: design_1_mig_7series_0_1
MIG: 16:32:08 : Moving design_1_mig_7series_0_1 ...
MIG: 16:32:08 : Moving design_1_mig_7series_0_1.veo ...
MIG: 16:32:08 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 16:32:08 : Sending back 0
MIG: 16:32:08 : xml_input_file: mig_b.prj
MIG: 16:32:08 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:32:08 : xml_input_file: mig_b.prj
MIG: 16:32:08 : Absolute path of xml_input_file: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 16:32:08 : In updateAllModelParams
MIG: 16:32:08 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:32:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:32:08 : XGUI hdlLanguage: Verilog
MIG: 16:32:08 : xgui vivado_mode: xpg_bd
MIG: 16:32:08 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:32:08 : Reading /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/user_design/rtl/design_1_mig_7series_0_1_mig.v ...
MIG: 16:32:09 : 
MIG: 16:32:09 : Inside fn mem: DDR3
MIG: 16:32:09 : detect_uiclk: 100000000
MIG: 16:32:09 : cntrl:  memtype: DDR3
MIG: 16:32:09 : 
MIG: 16:32:09 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:32:09 : 
MIG: 16:32:09 : 
MIG: 16:32:09 : 
MIG: 16:32:09 : 
MIG: 16:32:09 :  polarity_value: 0
MIG: 16:32:09 : 
MIG: 16:32:09 : 
MIG: 16:32:09 : cntrl:  memtype: DDR3
MIG: 16:32:09 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 16:32:09 : 
MIG: 16:32:09 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 16:32:09 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 16:32:09 : 
MIG: 16:32:09 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 16:32:09 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 16:32:09 : 
MIG: 16:32:09 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 16:32:09 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 16:32:09 : 
MIG: 16:32:09 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 16:32:09 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 16:32:09 : 
MIG: 16:32:09 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 16:32:09 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 16:32:09 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 16:32:09 : 
MIG: 16:32:09 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 16:32:09 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 16:32:09 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 16:32:09 : 
MIG: 16:32:09 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 16:32:09 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 16:32:09 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 16:32:09 : 
MIG: 16:32:09 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 16:32:09 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 16:32:09 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 16:32:09 : 
MIG: 16:32:09 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 16:32:09 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 16:32:09 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 16:32:09 : 
MIG: 16:32:09 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:32:09 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:32:09 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:32:09 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 16:32:09 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 16:32:09 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: ECC ==> OFF
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 16:32:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:32:09 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:32:09 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:32:09 :  Invalid Param: DDR3_nBANK_MACHS ==> 5
MIG: 16:32:09 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:32:09 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:32:09 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:32:09 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:32:09 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:32:09 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:32:09 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:32:09 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:32:09 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:32:09 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:32:09 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:32:09 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:32:09 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:32:09 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:32:09 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:32:09 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:32:09 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:32:09 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:32:09 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 16:32:09 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:32:09 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:32:09 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:32:09 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 16:32:09 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:32:09 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:32:09 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:32:09 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:32:09 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:32:09 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:32:09 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 16:32:09 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 16:32:09 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 16:32:09 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 16:32:09 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 16:32:09 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 16:32:09 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 16:32:09 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 16:32:09 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 16:32:09 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 16:32:09 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:32:09 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 16:32:09 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:32:09 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 16:32:09 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:32:09 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:32:09 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 16:32:09 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 16:32:09 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:32:09 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:32:09 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:32:09 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:32:09 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:32:09 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:32:09 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:32:09 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:32:09 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:32:09 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 16:32:09 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:32:09 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 16:32:09 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 16:32:09 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 16:32:09 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 16:32:09 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 16:32:09 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:32:09 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 16:32:09 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 16:32:09 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:32:09 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 16:32:09 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 16:32:09 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 16:32:09 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 16:32:09 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 16:32:09 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 16:32:09 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:32:09 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:32:09 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:32:09 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:32:09 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:32:09 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:32:09 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:32:09 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:32:09 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:32:09 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:32:09 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:32:09 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:32:09 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:32:09 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:32:09 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:32:09 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:32:09 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:32:09 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:32:09 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:32:09 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG0"
MIG: 16:32:09 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_1_IODELAY_MIG1"
MIG: 16:32:09 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 16:32:09 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 16:32:09 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:32:09 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 16:32:09 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:32:09 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:32:09 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:32:09 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:32:09 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:32:09 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:32:09 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:32:09 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:32:09 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 16:32:09 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:32:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:32:09 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:32:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:32:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:32:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:32:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:32:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:32:09 : 
MIG: 16:32:09 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:32:09 : 
MIG: 16:32:09 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:32:09 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:32:09 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:32:09 : 
MIG: 16:32:09 : 
MIG: 16:32:09 : 
MIG: 16:32:09 : Same Interface
MIG: 16:32:32 : Running synthesis.xit
MIG: 16:32:32 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:32:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:32:32 : Running vlog_synth_rpr.xit
MIG: 16:32:32 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:32:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:32:32 : Running simulation.xit
MIG: 16:32:32 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:32:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:32:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:32:32 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:32:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:32:32 : Running implementation.xit
MIG: 16:32:32 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 16:32:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:56:53 : Running synthesis.xit
MIG: 17:56:53 : ################# RUNNING MIG BATCH ###################
MIG: 17:56:53 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:56:53 : synp_flow:  -- synthesis_mode: Other
MIG: 17:56:53 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:56:53 : vivado_mode: xpg_bd
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 1
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 : isPortInterface: 0
MIG: 17:56:53 :  locked false  
MIG: 17:56:53 : HDL Language: Verilog
MIG: 17:56:53 : compInfo: false
MIG: 17:56:53 : Vivado Options xc7a200t sbg484 -1
MIG: 17:56:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:56:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:56:53 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:56:53 : I am in catch area
MIG: 17:56:53 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:57:00 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:57:00 : Component_Name: design_1_mig_7series_0_1
MIG: 17:57:00 : Moving design_1_mig_7series_0_1 ...
MIG: 17:57:00 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:57:00 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:57:01 : Running vlog_synth_rpr.xit
MIG: 17:57:01 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:57:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:57:01 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 17:57:01 : ################# RUNNING MIG BATCH ###################
MIG: 17:57:01 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:57:01 : synp_flow:  -- synthesis_mode: Other
MIG: 17:57:01 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:57:01 : vivado_mode: xpg_bd
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 1
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 : isPortInterface: 0
MIG: 17:57:01 :  locked false  
MIG: 17:57:01 : HDL Language: Verilog
MIG: 17:57:01 : compInfo: false
MIG: 17:57:01 : Vivado Options xc7a200t sbg484 -1
MIG: 17:57:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:57:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:57:01 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:57:01 : I am in catch area
MIG: 17:57:01 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:57:08 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:57:08 : Component_Name: design_1_mig_7series_0_1
MIG: 17:57:08 : Moving design_1_mig_7series_0_1 ...
MIG: 17:57:08 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:57:08 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:57:08 : Running simulation.xit
MIG: 17:57:08 : ################# RUNNING MIG BATCH ###################
MIG: 17:57:08 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:57:08 : synp_flow:  -- synthesis_mode: Other
MIG: 17:57:08 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:57:08 : vivado_mode: xpg_bd
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 1
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 : isPortInterface: 0
MIG: 17:57:08 :  locked false  
MIG: 17:57:08 : HDL Language: Verilog
MIG: 17:57:08 : compInfo: false
MIG: 17:57:08 : Vivado Options xc7a200t sbg484 -1
MIG: 17:57:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:57:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:57:08 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:57:08 : I am in catch area
MIG: 17:57:08 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:57:15 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:57:15 : Component_Name: design_1_mig_7series_0_1
MIG: 17:57:15 : Moving design_1_mig_7series_0_1 ...
MIG: 17:57:15 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:57:15 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:57:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:57:15 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:57:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:57:15 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 17:57:15 : ################# RUNNING MIG BATCH ###################
MIG: 17:57:15 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:57:15 : synp_flow:  -- synthesis_mode: Other
MIG: 17:57:15 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:57:15 : vivado_mode: xpg_bd
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 1
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 : isPortInterface: 0
MIG: 17:57:15 :  locked false  
MIG: 17:57:15 : HDL Language: Verilog
MIG: 17:57:15 : compInfo: false
MIG: 17:57:15 : Vivado Options xc7a200t sbg484 -1
MIG: 17:57:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:57:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:57:15 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:57:15 : I am in catch area
MIG: 17:57:15 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:57:22 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:57:22 : Component_Name: design_1_mig_7series_0_1
MIG: 17:57:22 : Moving design_1_mig_7series_0_1 ...
MIG: 17:57:22 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:57:22 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 17:57:22 : Running implementation.xit
MIG: 17:57:22 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 17:57:22 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:57:22 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 17:57:22 : ################# RUNNING MIG BATCH ###################
MIG: 17:57:22 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 17:57:22 : synp_flow:  -- synthesis_mode: Other
MIG: 17:57:22 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 17:57:22 : vivado_mode: xpg_bd
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 1
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 : isPortInterface: 0
MIG: 17:57:22 :  locked false  
MIG: 17:57:22 : HDL Language: Verilog
MIG: 17:57:22 : compInfo: false
MIG: 17:57:22 : Vivado Options xc7a200t sbg484 -1
MIG: 17:57:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:57:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:57:22 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:57:22 : I am in catch area
MIG: 17:57:22 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 17:57:29 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 17:57:29 : Component_Name: design_1_mig_7series_0_1
MIG: 17:57:29 : Moving design_1_mig_7series_0_1 ...
MIG: 17:57:29 : Moving design_1_mig_7series_0_1.veo ...
MIG: 17:57:29 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:34:27 : Running synthesis.xit
MIG: 18:34:27 : ################# RUNNING MIG BATCH ###################
MIG: 18:34:27 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:34:27 : synp_flow:  -- synthesis_mode: Other
MIG: 18:34:27 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:34:27 : vivado_mode: xpg_bd
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 1
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 : isPortInterface: 0
MIG: 18:34:27 :  locked false  
MIG: 18:34:27 : HDL Language: Verilog
MIG: 18:34:27 : compInfo: false
MIG: 18:34:27 : Vivado Options xc7a200t sbg484 -1
MIG: 18:34:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:34:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:34:27 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:34:27 : I am in catch area
MIG: 18:34:27 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:34:34 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:34:34 : Component_Name: design_1_mig_7series_0_1
MIG: 18:34:34 : Moving design_1_mig_7series_0_1 ...
MIG: 18:34:34 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:34:34 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:34:34 : Running vlog_synth_rpr.xit
MIG: 18:34:34 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:34:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:34:34 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:34:34 : ################# RUNNING MIG BATCH ###################
MIG: 18:34:34 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:34:34 : synp_flow:  -- synthesis_mode: Other
MIG: 18:34:34 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:34:34 : vivado_mode: xpg_bd
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:34 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 1
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 : isPortInterface: 0
MIG: 18:34:35 :  locked false  
MIG: 18:34:35 : HDL Language: Verilog
MIG: 18:34:35 : compInfo: false
MIG: 18:34:35 : Vivado Options xc7a200t sbg484 -1
MIG: 18:34:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:34:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:34:35 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:34:35 : I am in catch area
MIG: 18:34:35 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:34:42 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:34:42 : Component_Name: design_1_mig_7series_0_1
MIG: 18:34:42 : Moving design_1_mig_7series_0_1 ...
MIG: 18:34:42 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:34:42 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:34:42 : Running simulation.xit
MIG: 18:34:42 : ################# RUNNING MIG BATCH ###################
MIG: 18:34:42 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:34:42 : synp_flow:  -- synthesis_mode: Other
MIG: 18:34:42 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:34:42 : vivado_mode: xpg_bd
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 1
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 : isPortInterface: 0
MIG: 18:34:42 :  locked false  
MIG: 18:34:42 : HDL Language: Verilog
MIG: 18:34:42 : compInfo: false
MIG: 18:34:42 : Vivado Options xc7a200t sbg484 -1
MIG: 18:34:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:34:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:34:42 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:34:42 : I am in catch area
MIG: 18:34:42 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:34:49 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:34:49 : Component_Name: design_1_mig_7series_0_1
MIG: 18:34:49 : Moving design_1_mig_7series_0_1 ...
MIG: 18:34:49 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:34:49 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:34:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:34:49 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:34:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:34:49 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:34:49 : ################# RUNNING MIG BATCH ###################
MIG: 18:34:49 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:34:49 : synp_flow:  -- synthesis_mode: Other
MIG: 18:34:49 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:34:49 : vivado_mode: xpg_bd
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 1
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 : isPortInterface: 0
MIG: 18:34:49 :  locked false  
MIG: 18:34:49 : HDL Language: Verilog
MIG: 18:34:49 : compInfo: false
MIG: 18:34:49 : Vivado Options xc7a200t sbg484 -1
MIG: 18:34:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:34:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:34:49 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:34:49 : I am in catch area
MIG: 18:34:49 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:34:56 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:34:56 : Component_Name: design_1_mig_7series_0_1
MIG: 18:34:56 : Moving design_1_mig_7series_0_1 ...
MIG: 18:34:56 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:34:56 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:34:56 : Running implementation.xit
MIG: 18:34:56 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:34:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:34:56 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:34:56 : ################# RUNNING MIG BATCH ###################
MIG: 18:34:56 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:34:56 : synp_flow:  -- synthesis_mode: Other
MIG: 18:34:56 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:34:56 : vivado_mode: xpg_bd
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 1
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 : isPortInterface: 0
MIG: 18:34:56 :  locked false  
MIG: 18:34:56 : HDL Language: Verilog
MIG: 18:34:56 : compInfo: false
MIG: 18:34:56 : Vivado Options xc7a200t sbg484 -1
MIG: 18:34:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:34:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:34:56 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:34:56 : I am in catch area
MIG: 18:34:56 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:35:04 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:35:04 : Component_Name: design_1_mig_7series_0_1
MIG: 18:35:04 : Moving design_1_mig_7series_0_1 ...
MIG: 18:35:04 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:35:04 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:44:01 : Running synthesis.xit
MIG: 18:44:01 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:01 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:44:01 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:01 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:44:01 : vivado_mode: xpg_bd
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 1
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 : isPortInterface: 0
MIG: 18:44:01 :  locked false  
MIG: 18:44:01 : HDL Language: Verilog
MIG: 18:44:01 : compInfo: false
MIG: 18:44:01 : Vivado Options xc7a200t sbg484 -1
MIG: 18:44:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:44:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:44:01 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:44:01 : I am in catch area
MIG: 18:44:01 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:44:08 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:44:08 : Component_Name: design_1_mig_7series_0_1
MIG: 18:44:08 : Moving design_1_mig_7series_0_1 ...
MIG: 18:44:08 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:44:08 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:44:08 : Running vlog_synth_rpr.xit
MIG: 18:44:08 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:44:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:44:08 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:44:08 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:08 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:44:08 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:08 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:44:08 : vivado_mode: xpg_bd
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 1
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 : isPortInterface: 0
MIG: 18:44:08 :  locked false  
MIG: 18:44:08 : HDL Language: Verilog
MIG: 18:44:08 : compInfo: false
MIG: 18:44:08 : Vivado Options xc7a200t sbg484 -1
MIG: 18:44:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:44:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:44:08 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:44:08 : I am in catch area
MIG: 18:44:08 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:44:15 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:44:15 : Component_Name: design_1_mig_7series_0_1
MIG: 18:44:15 : Moving design_1_mig_7series_0_1 ...
MIG: 18:44:15 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:44:15 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:44:16 : Running simulation.xit
MIG: 18:44:16 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:16 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:44:16 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:16 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:44:16 : vivado_mode: xpg_bd
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 1
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 : isPortInterface: 0
MIG: 18:44:16 :  locked false  
MIG: 18:44:16 : HDL Language: Verilog
MIG: 18:44:16 : compInfo: false
MIG: 18:44:16 : Vivado Options xc7a200t sbg484 -1
MIG: 18:44:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:44:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:44:16 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:44:16 : I am in catch area
MIG: 18:44:16 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:44:23 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:44:23 : Component_Name: design_1_mig_7series_0_1
MIG: 18:44:23 : Moving design_1_mig_7series_0_1 ...
MIG: 18:44:23 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:44:23 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:44:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:44:23 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:44:23 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:44:23 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:44:23 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:23 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:44:23 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:23 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:44:23 : vivado_mode: xpg_bd
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 1
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 : isPortInterface: 0
MIG: 18:44:23 :  locked false  
MIG: 18:44:23 : HDL Language: Verilog
MIG: 18:44:23 : compInfo: false
MIG: 18:44:23 : Vivado Options xc7a200t sbg484 -1
MIG: 18:44:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:44:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:44:23 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:44:23 : I am in catch area
MIG: 18:44:23 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:44:30 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:44:30 : Component_Name: design_1_mig_7series_0_1
MIG: 18:44:30 : Moving design_1_mig_7series_0_1 ...
MIG: 18:44:30 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:44:30 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
MIG: 18:44:30 : Running implementation.xit
MIG: 18:44:30 : IGN:     <ModuleName>design_1_mig_7series_0_1</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_1</ModuleName> 
MIG: 18:44:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:44:30 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 18:44:30 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:30 : Writing IN file for 'design_1_mig_7series_0_1'...compDirPath: /home/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1
MIG: 18:44:30 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:30 : outputDirectory: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/_tmp/
MIG: 18:44:30 : vivado_mode: xpg_bd
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 1
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 : isPortInterface: 0
MIG: 18:44:30 :  locked false  
MIG: 18:44:30 : HDL Language: Verilog
MIG: 18:44:30 : compInfo: false
MIG: 18:44:30 : Vivado Options xc7a200t sbg484 -1
MIG: 18:44:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:44:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:44:30 : xilinx_path: /home/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:44:30 : I am in catch area
MIG: 18:44:30 : Running /home/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.in -cg_exc_out /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/xil_txt.out ... 
MIG: 18:44:37 : XML_INPUT_FILE: /home/akayashima/H31_Xilinx/Img-processing-sim/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/mig_b.prj
MIG: 18:44:37 : Component_Name: design_1_mig_7series_0_1
MIG: 18:44:37 : Moving design_1_mig_7series_0_1 ...
MIG: 18:44:37 : Moving design_1_mig_7series_0_1.veo ...
MIG: 18:44:37 : Moving design_1_mig_7series_0_1_xmdf.tcl ...
