## ****************************************************************************
## ****************************************************************************
## Copyright SoC Design Research Group, All rights reserved.
## Electronics and Telecommunications Research Institute (ETRI)
##
## THESE DOCUMENTS CONTAIN CONFIDENTIAL INFORMATION AND KNOWLEDGE
## WHICH IS THE PROPERTY OF ETRI. NO PART OF THIS PUBLICATION IS
## TO BE USED FOR ANY OTHER PURPOSE, AND THESE ARE NOT TO BE
## REPRODUCED, COPIED, DISCLOSED, TRANSMITTED, STORED IN A RETRIEVAL
## SYSTEM OR TRANSLATED INTO ANY OTHER HUMAN OR COMPUTER LANGUAGE,
## IN ANY FORM, BY ANY MEANS, IN WHOLE OR IN PART, WITHOUT THE
## COMPLETE PRIOR WRITTEN PERMISSION OF ETRI.
## ****************************************************************************
## 2019-04-30 : Sukho Lee (shlee99@etri.re.kr)
## ****************************************************************************
## DDR4 Pin Map, 1.2V VCCO
## ****************************************************************************

set_property PACKAGE_PIN        V32     [get_ports {    c0_ddr4_adr[0]               }]
set_property PACKAGE_PIN        W31     [get_ports {    c0_ddr4_adr[1]               }]
set_property PACKAGE_PIN        V31     [get_ports {    c0_ddr4_adr[2]               }]
set_property PACKAGE_PIN        V34     [get_ports {    c0_ddr4_adr[3]               }]
set_property PACKAGE_PIN        U34     [get_ports {    c0_ddr4_adr[4]               }]
set_property PACKAGE_PIN        Y32     [get_ports {    c0_ddr4_adr[5]               }]
set_property PACKAGE_PIN        Y31     [get_ports {    c0_ddr4_adr[6]               }]
set_property PACKAGE_PIN        W34     [get_ports {    c0_ddr4_adr[7]               }]
set_property PACKAGE_PIN        V33     [get_ports {    c0_ddr4_adr[8]               }]
set_property PACKAGE_PIN        Y30     [get_ports {    c0_ddr4_adr[9]               }]
set_property PACKAGE_PIN        W30     [get_ports {    c0_ddr4_adr[10]              }]
set_property PACKAGE_PIN        Y33     [get_ports {    c0_ddr4_adr[11]              }]
set_property PACKAGE_PIN        W33     [get_ports {    c0_ddr4_adr[12]              }]
set_property PACKAGE_PIN        AA33    [get_ports {    c0_ddr4_adr[13]              }]
set_property PACKAGE_PIN        AD33    [get_ports {    c0_ddr4_adr[14]              }]
set_property PACKAGE_PIN        AC33    [get_ports {    c0_ddr4_adr[15]              }]
set_property PACKAGE_PIN        AB34    [get_ports {    c0_ddr4_adr[16]              }]


set_property PACKAGE_PIN        AD34    [get_ports {    c0_ddr4_ba[0]                }]
set_property PACKAGE_PIN        AC34    [get_ports {    c0_ddr4_ba[1]                }]

set_property PACKAGE_PIN        AF27    [get_ports {    c0_ddr4_cke                }]
set_property PACKAGE_PIN        AE31    [get_ports {    c0_ddr4_cs_n               }]

set_property PACKAGE_PIN        AE27    [get_ports {    c0_ddr4_dm_dbi_n[0]          }]
set_property PACKAGE_PIN        AG31    [get_ports {    c0_ddr4_dm_dbi_n[1]          }]
set_property PACKAGE_PIN        Y26     [get_ports {    c0_ddr4_dm_dbi_n[2]          }]
set_property PACKAGE_PIN        AA22    [get_ports {    c0_ddr4_dm_dbi_n[3]          }]

set_property PACKAGE_PIN        AE28    [get_ports {    c0_ddr4_dq[0]                }]
set_property PACKAGE_PIN        AF28    [get_ports {    c0_ddr4_dq[1]                }]
set_property PACKAGE_PIN        AC28    [get_ports {    c0_ddr4_dq[2]                }]
set_property PACKAGE_PIN        AD28    [get_ports {    c0_ddr4_dq[3]                }]
set_property PACKAGE_PIN        AD29    [get_ports {    c0_ddr4_dq[4]                }]
set_property PACKAGE_PIN        AE30    [get_ports {    c0_ddr4_dq[5]                }]
set_property PACKAGE_PIN        AF30    [get_ports {    c0_ddr4_dq[6]                }]
set_property PACKAGE_PIN        AG30    [get_ports {    c0_ddr4_dq[7]                }]
set_property PACKAGE_PIN        AF33    [get_ports {    c0_ddr4_dq[8]                }]
set_property PACKAGE_PIN        AG34    [get_ports {    c0_ddr4_dq[9]                }]
set_property PACKAGE_PIN        AE32    [get_ports {    c0_ddr4_dq[10]               }]
set_property PACKAGE_PIN        AF32    [get_ports {    c0_ddr4_dq[11]               }]
set_property PACKAGE_PIN        AD30    [get_ports {    c0_ddr4_dq[12]               }]
set_property PACKAGE_PIN        AD31    [get_ports {    c0_ddr4_dq[13]               }]
set_property PACKAGE_PIN        AC31    [get_ports {    c0_ddr4_dq[14]               }]
set_property PACKAGE_PIN        AC32    [get_ports {    c0_ddr4_dq[15]               }]
set_property PACKAGE_PIN        AD25    [get_ports {    c0_ddr4_dq[16]               }]
set_property PACKAGE_PIN        AD26    [get_ports {    c0_ddr4_dq[17]               }]
set_property PACKAGE_PIN        AB24    [get_ports {    c0_ddr4_dq[18]               }]
set_property PACKAGE_PIN        AC24    [get_ports {    c0_ddr4_dq[19]               }]
set_property PACKAGE_PIN        AA27    [get_ports {    c0_ddr4_dq[20]               }]
set_property PACKAGE_PIN        AB27    [get_ports {    c0_ddr4_dq[21]               }]
set_property PACKAGE_PIN        AB25    [get_ports {    c0_ddr4_dq[22]               }]
set_property PACKAGE_PIN        AB26    [get_ports {    c0_ddr4_dq[23]               }]
set_property PACKAGE_PIN        AC22    [get_ports {    c0_ddr4_dq[24]               }]
set_property PACKAGE_PIN        AC23    [get_ports {    c0_ddr4_dq[25]               }]
set_property PACKAGE_PIN        AA20    [get_ports {    c0_ddr4_dq[26]               }]
set_property PACKAGE_PIN        AB20    [get_ports {    c0_ddr4_dq[27]               }]
set_property PACKAGE_PIN        Y23     [get_ports {    c0_ddr4_dq[28]               }]
set_property PACKAGE_PIN        AA23    [get_ports {    c0_ddr4_dq[29]               }]
set_property PACKAGE_PIN        AA24    [get_ports {    c0_ddr4_dq[30]               }]
set_property PACKAGE_PIN        AA25    [get_ports {    c0_ddr4_dq[31]               }]

set_property PACKAGE_PIN        AG29    [get_ports {    c0_ddr4_dqs_c[0]             }]
set_property PACKAGE_PIN        AF34    [get_ports {    c0_ddr4_dqs_c[1]             }]
set_property PACKAGE_PIN        AC27    [get_ports {    c0_ddr4_dqs_c[2]             }]
set_property PACKAGE_PIN        AC21    [get_ports {    c0_ddr4_dqs_c[3]             }]

set_property PACKAGE_PIN        AF29    [get_ports {    c0_ddr4_dqs_t[0]             }]
set_property PACKAGE_PIN        AE33    [get_ports {    c0_ddr4_dqs_t[1]             }]
set_property PACKAGE_PIN        AC26    [get_ports {    c0_ddr4_dqs_t[2]             }]
set_property PACKAGE_PIN        AB21    [get_ports {    c0_ddr4_dqs_t[3]             }]

set_property PACKAGE_PIN        AG32    [get_ports {    c0_ddr4_odt                }]
set_property PACKAGE_PIN        AB31    [get_ports {    c0_ddr4_bg                 }]
set_property PACKAGE_PIN        Y22     [get_ports {    c0_ddr4_reset_n            }]
set_property PACKAGE_PIN        AA34    [get_ports {    c0_ddr4_act_n              }]
set_property PACKAGE_PIN        AB29    [get_ports {    c0_ddr4_ck_c               }]
set_property PACKAGE_PIN        AA29    [get_ports {    c0_ddr4_ck_t               }]

set_property PACKAGE_PIN        AB32    [get_ports {    c0_sys_clk_n         }]
set_property PACKAGE_PIN        AA32    [get_ports {    c0_sys_clk_p         }]

set_property IOSTANDARD DIFF_SSTL12     [get_ports {    c0_sys_clk_n         }]
set_property IOSTANDARD DIFF_SSTL12     [get_ports {    c0_sys_clk_p         }]

create_clock -period 3.336 [get_ports c0_sys_clk_p]
