#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 26 18:28:13 2023
# Process ID: 36440
# Current directory: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38872 C:\Users\vamsi\OneDrive\Desktop\VHDL\Project2\Mega_cluster\Mega_cluster.xpr
# Log file: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/vivado.log
# Journal file: C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster\vivado.jou
# Running On: Vamsi, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16832 MB
#-----------------------------------------------------------
start_guioopen_project C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.xprWWARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.oopen_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.383 ; gain = 386.109
update_compile_order -fileset sources_1launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1785.977 ; gain = 29.953
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1789.105 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Mega_Cluster
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2708.750 ; gain = 412.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:42]
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[39] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[38] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[37] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[36] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[35] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[34] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[33] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[32] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[23] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[22] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[21] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[20] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[19] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[18] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[17] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[16] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[15] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[14] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[13] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[12] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[11] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[10] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[9] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[8] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[7] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[6] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[5] driven by constant 1
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[4] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[3] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[2] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[1] driven by constant 0
WARNING: [Synth 8-3917] design Mega_Cluster has port OUTPUT[0] driven by constant 1
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2792.621 ; gain = 496.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2804.129 ; gain = 507.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2804.129 ; gain = 507.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2804.129 ; gain = 0.000
WARNING: [Netlist 29-1115] Found multi-term driver net: <const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: <const1>.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2924.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2961.355 ; gain = 665.020
13 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2961.355 ; gain = 1163.598
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2989.285 ; gain = 3.801
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
ERROR: [VRFC 10-719] formal port/generic <output> is not declared in <mega_cluster> [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:45]
ERROR: [VRFC 10-3353] formal port 'mega_en' has no actual or default value [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:44]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:38]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2997.277 ; gain = 7.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3000.062 ; gain = 2.402
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 60
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3000.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3002.840 ; gain = 1.926
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3005.172 ; gain = 0.594
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 60
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 61
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 61
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 40 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:72]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mega_cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 61
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
ERROR: [VRFC 10-719] formal port/generic <output1> is not declared in <mega_cluster> [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:45]
ERROR: [VRFC 10-3353] formal port 'mega_en' has no actual or default value [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:44]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:38]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
ERROR: [VRFC 10-2989] 'output' is not declared [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:45]
ERROR: [VRFC 10-3095] actual of formal inout port 'output' cannot be an expression [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:45]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:38]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 40 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:91]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mega_cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 4 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:91]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mega_cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 60 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3061.844 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 60 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 61
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3061.844 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 60 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 61
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3061.844 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 60 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 61
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Cluster/Cluster.srcs/sources_1/new/Cluster_tb.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
export_ip_user_files -of_objects  [get_files C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/imports/new/Cluster_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/imports/new/Cluster_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3061.844 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Mega_Cluster
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3061.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
WARNING: [Synth 8-614] signal 'out1' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:72]
WARNING: [Synth 8-614] signal 'out2' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:42]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[39] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[38] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[37] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[36] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[35] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[34] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[33] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[32] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[31] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[30] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[29] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[28] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[27] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[26] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[25] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[24] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[23] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[22] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[21] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[20] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[19] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[18] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[17] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[16] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[15] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[14] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[13] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[12] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[11] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[10] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[9] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[8] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[7] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[6] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[5] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[4] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[3] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[2] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[1] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[0] in module Mega_Cluster is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.844 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3061.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3118.566 ; gain = 56.723
12 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3118.566 ; gain = 56.723
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3132.043 ; gain = 13.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3132.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3132.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3133.020 ; gain = 0.977
add_bp {C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd} 59
remove_bps -file {C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd} -line 59
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3133.367 ; gain = 0.348
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3168.961 ; gain = 35.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
WARNING: [Synth 8-614] signal 'out1' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:74]
WARNING: [Synth 8-614] signal 'out2' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'INPUT1_reg' and it is trimmed from '40' to '36' bits. [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:57]
WARNING: [Synth 8-3848] Net INPUT2 in module/entity Mega_Cluster does not have driver. [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:44]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[39] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[38] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[37] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[36] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[35] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[34] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[33] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[32] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[31] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[30] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[29] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[28] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[27] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[26] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[25] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[24] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[23] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[22] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[21] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[20] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[19] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[18] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[17] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[16] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[15] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[14] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[13] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[12] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[11] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[10] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[9] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[8] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[7] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[6] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[5] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[4] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[3] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[2] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[1] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[0] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[39] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[38] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[37] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[36] in module Mega_Cluster is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3250.023 ; gain = 116.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3267.922 ; gain = 134.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3267.922 ; gain = 134.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3282.352 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3282.352 ; gain = 148.984
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3282.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
WARNING: [Synth 8-614] signal 'out1' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:74]
WARNING: [Synth 8-614] signal 'out2' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:74]
WARNING: [Synth 8-614] signal 'OUTPUT' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'INPUT1_reg' and it is trimmed from '40' to '36' bits. [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:57]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[39] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[38] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[37] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[36] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[35] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[34] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[33] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[32] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[31] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[30] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[29] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[28] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[27] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[26] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[25] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[24] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[23] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[22] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[21] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[20] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[19] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[18] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[17] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[16] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[15] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[14] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[13] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[12] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[11] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[10] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[9] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[8] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[7] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[6] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[5] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[4] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[3] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[2] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[1] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[0] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[39] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[38] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[37] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[36] in module Mega_Cluster is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3282.352 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3293.977 ; gain = 11.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3293.977 ; gain = 11.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3308.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3308.355 ; gain = 26.004
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3308.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3308.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3308.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3311.449 ; gain = 3.094
add_bp {C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd} 91
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" Line 91
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3311.449 ; gain = 0.000
remove_bps -file {C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd} -line 91
add_bp {C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd} 91
remove_bps -file {C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd} -line 91
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3325.508 ; gain = 14.059
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3325.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mega_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mini_Cluster' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-638] synthesizing module 'D_flipflop' [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
WARNING: [Synth 8-614] signal 'curr_val' is read in the process but is not in the sensitivity list [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_flipflop' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/D_flipflop.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/CU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mini_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/imports/new/Cluster.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mega_Cluster' (0#1) [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'INPUT1_reg' and it is trimmed from '40' to '36' bits. [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:57]
WARNING: [Synth 8-7129] Port C[2] in module CU is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[39] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[38] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[37] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[36] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[35] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[34] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[33] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[32] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[31] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[30] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[29] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[28] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[27] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[26] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[25] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[24] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[23] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[22] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[21] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[20] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[19] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[18] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[17] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[16] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[15] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[14] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[13] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[12] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[11] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[10] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[9] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[8] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[7] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[6] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[5] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[4] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[3] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[2] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[1] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUTPUT1[0] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[39] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[38] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[37] in module Mega_Cluster is either unconnected or has no load
WARNING: [Synth 8-7129] Port INPUT[36] in module Mega_Cluster is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3325.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3328.000 ; gain = 2.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3328.000 ; gain = 2.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3342.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3342.543 ; gain = 17.035
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3349.367 ; gain = 6.824
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3357.672 ; gain = 8.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 40 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mega_cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 40 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mega_cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 32 elements; expected 40 [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mega_cluster_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3361.758 ; gain = 4.086
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3366.629 ; gain = 4.871
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3375.895 ; gain = 9.230
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3375.953 ; gain = 0.059
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3378.719 ; gain = 2.766
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3388.109 ; gain = 9.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3396.750 ; gain = 5.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3408.020 ; gain = 11.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3430.820 ; gain = 7.562
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
ERROR: [VRFC 10-2989] 'output' is not declared [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:45]
ERROR: [VRFC 10-3095] actual of formal inout port 'output' cannot be an expression [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:45]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd:38]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mega_Cluster_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mega_Cluster_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mega_Cluster_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sources_1/new/Mega_Cluster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.srcs/sim_1/new/Mega_Cluster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mega_Cluster_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mega_Cluster_tb_behav xil_defaultlib.Mega_Cluster_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mini_Cluster [mini_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.Mega_Cluster [mega_cluster_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_cluster_tb
Built simulation snapshot Mega_Cluster_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vamsi/OneDrive/Desktop/VHDL/Project2/Mega_cluster/Mega_cluster.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mega_Cluster_tb_behav -key {Behavioral:sim_1:Functional:Mega_Cluster_tb} -tclbatch {Mega_Cluster_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mega_Cluster_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mega_Cluster_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
The simulator has terminated in an unexpected manner with exit code 1.  Please review the simulation log (xsim.log) for details.
