// Autogenerated using stratification.
requires "x86-configuration.k"

module VPABSD-YMM-YMM
  imports X86-CONFIGURATION

  rule <k>
    execinstr (vpabsd R1:Ymm, R2:Ymm,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R2) |-> concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R1, RSMap), 0, 32), mi(32, 2147483647)) #then addMInt(mi(32, 1), negMInt( extractMInt( getParentValue(R1, RSMap), 0, 32))) #else extractMInt( getParentValue(R1, RSMap), 0, 32) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R1, RSMap), 32, 64), mi(32, 2147483647)) #then addMInt(mi(32, 1), negMInt( extractMInt( getParentValue(R1, RSMap), 32, 64))) #else extractMInt( getParentValue(R1, RSMap), 32, 64) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R1, RSMap), 64, 96), mi(32, 2147483647)) #then addMInt(mi(32, 1), negMInt( extractMInt( getParentValue(R1, RSMap), 64, 96))) #else extractMInt( getParentValue(R1, RSMap), 64, 96) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R1, RSMap), 96, 128), mi(32, 2147483647)) #then addMInt(mi(32, 1), negMInt( extractMInt( getParentValue(R1, RSMap), 96, 128))) #else extractMInt( getParentValue(R1, RSMap), 96, 128) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R1, RSMap), 128, 160), mi(32, 2147483647)) #then addMInt(mi(32, 1), negMInt( extractMInt( getParentValue(R1, RSMap), 128, 160))) #else extractMInt( getParentValue(R1, RSMap), 128, 160) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R1, RSMap), 160, 192), mi(32, 2147483647)) #then addMInt(mi(32, 1), negMInt( extractMInt( getParentValue(R1, RSMap), 160, 192))) #else extractMInt( getParentValue(R1, RSMap), 160, 192) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R1, RSMap), 192, 224), mi(32, 2147483647)) #then addMInt(mi(32, 1), negMInt( extractMInt( getParentValue(R1, RSMap), 192, 224))) #else extractMInt( getParentValue(R1, RSMap), 192, 224) #fi), (#ifMInt ugtMInt( extractMInt( getParentValue(R1, RSMap), 224, 256), mi(32, 2147483647)) #then addMInt(mi(32, 1), negMInt( extractMInt( getParentValue(R1, RSMap), 224, 256))) #else extractMInt( getParentValue(R1, RSMap), 224, 256) #fi))))))))
)

    </regstate>
    
endmodule

module VPABSD-YMM-YMM-SEMANTICS
  imports VPABSD-YMM-YMM
endmodule
