// Seed: 2400493634
module module_0 (
    output supply1 id_0,
    output supply0 id_1
);
  reg id_3, id_4;
  reg id_5;
  assign id_4 = id_5 == id_3;
  for (id_6 = 1; id_6; id_4 = id_4) begin : id_7
    initial begin
      id_3 <= id_5;
    end
    assign id_0 = 1'b0;
    always begin
      if (1'b0)
        if (id_5)
          if (1 + 1'b0) begin
            id_6 = 1 ? 1'b0 - id_7++ : id_4;
          end else begin
            if (1'b0) begin
              id_6 = #1  (1);
            end else begin
              id_4 <= id_4;
            end
          end
        else if (1) $display(~id_3);
    end
    wire id_8;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output tri1 id_2
);
  assign id_2 = 1;
  module_0(
      id_2, id_2
  );
endmodule
