
BMTR_RTOS_ASRV1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
<<<<<<< HEAD
  1 .text         0000a344  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  0800a514  0800a514  0000b514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6a0  0800a6a0  0000c0ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a6a0  0800a6a0  0000b6a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6a8  0800a6a8  0000c0ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6a8  0800a6a8  0000b6a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a6ac  0800a6ac  0000b6ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ac  20000000  0800a6b0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005c30  200000ac  0800a75c  0000c0ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005cdc  0800a75c  0000ccdc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c0ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   000180ef  00000000  00000000  0000c0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cb6  00000000  00000000  000241cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b0  00000000  00000000  00027e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000116e  00000000  00000000  00029538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006682  00000000  00000000  0002a6a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dcff  00000000  00000000  00030d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fcc49  00000000  00000000  0004ea27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014b670  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006450  00000000  00000000  0014b6b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00151b04  2**0
=======
  1 .text         00009604  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  080097d4  080097d4  0000a7d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009960  08009960  0000b0ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009960  08009960  0000a960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009968  08009968  0000b0ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009968  08009968  0000a968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800996c  0800996c  0000a96c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ac  20000000  08009970  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005c0c  200000ac  08009a1c  0000b0ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005cb8  08009a1c  0000bcb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017204  00000000  00000000  0000b0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000395c  00000000  00000000  000222e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e8  00000000  00000000  00025c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010d9  00000000  00000000  00027228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000060dc  00000000  00000000  00028301  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c0c3  00000000  00000000  0002e3dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fbf09  00000000  00000000  0004a4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001463a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000615c  00000000  00000000  001463ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0014c548  2**0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000ac 	.word	0x200000ac
 80001ec:	00000000 	.word	0x00000000
<<<<<<< HEAD
 80001f0:	0800a4fc 	.word	0x0800a4fc
=======
 80001f0:	080097bc 	.word	0x080097bc
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b0 	.word	0x200000b0
<<<<<<< HEAD
 800020c:	0800a4fc 	.word	0x0800a4fc
=======
 800020c:	080097bc 	.word	0x080097bc
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_uldivmod>:
 8000b3c:	b953      	cbnz	r3, 8000b54 <__aeabi_uldivmod+0x18>
 8000b3e:	b94a      	cbnz	r2, 8000b54 <__aeabi_uldivmod+0x18>
 8000b40:	2900      	cmp	r1, #0
 8000b42:	bf08      	it	eq
 8000b44:	2800      	cmpeq	r0, #0
 8000b46:	bf1c      	itt	ne
 8000b48:	f04f 31ff 	movne.w	r1, #4294967295
 8000b4c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b50:	f000 b988 	b.w	8000e64 <__aeabi_idiv0>
 8000b54:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b58:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b5c:	f000 f806 	bl	8000b6c <__udivmoddi4>
 8000b60:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b68:	b004      	add	sp, #16
 8000b6a:	4770      	bx	lr

08000b6c <__udivmoddi4>:
 8000b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b70:	9d08      	ldr	r5, [sp, #32]
 8000b72:	468e      	mov	lr, r1
 8000b74:	4604      	mov	r4, r0
 8000b76:	4688      	mov	r8, r1
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d14a      	bne.n	8000c12 <__udivmoddi4+0xa6>
 8000b7c:	428a      	cmp	r2, r1
 8000b7e:	4617      	mov	r7, r2
 8000b80:	d962      	bls.n	8000c48 <__udivmoddi4+0xdc>
 8000b82:	fab2 f682 	clz	r6, r2
 8000b86:	b14e      	cbz	r6, 8000b9c <__udivmoddi4+0x30>
 8000b88:	f1c6 0320 	rsb	r3, r6, #32
 8000b8c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b90:	fa20 f303 	lsr.w	r3, r0, r3
 8000b94:	40b7      	lsls	r7, r6
 8000b96:	ea43 0808 	orr.w	r8, r3, r8
 8000b9a:	40b4      	lsls	r4, r6
 8000b9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba0:	fa1f fc87 	uxth.w	ip, r7
 8000ba4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ba8:	0c23      	lsrs	r3, r4, #16
 8000baa:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bae:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bb2:	fb01 f20c 	mul.w	r2, r1, ip
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d909      	bls.n	8000bce <__udivmoddi4+0x62>
 8000bba:	18fb      	adds	r3, r7, r3
 8000bbc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bc0:	f080 80ea 	bcs.w	8000d98 <__udivmoddi4+0x22c>
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	f240 80e7 	bls.w	8000d98 <__udivmoddi4+0x22c>
 8000bca:	3902      	subs	r1, #2
 8000bcc:	443b      	add	r3, r7
 8000bce:	1a9a      	subs	r2, r3, r2
 8000bd0:	b2a3      	uxth	r3, r4
 8000bd2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bd6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bde:	fb00 fc0c 	mul.w	ip, r0, ip
 8000be2:	459c      	cmp	ip, r3
 8000be4:	d909      	bls.n	8000bfa <__udivmoddi4+0x8e>
 8000be6:	18fb      	adds	r3, r7, r3
 8000be8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bec:	f080 80d6 	bcs.w	8000d9c <__udivmoddi4+0x230>
 8000bf0:	459c      	cmp	ip, r3
 8000bf2:	f240 80d3 	bls.w	8000d9c <__udivmoddi4+0x230>
 8000bf6:	443b      	add	r3, r7
 8000bf8:	3802      	subs	r0, #2
 8000bfa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bfe:	eba3 030c 	sub.w	r3, r3, ip
 8000c02:	2100      	movs	r1, #0
 8000c04:	b11d      	cbz	r5, 8000c0e <__udivmoddi4+0xa2>
 8000c06:	40f3      	lsrs	r3, r6
 8000c08:	2200      	movs	r2, #0
 8000c0a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c12:	428b      	cmp	r3, r1
 8000c14:	d905      	bls.n	8000c22 <__udivmoddi4+0xb6>
 8000c16:	b10d      	cbz	r5, 8000c1c <__udivmoddi4+0xb0>
 8000c18:	e9c5 0100 	strd	r0, r1, [r5]
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	4608      	mov	r0, r1
 8000c20:	e7f5      	b.n	8000c0e <__udivmoddi4+0xa2>
 8000c22:	fab3 f183 	clz	r1, r3
 8000c26:	2900      	cmp	r1, #0
 8000c28:	d146      	bne.n	8000cb8 <__udivmoddi4+0x14c>
 8000c2a:	4573      	cmp	r3, lr
 8000c2c:	d302      	bcc.n	8000c34 <__udivmoddi4+0xc8>
 8000c2e:	4282      	cmp	r2, r0
 8000c30:	f200 8105 	bhi.w	8000e3e <__udivmoddi4+0x2d2>
 8000c34:	1a84      	subs	r4, r0, r2
 8000c36:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c3a:	2001      	movs	r0, #1
 8000c3c:	4690      	mov	r8, r2
 8000c3e:	2d00      	cmp	r5, #0
 8000c40:	d0e5      	beq.n	8000c0e <__udivmoddi4+0xa2>
 8000c42:	e9c5 4800 	strd	r4, r8, [r5]
 8000c46:	e7e2      	b.n	8000c0e <__udivmoddi4+0xa2>
 8000c48:	2a00      	cmp	r2, #0
 8000c4a:	f000 8090 	beq.w	8000d6e <__udivmoddi4+0x202>
 8000c4e:	fab2 f682 	clz	r6, r2
 8000c52:	2e00      	cmp	r6, #0
 8000c54:	f040 80a4 	bne.w	8000da0 <__udivmoddi4+0x234>
 8000c58:	1a8a      	subs	r2, r1, r2
 8000c5a:	0c03      	lsrs	r3, r0, #16
 8000c5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c60:	b280      	uxth	r0, r0
 8000c62:	b2bc      	uxth	r4, r7
 8000c64:	2101      	movs	r1, #1
 8000c66:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c6a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c72:	fb04 f20c 	mul.w	r2, r4, ip
 8000c76:	429a      	cmp	r2, r3
 8000c78:	d907      	bls.n	8000c8a <__udivmoddi4+0x11e>
 8000c7a:	18fb      	adds	r3, r7, r3
 8000c7c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c80:	d202      	bcs.n	8000c88 <__udivmoddi4+0x11c>
 8000c82:	429a      	cmp	r2, r3
 8000c84:	f200 80e0 	bhi.w	8000e48 <__udivmoddi4+0x2dc>
 8000c88:	46c4      	mov	ip, r8
 8000c8a:	1a9b      	subs	r3, r3, r2
 8000c8c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c90:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c94:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c98:	fb02 f404 	mul.w	r4, r2, r4
 8000c9c:	429c      	cmp	r4, r3
 8000c9e:	d907      	bls.n	8000cb0 <__udivmoddi4+0x144>
 8000ca0:	18fb      	adds	r3, r7, r3
 8000ca2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ca6:	d202      	bcs.n	8000cae <__udivmoddi4+0x142>
 8000ca8:	429c      	cmp	r4, r3
 8000caa:	f200 80ca 	bhi.w	8000e42 <__udivmoddi4+0x2d6>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	1b1b      	subs	r3, r3, r4
 8000cb2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cb6:	e7a5      	b.n	8000c04 <__udivmoddi4+0x98>
 8000cb8:	f1c1 0620 	rsb	r6, r1, #32
 8000cbc:	408b      	lsls	r3, r1
 8000cbe:	fa22 f706 	lsr.w	r7, r2, r6
 8000cc2:	431f      	orrs	r7, r3
 8000cc4:	fa0e f401 	lsl.w	r4, lr, r1
 8000cc8:	fa20 f306 	lsr.w	r3, r0, r6
 8000ccc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000cd0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cd4:	4323      	orrs	r3, r4
 8000cd6:	fa00 f801 	lsl.w	r8, r0, r1
 8000cda:	fa1f fc87 	uxth.w	ip, r7
 8000cde:	fbbe f0f9 	udiv	r0, lr, r9
 8000ce2:	0c1c      	lsrs	r4, r3, #16
 8000ce4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ce8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cec:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cf0:	45a6      	cmp	lr, r4
 8000cf2:	fa02 f201 	lsl.w	r2, r2, r1
 8000cf6:	d909      	bls.n	8000d0c <__udivmoddi4+0x1a0>
 8000cf8:	193c      	adds	r4, r7, r4
 8000cfa:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cfe:	f080 809c 	bcs.w	8000e3a <__udivmoddi4+0x2ce>
 8000d02:	45a6      	cmp	lr, r4
 8000d04:	f240 8099 	bls.w	8000e3a <__udivmoddi4+0x2ce>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	443c      	add	r4, r7
 8000d0c:	eba4 040e 	sub.w	r4, r4, lr
 8000d10:	fa1f fe83 	uxth.w	lr, r3
 8000d14:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d18:	fb09 4413 	mls	r4, r9, r3, r4
 8000d1c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d20:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	d908      	bls.n	8000d3a <__udivmoddi4+0x1ce>
 8000d28:	193c      	adds	r4, r7, r4
 8000d2a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d2e:	f080 8082 	bcs.w	8000e36 <__udivmoddi4+0x2ca>
 8000d32:	45a4      	cmp	ip, r4
 8000d34:	d97f      	bls.n	8000e36 <__udivmoddi4+0x2ca>
 8000d36:	3b02      	subs	r3, #2
 8000d38:	443c      	add	r4, r7
 8000d3a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d3e:	eba4 040c 	sub.w	r4, r4, ip
 8000d42:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d46:	4564      	cmp	r4, ip
 8000d48:	4673      	mov	r3, lr
 8000d4a:	46e1      	mov	r9, ip
 8000d4c:	d362      	bcc.n	8000e14 <__udivmoddi4+0x2a8>
 8000d4e:	d05f      	beq.n	8000e10 <__udivmoddi4+0x2a4>
 8000d50:	b15d      	cbz	r5, 8000d6a <__udivmoddi4+0x1fe>
 8000d52:	ebb8 0203 	subs.w	r2, r8, r3
 8000d56:	eb64 0409 	sbc.w	r4, r4, r9
 8000d5a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d5e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d62:	431e      	orrs	r6, r3
 8000d64:	40cc      	lsrs	r4, r1
 8000d66:	e9c5 6400 	strd	r6, r4, [r5]
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	e74f      	b.n	8000c0e <__udivmoddi4+0xa2>
 8000d6e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d72:	0c01      	lsrs	r1, r0, #16
 8000d74:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d78:	b280      	uxth	r0, r0
 8000d7a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d7e:	463b      	mov	r3, r7
 8000d80:	4638      	mov	r0, r7
 8000d82:	463c      	mov	r4, r7
 8000d84:	46b8      	mov	r8, r7
 8000d86:	46be      	mov	lr, r7
 8000d88:	2620      	movs	r6, #32
 8000d8a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d8e:	eba2 0208 	sub.w	r2, r2, r8
 8000d92:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d96:	e766      	b.n	8000c66 <__udivmoddi4+0xfa>
 8000d98:	4601      	mov	r1, r0
 8000d9a:	e718      	b.n	8000bce <__udivmoddi4+0x62>
 8000d9c:	4610      	mov	r0, r2
 8000d9e:	e72c      	b.n	8000bfa <__udivmoddi4+0x8e>
 8000da0:	f1c6 0220 	rsb	r2, r6, #32
 8000da4:	fa2e f302 	lsr.w	r3, lr, r2
 8000da8:	40b7      	lsls	r7, r6
 8000daa:	40b1      	lsls	r1, r6
 8000dac:	fa20 f202 	lsr.w	r2, r0, r2
 8000db0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000db4:	430a      	orrs	r2, r1
 8000db6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dba:	b2bc      	uxth	r4, r7
 8000dbc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dc0:	0c11      	lsrs	r1, r2, #16
 8000dc2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc6:	fb08 f904 	mul.w	r9, r8, r4
 8000dca:	40b0      	lsls	r0, r6
 8000dcc:	4589      	cmp	r9, r1
 8000dce:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dd2:	b280      	uxth	r0, r0
 8000dd4:	d93e      	bls.n	8000e54 <__udivmoddi4+0x2e8>
 8000dd6:	1879      	adds	r1, r7, r1
 8000dd8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ddc:	d201      	bcs.n	8000de2 <__udivmoddi4+0x276>
 8000dde:	4589      	cmp	r9, r1
 8000de0:	d81f      	bhi.n	8000e22 <__udivmoddi4+0x2b6>
 8000de2:	eba1 0109 	sub.w	r1, r1, r9
 8000de6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dea:	fb09 f804 	mul.w	r8, r9, r4
 8000dee:	fb0e 1119 	mls	r1, lr, r9, r1
 8000df2:	b292      	uxth	r2, r2
 8000df4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000df8:	4542      	cmp	r2, r8
 8000dfa:	d229      	bcs.n	8000e50 <__udivmoddi4+0x2e4>
 8000dfc:	18ba      	adds	r2, r7, r2
 8000dfe:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e02:	d2c4      	bcs.n	8000d8e <__udivmoddi4+0x222>
 8000e04:	4542      	cmp	r2, r8
 8000e06:	d2c2      	bcs.n	8000d8e <__udivmoddi4+0x222>
 8000e08:	f1a9 0102 	sub.w	r1, r9, #2
 8000e0c:	443a      	add	r2, r7
 8000e0e:	e7be      	b.n	8000d8e <__udivmoddi4+0x222>
 8000e10:	45f0      	cmp	r8, lr
 8000e12:	d29d      	bcs.n	8000d50 <__udivmoddi4+0x1e4>
 8000e14:	ebbe 0302 	subs.w	r3, lr, r2
 8000e18:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e1c:	3801      	subs	r0, #1
 8000e1e:	46e1      	mov	r9, ip
 8000e20:	e796      	b.n	8000d50 <__udivmoddi4+0x1e4>
 8000e22:	eba7 0909 	sub.w	r9, r7, r9
 8000e26:	4449      	add	r1, r9
 8000e28:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e2c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e30:	fb09 f804 	mul.w	r8, r9, r4
 8000e34:	e7db      	b.n	8000dee <__udivmoddi4+0x282>
 8000e36:	4673      	mov	r3, lr
 8000e38:	e77f      	b.n	8000d3a <__udivmoddi4+0x1ce>
 8000e3a:	4650      	mov	r0, sl
 8000e3c:	e766      	b.n	8000d0c <__udivmoddi4+0x1a0>
 8000e3e:	4608      	mov	r0, r1
 8000e40:	e6fd      	b.n	8000c3e <__udivmoddi4+0xd2>
 8000e42:	443b      	add	r3, r7
 8000e44:	3a02      	subs	r2, #2
 8000e46:	e733      	b.n	8000cb0 <__udivmoddi4+0x144>
 8000e48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e4c:	443b      	add	r3, r7
 8000e4e:	e71c      	b.n	8000c8a <__udivmoddi4+0x11e>
 8000e50:	4649      	mov	r1, r9
 8000e52:	e79c      	b.n	8000d8e <__udivmoddi4+0x222>
 8000e54:	eba1 0109 	sub.w	r1, r1, r9
 8000e58:	46c4      	mov	ip, r8
 8000e5a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e5e:	fb09 f804 	mul.w	r8, r9, r4
 8000e62:	e7c4      	b.n	8000dee <__udivmoddi4+0x282>

08000e64 <__aeabi_idiv0>:
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop

08000e68 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	4a07      	ldr	r2, [pc, #28]	@ (8000e94 <vApplicationGetIdleTaskMemory+0x2c>)
 8000e78:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	4a06      	ldr	r2, [pc, #24]	@ (8000e98 <vApplicationGetIdleTaskMemory+0x30>)
 8000e7e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2280      	movs	r2, #128	@ 0x80
 8000e84:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000e86:	bf00      	nop
 8000e88:	3714      	adds	r7, #20
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	200000c8 	.word	0x200000c8
 8000e98:	2000011c 	.word	0x2000011c

08000e9c <applyLowPassFilterVelocity>:
<<<<<<< HEAD
uint16_t OutputVref = 5000;         // DAC output voltage reference value



=======
//  HAL Status 
HAL_StatusTypeDef status;
uint16_t OutputVref = 5000;         // DAC output voltage reference value

>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
//  Low-pass Filter Function 
float applyLowPassFilterVelocity(float X, float Y_old) {
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	ed87 0a01 	vstr	s0, [r7, #4]
 8000ea6:	edc7 0a00 	vstr	s1, [r7]
    // Apply the first-order low-pass filter formula
    float Y = Y_old + G * (X - Y_old);  // Filtered value
 8000eaa:	ed97 7a01 	vldr	s14, [r7, #4]
 8000eae:	edd7 7a00 	vldr	s15, [r7]
 8000eb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000eb6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000ee0 <applyLowPassFilterVelocity+0x44>
 8000eba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ebe:	ed97 7a00 	vldr	s14, [r7]
 8000ec2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ec6:	edc7 7a03 	vstr	s15, [r7, #12]
    return Y;
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	ee07 3a90 	vmov	s15, r3
}
 8000ed0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ed4:	3714      	adds	r7, #20
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	3dcccccd 	.word	0x3dcccccd

08000ee4 <ConfigureMotor01>:

//  Motor Control Functions 
void ConfigureMotor01(int Enable, int Clockwise, uint16_t dac_value) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	4613      	mov	r3, r2
 8000ef0:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, Clockwise);
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	2110      	movs	r1, #16
 8000efa:	480a      	ldr	r0, [pc, #40]	@ (8000f24 <ConfigureMotor01+0x40>)
<<<<<<< HEAD
 8000efc:	f001 ff74 	bl	8002de8 <HAL_GPIO_WritePin>
=======
 8000efc:	f001 fdc4 	bl	8002a88 <HAL_GPIO_WritePin>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, Enable);
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	461a      	mov	r2, r3
 8000f06:	2120      	movs	r1, #32
 8000f08:	4806      	ldr	r0, [pc, #24]	@ (8000f24 <ConfigureMotor01+0x40>)
<<<<<<< HEAD
 8000f0a:	f001 ff6d 	bl	8002de8 <HAL_GPIO_WritePin>
=======
 8000f0a:	f001 fdbd 	bl	8002a88 <HAL_GPIO_WritePin>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 8000f0e:	88fb      	ldrh	r3, [r7, #6]
 8000f10:	2200      	movs	r2, #0
 8000f12:	2100      	movs	r1, #0
 8000f14:	4804      	ldr	r0, [pc, #16]	@ (8000f28 <ConfigureMotor01+0x44>)
<<<<<<< HEAD
 8000f16:	f001 fd38 	bl	800298a <HAL_DAC_SetValue>
=======
 8000f16:	f001 fb88 	bl	800262a <HAL_DAC_SetValue>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
}
 8000f1a:	bf00      	nop
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40020400 	.word	0x40020400
<<<<<<< HEAD
 8000f28:	20000340 	.word	0x20000340
=======
 8000f28:	2000031c 	.word	0x2000031c
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

08000f2c <ConfigureMotor02>:

void ConfigureMotor02(int Enable, int Clockwise, uint16_t dac_value) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	4613      	mov	r3, r2
 8000f38:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, Clockwise);
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	461a      	mov	r2, r3
 8000f40:	2104      	movs	r1, #4
 8000f42:	480a      	ldr	r0, [pc, #40]	@ (8000f6c <ConfigureMotor02+0x40>)
<<<<<<< HEAD
 8000f44:	f001 ff50 	bl	8002de8 <HAL_GPIO_WritePin>
=======
 8000f44:	f001 fda0 	bl	8002a88 <HAL_GPIO_WritePin>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, Enable);
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	2108      	movs	r1, #8
 8000f50:	4806      	ldr	r0, [pc, #24]	@ (8000f6c <ConfigureMotor02+0x40>)
<<<<<<< HEAD
 8000f52:	f001 ff49 	bl	8002de8 <HAL_GPIO_WritePin>
=======
 8000f52:	f001 fd99 	bl	8002a88 <HAL_GPIO_WritePin>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, dac_value);
 8000f56:	88fb      	ldrh	r3, [r7, #6]
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2110      	movs	r1, #16
 8000f5c:	4804      	ldr	r0, [pc, #16]	@ (8000f70 <ConfigureMotor02+0x44>)
<<<<<<< HEAD
 8000f5e:	f001 fd14 	bl	800298a <HAL_DAC_SetValue>
=======
 8000f5e:	f001 fb64 	bl	800262a <HAL_DAC_SetValue>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
}
 8000f62:	bf00      	nop
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40020000 	.word	0x40020000
<<<<<<< HEAD
 8000f70:	20000340 	.word	0x20000340
=======
 8000f70:	2000031c 	.word	0x2000031c
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

08000f74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f74:	b5b0      	push	{r4, r5, r7, lr}
 8000f76:	b08e      	sub	sp, #56	@ 0x38
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
<<<<<<< HEAD
 8000f7a:	f000 ff39 	bl	8001df0 <MPU_Config>
=======
 8000f7a:	f000 fe9b 	bl	8001cb4 <MPU_Config>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
<<<<<<< HEAD
 8000f7e:	f001 fa12 	bl	80023a6 <HAL_Init>
=======
 8000f7e:	f001 f954 	bl	800222a <HAL_Init>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f82:	f000 f85d 	bl	8001040 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f86:	f000 fa77 	bl	8001478 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000f8a:	f000 f953 	bl	8001234 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000f8e:	f000 f9f9 	bl	8001384 <MX_TIM4_Init>
  MX_TIM13_Init();
 8000f92:	f000 fa4d 	bl	8001430 <MX_TIM13_Init>
  MX_SPI4_Init();
 8000f96:	f000 f90f 	bl	80011b8 <MX_SPI4_Init>
  MX_FATFS_Init();
<<<<<<< HEAD
 8000f9a:	f004 f807 	bl	8004fac <MX_FATFS_Init>
=======
 8000f9a:	f003 f967 	bl	800426c <MX_FATFS_Init>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  MX_DAC_Init();
 8000f9e:	f000 f8d7 	bl	8001150 <MX_DAC_Init>
  MX_TIM2_Init();
 8000fa2:	f000 f9a1 	bl	80012e8 <MX_TIM2_Init>
  MX_CRC_Init();
 8000fa6:	f000 f8b1 	bl	800110c <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
<<<<<<< HEAD
 8000faa:	213c      	movs	r1, #60	@ 0x3c
 8000fac:	481c      	ldr	r0, [pc, #112]	@ (8001020 <main+0xac>)
 8000fae:	f003 fb5d 	bl	800466c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8000fb2:	213c      	movs	r1, #60	@ 0x3c
 8000fb4:	481b      	ldr	r0, [pc, #108]	@ (8001024 <main+0xb0>)
 8000fb6:	f003 fb59 	bl	800466c <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start(&htim2);
 8000fba:	481b      	ldr	r0, [pc, #108]	@ (8001028 <main+0xb4>)
 8000fbc:	f003 f9c8 	bl	8004350 <HAL_TIM_Base_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	481a      	ldr	r0, [pc, #104]	@ (800102c <main+0xb8>)
 8000fc4:	f001 fc8a 	bl	80028dc <HAL_DAC_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 8000fc8:	2110      	movs	r1, #16
 8000fca:	4818      	ldr	r0, [pc, #96]	@ (800102c <main+0xb8>)
 8000fcc:	f001 fc86 	bl	80028dc <HAL_DAC_Start>
=======
 8000fa6:	213c      	movs	r1, #60	@ 0x3c
 8000fa8:	481c      	ldr	r0, [pc, #112]	@ (800101c <main+0xa8>)
 8000faa:	f002 fcbf 	bl	800392c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8000fae:	213c      	movs	r1, #60	@ 0x3c
 8000fb0:	481b      	ldr	r0, [pc, #108]	@ (8001020 <main+0xac>)
 8000fb2:	f002 fcbb 	bl	800392c <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start(&htim2);
 8000fb6:	481b      	ldr	r0, [pc, #108]	@ (8001024 <main+0xb0>)
 8000fb8:	f002 fb2a 	bl	8003610 <HAL_TIM_Base_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	481a      	ldr	r0, [pc, #104]	@ (8001028 <main+0xb4>)
 8000fc0:	f001 fadc 	bl	800257c <HAL_DAC_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 8000fc4:	2110      	movs	r1, #16
 8000fc6:	4818      	ldr	r0, [pc, #96]	@ (8001028 <main+0xb4>)
 8000fc8:	f001 fad8 	bl	800257c <HAL_DAC_Start>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Record */
  osThreadDef(Record, StartDefaultTask, osPriorityNormal, 0, 128);
 8000fd0:	4b17      	ldr	r3, [pc, #92]	@ (8001030 <main+0xbc>)
 8000fd2:	f107 041c 	add.w	r4, r7, #28
 8000fd6:	461d      	mov	r5, r3
 8000fd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fdc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fe0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RecordHandle = osThreadCreate(osThread(Record), NULL);
<<<<<<< HEAD
 8000fe4:	f107 031c 	add.w	r3, r7, #28
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f006 fb86 	bl	80076fc <osThreadCreate>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	4a10      	ldr	r2, [pc, #64]	@ (8001034 <main+0xc0>)
 8000ff4:	6013      	str	r3, [r2, #0]
=======
 8000fe0:	f107 031c 	add.w	r3, r7, #28
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f005 fce8 	bl	80069bc <osThreadCreate>
 8000fec:	4603      	mov	r3, r0
 8000fee:	4a10      	ldr	r2, [pc, #64]	@ (8001030 <main+0xbc>)
 8000ff0:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* definition and creation of MainController */
  osThreadDef(MainController, StartTask02, osPriorityRealtime, 0, 128);
 8000ff6:	4b10      	ldr	r3, [pc, #64]	@ (8001038 <main+0xc4>)
 8000ff8:	463c      	mov	r4, r7
 8000ffa:	461d      	mov	r5, r3
 8000ffc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ffe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001000:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001004:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MainControllerHandle = osThreadCreate(osThread(MainController), NULL);
<<<<<<< HEAD
 8001008:	463b      	mov	r3, r7
 800100a:	2100      	movs	r1, #0
 800100c:	4618      	mov	r0, r3
 800100e:	f006 fb75 	bl	80076fc <osThreadCreate>
 8001012:	4603      	mov	r3, r0
 8001014:	4a09      	ldr	r2, [pc, #36]	@ (800103c <main+0xc8>)
 8001016:	6013      	str	r3, [r2, #0]
=======
 8001004:	463b      	mov	r3, r7
 8001006:	2100      	movs	r1, #0
 8001008:	4618      	mov	r0, r3
 800100a:	f005 fcd7 	bl	80069bc <osThreadCreate>
 800100e:	4603      	mov	r3, r0
 8001010:	4a09      	ldr	r2, [pc, #36]	@ (8001038 <main+0xc4>)
 8001012:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
<<<<<<< HEAD
 8001018:	f006 fb69 	bl	80076ee <osKernelStart>
=======
 8001014:	f005 fccb 	bl	80069ae <osKernelStart>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
<<<<<<< HEAD
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <main+0xa8>
 8001020:	20000450 	.word	0x20000450
 8001024:	200003b8 	.word	0x200003b8
 8001028:	20000404 	.word	0x20000404
 800102c:	20000340 	.word	0x20000340
 8001030:	0800a51c 	.word	0x0800a51c
 8001034:	200004e8 	.word	0x200004e8
 8001038:	0800a548 	.word	0x0800a548
 800103c:	200004ec 	.word	0x200004ec
=======
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <main+0xa4>
 800101c:	2000042c 	.word	0x2000042c
 8001020:	20000394 	.word	0x20000394
 8001024:	200003e0 	.word	0x200003e0
 8001028:	2000031c 	.word	0x2000031c
 800102c:	080097dc 	.word	0x080097dc
 8001030:	200004c4 	.word	0x200004c4
 8001034:	08009808 	.word	0x08009808
 8001038:	200004c8 	.word	0x200004c8
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

08001040 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b094      	sub	sp, #80	@ 0x50
 8001044:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
<<<<<<< HEAD
 8001046:	f107 0320 	add.w	r3, r7, #32
 800104a:	2230      	movs	r2, #48	@ 0x30
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f008 fdd6 	bl	8009c00 <memset>
=======
 8001042:	f107 0320 	add.w	r3, r7, #32
 8001046:	2230      	movs	r2, #48	@ 0x30
 8001048:	2100      	movs	r1, #0
 800104a:	4618      	mov	r0, r3
 800104c:	f007 ff38 	bl	8008ec0 <memset>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001054:	f107 030c 	add.w	r3, r7, #12
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	605a      	str	r2, [r3, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	60da      	str	r2, [r3, #12]
 8001062:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001064:	4b27      	ldr	r3, [pc, #156]	@ (8001104 <SystemClock_Config+0xc4>)
 8001066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001068:	4a26      	ldr	r2, [pc, #152]	@ (8001104 <SystemClock_Config+0xc4>)
 800106a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800106e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001070:	4b24      	ldr	r3, [pc, #144]	@ (8001104 <SystemClock_Config+0xc4>)
 8001072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001074:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001078:	60bb      	str	r3, [r7, #8]
 800107a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800107c:	4b22      	ldr	r3, [pc, #136]	@ (8001108 <SystemClock_Config+0xc8>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001084:	4a20      	ldr	r2, [pc, #128]	@ (8001108 <SystemClock_Config+0xc8>)
 8001086:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800108a:	6013      	str	r3, [r2, #0]
 800108c:	4b1e      	ldr	r3, [pc, #120]	@ (8001108 <SystemClock_Config+0xc8>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001094:	607b      	str	r3, [r7, #4]
 8001096:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001098:	2301      	movs	r3, #1
 800109a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800109c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010a2:	2302      	movs	r3, #2
 80010a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010a6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80010ac:	2319      	movs	r3, #25
 80010ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80010b0:	2390      	movs	r3, #144	@ 0x90
 80010b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010b4:	2302      	movs	r3, #2
 80010b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80010b8:	2302      	movs	r3, #2
 80010ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
<<<<<<< HEAD
 80010bc:	f107 0320 	add.w	r3, r7, #32
 80010c0:	4618      	mov	r0, r3
 80010c2:	f001 feab 	bl	8002e1c <HAL_RCC_OscConfig>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80010cc:	f000 fece 	bl	8001e6c <Error_Handler>
=======
 80010b8:	f107 0320 	add.w	r3, r7, #32
 80010bc:	4618      	mov	r0, r3
 80010be:	f001 fcfd 	bl	8002abc <HAL_RCC_OscConfig>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <SystemClock_Config+0x90>
  {
    Error_Handler();
 80010c8:	f000 fe32 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d0:	230f      	movs	r3, #15
 80010d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010d4:	2302      	movs	r3, #2
 80010d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010d8:	2300      	movs	r3, #0
 80010da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010e2:	2300      	movs	r3, #0
 80010e4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
<<<<<<< HEAD
 80010e6:	f107 030c 	add.w	r3, r7, #12
 80010ea:	2102      	movs	r1, #2
 80010ec:	4618      	mov	r0, r3
 80010ee:	f002 f939 	bl	8003364 <HAL_RCC_ClockConfig>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80010f8:	f000 feb8 	bl	8001e6c <Error_Handler>
=======
 80010e2:	f107 030c 	add.w	r3, r7, #12
 80010e6:	2102      	movs	r1, #2
 80010e8:	4618      	mov	r0, r3
 80010ea:	f001 ff8b 	bl	8003004 <HAL_RCC_ClockConfig>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80010f4:	f000 fe1c 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
}
 80010fc:	bf00      	nop
 80010fe:	3750      	adds	r7, #80	@ 0x50
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40023800 	.word	0x40023800
 8001108:	40007000 	.word	0x40007000

0800110c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001110:	4b0d      	ldr	r3, [pc, #52]	@ (8001148 <MX_CRC_Init+0x3c>)
 8001112:	4a0e      	ldr	r2, [pc, #56]	@ (800114c <MX_CRC_Init+0x40>)
 8001114:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001116:	4b0c      	ldr	r3, [pc, #48]	@ (8001148 <MX_CRC_Init+0x3c>)
 8001118:	2200      	movs	r2, #0
 800111a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800111c:	4b0a      	ldr	r3, [pc, #40]	@ (8001148 <MX_CRC_Init+0x3c>)
 800111e:	2200      	movs	r2, #0
 8001120:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001122:	4b09      	ldr	r3, [pc, #36]	@ (8001148 <MX_CRC_Init+0x3c>)
 8001124:	2200      	movs	r2, #0
 8001126:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001128:	4b07      	ldr	r3, [pc, #28]	@ (8001148 <MX_CRC_Init+0x3c>)
 800112a:	2200      	movs	r2, #0
 800112c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800112e:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <MX_CRC_Init+0x3c>)
 8001130:	2201      	movs	r2, #1
 8001132:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001134:	4804      	ldr	r0, [pc, #16]	@ (8001148 <MX_CRC_Init+0x3c>)
 8001136:	f001 fabd 	bl	80026b4 <HAL_CRC_Init>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001140:	f000 fe94 	bl	8001e6c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}
 8001148:	2000031c 	.word	0x2000031c
 800114c:	40023000 	.word	0x40023000

08001150 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001156:	463b      	mov	r3, r7
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800115e:	4b14      	ldr	r3, [pc, #80]	@ (80011b0 <MX_DAC_Init+0x60>)
 8001160:	4a14      	ldr	r2, [pc, #80]	@ (80011b4 <MX_DAC_Init+0x64>)
 8001162:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
<<<<<<< HEAD
 8001164:	4812      	ldr	r0, [pc, #72]	@ (80011b0 <MX_DAC_Init+0x60>)
 8001166:	f001 fb97 	bl	8002898 <HAL_DAC_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001170:	f000 fe7c 	bl	8001e6c <Error_Handler>
=======
 800111c:	4812      	ldr	r0, [pc, #72]	@ (8001168 <MX_DAC_Init+0x60>)
 800111e:	f001 fa0b 	bl	8002538 <HAL_DAC_Init>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001128:	f000 fe02 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001174:	2300      	movs	r3, #0
 8001176:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001178:	2300      	movs	r3, #0
 800117a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
<<<<<<< HEAD
 800117c:	463b      	mov	r3, r7
 800117e:	2200      	movs	r2, #0
 8001180:	4619      	mov	r1, r3
 8001182:	480b      	ldr	r0, [pc, #44]	@ (80011b0 <MX_DAC_Init+0x60>)
 8001184:	f001 fc2b 	bl	80029de <HAL_DAC_ConfigChannel>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800118e:	f000 fe6d 	bl	8001e6c <Error_Handler>
=======
 8001134:	463b      	mov	r3, r7
 8001136:	2200      	movs	r2, #0
 8001138:	4619      	mov	r1, r3
 800113a:	480b      	ldr	r0, [pc, #44]	@ (8001168 <MX_DAC_Init+0x60>)
 800113c:	f001 fa9f 	bl	800267e <HAL_DAC_ConfigChannel>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001146:	f000 fdf3 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
<<<<<<< HEAD
 8001192:	463b      	mov	r3, r7
 8001194:	2210      	movs	r2, #16
 8001196:	4619      	mov	r1, r3
 8001198:	4805      	ldr	r0, [pc, #20]	@ (80011b0 <MX_DAC_Init+0x60>)
 800119a:	f001 fc20 	bl	80029de <HAL_DAC_ConfigChannel>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80011a4:	f000 fe62 	bl	8001e6c <Error_Handler>
=======
 800114a:	463b      	mov	r3, r7
 800114c:	2210      	movs	r2, #16
 800114e:	4619      	mov	r1, r3
 8001150:	4805      	ldr	r0, [pc, #20]	@ (8001168 <MX_DAC_Init+0x60>)
 8001152:	f001 fa94 	bl	800267e <HAL_DAC_ConfigChannel>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 800115c:	f000 fde8 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
<<<<<<< HEAD
 80011a8:	bf00      	nop
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000340 	.word	0x20000340
 80011b4:	40007400 	.word	0x40007400
=======
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	2000031c 	.word	0x2000031c
 800116c:	40007400 	.word	0x40007400
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

080011b8 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 80011bc:	4b1b      	ldr	r3, [pc, #108]	@ (800122c <MX_SPI4_Init+0x74>)
 80011be:	4a1c      	ldr	r2, [pc, #112]	@ (8001230 <MX_SPI4_Init+0x78>)
 80011c0:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80011c2:	4b1a      	ldr	r3, [pc, #104]	@ (800122c <MX_SPI4_Init+0x74>)
 80011c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011c8:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80011ca:	4b18      	ldr	r3, [pc, #96]	@ (800122c <MX_SPI4_Init+0x74>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80011d0:	4b16      	ldr	r3, [pc, #88]	@ (800122c <MX_SPI4_Init+0x74>)
 80011d2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80011d6:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011d8:	4b14      	ldr	r3, [pc, #80]	@ (800122c <MX_SPI4_Init+0x74>)
 80011da:	2200      	movs	r2, #0
 80011dc:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011de:	4b13      	ldr	r3, [pc, #76]	@ (800122c <MX_SPI4_Init+0x74>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
<<<<<<< HEAD
 80011e4:	4b11      	ldr	r3, [pc, #68]	@ (800122c <MX_SPI4_Init+0x74>)
 80011e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011ea:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	@ (800122c <MX_SPI4_Init+0x74>)
 80011ee:	2228      	movs	r2, #40	@ 0x28
 80011f0:	61da      	str	r2, [r3, #28]
=======
 800119c:	4b11      	ldr	r3, [pc, #68]	@ (80011e4 <MX_SPI4_Init+0x74>)
 800119e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011a2:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80011a4:	4b0f      	ldr	r3, [pc, #60]	@ (80011e4 <MX_SPI4_Init+0x74>)
 80011a6:	2220      	movs	r2, #32
 80011a8:	61da      	str	r2, [r3, #28]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011f2:	4b0e      	ldr	r3, [pc, #56]	@ (800122c <MX_SPI4_Init+0x74>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80011f8:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <MX_SPI4_Init+0x74>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 80011fe:	4b0b      	ldr	r3, [pc, #44]	@ (800122c <MX_SPI4_Init+0x74>)
 8001200:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001204:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8001206:	4b09      	ldr	r3, [pc, #36]	@ (800122c <MX_SPI4_Init+0x74>)
 8001208:	2207      	movs	r2, #7
 800120a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800120c:	4b07      	ldr	r3, [pc, #28]	@ (800122c <MX_SPI4_Init+0x74>)
 800120e:	2201      	movs	r2, #1
 8001210:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001212:	4b06      	ldr	r3, [pc, #24]	@ (800122c <MX_SPI4_Init+0x74>)
 8001214:	2208      	movs	r2, #8
 8001216:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
<<<<<<< HEAD
 8001218:	4804      	ldr	r0, [pc, #16]	@ (800122c <MX_SPI4_Init+0x74>)
 800121a:	f002 faa7 	bl	800376c <HAL_SPI_Init>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_SPI4_Init+0x70>
  {
    Error_Handler();
 8001224:	f000 fe22 	bl	8001e6c <Error_Handler>
=======
 80011ce:	4805      	ldr	r0, [pc, #20]	@ (80011e4 <MX_SPI4_Init+0x74>)
 80011d0:	f002 f91c 	bl	800340c <HAL_SPI_Init>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 80011da:	f000 fda9 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
<<<<<<< HEAD
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000354 	.word	0x20000354
 8001230:	40013400 	.word	0x40013400
=======
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000330 	.word	0x20000330
 80011e8:	40013400 	.word	0x40013400
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

08001234 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08c      	sub	sp, #48	@ 0x30
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
<<<<<<< HEAD
 800123a:	f107 030c 	add.w	r3, r7, #12
 800123e:	2224      	movs	r2, #36	@ 0x24
 8001240:	2100      	movs	r1, #0
 8001242:	4618      	mov	r0, r3
 8001244:	f008 fcdc 	bl	8009c00 <memset>
=======
 80011f2:	f107 030c 	add.w	r3, r7, #12
 80011f6:	2224      	movs	r2, #36	@ 0x24
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f007 fe60 	bl	8008ec0 <memset>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001248:	463b      	mov	r3, r7
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001252:	4b23      	ldr	r3, [pc, #140]	@ (80012e0 <MX_TIM1_Init+0xac>)
 8001254:	4a23      	ldr	r2, [pc, #140]	@ (80012e4 <MX_TIM1_Init+0xb0>)
 8001256:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001258:	4b21      	ldr	r3, [pc, #132]	@ (80012e0 <MX_TIM1_Init+0xac>)
 800125a:	2200      	movs	r2, #0
 800125c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800125e:	4b20      	ldr	r3, [pc, #128]	@ (80012e0 <MX_TIM1_Init+0xac>)
 8001260:	2200      	movs	r2, #0
 8001262:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001264:	4b1e      	ldr	r3, [pc, #120]	@ (80012e0 <MX_TIM1_Init+0xac>)
 8001266:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800126a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800126c:	4b1c      	ldr	r3, [pc, #112]	@ (80012e0 <MX_TIM1_Init+0xac>)
 800126e:	2200      	movs	r2, #0
 8001270:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001272:	4b1b      	ldr	r3, [pc, #108]	@ (80012e0 <MX_TIM1_Init+0xac>)
 8001274:	2200      	movs	r2, #0
 8001276:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001278:	4b19      	ldr	r3, [pc, #100]	@ (80012e0 <MX_TIM1_Init+0xac>)
 800127a:	2200      	movs	r2, #0
 800127c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800127e:	2303      	movs	r3, #3
 8001280:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001282:	2302      	movs	r3, #2
 8001284:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001286:	2301      	movs	r3, #1
 8001288:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800128a:	2300      	movs	r3, #0
 800128c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 800128e:	2304      	movs	r3, #4
 8001290:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001292:	2302      	movs	r3, #2
 8001294:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001296:	2301      	movs	r3, #1
 8001298:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800129a:	2300      	movs	r3, #0
 800129c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 800129e:	2304      	movs	r3, #4
 80012a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
<<<<<<< HEAD
 80012a2:	f107 030c 	add.w	r3, r7, #12
 80012a6:	4619      	mov	r1, r3
 80012a8:	480d      	ldr	r0, [pc, #52]	@ (80012e0 <MX_TIM1_Init+0xac>)
 80012aa:	f003 f939 	bl	8004520 <HAL_TIM_Encoder_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80012b4:	f000 fdda 	bl	8001e6c <Error_Handler>
=======
 800125a:	f107 030c 	add.w	r3, r7, #12
 800125e:	4619      	mov	r1, r3
 8001260:	480d      	ldr	r0, [pc, #52]	@ (8001298 <MX_TIM1_Init+0xac>)
 8001262:	f002 fabd 	bl	80037e0 <HAL_TIM_Encoder_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 800126c:	f000 fd60 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012b8:	2300      	movs	r3, #0
 80012ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80012bc:	2300      	movs	r3, #0
 80012be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012c0:	2300      	movs	r3, #0
 80012c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
<<<<<<< HEAD
 80012c4:	463b      	mov	r3, r7
 80012c6:	4619      	mov	r1, r3
 80012c8:	4805      	ldr	r0, [pc, #20]	@ (80012e0 <MX_TIM1_Init+0xac>)
 80012ca:	f003 fdc3 	bl	8004e54 <HAL_TIMEx_MasterConfigSynchronization>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80012d4:	f000 fdca 	bl	8001e6c <Error_Handler>
=======
 800127c:	463b      	mov	r3, r7
 800127e:	4619      	mov	r1, r3
 8001280:	4805      	ldr	r0, [pc, #20]	@ (8001298 <MX_TIM1_Init+0xac>)
 8001282:	f002 ff47 	bl	8004114 <HAL_TIMEx_MasterConfigSynchronization>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800128c:	f000 fd50 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
<<<<<<< HEAD
 80012d8:	bf00      	nop
 80012da:	3730      	adds	r7, #48	@ 0x30
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	200003b8 	.word	0x200003b8
 80012e4:	40010000 	.word	0x40010000
=======
 8001290:	bf00      	nop
 8001292:	3730      	adds	r7, #48	@ 0x30
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000394 	.word	0x20000394
 800129c:	40010000 	.word	0x40010000
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

080012e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b088      	sub	sp, #32
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ee:	f107 0310 	add.w	r3, r7, #16
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001306:	4b1e      	ldr	r3, [pc, #120]	@ (8001380 <MX_TIM2_Init+0x98>)
 8001308:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800130c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72*5-1;
 800130e:	4b1c      	ldr	r3, [pc, #112]	@ (8001380 <MX_TIM2_Init+0x98>)
 8001310:	f240 1267 	movw	r2, #359	@ 0x167
 8001314:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001316:	4b1a      	ldr	r3, [pc, #104]	@ (8001380 <MX_TIM2_Init+0x98>)
 8001318:	2200      	movs	r2, #0
 800131a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 800131c:	4b18      	ldr	r3, [pc, #96]	@ (8001380 <MX_TIM2_Init+0x98>)
 800131e:	f04f 32ff 	mov.w	r2, #4294967295
 8001322:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001324:	4b16      	ldr	r3, [pc, #88]	@ (8001380 <MX_TIM2_Init+0x98>)
 8001326:	2200      	movs	r2, #0
 8001328:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800132a:	4b15      	ldr	r3, [pc, #84]	@ (8001380 <MX_TIM2_Init+0x98>)
 800132c:	2200      	movs	r2, #0
 800132e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
<<<<<<< HEAD
 8001330:	4813      	ldr	r0, [pc, #76]	@ (8001380 <MX_TIM2_Init+0x98>)
 8001332:	f002 ffb5 	bl	80042a0 <HAL_TIM_Base_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 800133c:	f000 fd96 	bl	8001e6c <Error_Handler>
=======
 80012e8:	4813      	ldr	r0, [pc, #76]	@ (8001338 <MX_TIM2_Init+0x98>)
 80012ea:	f002 f93a 	bl	8003562 <HAL_TIM_Base_Init>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80012f4:	f000 fd1c 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001340:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001344:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
<<<<<<< HEAD
 8001346:	f107 0310 	add.w	r3, r7, #16
 800134a:	4619      	mov	r1, r3
 800134c:	480c      	ldr	r0, [pc, #48]	@ (8001380 <MX_TIM2_Init+0x98>)
 800134e:	f003 fb23 	bl	8004998 <HAL_TIM_ConfigClockSource>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001358:	f000 fd88 	bl	8001e6c <Error_Handler>
=======
 80012fe:	f107 0310 	add.w	r3, r7, #16
 8001302:	4619      	mov	r1, r3
 8001304:	480c      	ldr	r0, [pc, #48]	@ (8001338 <MX_TIM2_Init+0x98>)
 8001306:	f002 fca7 	bl	8003c58 <HAL_TIM_ConfigClockSource>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001310:	f000 fd0e 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800135c:	2300      	movs	r3, #0
 800135e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001360:	2300      	movs	r3, #0
 8001362:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
<<<<<<< HEAD
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	4619      	mov	r1, r3
 8001368:	4805      	ldr	r0, [pc, #20]	@ (8001380 <MX_TIM2_Init+0x98>)
 800136a:	f003 fd73 	bl	8004e54 <HAL_TIMEx_MasterConfigSynchronization>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001374:	f000 fd7a 	bl	8001e6c <Error_Handler>
=======
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	4619      	mov	r1, r3
 8001320:	4805      	ldr	r0, [pc, #20]	@ (8001338 <MX_TIM2_Init+0x98>)
 8001322:	f002 fef7 	bl	8004114 <HAL_TIMEx_MasterConfigSynchronization>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800132c:	f000 fd00 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
<<<<<<< HEAD
 8001378:	bf00      	nop
 800137a:	3720      	adds	r7, #32
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20000404 	.word	0x20000404
=======
 8001330:	bf00      	nop
 8001332:	3720      	adds	r7, #32
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	200003e0 	.word	0x200003e0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

08001384 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b08c      	sub	sp, #48	@ 0x30
 8001388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
<<<<<<< HEAD
 800138a:	f107 030c 	add.w	r3, r7, #12
 800138e:	2224      	movs	r2, #36	@ 0x24
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f008 fc34 	bl	8009c00 <memset>
=======
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	2224      	movs	r2, #36	@ 0x24
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f007 fdb8 	bl	8008ec0 <memset>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001398:	463b      	mov	r3, r7
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80013a2:	4b21      	ldr	r3, [pc, #132]	@ (8001428 <MX_TIM4_Init+0xa4>)
 80013a4:	4a21      	ldr	r2, [pc, #132]	@ (800142c <MX_TIM4_Init+0xa8>)
 80013a6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80013a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001428 <MX_TIM4_Init+0xa4>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001428 <MX_TIM4_Init+0xa4>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80013b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001428 <MX_TIM4_Init+0xa4>)
 80013b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013ba:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001428 <MX_TIM4_Init+0xa4>)
 80013be:	2200      	movs	r2, #0
 80013c0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c2:	4b19      	ldr	r3, [pc, #100]	@ (8001428 <MX_TIM4_Init+0xa4>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80013c8:	2303      	movs	r3, #3
 80013ca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80013cc:	2302      	movs	r3, #2
 80013ce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013d0:	2301      	movs	r3, #1
 80013d2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013d4:	2300      	movs	r3, #0
 80013d6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 8;
 80013d8:	2308      	movs	r3, #8
 80013da:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80013dc:	2302      	movs	r3, #2
 80013de:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013e0:	2301      	movs	r3, #1
 80013e2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80013e4:	2300      	movs	r3, #0
 80013e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 8;
 80013e8:	2308      	movs	r3, #8
 80013ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
<<<<<<< HEAD
 80013ec:	f107 030c 	add.w	r3, r7, #12
 80013f0:	4619      	mov	r1, r3
 80013f2:	480d      	ldr	r0, [pc, #52]	@ (8001428 <MX_TIM4_Init+0xa4>)
 80013f4:	f003 f894 	bl	8004520 <HAL_TIM_Encoder_Init>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80013fe:	f000 fd35 	bl	8001e6c <Error_Handler>
=======
 80013a4:	f107 030c 	add.w	r3, r7, #12
 80013a8:	4619      	mov	r1, r3
 80013aa:	480d      	ldr	r0, [pc, #52]	@ (80013e0 <MX_TIM4_Init+0xa4>)
 80013ac:	f002 fa18 	bl	80037e0 <HAL_TIM_Encoder_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80013b6:	f000 fcbb 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001402:	2300      	movs	r3, #0
 8001404:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001406:	2300      	movs	r3, #0
 8001408:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
<<<<<<< HEAD
 800140a:	463b      	mov	r3, r7
 800140c:	4619      	mov	r1, r3
 800140e:	4806      	ldr	r0, [pc, #24]	@ (8001428 <MX_TIM4_Init+0xa4>)
 8001410:	f003 fd20 	bl	8004e54 <HAL_TIMEx_MasterConfigSynchronization>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800141a:	f000 fd27 	bl	8001e6c <Error_Handler>
=======
 80013c2:	463b      	mov	r3, r7
 80013c4:	4619      	mov	r1, r3
 80013c6:	4806      	ldr	r0, [pc, #24]	@ (80013e0 <MX_TIM4_Init+0xa4>)
 80013c8:	f002 fea4 	bl	8004114 <HAL_TIMEx_MasterConfigSynchronization>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80013d2:	f000 fcad 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
<<<<<<< HEAD
 800141e:	bf00      	nop
 8001420:	3730      	adds	r7, #48	@ 0x30
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000450 	.word	0x20000450
 800142c:	40000800 	.word	0x40000800
=======
 80013d6:	bf00      	nop
 80013d8:	3730      	adds	r7, #48	@ 0x30
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	2000042c 	.word	0x2000042c
 80013e4:	40000800 	.word	0x40000800
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

08001430 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001434:	4b0e      	ldr	r3, [pc, #56]	@ (8001470 <MX_TIM13_Init+0x40>)
 8001436:	4a0f      	ldr	r2, [pc, #60]	@ (8001474 <MX_TIM13_Init+0x44>)
 8001438:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 14400-1;
 800143a:	4b0d      	ldr	r3, [pc, #52]	@ (8001470 <MX_TIM13_Init+0x40>)
 800143c:	f643 023f 	movw	r2, #14399	@ 0x383f
 8001440:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001442:	4b0b      	ldr	r3, [pc, #44]	@ (8001470 <MX_TIM13_Init+0x40>)
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 999;
 8001448:	4b09      	ldr	r3, [pc, #36]	@ (8001470 <MX_TIM13_Init+0x40>)
 800144a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800144e:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001450:	4b07      	ldr	r3, [pc, #28]	@ (8001470 <MX_TIM13_Init+0x40>)
 8001452:	2200      	movs	r2, #0
 8001454:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001456:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <MX_TIM13_Init+0x40>)
 8001458:	2200      	movs	r2, #0
 800145a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
<<<<<<< HEAD
 800145c:	4804      	ldr	r0, [pc, #16]	@ (8001470 <MX_TIM13_Init+0x40>)
 800145e:	f002 ff1f 	bl	80042a0 <HAL_TIM_Base_Init>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 8001468:	f000 fd00 	bl	8001e6c <Error_Handler>
=======
 8001414:	4804      	ldr	r0, [pc, #16]	@ (8001428 <MX_TIM13_Init+0x40>)
 8001416:	f002 f8a4 	bl	8003562 <HAL_TIM_Base_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 8001420:	f000 fc86 	bl	8001d30 <Error_Handler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
<<<<<<< HEAD
 800146c:	bf00      	nop
 800146e:	bd80      	pop	{r7, pc}
 8001470:	2000049c 	.word	0x2000049c
 8001474:	40001c00 	.word	0x40001c00
=======
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20000478 	.word	0x20000478
 800142c:	40001c00 	.word	0x40001c00
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

08001478 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08c      	sub	sp, #48	@ 0x30
 800147c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147e:	f107 031c 	add.w	r3, r7, #28
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800148e:	4b4c      	ldr	r3, [pc, #304]	@ (80015c0 <MX_GPIO_Init+0x148>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	4a4b      	ldr	r2, [pc, #300]	@ (80015c0 <MX_GPIO_Init+0x148>)
 8001494:	f043 0310 	orr.w	r3, r3, #16
 8001498:	6313      	str	r3, [r2, #48]	@ 0x30
 800149a:	4b49      	ldr	r3, [pc, #292]	@ (80015c0 <MX_GPIO_Init+0x148>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	f003 0310 	and.w	r3, r3, #16
 80014a2:	61bb      	str	r3, [r7, #24]
 80014a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014a6:	4b46      	ldr	r3, [pc, #280]	@ (80015c0 <MX_GPIO_Init+0x148>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	4a45      	ldr	r2, [pc, #276]	@ (80015c0 <MX_GPIO_Init+0x148>)
 80014ac:	f043 0320 	orr.w	r3, r3, #32
 80014b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b2:	4b43      	ldr	r3, [pc, #268]	@ (80015c0 <MX_GPIO_Init+0x148>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	f003 0320 	and.w	r3, r3, #32
 80014ba:	617b      	str	r3, [r7, #20]
 80014bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014be:	4b40      	ldr	r3, [pc, #256]	@ (80015c0 <MX_GPIO_Init+0x148>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	4a3f      	ldr	r2, [pc, #252]	@ (80015c0 <MX_GPIO_Init+0x148>)
 80014c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ca:	4b3d      	ldr	r3, [pc, #244]	@ (80015c0 <MX_GPIO_Init+0x148>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d6:	4b3a      	ldr	r3, [pc, #232]	@ (80015c0 <MX_GPIO_Init+0x148>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	4a39      	ldr	r2, [pc, #228]	@ (80015c0 <MX_GPIO_Init+0x148>)
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e2:	4b37      	ldr	r3, [pc, #220]	@ (80015c0 <MX_GPIO_Init+0x148>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ee:	4b34      	ldr	r3, [pc, #208]	@ (80015c0 <MX_GPIO_Init+0x148>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	4a33      	ldr	r2, [pc, #204]	@ (80015c0 <MX_GPIO_Init+0x148>)
 80014f4:	f043 0302 	orr.w	r3, r3, #2
 80014f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fa:	4b31      	ldr	r3, [pc, #196]	@ (80015c0 <MX_GPIO_Init+0x148>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	60bb      	str	r3, [r7, #8]
 8001504:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001506:	4b2e      	ldr	r3, [pc, #184]	@ (80015c0 <MX_GPIO_Init+0x148>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	4a2d      	ldr	r2, [pc, #180]	@ (80015c0 <MX_GPIO_Init+0x148>)
 800150c:	f043 0308 	orr.w	r3, r3, #8
 8001510:	6313      	str	r3, [r2, #48]	@ 0x30
 8001512:	4b2b      	ldr	r3, [pc, #172]	@ (80015c0 <MX_GPIO_Init+0x148>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	f003 0308 	and.w	r3, r3, #8
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
<<<<<<< HEAD
 800151e:	2200      	movs	r2, #0
 8001520:	2103      	movs	r1, #3
 8001522:	4828      	ldr	r0, [pc, #160]	@ (80015c4 <MX_GPIO_Init+0x14c>)
 8001524:	f001 fc60 	bl	8002de8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8001528:	2200      	movs	r2, #0
 800152a:	210c      	movs	r1, #12
 800152c:	4826      	ldr	r0, [pc, #152]	@ (80015c8 <MX_GPIO_Init+0x150>)
 800152e:	f001 fc5b 	bl	8002de8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001532:	2200      	movs	r2, #0
 8001534:	2131      	movs	r1, #49	@ 0x31
 8001536:	4825      	ldr	r0, [pc, #148]	@ (80015cc <MX_GPIO_Init+0x154>)
 8001538:	f001 fc56 	bl	8002de8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800153c:	2200      	movs	r2, #0
 800153e:	2103      	movs	r1, #3
 8001540:	4823      	ldr	r0, [pc, #140]	@ (80015d0 <MX_GPIO_Init+0x158>)
 8001542:	f001 fc51 	bl	8002de8 <HAL_GPIO_WritePin>
=======
 80014d6:	2200      	movs	r2, #0
 80014d8:	2103      	movs	r1, #3
 80014da:	4828      	ldr	r0, [pc, #160]	@ (800157c <MX_GPIO_Init+0x14c>)
 80014dc:	f001 fad4 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80014e0:	2200      	movs	r2, #0
 80014e2:	210c      	movs	r1, #12
 80014e4:	4826      	ldr	r0, [pc, #152]	@ (8001580 <MX_GPIO_Init+0x150>)
 80014e6:	f001 facf 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80014ea:	2200      	movs	r2, #0
 80014ec:	2131      	movs	r1, #49	@ 0x31
 80014ee:	4825      	ldr	r0, [pc, #148]	@ (8001584 <MX_GPIO_Init+0x154>)
 80014f0:	f001 faca 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80014f4:	2200      	movs	r2, #0
 80014f6:	2103      	movs	r1, #3
 80014f8:	4823      	ldr	r0, [pc, #140]	@ (8001588 <MX_GPIO_Init+0x158>)
 80014fa:	f001 fac5 	bl	8002a88 <HAL_GPIO_WritePin>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001546:	2303      	movs	r3, #3
 8001548:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154a:	2301      	movs	r3, #1
 800154c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001552:	2300      	movs	r3, #0
 8001554:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
<<<<<<< HEAD
 8001556:	f107 031c 	add.w	r3, r7, #28
 800155a:	4619      	mov	r1, r3
 800155c:	4819      	ldr	r0, [pc, #100]	@ (80015c4 <MX_GPIO_Init+0x14c>)
 800155e:	f001 fa97 	bl	8002a90 <HAL_GPIO_Init>
=======
 800150e:	f107 031c 	add.w	r3, r7, #28
 8001512:	4619      	mov	r1, r3
 8001514:	4819      	ldr	r0, [pc, #100]	@ (800157c <MX_GPIO_Init+0x14c>)
 8001516:	f001 f90b 	bl	8002730 <HAL_GPIO_Init>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001562:	230c      	movs	r3, #12
 8001564:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001566:	2301      	movs	r3, #1
 8001568:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156e:	2300      	movs	r3, #0
 8001570:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
<<<<<<< HEAD
 8001572:	f107 031c 	add.w	r3, r7, #28
 8001576:	4619      	mov	r1, r3
 8001578:	4813      	ldr	r0, [pc, #76]	@ (80015c8 <MX_GPIO_Init+0x150>)
 800157a:	f001 fa89 	bl	8002a90 <HAL_GPIO_Init>
=======
 800152a:	f107 031c 	add.w	r3, r7, #28
 800152e:	4619      	mov	r1, r3
 8001530:	4813      	ldr	r0, [pc, #76]	@ (8001580 <MX_GPIO_Init+0x150>)
 8001532:	f001 f8fd 	bl	8002730 <HAL_GPIO_Init>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /*Configure GPIO pins : PB0 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5;
 800157e:	2331      	movs	r3, #49	@ 0x31
 8001580:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001582:	2301      	movs	r3, #1
 8001584:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001586:	2300      	movs	r3, #0
 8001588:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158a:	2300      	movs	r3, #0
 800158c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
<<<<<<< HEAD
 800158e:	f107 031c 	add.w	r3, r7, #28
 8001592:	4619      	mov	r1, r3
 8001594:	480d      	ldr	r0, [pc, #52]	@ (80015cc <MX_GPIO_Init+0x154>)
 8001596:	f001 fa7b 	bl	8002a90 <HAL_GPIO_Init>
=======
 8001546:	f107 031c 	add.w	r3, r7, #28
 800154a:	4619      	mov	r1, r3
 800154c:	480d      	ldr	r0, [pc, #52]	@ (8001584 <MX_GPIO_Init+0x154>)
 800154e:	f001 f8ef 	bl	8002730 <HAL_GPIO_Init>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800159a:	2303      	movs	r3, #3
 800159c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159e:	2301      	movs	r3, #1
 80015a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a6:	2300      	movs	r3, #0
 80015a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
<<<<<<< HEAD
 80015aa:	f107 031c 	add.w	r3, r7, #28
 80015ae:	4619      	mov	r1, r3
 80015b0:	4807      	ldr	r0, [pc, #28]	@ (80015d0 <MX_GPIO_Init+0x158>)
 80015b2:	f001 fa6d 	bl	8002a90 <HAL_GPIO_Init>
=======
 8001562:	f107 031c 	add.w	r3, r7, #28
 8001566:	4619      	mov	r1, r3
 8001568:	4807      	ldr	r0, [pc, #28]	@ (8001588 <MX_GPIO_Init+0x158>)
 800156a:	f001 f8e1 	bl	8002730 <HAL_GPIO_Init>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015b6:	bf00      	nop
 80015b8:	3730      	adds	r7, #48	@ 0x30
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40023800 	.word	0x40023800
 80015c4:	40021400 	.word	0x40021400
 80015c8:	40020000 	.word	0x40020000
 80015cc:	40020400 	.word	0x40020400
 80015d0:	40020c00 	.word	0x40020c00
 80015d4:	00000000 	.word	0x00000000

080015d8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80015d8:	b5b0      	push	{r4, r5, r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  for(;;)
  {
	  /*********************************************************
	   *                  Main Task Counter Update              *
	   *********************************************************/
	  MainTaskCount++;
 80015e0:	4bc3      	ldr	r3, [pc, #780]	@ (80018f0 <StartDefaultTask+0x318>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	3301      	adds	r3, #1
 80015e6:	4ac2      	ldr	r2, [pc, #776]	@ (80018f0 <StartDefaultTask+0x318>)
 80015e8:	6013      	str	r3, [r2, #0]
	  time_start = __HAL_TIM_GET_COUNTER(&htim2);
 80015ea:	4bc2      	ldr	r3, [pc, #776]	@ (80018f4 <StartDefaultTask+0x31c>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f0:	4ac1      	ldr	r2, [pc, #772]	@ (80018f8 <StartDefaultTask+0x320>)
 80015f2:	6013      	str	r3, [r2, #0]
	  MainloopCount++;
 80015f4:	4bc1      	ldr	r3, [pc, #772]	@ (80018fc <StartDefaultTask+0x324>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	3301      	adds	r3, #1
 80015fa:	4ac0      	ldr	r2, [pc, #768]	@ (80018fc <StartDefaultTask+0x324>)
 80015fc:	6013      	str	r3, [r2, #0]
	  /*********************************************************
	   *                Read Encoder Tick Counts               *
	   *********************************************************/
	  EncoderUpdated = 0;
 80015fe:	4bc0      	ldr	r3, [pc, #768]	@ (8001900 <StartDefaultTask+0x328>)
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
	  encoder_ticks = __HAL_TIM_GET_COUNTER(&htim1);   // Encoder 1
 8001604:	4bbf      	ldr	r3, [pc, #764]	@ (8001904 <StartDefaultTask+0x32c>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800160a:	4abf      	ldr	r2, [pc, #764]	@ (8001908 <StartDefaultTask+0x330>)
 800160c:	6013      	str	r3, [r2, #0]
	  encoder_ticks2 = __HAL_TIM_GET_COUNTER(&htim4);  // Encoder 2
 800160e:	4bbf      	ldr	r3, [pc, #764]	@ (800190c <StartDefaultTask+0x334>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001614:	4abe      	ldr	r2, [pc, #760]	@ (8001910 <StartDefaultTask+0x338>)
 8001616:	6013      	str	r3, [r2, #0]
	  EncoderUpdated = 1;
 8001618:	4bb9      	ldr	r3, [pc, #740]	@ (8001900 <StartDefaultTask+0x328>)
 800161a:	2201      	movs	r2, #1
 800161c:	601a      	str	r2, [r3, #0]

	  /*********************************************************
	   *                 Time from Start (in sec)              *
	   *********************************************************/
	  secondFromStart = __HAL_TIM_GET_COUNTER(&htim2) / 100000;
 800161e:	4bb5      	ldr	r3, [pc, #724]	@ (80018f4 <StartDefaultTask+0x31c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001624:	095b      	lsrs	r3, r3, #5
 8001626:	4abb      	ldr	r2, [pc, #748]	@ (8001914 <StartDefaultTask+0x33c>)
 8001628:	fba2 2303 	umull	r2, r3, r2, r3
 800162c:	09db      	lsrs	r3, r3, #7
 800162e:	4aba      	ldr	r2, [pc, #744]	@ (8001918 <StartDefaultTask+0x340>)
 8001630:	6013      	str	r3, [r2, #0]

	  /*********************************************************
	   *        Compute Position, Velocity, Acceleration       *
	   *                    For Encoder 1                      *
	   *********************************************************/
	  theta1 = (float)(encoder_ticks) * 2.0f * M_PI / ((float)CPR * gear_ratio);
 8001632:	4bb5      	ldr	r3, [pc, #724]	@ (8001908 <StartDefaultTask+0x330>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	ee07 3a90 	vmov	s15, r3
 800163a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800163e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001642:	ee17 0a90 	vmov	r0, s15
 8001646:	f7fe ff9f 	bl	8000588 <__aeabi_f2d>
 800164a:	a3a7      	add	r3, pc, #668	@ (adr r3, 80018e8 <StartDefaultTask+0x310>)
 800164c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001650:	f7fe fff2 	bl	8000638 <__aeabi_dmul>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	4614      	mov	r4, r2
 800165a:	461d      	mov	r5, r3
 800165c:	4baf      	ldr	r3, [pc, #700]	@ (800191c <StartDefaultTask+0x344>)
 800165e:	edd3 7a00 	vldr	s15, [r3]
 8001662:	ed9f 7aaf 	vldr	s14, [pc, #700]	@ 8001920 <StartDefaultTask+0x348>
 8001666:	ee67 7a87 	vmul.f32	s15, s15, s14
 800166a:	ee17 0a90 	vmov	r0, s15
 800166e:	f7fe ff8b 	bl	8000588 <__aeabi_f2d>
 8001672:	4602      	mov	r2, r0
 8001674:	460b      	mov	r3, r1
 8001676:	4620      	mov	r0, r4
 8001678:	4629      	mov	r1, r5
 800167a:	f7ff f907 	bl	800088c <__aeabi_ddiv>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	4610      	mov	r0, r2
 8001684:	4619      	mov	r1, r3
 8001686:	f7ff fa09 	bl	8000a9c <__aeabi_d2f>
 800168a:	4603      	mov	r3, r0
 800168c:	4aa5      	ldr	r2, [pc, #660]	@ (8001924 <StartDefaultTask+0x34c>)
 800168e:	6013      	str	r3, [r2, #0]
	  velocity1 = (theta1 - theta1_prev) * 1000000 / time_interval;
 8001690:	4ba4      	ldr	r3, [pc, #656]	@ (8001924 <StartDefaultTask+0x34c>)
 8001692:	ed93 7a00 	vldr	s14, [r3]
 8001696:	4ba4      	ldr	r3, [pc, #656]	@ (8001928 <StartDefaultTask+0x350>)
 8001698:	edd3 7a00 	vldr	s15, [r3]
 800169c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016a0:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 800192c <StartDefaultTask+0x354>
 80016a4:	ee67 6a87 	vmul.f32	s13, s15, s14
 80016a8:	4ba1      	ldr	r3, [pc, #644]	@ (8001930 <StartDefaultTask+0x358>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	ee07 3a90 	vmov	s15, r3
 80016b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016b8:	4b9e      	ldr	r3, [pc, #632]	@ (8001934 <StartDefaultTask+0x35c>)
 80016ba:	edc3 7a00 	vstr	s15, [r3]
	  acceleration1 = (velocity1 - velocity1_prev) * 1000000 / time_interval;
 80016be:	4b9d      	ldr	r3, [pc, #628]	@ (8001934 <StartDefaultTask+0x35c>)
 80016c0:	ed93 7a00 	vldr	s14, [r3]
 80016c4:	4b9c      	ldr	r3, [pc, #624]	@ (8001938 <StartDefaultTask+0x360>)
 80016c6:	edd3 7a00 	vldr	s15, [r3]
 80016ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ce:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800192c <StartDefaultTask+0x354>
 80016d2:	ee67 6a87 	vmul.f32	s13, s15, s14
 80016d6:	4b96      	ldr	r3, [pc, #600]	@ (8001930 <StartDefaultTask+0x358>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	ee07 3a90 	vmov	s15, r3
 80016de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016e6:	4b95      	ldr	r3, [pc, #596]	@ (800193c <StartDefaultTask+0x364>)
 80016e8:	edc3 7a00 	vstr	s15, [r3]
	  velocity1 = applyLowPassFilterVelocity(velocity1, velocity1_prev);  // Filter velocity
 80016ec:	4b91      	ldr	r3, [pc, #580]	@ (8001934 <StartDefaultTask+0x35c>)
 80016ee:	edd3 7a00 	vldr	s15, [r3]
 80016f2:	4b91      	ldr	r3, [pc, #580]	@ (8001938 <StartDefaultTask+0x360>)
 80016f4:	ed93 7a00 	vldr	s14, [r3]
 80016f8:	eef0 0a47 	vmov.f32	s1, s14
 80016fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001700:	f7ff fbcc 	bl	8000e9c <applyLowPassFilterVelocity>
 8001704:	eef0 7a40 	vmov.f32	s15, s0
 8001708:	4b8a      	ldr	r3, [pc, #552]	@ (8001934 <StartDefaultTask+0x35c>)
 800170a:	edc3 7a00 	vstr	s15, [r3]
	  theta1_prev = theta1;
 800170e:	4b85      	ldr	r3, [pc, #532]	@ (8001924 <StartDefaultTask+0x34c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a85      	ldr	r2, [pc, #532]	@ (8001928 <StartDefaultTask+0x350>)
 8001714:	6013      	str	r3, [r2, #0]
	  velocity1_prev = velocity1;
 8001716:	4b87      	ldr	r3, [pc, #540]	@ (8001934 <StartDefaultTask+0x35c>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a87      	ldr	r2, [pc, #540]	@ (8001938 <StartDefaultTask+0x360>)
 800171c:	6013      	str	r3, [r2, #0]

	  /*********************************************************
	   *        Compute Position, Velocity, Acceleration       *
	   *                    For Encoder 2                      *
	   *********************************************************/
	  theta2 = (float)(encoder_ticks2) * 2.0f * M_PI / ((float)CPR * gear_ratio);
 800171e:	4b7c      	ldr	r3, [pc, #496]	@ (8001910 <StartDefaultTask+0x338>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	ee07 3a90 	vmov	s15, r3
 8001726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800172a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800172e:	ee17 0a90 	vmov	r0, s15
 8001732:	f7fe ff29 	bl	8000588 <__aeabi_f2d>
 8001736:	a36c      	add	r3, pc, #432	@ (adr r3, 80018e8 <StartDefaultTask+0x310>)
 8001738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800173c:	f7fe ff7c 	bl	8000638 <__aeabi_dmul>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	4614      	mov	r4, r2
 8001746:	461d      	mov	r5, r3
 8001748:	4b74      	ldr	r3, [pc, #464]	@ (800191c <StartDefaultTask+0x344>)
 800174a:	edd3 7a00 	vldr	s15, [r3]
 800174e:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8001920 <StartDefaultTask+0x348>
 8001752:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001756:	ee17 0a90 	vmov	r0, s15
 800175a:	f7fe ff15 	bl	8000588 <__aeabi_f2d>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	4620      	mov	r0, r4
 8001764:	4629      	mov	r1, r5
 8001766:	f7ff f891 	bl	800088c <__aeabi_ddiv>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	4610      	mov	r0, r2
 8001770:	4619      	mov	r1, r3
 8001772:	f7ff f993 	bl	8000a9c <__aeabi_d2f>
 8001776:	4603      	mov	r3, r0
 8001778:	4a71      	ldr	r2, [pc, #452]	@ (8001940 <StartDefaultTask+0x368>)
 800177a:	6013      	str	r3, [r2, #0]
	  velocity2 = (theta2 - theta2_prev) * 1000000 / time_interval;
 800177c:	4b70      	ldr	r3, [pc, #448]	@ (8001940 <StartDefaultTask+0x368>)
 800177e:	ed93 7a00 	vldr	s14, [r3]
 8001782:	4b70      	ldr	r3, [pc, #448]	@ (8001944 <StartDefaultTask+0x36c>)
 8001784:	edd3 7a00 	vldr	s15, [r3]
 8001788:	ee77 7a67 	vsub.f32	s15, s14, s15
 800178c:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800192c <StartDefaultTask+0x354>
 8001790:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001794:	4b66      	ldr	r3, [pc, #408]	@ (8001930 <StartDefaultTask+0x358>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	ee07 3a90 	vmov	s15, r3
 800179c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017a4:	4b68      	ldr	r3, [pc, #416]	@ (8001948 <StartDefaultTask+0x370>)
 80017a6:	edc3 7a00 	vstr	s15, [r3]
	  acceleration2 = (velocity2 - velocity2_prev) * 1000000 / time_interval;
 80017aa:	4b67      	ldr	r3, [pc, #412]	@ (8001948 <StartDefaultTask+0x370>)
 80017ac:	ed93 7a00 	vldr	s14, [r3]
 80017b0:	4b66      	ldr	r3, [pc, #408]	@ (800194c <StartDefaultTask+0x374>)
 80017b2:	edd3 7a00 	vldr	s15, [r3]
 80017b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017ba:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800192c <StartDefaultTask+0x354>
 80017be:	ee67 6a87 	vmul.f32	s13, s15, s14
 80017c2:	4b5b      	ldr	r3, [pc, #364]	@ (8001930 <StartDefaultTask+0x358>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	ee07 3a90 	vmov	s15, r3
 80017ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017d2:	4b5f      	ldr	r3, [pc, #380]	@ (8001950 <StartDefaultTask+0x378>)
 80017d4:	edc3 7a00 	vstr	s15, [r3]
	  velocity2 = applyLowPassFilterVelocity(velocity2, velocity2_prev);  // Filter velocity
 80017d8:	4b5b      	ldr	r3, [pc, #364]	@ (8001948 <StartDefaultTask+0x370>)
 80017da:	edd3 7a00 	vldr	s15, [r3]
 80017de:	4b5b      	ldr	r3, [pc, #364]	@ (800194c <StartDefaultTask+0x374>)
 80017e0:	ed93 7a00 	vldr	s14, [r3]
 80017e4:	eef0 0a47 	vmov.f32	s1, s14
 80017e8:	eeb0 0a67 	vmov.f32	s0, s15
 80017ec:	f7ff fb56 	bl	8000e9c <applyLowPassFilterVelocity>
 80017f0:	eef0 7a40 	vmov.f32	s15, s0
 80017f4:	4b54      	ldr	r3, [pc, #336]	@ (8001948 <StartDefaultTask+0x370>)
 80017f6:	edc3 7a00 	vstr	s15, [r3]
	  theta2_prev = theta2;
 80017fa:	4b51      	ldr	r3, [pc, #324]	@ (8001940 <StartDefaultTask+0x368>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a51      	ldr	r2, [pc, #324]	@ (8001944 <StartDefaultTask+0x36c>)
 8001800:	6013      	str	r3, [r2, #0]
	  velocity2_prev = velocity2;
 8001802:	4b51      	ldr	r3, [pc, #324]	@ (8001948 <StartDefaultTask+0x370>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a51      	ldr	r2, [pc, #324]	@ (800194c <StartDefaultTask+0x374>)
 8001808:	6013      	str	r3, [r2, #0]

	  /*********************************************************
	   *        Disturbance Observer for Motor 01             *
	   *********************************************************/
	  // Compute commanded current
	  inertia_term = (Jn1 * Set_Accelaration1) / Ktn1;
 800180a:	4b52      	ldr	r3, [pc, #328]	@ (8001954 <StartDefaultTask+0x37c>)
 800180c:	ed93 7a00 	vldr	s14, [r3]
 8001810:	4b51      	ldr	r3, [pc, #324]	@ (8001958 <StartDefaultTask+0x380>)
 8001812:	edd3 7a00 	vldr	s15, [r3]
 8001816:	ee67 6a27 	vmul.f32	s13, s14, s15
 800181a:	4b50      	ldr	r3, [pc, #320]	@ (800195c <StartDefaultTask+0x384>)
 800181c:	ed93 7a00 	vldr	s14, [r3]
 8001820:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001824:	4b4e      	ldr	r3, [pc, #312]	@ (8001960 <StartDefaultTask+0x388>)
 8001826:	edc3 7a00 	vstr	s15, [r3]
	  Icmd1 = inertia_term + Idis1;
 800182a:	4b4d      	ldr	r3, [pc, #308]	@ (8001960 <StartDefaultTask+0x388>)
 800182c:	ed93 7a00 	vldr	s14, [r3]
 8001830:	4b4c      	ldr	r3, [pc, #304]	@ (8001964 <StartDefaultTask+0x38c>)
 8001832:	edd3 7a00 	vldr	s15, [r3]
 8001836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183a:	4b4b      	ldr	r3, [pc, #300]	@ (8001968 <StartDefaultTask+0x390>)
 800183c:	edc3 7a00 	vstr	s15, [r3]

	  // Torque disturbance calculation
	  motor_torque = Icmd1 * Ktn1;
 8001840:	4b49      	ldr	r3, [pc, #292]	@ (8001968 <StartDefaultTask+0x390>)
 8001842:	ed93 7a00 	vldr	s14, [r3]
 8001846:	4b45      	ldr	r3, [pc, #276]	@ (800195c <StartDefaultTask+0x384>)
 8001848:	edd3 7a00 	vldr	s15, [r3]
 800184c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001850:	4b46      	ldr	r3, [pc, #280]	@ (800196c <StartDefaultTask+0x394>)
 8001852:	edc3 7a00 	vstr	s15, [r3]
	  velocity_disturbance = velocity1 * Jn1 * Gdis1;
 8001856:	4b37      	ldr	r3, [pc, #220]	@ (8001934 <StartDefaultTask+0x35c>)
 8001858:	ed93 7a00 	vldr	s14, [r3]
 800185c:	4b3d      	ldr	r3, [pc, #244]	@ (8001954 <StartDefaultTask+0x37c>)
 800185e:	edd3 7a00 	vldr	s15, [r3]
 8001862:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001866:	4b42      	ldr	r3, [pc, #264]	@ (8001970 <StartDefaultTask+0x398>)
 8001868:	edd3 7a00 	vldr	s15, [r3]
 800186c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001870:	4b40      	ldr	r3, [pc, #256]	@ (8001974 <StartDefaultTask+0x39c>)
 8001872:	edc3 7a00 	vstr	s15, [r3]
	  numerator = (motor_torque + velocity_disturbance) * Gdis1;
 8001876:	4b3d      	ldr	r3, [pc, #244]	@ (800196c <StartDefaultTask+0x394>)
 8001878:	ed93 7a00 	vldr	s14, [r3]
 800187c:	4b3d      	ldr	r3, [pc, #244]	@ (8001974 <StartDefaultTask+0x39c>)
 800187e:	edd3 7a00 	vldr	s15, [r3]
 8001882:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001886:	4b3a      	ldr	r3, [pc, #232]	@ (8001970 <StartDefaultTask+0x398>)
 8001888:	edd3 7a00 	vldr	s15, [r3]
 800188c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001890:	4b39      	ldr	r3, [pc, #228]	@ (8001978 <StartDefaultTask+0x3a0>)
 8001892:	edc3 7a00 	vstr	s15, [r3]
	  denominator = time_interval + Gdis1;
 8001896:	4b26      	ldr	r3, [pc, #152]	@ (8001930 <StartDefaultTask+0x358>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	ee07 3a90 	vmov	s15, r3
 800189e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018a2:	4b33      	ldr	r3, [pc, #204]	@ (8001970 <StartDefaultTask+0x398>)
 80018a4:	edd3 7a00 	vldr	s15, [r3]
 80018a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ac:	4b33      	ldr	r3, [pc, #204]	@ (800197c <StartDefaultTask+0x3a4>)
 80018ae:	edc3 7a00 	vstr	s15, [r3]
	  velocity_correction = velocity1 * Jn1 * Gdis1;
 80018b2:	4b20      	ldr	r3, [pc, #128]	@ (8001934 <StartDefaultTask+0x35c>)
 80018b4:	ed93 7a00 	vldr	s14, [r3]
 80018b8:	4b26      	ldr	r3, [pc, #152]	@ (8001954 <StartDefaultTask+0x37c>)
 80018ba:	edd3 7a00 	vldr	s15, [r3]
 80018be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018c2:	4b2b      	ldr	r3, [pc, #172]	@ (8001970 <StartDefaultTask+0x398>)
 80018c4:	edd3 7a00 	vldr	s15, [r3]
 80018c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001980 <StartDefaultTask+0x3a8>)
 80018ce:	edc3 7a00 	vstr	s15, [r3]
	  Tdis1 = numerator / denominator - velocity_correction;
<<<<<<< HEAD
 80018d2:	4b29      	ldr	r3, [pc, #164]	@ (8001978 <StartDefaultTask+0x3a0>)
 80018d4:	edd3 6a00 	vldr	s13, [r3]
 80018d8:	4b28      	ldr	r3, [pc, #160]	@ (800197c <StartDefaultTask+0x3a4>)
 80018da:	edd3 7a00 	vldr	s15, [r3]
 80018de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80018e2:	e04f      	b.n	8001984 <StartDefaultTask+0x3ac>
 80018e4:	f3af 8000 	nop.w
 80018e8:	54442d18 	.word	0x54442d18
 80018ec:	400921fb 	.word	0x400921fb
 80018f0:	200004f0 	.word	0x200004f0
 80018f4:	20000404 	.word	0x20000404
 80018f8:	2000050c 	.word	0x2000050c
 80018fc:	20000500 	.word	0x20000500
 8001900:	20001d48 	.word	0x20001d48
 8001904:	200003b8 	.word	0x200003b8
 8001908:	200004f8 	.word	0x200004f8
 800190c:	20000450 	.word	0x20000450
 8001910:	200004fc 	.word	0x200004fc
 8001914:	0a7c5ac5 	.word	0x0a7c5ac5
 8001918:	20000514 	.word	0x20000514
 800191c:	20000018 	.word	0x20000018
 8001920:	47500000 	.word	0x47500000
 8001924:	20001d50 	.word	0x20001d50
 8001928:	20001d58 	.word	0x20001d58
 800192c:	49742400 	.word	0x49742400
 8001930:	20000004 	.word	0x20000004
 8001934:	20001d60 	.word	0x20001d60
 8001938:	20001d68 	.word	0x20001d68
 800193c:	20001d70 	.word	0x20001d70
 8001940:	20001d54 	.word	0x20001d54
 8001944:	20001d5c 	.word	0x20001d5c
 8001948:	20001d64 	.word	0x20001d64
 800194c:	20001d6c 	.word	0x20001d6c
 8001950:	20001d74 	.word	0x20001d74
 8001954:	2000000c 	.word	0x2000000c
 8001958:	20000034 	.word	0x20000034
 800195c:	20000008 	.word	0x20000008
 8001960:	20001d7c 	.word	0x20001d7c
 8001964:	20001db4 	.word	0x20001db4
 8001968:	20001d78 	.word	0x20001d78
 800196c:	20001d80 	.word	0x20001d80
 8001970:	20000010 	.word	0x20000010
 8001974:	20001d84 	.word	0x20001d84
 8001978:	20001d88 	.word	0x20001d88
 800197c:	20001d8c 	.word	0x20001d8c
 8001980:	20001d90 	.word	0x20001d90
 8001984:	4b83      	ldr	r3, [pc, #524]	@ (8001b94 <StartDefaultTask+0x5bc>)
 8001986:	edd3 7a00 	vldr	s15, [r3]
 800198a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800198e:	4b82      	ldr	r3, [pc, #520]	@ (8001b98 <StartDefaultTask+0x5c0>)
 8001990:	edc3 7a00 	vstr	s15, [r3]
=======
 800188a:	4b29      	ldr	r3, [pc, #164]	@ (8001930 <StartDefaultTask+0x3a0>)
 800188c:	edd3 6a00 	vldr	s13, [r3]
 8001890:	4b28      	ldr	r3, [pc, #160]	@ (8001934 <StartDefaultTask+0x3a4>)
 8001892:	edd3 7a00 	vldr	s15, [r3]
 8001896:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800189a:	e04f      	b.n	800193c <StartDefaultTask+0x3ac>
 800189c:	f3af 8000 	nop.w
 80018a0:	54442d18 	.word	0x54442d18
 80018a4:	400921fb 	.word	0x400921fb
 80018a8:	200004cc 	.word	0x200004cc
 80018ac:	200003e0 	.word	0x200003e0
 80018b0:	200004e8 	.word	0x200004e8
 80018b4:	200004dc 	.word	0x200004dc
 80018b8:	20001d24 	.word	0x20001d24
 80018bc:	20000394 	.word	0x20000394
 80018c0:	200004d4 	.word	0x200004d4
 80018c4:	2000042c 	.word	0x2000042c
 80018c8:	200004d8 	.word	0x200004d8
 80018cc:	0a7c5ac5 	.word	0x0a7c5ac5
 80018d0:	200004f0 	.word	0x200004f0
 80018d4:	20000018 	.word	0x20000018
 80018d8:	47500000 	.word	0x47500000
 80018dc:	20001d2c 	.word	0x20001d2c
 80018e0:	20001d34 	.word	0x20001d34
 80018e4:	49742400 	.word	0x49742400
 80018e8:	20000004 	.word	0x20000004
 80018ec:	20001d3c 	.word	0x20001d3c
 80018f0:	20001d44 	.word	0x20001d44
 80018f4:	20001d4c 	.word	0x20001d4c
 80018f8:	20001d30 	.word	0x20001d30
 80018fc:	20001d38 	.word	0x20001d38
 8001900:	20001d40 	.word	0x20001d40
 8001904:	20001d48 	.word	0x20001d48
 8001908:	20001d50 	.word	0x20001d50
 800190c:	2000000c 	.word	0x2000000c
 8001910:	20000034 	.word	0x20000034
 8001914:	20000008 	.word	0x20000008
 8001918:	20001d58 	.word	0x20001d58
 800191c:	20001d90 	.word	0x20001d90
 8001920:	20001d54 	.word	0x20001d54
 8001924:	20001d5c 	.word	0x20001d5c
 8001928:	20000010 	.word	0x20000010
 800192c:	20001d60 	.word	0x20001d60
 8001930:	20001d64 	.word	0x20001d64
 8001934:	20001d68 	.word	0x20001d68
 8001938:	20001d6c 	.word	0x20001d6c
 800193c:	4b83      	ldr	r3, [pc, #524]	@ (8001b4c <StartDefaultTask+0x5bc>)
 800193e:	edd3 7a00 	vldr	s15, [r3]
 8001942:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001946:	4b82      	ldr	r3, [pc, #520]	@ (8001b50 <StartDefaultTask+0x5c0>)
 8001948:	edc3 7a00 	vstr	s15, [r3]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	  Idis1 = Tdis1 * Kt1;
 8001994:	4b80      	ldr	r3, [pc, #512]	@ (8001b98 <StartDefaultTask+0x5c0>)
 8001996:	ed93 7a00 	vldr	s14, [r3]
 800199a:	4b80      	ldr	r3, [pc, #512]	@ (8001b9c <StartDefaultTask+0x5c4>)
 800199c:	edd3 7a00 	vldr	s15, [r3]
 80019a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a4:	4b7e      	ldr	r3, [pc, #504]	@ (8001ba0 <StartDefaultTask+0x5c8>)
 80019a6:	edc3 7a00 	vstr	s15, [r3]

	  /*********************************************************
	   *        Disturbance Observer for Motor 02             *
	   *********************************************************/
	  Icmd2 = inertia_term2 + Idis2;
 80019aa:	4b7e      	ldr	r3, [pc, #504]	@ (8001ba4 <StartDefaultTask+0x5cc>)
 80019ac:	ed93 7a00 	vldr	s14, [r3]
 80019b0:	4b7d      	ldr	r3, [pc, #500]	@ (8001ba8 <StartDefaultTask+0x5d0>)
 80019b2:	edd3 7a00 	vldr	s15, [r3]
 80019b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ba:	4b7c      	ldr	r3, [pc, #496]	@ (8001bac <StartDefaultTask+0x5d4>)
 80019bc:	edc3 7a00 	vstr	s15, [r3]

	  motor_torque2 = Icmd2 * Ktn2;
 80019c0:	4b7a      	ldr	r3, [pc, #488]	@ (8001bac <StartDefaultTask+0x5d4>)
 80019c2:	ed93 7a00 	vldr	s14, [r3]
 80019c6:	4b7a      	ldr	r3, [pc, #488]	@ (8001bb0 <StartDefaultTask+0x5d8>)
 80019c8:	edd3 7a00 	vldr	s15, [r3]
 80019cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019d0:	4b78      	ldr	r3, [pc, #480]	@ (8001bb4 <StartDefaultTask+0x5dc>)
 80019d2:	edc3 7a00 	vstr	s15, [r3]
	  velocity_disturbance2 = velocity2 * Jn2 * Gdis2;
 80019d6:	4b78      	ldr	r3, [pc, #480]	@ (8001bb8 <StartDefaultTask+0x5e0>)
 80019d8:	ed93 7a00 	vldr	s14, [r3]
 80019dc:	4b77      	ldr	r3, [pc, #476]	@ (8001bbc <StartDefaultTask+0x5e4>)
 80019de:	edd3 7a00 	vldr	s15, [r3]
 80019e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019e6:	4b76      	ldr	r3, [pc, #472]	@ (8001bc0 <StartDefaultTask+0x5e8>)
 80019e8:	edd3 7a00 	vldr	s15, [r3]
 80019ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019f0:	4b74      	ldr	r3, [pc, #464]	@ (8001bc4 <StartDefaultTask+0x5ec>)
 80019f2:	edc3 7a00 	vstr	s15, [r3]
	  numerator2 = (motor_torque2 + velocity_disturbance2) * Gdis2;
 80019f6:	4b6f      	ldr	r3, [pc, #444]	@ (8001bb4 <StartDefaultTask+0x5dc>)
 80019f8:	ed93 7a00 	vldr	s14, [r3]
 80019fc:	4b71      	ldr	r3, [pc, #452]	@ (8001bc4 <StartDefaultTask+0x5ec>)
 80019fe:	edd3 7a00 	vldr	s15, [r3]
 8001a02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a06:	4b6e      	ldr	r3, [pc, #440]	@ (8001bc0 <StartDefaultTask+0x5e8>)
 8001a08:	edd3 7a00 	vldr	s15, [r3]
 8001a0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a10:	4b6d      	ldr	r3, [pc, #436]	@ (8001bc8 <StartDefaultTask+0x5f0>)
 8001a12:	edc3 7a00 	vstr	s15, [r3]
	  denominator2 = time_interval + Gdis2;
 8001a16:	4b6d      	ldr	r3, [pc, #436]	@ (8001bcc <StartDefaultTask+0x5f4>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	ee07 3a90 	vmov	s15, r3
 8001a1e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a22:	4b67      	ldr	r3, [pc, #412]	@ (8001bc0 <StartDefaultTask+0x5e8>)
 8001a24:	edd3 7a00 	vldr	s15, [r3]
 8001a28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a2c:	4b68      	ldr	r3, [pc, #416]	@ (8001bd0 <StartDefaultTask+0x5f8>)
 8001a2e:	edc3 7a00 	vstr	s15, [r3]
	  velocity_correction2 = velocity2 * Jn2 * Gdis2;
 8001a32:	4b61      	ldr	r3, [pc, #388]	@ (8001bb8 <StartDefaultTask+0x5e0>)
 8001a34:	ed93 7a00 	vldr	s14, [r3]
 8001a38:	4b60      	ldr	r3, [pc, #384]	@ (8001bbc <StartDefaultTask+0x5e4>)
 8001a3a:	edd3 7a00 	vldr	s15, [r3]
 8001a3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a42:	4b5f      	ldr	r3, [pc, #380]	@ (8001bc0 <StartDefaultTask+0x5e8>)
 8001a44:	edd3 7a00 	vldr	s15, [r3]
 8001a48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a4c:	4b61      	ldr	r3, [pc, #388]	@ (8001bd4 <StartDefaultTask+0x5fc>)
 8001a4e:	edc3 7a00 	vstr	s15, [r3]
	  Tdis2 = numerator2 / denominator2 - velocity_correction2;
 8001a52:	4b5d      	ldr	r3, [pc, #372]	@ (8001bc8 <StartDefaultTask+0x5f0>)
 8001a54:	edd3 6a00 	vldr	s13, [r3]
 8001a58:	4b5d      	ldr	r3, [pc, #372]	@ (8001bd0 <StartDefaultTask+0x5f8>)
 8001a5a:	edd3 7a00 	vldr	s15, [r3]
 8001a5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a62:	4b5c      	ldr	r3, [pc, #368]	@ (8001bd4 <StartDefaultTask+0x5fc>)
 8001a64:	edd3 7a00 	vldr	s15, [r3]
 8001a68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a6c:	4b5a      	ldr	r3, [pc, #360]	@ (8001bd8 <StartDefaultTask+0x600>)
 8001a6e:	edc3 7a00 	vstr	s15, [r3]
	  Idis2 = Tdis2 * Kt2;
 8001a72:	4b59      	ldr	r3, [pc, #356]	@ (8001bd8 <StartDefaultTask+0x600>)
 8001a74:	ed93 7a00 	vldr	s14, [r3]
 8001a78:	4b58      	ldr	r3, [pc, #352]	@ (8001bdc <StartDefaultTask+0x604>)
 8001a7a:	edd3 7a00 	vldr	s15, [r3]
 8001a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a82:	4b49      	ldr	r3, [pc, #292]	@ (8001ba8 <StartDefaultTask+0x5d0>)
 8001a84:	edc3 7a00 	vstr	s15, [r3]

	  /*********************************************************
	   *         Motor Output Control & Saturation            *
	   *********************************************************/
	  if (Icmd1 > 4.5) {
 8001a88:	4b55      	ldr	r3, [pc, #340]	@ (8001be0 <StartDefaultTask+0x608>)
 8001a8a:	edd3 7a00 	vldr	s15, [r3]
 8001a8e:	eeb1 7a02 	vmov.f32	s14, #18	@ 0x40900000  4.5
 8001a92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a9a:	dd02      	ble.n	8001aa2 <StartDefaultTask+0x4ca>
	      Icmd1 = 4.5;
 8001a9c:	4b50      	ldr	r3, [pc, #320]	@ (8001be0 <StartDefaultTask+0x608>)
 8001a9e:	4a51      	ldr	r2, [pc, #324]	@ (8001be4 <StartDefaultTask+0x60c>)
 8001aa0:	601a      	str	r2, [r3, #0]
	  }
	  ConfigureMotor02(1, 1, Icmd1 * (4000) / 4.5);
 8001aa2:	4b4f      	ldr	r3, [pc, #316]	@ (8001be0 <StartDefaultTask+0x608>)
 8001aa4:	edd3 7a00 	vldr	s15, [r3]
 8001aa8:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001be8 <StartDefaultTask+0x610>
 8001aac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ab0:	ee17 0a90 	vmov	r0, s15
 8001ab4:	f7fe fd68 	bl	8000588 <__aeabi_f2d>
 8001ab8:	f04f 0200 	mov.w	r2, #0
 8001abc:	4b4b      	ldr	r3, [pc, #300]	@ (8001bec <StartDefaultTask+0x614>)
 8001abe:	f7fe fee5 	bl	800088c <__aeabi_ddiv>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	4610      	mov	r0, r2
 8001ac8:	4619      	mov	r1, r3
 8001aca:	f7fe ffc7 	bl	8000a5c <__aeabi_d2uiz>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	2001      	movs	r0, #1
 8001ad8:	f7ff fa28 	bl	8000f2c <ConfigureMotor02>

	  // Redundant Tdis2 and Idis2 update (if needed)
	  Tdis2 = (Icmd2 * Ktn2 + velocity2 * Jn2 * Gdis2) * Gdis2 / (time_interval + Gdis2)
 8001adc:	4b33      	ldr	r3, [pc, #204]	@ (8001bac <StartDefaultTask+0x5d4>)
 8001ade:	ed93 7a00 	vldr	s14, [r3]
 8001ae2:	4b33      	ldr	r3, [pc, #204]	@ (8001bb0 <StartDefaultTask+0x5d8>)
 8001ae4:	edd3 7a00 	vldr	s15, [r3]
 8001ae8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001aec:	4b32      	ldr	r3, [pc, #200]	@ (8001bb8 <StartDefaultTask+0x5e0>)
 8001aee:	edd3 6a00 	vldr	s13, [r3]
 8001af2:	4b32      	ldr	r3, [pc, #200]	@ (8001bbc <StartDefaultTask+0x5e4>)
 8001af4:	edd3 7a00 	vldr	s15, [r3]
 8001af8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001afc:	4b30      	ldr	r3, [pc, #192]	@ (8001bc0 <StartDefaultTask+0x5e8>)
 8001afe:	edd3 7a00 	vldr	s15, [r3]
 8001b02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001bc0 <StartDefaultTask+0x5e8>)
 8001b0c:	edd3 7a00 	vldr	s15, [r3]
 8001b10:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001b14:	4b2d      	ldr	r3, [pc, #180]	@ (8001bcc <StartDefaultTask+0x5f4>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	ee07 3a90 	vmov	s15, r3
 8001b1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b20:	4b27      	ldr	r3, [pc, #156]	@ (8001bc0 <StartDefaultTask+0x5e8>)
 8001b22:	edd3 7a00 	vldr	s15, [r3]
 8001b26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
	          - velocity2 * Jn2 * Gdis2;
 8001b2e:	4b22      	ldr	r3, [pc, #136]	@ (8001bb8 <StartDefaultTask+0x5e0>)
 8001b30:	edd3 6a00 	vldr	s13, [r3]
 8001b34:	4b21      	ldr	r3, [pc, #132]	@ (8001bbc <StartDefaultTask+0x5e4>)
 8001b36:	edd3 7a00 	vldr	s15, [r3]
 8001b3a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b3e:	4b20      	ldr	r3, [pc, #128]	@ (8001bc0 <StartDefaultTask+0x5e8>)
 8001b40:	edd3 7a00 	vldr	s15, [r3]
 8001b44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b48:	ee77 7a67 	vsub.f32	s15, s14, s15
	  Tdis2 = (Icmd2 * Ktn2 + velocity2 * Jn2 * Gdis2) * Gdis2 / (time_interval + Gdis2)
 8001b4c:	4b22      	ldr	r3, [pc, #136]	@ (8001bd8 <StartDefaultTask+0x600>)
 8001b4e:	edc3 7a00 	vstr	s15, [r3]
	  Idis2 = Tdis2 * Kt2;
 8001b52:	4b21      	ldr	r3, [pc, #132]	@ (8001bd8 <StartDefaultTask+0x600>)
 8001b54:	ed93 7a00 	vldr	s14, [r3]
 8001b58:	4b20      	ldr	r3, [pc, #128]	@ (8001bdc <StartDefaultTask+0x604>)
 8001b5a:	edd3 7a00 	vldr	s15, [r3]
 8001b5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b62:	4b11      	ldr	r3, [pc, #68]	@ (8001ba8 <StartDefaultTask+0x5d0>)
 8001b64:	edc3 7a00 	vstr	s15, [r3]

	  ConfigureMotor01(1, 1, 500);
 8001b68:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001b6c:	2101      	movs	r1, #1
 8001b6e:	2001      	movs	r0, #1
 8001b70:	f7ff f9b8 	bl	8000ee4 <ConfigureMotor01>

	  /*********************************************************
	   *               Update Time Interval                   *
	   *********************************************************/
	  time_end = __HAL_TIM_GET_COUNTER(&htim2);
 8001b74:	4b1e      	ldr	r3, [pc, #120]	@ (8001bf0 <StartDefaultTask+0x618>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8001bf4 <StartDefaultTask+0x61c>)
 8001b7c:	6013      	str	r3, [r2, #0]
	  time_interval = time_end - time_start;
 8001b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8001bf4 <StartDefaultTask+0x61c>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	4b1d      	ldr	r3, [pc, #116]	@ (8001bf8 <StartDefaultTask+0x620>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	4a10      	ldr	r2, [pc, #64]	@ (8001bcc <StartDefaultTask+0x5f4>)
 8001b8a:	6013      	str	r3, [r2, #0]

    osDelay(5);
<<<<<<< HEAD
 8001b8c:	2005      	movs	r0, #5
 8001b8e:	f005 fe01 	bl	8007794 <osDelay>
	  MainTaskCount++;
 8001b92:	e525      	b.n	80015e0 <StartDefaultTask+0x8>
 8001b94:	20001d90 	.word	0x20001d90
 8001b98:	20001db0 	.word	0x20001db0
 8001b9c:	20000014 	.word	0x20000014
 8001ba0:	20001db4 	.word	0x20001db4
 8001ba4:	20001d94 	.word	0x20001d94
 8001ba8:	20001d98 	.word	0x20001d98
 8001bac:	2000001c 	.word	0x2000001c
 8001bb0:	20000020 	.word	0x20000020
 8001bb4:	20001da0 	.word	0x20001da0
 8001bb8:	20001d64 	.word	0x20001d64
 8001bbc:	20000024 	.word	0x20000024
 8001bc0:	20000028 	.word	0x20000028
 8001bc4:	20001da4 	.word	0x20001da4
 8001bc8:	20001da8 	.word	0x20001da8
 8001bcc:	20000004 	.word	0x20000004
 8001bd0:	20000030 	.word	0x20000030
 8001bd4:	20001dac 	.word	0x20001dac
 8001bd8:	20001d9c 	.word	0x20001d9c
 8001bdc:	2000002c 	.word	0x2000002c
 8001be0:	20001d78 	.word	0x20001d78
 8001be4:	40900000 	.word	0x40900000
 8001be8:	457a0000 	.word	0x457a0000
 8001bec:	40120000 	.word	0x40120000
 8001bf0:	20000404 	.word	0x20000404
 8001bf4:	20000510 	.word	0x20000510
 8001bf8:	2000050c 	.word	0x2000050c
=======
 8001b44:	2005      	movs	r0, #5
 8001b46:	f004 ff85 	bl	8006a54 <osDelay>
	  MainTaskCount++;
 8001b4a:	e525      	b.n	8001598 <StartDefaultTask+0x8>
 8001b4c:	20001d6c 	.word	0x20001d6c
 8001b50:	20001d8c 	.word	0x20001d8c
 8001b54:	20000014 	.word	0x20000014
 8001b58:	20001d90 	.word	0x20001d90
 8001b5c:	20001d70 	.word	0x20001d70
 8001b60:	20001d74 	.word	0x20001d74
 8001b64:	2000001c 	.word	0x2000001c
 8001b68:	20000020 	.word	0x20000020
 8001b6c:	20001d7c 	.word	0x20001d7c
 8001b70:	20001d40 	.word	0x20001d40
 8001b74:	20000024 	.word	0x20000024
 8001b78:	20000028 	.word	0x20000028
 8001b7c:	20001d80 	.word	0x20001d80
 8001b80:	20001d84 	.word	0x20001d84
 8001b84:	20000004 	.word	0x20000004
 8001b88:	20000030 	.word	0x20000030
 8001b8c:	20001d88 	.word	0x20001d88
 8001b90:	20001d78 	.word	0x20001d78
 8001b94:	2000002c 	.word	0x2000002c
 8001b98:	20001d54 	.word	0x20001d54
 8001b9c:	40900000 	.word	0x40900000
 8001ba0:	457a0000 	.word	0x457a0000
 8001ba4:	40120000 	.word	0x40120000
 8001ba8:	200003e0 	.word	0x200003e0
 8001bac:	200004ec 	.word	0x200004ec
 8001bb0:	200004e8 	.word	0x200004e8
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

08001bfc <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b096      	sub	sp, #88	@ 0x58
 8001c00:	af02      	add	r7, sp, #8
 8001c02:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
<<<<<<< HEAD


	if (SDCardRecordMode==1){
 8001c04:	4b66      	ldr	r3, [pc, #408]	@ (8001da0 <StartTask02+0x1a4>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d15c      	bne.n	8001cc6 <StartTask02+0xca>
    SDCardCount++;
 8001c0c:	4b65      	ldr	r3, [pc, #404]	@ (8001da4 <StartTask02+0x1a8>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	3301      	adds	r3, #1
 8001c12:	4a64      	ldr	r2, [pc, #400]	@ (8001da4 <StartTask02+0x1a8>)
 8001c14:	6013      	str	r3, [r2, #0]
    if (EncoderUpdated == 1 && communicationError==0) {
 8001c16:	4b64      	ldr	r3, [pc, #400]	@ (8001da8 <StartTask02+0x1ac>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	f040 80b9 	bne.w	8001d92 <StartTask02+0x196>
 8001c20:	4b62      	ldr	r3, [pc, #392]	@ (8001dac <StartTask02+0x1b0>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f040 80b4 	bne.w	8001d92 <StartTask02+0x196>
=======
	RecordTaskCount++;
 8001bbc:	4b31      	ldr	r3, [pc, #196]	@ (8001c84 <StartTask02+0xd0>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	4a30      	ldr	r2, [pc, #192]	@ (8001c84 <StartTask02+0xd0>)
 8001bc4:	6013      	str	r3, [r2, #0]

	if (SDCardRecordMode==1){
 8001bc6:	4b30      	ldr	r3, [pc, #192]	@ (8001c88 <StartTask02+0xd4>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d153      	bne.n	8001c76 <StartTask02+0xc2>
    SDCardCount++;
 8001bce:	4b2f      	ldr	r3, [pc, #188]	@ (8001c8c <StartTask02+0xd8>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	4a2d      	ldr	r2, [pc, #180]	@ (8001c8c <StartTask02+0xd8>)
 8001bd6:	6013      	str	r3, [r2, #0]
    if (EncoderUpdated == 1 && communicationError==0) {
 8001bd8:	4b2d      	ldr	r3, [pc, #180]	@ (8001c90 <StartTask02+0xdc>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d14a      	bne.n	8001c76 <StartTask02+0xc2>
 8001be0:	4b2c      	ldr	r3, [pc, #176]	@ (8001c94 <StartTask02+0xe0>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d146      	bne.n	8001c76 <StartTask02+0xc2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        FRESULT fr;
        UINT bytes_written;

        // Open the file for appending
        fr = f_open(&fil, "Data.txt", FA_OPEN_APPEND | FA_WRITE);
<<<<<<< HEAD
 8001c2a:	2232      	movs	r2, #50	@ 0x32
 8001c2c:	4960      	ldr	r1, [pc, #384]	@ (8001db0 <StartTask02+0x1b4>)
 8001c2e:	4861      	ldr	r0, [pc, #388]	@ (8001db4 <StartTask02+0x1b8>)
 8001c30:	f005 f86d 	bl	8006d0e <f_open>
 8001c34:	4603      	mov	r3, r0
 8001c36:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
=======
 8001be8:	2232      	movs	r2, #50	@ 0x32
 8001bea:	492b      	ldr	r1, [pc, #172]	@ (8001c98 <StartTask02+0xe4>)
 8001bec:	482b      	ldr	r0, [pc, #172]	@ (8001c9c <StartTask02+0xe8>)
 8001bee:	f004 f9ee 	bl	8005fce <f_open>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	73fb      	strb	r3, [r7, #15]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        if (fr != FR_OK) {
 8001c3a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d003      	beq.n	8001c4a <StartTask02+0x4e>
            // Optional: Handle error (blink LED, set flag, etc.)
        	communicationError=1;
<<<<<<< HEAD
 8001c42:	4b5a      	ldr	r3, [pc, #360]	@ (8001dac <StartTask02+0x1b0>)
 8001c44:	2201      	movs	r2, #1
 8001c46:	601a      	str	r2, [r3, #0]
            return;
 8001c48:	e0a7      	b.n	8001d9a <StartTask02+0x19e>
=======
 8001bfc:	4b25      	ldr	r3, [pc, #148]	@ (8001c94 <StartTask02+0xe0>)
 8001bfe:	2201      	movs	r2, #1
 8001c00:	601a      	str	r2, [r3, #0]
            return;
 8001c02:	e03c      	b.n	8001c7e <StartTask02+0xca>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        }

        // Format the record number and encoder tick data into a string
        sprintf(buffer, "R%lu: E1: %lu, E2: %lu\n", SDCardCount, encoder_ticks, encoder_ticks2);
<<<<<<< HEAD
 8001c4a:	4b56      	ldr	r3, [pc, #344]	@ (8001da4 <StartTask02+0x1a8>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	4b5a      	ldr	r3, [pc, #360]	@ (8001db8 <StartTask02+0x1bc>)
 8001c50:	6819      	ldr	r1, [r3, #0]
 8001c52:	4b5a      	ldr	r3, [pc, #360]	@ (8001dbc <StartTask02+0x1c0>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4959      	ldr	r1, [pc, #356]	@ (8001dc0 <StartTask02+0x1c4>)
 8001c5c:	4859      	ldr	r0, [pc, #356]	@ (8001dc4 <StartTask02+0x1c8>)
 8001c5e:	f007 ffad 	bl	8009bbc <siprintf>
        //"R%lu: E1: %lu, E2: %lu\n"
        // Write to the file
        fr = f_write(&fil, buffer, strlen(buffer), &bytes_written);
 8001c62:	4858      	ldr	r0, [pc, #352]	@ (8001dc4 <StartTask02+0x1c8>)
 8001c64:	f7fe fad4 	bl	8000210 <strlen>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c6e:	4955      	ldr	r1, [pc, #340]	@ (8001dc4 <StartTask02+0x1c8>)
 8001c70:	4850      	ldr	r0, [pc, #320]	@ (8001db4 <StartTask02+0x1b8>)
 8001c72:	f005 fa1b 	bl	80070ac <f_write>
 8001c76:	4603      	mov	r3, r0
 8001c78:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
=======
 8001c04:	4b21      	ldr	r3, [pc, #132]	@ (8001c8c <StartTask02+0xd8>)
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	4b25      	ldr	r3, [pc, #148]	@ (8001ca0 <StartTask02+0xec>)
 8001c0a:	6819      	ldr	r1, [r3, #0]
 8001c0c:	4b25      	ldr	r3, [pc, #148]	@ (8001ca4 <StartTask02+0xf0>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	460b      	mov	r3, r1
 8001c14:	4924      	ldr	r1, [pc, #144]	@ (8001ca8 <StartTask02+0xf4>)
 8001c16:	4825      	ldr	r0, [pc, #148]	@ (8001cac <StartTask02+0xf8>)
 8001c18:	f007 f930 	bl	8008e7c <siprintf>
        //"R%lu: E1: %lu, E2: %lu\n"
        // Write to the file
        fr = f_write(&fil, buffer, strlen(buffer), &bytes_written);
 8001c1c:	4823      	ldr	r0, [pc, #140]	@ (8001cac <StartTask02+0xf8>)
 8001c1e:	f7fe faf7 	bl	8000210 <strlen>
 8001c22:	4602      	mov	r2, r0
 8001c24:	f107 0308 	add.w	r3, r7, #8
 8001c28:	4920      	ldr	r1, [pc, #128]	@ (8001cac <StartTask02+0xf8>)
 8001c2a:	481c      	ldr	r0, [pc, #112]	@ (8001c9c <StartTask02+0xe8>)
 8001c2c:	f004 fb9e 	bl	800636c <f_write>
 8001c30:	4603      	mov	r3, r0
 8001c32:	73fb      	strb	r3, [r7, #15]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        if (fr != FR_OK || bytes_written == 0) {
 8001c7c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d102      	bne.n	8001c8a <StartTask02+0x8e>
 8001c84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d106      	bne.n	8001c98 <StartTask02+0x9c>
            f_close(&fil);  // Close anyway if open
<<<<<<< HEAD
 8001c8a:	484a      	ldr	r0, [pc, #296]	@ (8001db4 <StartTask02+0x1b8>)
 8001c8c:	f005 fc5a 	bl	8007544 <f_close>
            communicationError=1;
 8001c90:	4b46      	ldr	r3, [pc, #280]	@ (8001dac <StartTask02+0x1b0>)
 8001c92:	2201      	movs	r2, #1
 8001c94:	601a      	str	r2, [r3, #0]
            return;
 8001c96:	e080      	b.n	8001d9a <StartTask02+0x19e>
=======
 8001c40:	4816      	ldr	r0, [pc, #88]	@ (8001c9c <StartTask02+0xe8>)
 8001c42:	f004 fddf 	bl	8006804 <f_close>
            communicationError=1;
 8001c46:	4b13      	ldr	r3, [pc, #76]	@ (8001c94 <StartTask02+0xe0>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	601a      	str	r2, [r3, #0]
            return;
 8001c4c:	e017      	b.n	8001c7e <StartTask02+0xca>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        }

        // Close the file
        fr = f_close(&fil);
<<<<<<< HEAD
 8001c98:	4846      	ldr	r0, [pc, #280]	@ (8001db4 <StartTask02+0x1b8>)
 8001c9a:	f005 fc53 	bl	8007544 <f_close>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
=======
 8001c4e:	4813      	ldr	r0, [pc, #76]	@ (8001c9c <StartTask02+0xe8>)
 8001c50:	f004 fdd8 	bl	8006804 <f_close>
 8001c54:	4603      	mov	r3, r0
 8001c56:	73fb      	strb	r3, [r7, #15]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        if (fr != FR_OK) {
 8001ca4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <StartTask02+0xb8>
        	communicationError=1;
<<<<<<< HEAD
 8001cac:	4b3f      	ldr	r3, [pc, #252]	@ (8001dac <StartTask02+0x1b0>)
 8001cae:	2201      	movs	r2, #1
 8001cb0:	601a      	str	r2, [r3, #0]
            return;
 8001cb2:	e072      	b.n	8001d9a <StartTask02+0x19e>
        }

        EncoderUpdated = 0;
 8001cb4:	4b3c      	ldr	r3, [pc, #240]	@ (8001da8 <StartTask02+0x1ac>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	601a      	str	r2, [r3, #0]
        record_number++;
 8001cba:	4b43      	ldr	r3, [pc, #268]	@ (8001dc8 <StartTask02+0x1cc>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	4a41      	ldr	r2, [pc, #260]	@ (8001dc8 <StartTask02+0x1cc>)
 8001cc2:	6013      	str	r3, [r2, #0]
 8001cc4:	e065      	b.n	8001d92 <StartTask02+0x196>
    }
	}
		else {
			RecordTaskCount++;
 8001cc6:	4b41      	ldr	r3, [pc, #260]	@ (8001dcc <StartTask02+0x1d0>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	3301      	adds	r3, #1
 8001ccc:	4a3f      	ldr	r2, [pc, #252]	@ (8001dcc <StartTask02+0x1d0>)
 8001cce:	6013      	str	r3, [r2, #0]
		    uint8_t txBuf[25];  // 6 floats = 24 bytes + 1 byte for CRC
		    uint8_t rxBuf[25];

		    memcpy(&txBuf[0],  &Icmd1,     sizeof(float));
 8001cd0:	4b3f      	ldr	r3, [pc, #252]	@ (8001dd0 <StartTask02+0x1d4>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	627b      	str	r3, [r7, #36]	@ 0x24
		    memcpy(&txBuf[4],  &Icmd2,     sizeof(float));
 8001cd6:	4b3f      	ldr	r3, [pc, #252]	@ (8001dd4 <StartTask02+0x1d8>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	62bb      	str	r3, [r7, #40]	@ 0x28
		    memcpy(&txBuf[8],  &velocity1, sizeof(float));
 8001cdc:	4b3e      	ldr	r3, [pc, #248]	@ (8001dd8 <StartTask02+0x1dc>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		    memcpy(&txBuf[12], &velocity2, sizeof(float));
 8001ce2:	4b3e      	ldr	r3, [pc, #248]	@ (8001ddc <StartTask02+0x1e0>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	633b      	str	r3, [r7, #48]	@ 0x30
		    memcpy(&txBuf[16], &theta1,    sizeof(float));
 8001ce8:	4b3d      	ldr	r3, [pc, #244]	@ (8001de0 <StartTask02+0x1e4>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	637b      	str	r3, [r7, #52]	@ 0x34
		    memcpy(&txBuf[20], &theta2,    sizeof(float));
 8001cee:	4b3d      	ldr	r3, [pc, #244]	@ (8001de4 <StartTask02+0x1e8>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	63bb      	str	r3, [r7, #56]	@ 0x38

		    // CRC-8 calculation (same polynomial: 0x07)
		    uint8_t crc = 0x00;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		    for (int i = 0; i < 24; i++) {
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001cfe:	e02c      	b.n	8001d5a <StartTask02+0x15e>
		        crc ^= txBuf[i];
 8001d00:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001d04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d06:	4413      	add	r3, r2
 8001d08:	781a      	ldrb	r2, [r3, #0]
 8001d0a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001d0e:	4053      	eors	r3, r2
 8001d10:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		        for (uint8_t j = 0; j < 8; j++) {
 8001d14:	2300      	movs	r3, #0
 8001d16:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8001d1a:	e017      	b.n	8001d4c <StartTask02+0x150>
		            crc = (crc & 0x80) ? (crc << 1) ^ 0x07 : (crc << 1);
 8001d1c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	da08      	bge.n	8001d36 <StartTask02+0x13a>
 8001d24:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	b25b      	sxtb	r3, r3
 8001d2c:	f083 0307 	eor.w	r3, r3, #7
 8001d30:	b25b      	sxtb	r3, r3
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	e003      	b.n	8001d3e <StartTask02+0x142>
 8001d36:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		        for (uint8_t j = 0; j < 8; j++) {
 8001d42:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001d46:	3301      	adds	r3, #1
 8001d48:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8001d4c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001d50:	2b07      	cmp	r3, #7
 8001d52:	d9e3      	bls.n	8001d1c <StartTask02+0x120>
		    for (int i = 0; i < 24; i++) {
 8001d54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d56:	3301      	adds	r3, #1
 8001d58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d5c:	2b17      	cmp	r3, #23
 8001d5e:	ddcf      	ble.n	8001d00 <StartTask02+0x104>
		        }
		    }

		    txBuf[24] = crc;  // Add CRC to the last byte
 8001d60:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001d64:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

		    // SPI Transaction
		    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);  // CS LOW
 8001d68:	2200      	movs	r2, #0
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	481e      	ldr	r0, [pc, #120]	@ (8001de8 <StartTask02+0x1ec>)
 8001d6e:	f001 f83b 	bl	8002de8 <HAL_GPIO_WritePin>
		    HAL_SPI_TransmitReceive(&hspi4, txBuf, rxBuf, sizeof(txBuf), HAL_MAX_DELAY);
 8001d72:	f107 0208 	add.w	r2, r7, #8
 8001d76:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	2319      	movs	r3, #25
 8001d82:	481a      	ldr	r0, [pc, #104]	@ (8001dec <StartTask02+0x1f0>)
 8001d84:	f001 fdc6 	bl	8003914 <HAL_SPI_TransmitReceive>
		    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);    // CS HIGH
 8001d88:	2201      	movs	r2, #1
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	4816      	ldr	r0, [pc, #88]	@ (8001de8 <StartTask02+0x1ec>)
 8001d8e:	f001 f82b 	bl	8002de8 <HAL_GPIO_WritePin>
		}

    osDelay(5);
 8001d92:	2005      	movs	r0, #5
 8001d94:	f005 fcfe 	bl	8007794 <osDelay>
	if (SDCardRecordMode==1){
 8001d98:	e734      	b.n	8001c04 <StartTask02+0x8>
  }
  /* USER CODE END StartTask02 */
}
 8001d9a:	3750      	adds	r7, #80	@ 0x50
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20001d4c 	.word	0x20001d4c
 8001da4:	20000504 	.word	0x20000504
 8001da8:	20001d48 	.word	0x20001d48
 8001dac:	20000508 	.word	0x20000508
 8001db0:	0800a564 	.word	0x0800a564
 8001db4:	20000518 	.word	0x20000518
 8001db8:	200004f8 	.word	0x200004f8
 8001dbc:	200004fc 	.word	0x200004fc
 8001dc0:	0800a570 	.word	0x0800a570
 8001dc4:	20001548 	.word	0x20001548
 8001dc8:	20000000 	.word	0x20000000
 8001dcc:	200004f4 	.word	0x200004f4
 8001dd0:	20001d78 	.word	0x20001d78
 8001dd4:	2000001c 	.word	0x2000001c
 8001dd8:	20001d60 	.word	0x20001d60
 8001ddc:	20001d64 	.word	0x20001d64
 8001de0:	20001d50 	.word	0x20001d50
 8001de4:	20001d54 	.word	0x20001d54
 8001de8:	40020400 	.word	0x40020400
 8001dec:	20000354 	.word	0x20000354

08001df0 <MPU_Config>:
=======
 8001c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c94 <StartTask02+0xe0>)
 8001c60:	2201      	movs	r2, #1
 8001c62:	601a      	str	r2, [r3, #0]
            return;
 8001c64:	e00b      	b.n	8001c7e <StartTask02+0xca>
        }

        EncoderUpdated = 0;
 8001c66:	4b0a      	ldr	r3, [pc, #40]	@ (8001c90 <StartTask02+0xdc>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
        record_number++;
 8001c6c:	4b10      	ldr	r3, [pc, #64]	@ (8001cb0 <StartTask02+0xfc>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	3301      	adds	r3, #1
 8001c72:	4a0f      	ldr	r2, [pc, #60]	@ (8001cb0 <StartTask02+0xfc>)
 8001c74:	6013      	str	r3, [r2, #0]
	}
		else {

		}

    osDelay(5);
 8001c76:	2005      	movs	r0, #5
 8001c78:	f004 feec 	bl	8006a54 <osDelay>
	RecordTaskCount++;
 8001c7c:	e79e      	b.n	8001bbc <StartTask02+0x8>
  }
  /* USER CODE END StartTask02 */
}
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	200004d0 	.word	0x200004d0
 8001c88:	20001d28 	.word	0x20001d28
 8001c8c:	200004e0 	.word	0x200004e0
 8001c90:	20001d24 	.word	0x20001d24
 8001c94:	200004e4 	.word	0x200004e4
 8001c98:	08009824 	.word	0x08009824
 8001c9c:	200004f4 	.word	0x200004f4
 8001ca0:	200004d4 	.word	0x200004d4
 8001ca4:	200004d8 	.word	0x200004d8
 8001ca8:	08009830 	.word	0x08009830
 8001cac:	20001524 	.word	0x20001524
 8001cb0:	20000000 	.word	0x20000000

08001cb4 <MPU_Config>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

 /* MPU Configuration */

void MPU_Config(void)
{
<<<<<<< HEAD
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001df6:	463b      	mov	r3, r7
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001e02:	f000 fbdf 	bl	80025c4 <HAL_MPU_Disable>
=======
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001cba:	463b      	mov	r3, r7
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001cc6:	f000 fbbf 	bl	8002448 <HAL_MPU_Disable>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
<<<<<<< HEAD
 8001e06:	2301      	movs	r3, #1
 8001e08:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001e12:	231f      	movs	r3, #31
 8001e14:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001e16:	2387      	movs	r3, #135	@ 0x87
 8001e18:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001e22:	2301      	movs	r3, #1
 8001e24:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001e26:	2301      	movs	r3, #1
 8001e28:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001e32:	463b      	mov	r3, r7
 8001e34:	4618      	mov	r0, r3
 8001e36:	f000 fbfd 	bl	8002634 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001e3a:	2004      	movs	r0, #4
 8001e3c:	f000 fbda 	bl	80025f4 <HAL_MPU_Enable>

}
 8001e40:	bf00      	nop
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}

08001e48 <HAL_TIM_PeriodElapsedCallback>:
=======
 8001cca:	2301      	movs	r3, #1
 8001ccc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001cd6:	231f      	movs	r3, #31
 8001cd8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001cda:	2387      	movs	r3, #135	@ 0x87
 8001cdc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001cea:	2301      	movs	r3, #1
 8001cec:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001cf6:	463b      	mov	r3, r7
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f000 fbdd 	bl	80024b8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001cfe:	2004      	movs	r0, #4
 8001d00:	f000 fbba 	bl	8002478 <HAL_MPU_Enable>

}
 8001d04:	bf00      	nop
 8001d06:	3710      	adds	r7, #16
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <HAL_TIM_PeriodElapsedCallback>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
=======
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5)
<<<<<<< HEAD
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a04      	ldr	r2, [pc, #16]	@ (8001e68 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d101      	bne.n	8001e5e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001e5a:	f000 fab1 	bl	80023c0 <HAL_IncTick>
=======
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a04      	ldr	r2, [pc, #16]	@ (8001d2c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d101      	bne.n	8001d22 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001d1e:	f000 fa91 	bl	8002244 <HAL_IncTick>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
<<<<<<< HEAD
 8001e5e:	bf00      	nop
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40000c00 	.word	0x40000c00

08001e6c <Error_Handler>:
=======
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40000c00 	.word	0x40000c00

08001d30 <Error_Handler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
<<<<<<< HEAD
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
=======
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
<<<<<<< HEAD
 8001e70:	b672      	cpsid	i
}
 8001e72:	bf00      	nop
=======
 8001d34:	b672      	cpsid	i
}
 8001d36:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
<<<<<<< HEAD
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <Error_Handler+0x8>

08001e78 <HAL_MspInit>:
=======
 8001d38:	bf00      	nop
 8001d3a:	e7fd      	b.n	8001d38 <Error_Handler+0x8>

08001d3c <HAL_MspInit>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
<<<<<<< HEAD
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
=======
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
<<<<<<< HEAD
 8001e7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e82:	4a10      	ldr	r2, [pc, #64]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001e84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e88:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e92:	607b      	str	r3, [r7, #4]
 8001e94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e96:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001e9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ea0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ea2:	4b08      	ldr	r3, [pc, #32]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eaa:	603b      	str	r3, [r7, #0]
 8001eac:	683b      	ldr	r3, [r7, #0]
=======
 8001d42:	4b11      	ldr	r3, [pc, #68]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d46:	4a10      	ldr	r2, [pc, #64]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d56:	607b      	str	r3, [r7, #4]
 8001d58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d66:	4b08      	ldr	r3, [pc, #32]	@ (8001d88 <HAL_MspInit+0x4c>)
 8001d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d6e:	603b      	str	r3, [r7, #0]
 8001d70:	683b      	ldr	r3, [r7, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
<<<<<<< HEAD
 8001eae:	2200      	movs	r2, #0
 8001eb0:	210f      	movs	r1, #15
 8001eb2:	f06f 0001 	mvn.w	r0, #1
 8001eb6:	f000 fb5b 	bl	8002570 <HAL_NVIC_SetPriority>
=======
 8001d72:	2200      	movs	r2, #0
 8001d74:	210f      	movs	r1, #15
 8001d76:	f06f 0001 	mvn.w	r0, #1
 8001d7a:	f000 fb3b 	bl	80023f4 <HAL_NVIC_SetPriority>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
<<<<<<< HEAD
 8001eba:	bf00      	nop
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40023800 	.word	0x40023800

08001ec8 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a0a      	ldr	r2, [pc, #40]	@ (8001f00 <HAL_CRC_MspInit+0x38>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d10b      	bne.n	8001ef2 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001eda:	4b0a      	ldr	r3, [pc, #40]	@ (8001f04 <HAL_CRC_MspInit+0x3c>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	4a09      	ldr	r2, [pc, #36]	@ (8001f04 <HAL_CRC_MspInit+0x3c>)
 8001ee0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee6:	4b07      	ldr	r3, [pc, #28]	@ (8001f04 <HAL_CRC_MspInit+0x3c>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001ef2:	bf00      	nop
 8001ef4:	3714      	adds	r7, #20
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	40023000 	.word	0x40023000
 8001f04:	40023800 	.word	0x40023800

08001f08 <HAL_DAC_MspInit>:
=======
 8001d7e:	bf00      	nop
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40023800 	.word	0x40023800

08001d8c <HAL_DAC_MspInit>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
<<<<<<< HEAD
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b08a      	sub	sp, #40	@ 0x28
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f10:	f107 0314 	add.w	r3, r7, #20
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	605a      	str	r2, [r3, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
 8001f1c:	60da      	str	r2, [r3, #12]
 8001f1e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a15      	ldr	r2, [pc, #84]	@ (8001f7c <HAL_DAC_MspInit+0x74>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d123      	bne.n	8001f72 <HAL_DAC_MspInit+0x6a>
=======
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08a      	sub	sp, #40	@ 0x28
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d94:	f107 0314 	add.w	r3, r7, #20
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	605a      	str	r2, [r3, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	60da      	str	r2, [r3, #12]
 8001da2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a15      	ldr	r2, [pc, #84]	@ (8001e00 <HAL_DAC_MspInit+0x74>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d123      	bne.n	8001df6 <HAL_DAC_MspInit+0x6a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
<<<<<<< HEAD
 8001f2a:	4b15      	ldr	r3, [pc, #84]	@ (8001f80 <HAL_DAC_MspInit+0x78>)
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2e:	4a14      	ldr	r2, [pc, #80]	@ (8001f80 <HAL_DAC_MspInit+0x78>)
 8001f30:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001f34:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f36:	4b12      	ldr	r3, [pc, #72]	@ (8001f80 <HAL_DAC_MspInit+0x78>)
 8001f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f3e:	613b      	str	r3, [r7, #16]
 8001f40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f42:	4b0f      	ldr	r3, [pc, #60]	@ (8001f80 <HAL_DAC_MspInit+0x78>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	4a0e      	ldr	r2, [pc, #56]	@ (8001f80 <HAL_DAC_MspInit+0x78>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f4e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f80 <HAL_DAC_MspInit+0x78>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]
=======
 8001dae:	4b15      	ldr	r3, [pc, #84]	@ (8001e04 <HAL_DAC_MspInit+0x78>)
 8001db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db2:	4a14      	ldr	r2, [pc, #80]	@ (8001e04 <HAL_DAC_MspInit+0x78>)
 8001db4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001db8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dba:	4b12      	ldr	r3, [pc, #72]	@ (8001e04 <HAL_DAC_MspInit+0x78>)
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001dc2:	613b      	str	r3, [r7, #16]
 8001dc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e04 <HAL_DAC_MspInit+0x78>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dca:	4a0e      	ldr	r2, [pc, #56]	@ (8001e04 <HAL_DAC_MspInit+0x78>)
 8001dcc:	f043 0301 	orr.w	r3, r3, #1
 8001dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e04 <HAL_DAC_MspInit+0x78>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd6:	f003 0301 	and.w	r3, r3, #1
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
<<<<<<< HEAD
 8001f5a:	2330      	movs	r3, #48	@ 0x30
 8001f5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f66:	f107 0314 	add.w	r3, r7, #20
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4805      	ldr	r0, [pc, #20]	@ (8001f84 <HAL_DAC_MspInit+0x7c>)
 8001f6e:	f000 fd8f 	bl	8002a90 <HAL_GPIO_Init>
=======
 8001dde:	2330      	movs	r3, #48	@ 0x30
 8001de0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001de2:	2303      	movs	r3, #3
 8001de4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dea:	f107 0314 	add.w	r3, r7, #20
 8001dee:	4619      	mov	r1, r3
 8001df0:	4805      	ldr	r0, [pc, #20]	@ (8001e08 <HAL_DAC_MspInit+0x7c>)
 8001df2:	f000 fc9d 	bl	8002730 <HAL_GPIO_Init>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

    /* USER CODE END DAC_MspInit 1 */

  }

}
<<<<<<< HEAD
 8001f72:	bf00      	nop
 8001f74:	3728      	adds	r7, #40	@ 0x28
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	40007400 	.word	0x40007400
 8001f80:	40023800 	.word	0x40023800
 8001f84:	40020000 	.word	0x40020000

08001f88 <HAL_SPI_MspInit>:
=======
 8001df6:	bf00      	nop
 8001df8:	3728      	adds	r7, #40	@ 0x28
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40007400 	.word	0x40007400
 8001e04:	40023800 	.word	0x40023800
 8001e08:	40020000 	.word	0x40020000

08001e0c <HAL_SPI_MspInit>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
<<<<<<< HEAD
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08a      	sub	sp, #40	@ 0x28
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f90:	f107 0314 	add.w	r3, r7, #20
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	605a      	str	r2, [r3, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	60da      	str	r2, [r3, #12]
 8001f9e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a17      	ldr	r2, [pc, #92]	@ (8002004 <HAL_SPI_MspInit+0x7c>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d127      	bne.n	8001ffa <HAL_SPI_MspInit+0x72>
=======
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b08a      	sub	sp, #40	@ 0x28
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e14:	f107 0314 	add.w	r3, r7, #20
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a17      	ldr	r2, [pc, #92]	@ (8001e88 <HAL_SPI_MspInit+0x7c>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d127      	bne.n	8001e7e <HAL_SPI_MspInit+0x72>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  {
    /* USER CODE BEGIN SPI4_MspInit 0 */

    /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
<<<<<<< HEAD
 8001faa:	4b17      	ldr	r3, [pc, #92]	@ (8002008 <HAL_SPI_MspInit+0x80>)
 8001fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fae:	4a16      	ldr	r2, [pc, #88]	@ (8002008 <HAL_SPI_MspInit+0x80>)
 8001fb0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001fb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fb6:	4b14      	ldr	r3, [pc, #80]	@ (8002008 <HAL_SPI_MspInit+0x80>)
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fbe:	613b      	str	r3, [r7, #16]
 8001fc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fc2:	4b11      	ldr	r3, [pc, #68]	@ (8002008 <HAL_SPI_MspInit+0x80>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc6:	4a10      	ldr	r2, [pc, #64]	@ (8002008 <HAL_SPI_MspInit+0x80>)
 8001fc8:	f043 0310 	orr.w	r3, r3, #16
 8001fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fce:	4b0e      	ldr	r3, [pc, #56]	@ (8002008 <HAL_SPI_MspInit+0x80>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd2:	f003 0310 	and.w	r3, r3, #16
 8001fd6:	60fb      	str	r3, [r7, #12]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
=======
 8001e2e:	4b17      	ldr	r3, [pc, #92]	@ (8001e8c <HAL_SPI_MspInit+0x80>)
 8001e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e32:	4a16      	ldr	r2, [pc, #88]	@ (8001e8c <HAL_SPI_MspInit+0x80>)
 8001e34:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001e38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e3a:	4b14      	ldr	r3, [pc, #80]	@ (8001e8c <HAL_SPI_MspInit+0x80>)
 8001e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e42:	613b      	str	r3, [r7, #16]
 8001e44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e46:	4b11      	ldr	r3, [pc, #68]	@ (8001e8c <HAL_SPI_MspInit+0x80>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4a:	4a10      	ldr	r2, [pc, #64]	@ (8001e8c <HAL_SPI_MspInit+0x80>)
 8001e4c:	f043 0310 	orr.w	r3, r3, #16
 8001e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e52:	4b0e      	ldr	r3, [pc, #56]	@ (8001e8c <HAL_SPI_MspInit+0x80>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	f003 0310 	and.w	r3, r3, #16
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
<<<<<<< HEAD
 8001fda:	2364      	movs	r3, #100	@ 0x64
 8001fdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fde:	2302      	movs	r3, #2
 8001fe0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001fea:	2305      	movs	r3, #5
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fee:	f107 0314 	add.w	r3, r7, #20
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4805      	ldr	r0, [pc, #20]	@ (800200c <HAL_SPI_MspInit+0x84>)
 8001ff6:	f000 fd4b 	bl	8002a90 <HAL_GPIO_Init>
=======
 8001e5e:	2364      	movs	r3, #100	@ 0x64
 8001e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e62:	2302      	movs	r3, #2
 8001e64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001e6e:	2305      	movs	r3, #5
 8001e70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e72:	f107 0314 	add.w	r3, r7, #20
 8001e76:	4619      	mov	r1, r3
 8001e78:	4805      	ldr	r0, [pc, #20]	@ (8001e90 <HAL_SPI_MspInit+0x84>)
 8001e7a:	f000 fc59 	bl	8002730 <HAL_GPIO_Init>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

    /* USER CODE END SPI4_MspInit 1 */

  }

}
<<<<<<< HEAD
 8001ffa:	bf00      	nop
 8001ffc:	3728      	adds	r7, #40	@ 0x28
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	40013400 	.word	0x40013400
 8002008:	40023800 	.word	0x40023800
 800200c:	40021000 	.word	0x40021000

08002010 <HAL_TIM_Encoder_MspInit>:
=======
 8001e7e:	bf00      	nop
 8001e80:	3728      	adds	r7, #40	@ 0x28
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40013400 	.word	0x40013400
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	40021000 	.word	0x40021000

08001e94 <HAL_TIM_Encoder_MspInit>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
<<<<<<< HEAD
 8002010:	b580      	push	{r7, lr}
 8002012:	b08c      	sub	sp, #48	@ 0x30
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002018:	f107 031c 	add.w	r3, r7, #28
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
 8002022:	609a      	str	r2, [r3, #8]
 8002024:	60da      	str	r2, [r3, #12]
 8002026:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a2f      	ldr	r2, [pc, #188]	@ (80020ec <HAL_TIM_Encoder_MspInit+0xdc>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d129      	bne.n	8002086 <HAL_TIM_Encoder_MspInit+0x76>
=======
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b08c      	sub	sp, #48	@ 0x30
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	f107 031c 	add.w	r3, r7, #28
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
 8001eaa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a2f      	ldr	r2, [pc, #188]	@ (8001f70 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d129      	bne.n	8001f0a <HAL_TIM_Encoder_MspInit+0x76>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
<<<<<<< HEAD
 8002032:	4b2f      	ldr	r3, [pc, #188]	@ (80020f0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002036:	4a2e      	ldr	r2, [pc, #184]	@ (80020f0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6453      	str	r3, [r2, #68]	@ 0x44
 800203e:	4b2c      	ldr	r3, [pc, #176]	@ (80020f0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	61bb      	str	r3, [r7, #24]
 8002048:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800204a:	4b29      	ldr	r3, [pc, #164]	@ (80020f0 <HAL_TIM_Encoder_MspInit+0xe0>)
 800204c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204e:	4a28      	ldr	r2, [pc, #160]	@ (80020f0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002050:	f043 0310 	orr.w	r3, r3, #16
 8002054:	6313      	str	r3, [r2, #48]	@ 0x30
 8002056:	4b26      	ldr	r3, [pc, #152]	@ (80020f0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205a:	f003 0310 	and.w	r3, r3, #16
 800205e:	617b      	str	r3, [r7, #20]
 8002060:	697b      	ldr	r3, [r7, #20]
=======
 8001eb6:	4b2f      	ldr	r3, [pc, #188]	@ (8001f74 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eba:	4a2e      	ldr	r2, [pc, #184]	@ (8001f74 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ec2:	4b2c      	ldr	r3, [pc, #176]	@ (8001f74 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	61bb      	str	r3, [r7, #24]
 8001ecc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ece:	4b29      	ldr	r3, [pc, #164]	@ (8001f74 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed2:	4a28      	ldr	r2, [pc, #160]	@ (8001f74 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001ed4:	f043 0310 	orr.w	r3, r3, #16
 8001ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eda:	4b26      	ldr	r3, [pc, #152]	@ (8001f74 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	f003 0310 	and.w	r3, r3, #16
 8001ee2:	617b      	str	r3, [r7, #20]
 8001ee4:	697b      	ldr	r3, [r7, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
<<<<<<< HEAD
 8002062:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8002066:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002068:	2302      	movs	r3, #2
 800206a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002070:	2300      	movs	r3, #0
 8002072:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002074:	2301      	movs	r3, #1
 8002076:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002078:	f107 031c 	add.w	r3, r7, #28
 800207c:	4619      	mov	r1, r3
 800207e:	481d      	ldr	r0, [pc, #116]	@ (80020f4 <HAL_TIM_Encoder_MspInit+0xe4>)
 8002080:	f000 fd06 	bl	8002a90 <HAL_GPIO_Init>
=======
 8001ee6:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eec:	2302      	movs	r3, #2
 8001eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001efc:	f107 031c 	add.w	r3, r7, #28
 8001f00:	4619      	mov	r1, r3
 8001f02:	481d      	ldr	r0, [pc, #116]	@ (8001f78 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001f04:	f000 fc14 	bl	8002730 <HAL_GPIO_Init>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
<<<<<<< HEAD
 8002084:	e02d      	b.n	80020e2 <HAL_TIM_Encoder_MspInit+0xd2>
  else if(htim_encoder->Instance==TIM4)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a1b      	ldr	r2, [pc, #108]	@ (80020f8 <HAL_TIM_Encoder_MspInit+0xe8>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d128      	bne.n	80020e2 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002090:	4b17      	ldr	r3, [pc, #92]	@ (80020f0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002094:	4a16      	ldr	r2, [pc, #88]	@ (80020f0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002096:	f043 0304 	orr.w	r3, r3, #4
 800209a:	6413      	str	r3, [r2, #64]	@ 0x40
 800209c:	4b14      	ldr	r3, [pc, #80]	@ (80020f0 <HAL_TIM_Encoder_MspInit+0xe0>)
 800209e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	613b      	str	r3, [r7, #16]
 80020a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020a8:	4b11      	ldr	r3, [pc, #68]	@ (80020f0 <HAL_TIM_Encoder_MspInit+0xe0>)
 80020aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ac:	4a10      	ldr	r2, [pc, #64]	@ (80020f0 <HAL_TIM_Encoder_MspInit+0xe0>)
 80020ae:	f043 0308 	orr.w	r3, r3, #8
 80020b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b4:	4b0e      	ldr	r3, [pc, #56]	@ (80020f0 <HAL_TIM_Encoder_MspInit+0xe0>)
 80020b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b8:	f003 0308 	and.w	r3, r3, #8
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80020c0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80020c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c6:	2302      	movs	r3, #2
 80020c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ce:	2300      	movs	r3, #0
 80020d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80020d2:	2302      	movs	r3, #2
 80020d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020d6:	f107 031c 	add.w	r3, r7, #28
 80020da:	4619      	mov	r1, r3
 80020dc:	4807      	ldr	r0, [pc, #28]	@ (80020fc <HAL_TIM_Encoder_MspInit+0xec>)
 80020de:	f000 fcd7 	bl	8002a90 <HAL_GPIO_Init>
}
 80020e2:	bf00      	nop
 80020e4:	3730      	adds	r7, #48	@ 0x30
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	40010000 	.word	0x40010000
 80020f0:	40023800 	.word	0x40023800
 80020f4:	40021000 	.word	0x40021000
 80020f8:	40000800 	.word	0x40000800
 80020fc:	40020c00 	.word	0x40020c00

08002100 <HAL_TIM_Base_MspInit>:
=======
 8001f08:	e02d      	b.n	8001f66 <HAL_TIM_Encoder_MspInit+0xd2>
  else if(htim_encoder->Instance==TIM4)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a1b      	ldr	r2, [pc, #108]	@ (8001f7c <HAL_TIM_Encoder_MspInit+0xe8>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d128      	bne.n	8001f66 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f14:	4b17      	ldr	r3, [pc, #92]	@ (8001f74 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f18:	4a16      	ldr	r2, [pc, #88]	@ (8001f74 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001f1a:	f043 0304 	orr.w	r3, r3, #4
 8001f1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f20:	4b14      	ldr	r3, [pc, #80]	@ (8001f74 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f24:	f003 0304 	and.w	r3, r3, #4
 8001f28:	613b      	str	r3, [r7, #16]
 8001f2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f2c:	4b11      	ldr	r3, [pc, #68]	@ (8001f74 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f30:	4a10      	ldr	r2, [pc, #64]	@ (8001f74 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001f32:	f043 0308 	orr.w	r3, r3, #8
 8001f36:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f38:	4b0e      	ldr	r3, [pc, #56]	@ (8001f74 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3c:	f003 0308 	and.w	r3, r3, #8
 8001f40:	60fb      	str	r3, [r7, #12]
 8001f42:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001f44:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001f48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f52:	2300      	movs	r3, #0
 8001f54:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001f56:	2302      	movs	r3, #2
 8001f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f5a:	f107 031c 	add.w	r3, r7, #28
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4807      	ldr	r0, [pc, #28]	@ (8001f80 <HAL_TIM_Encoder_MspInit+0xec>)
 8001f62:	f000 fbe5 	bl	8002730 <HAL_GPIO_Init>
}
 8001f66:	bf00      	nop
 8001f68:	3730      	adds	r7, #48	@ 0x30
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40010000 	.word	0x40010000
 8001f74:	40023800 	.word	0x40023800
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	40000800 	.word	0x40000800
 8001f80:	40020c00 	.word	0x40020c00

08001f84 <HAL_TIM_Base_MspInit>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
<<<<<<< HEAD
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002110:	d10c      	bne.n	800212c <HAL_TIM_Base_MspInit+0x2c>
=======
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f94:	d10c      	bne.n	8001fb0 <HAL_TIM_Base_MspInit+0x2c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
<<<<<<< HEAD
 8002112:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <HAL_TIM_Base_MspInit+0x68>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002116:	4a14      	ldr	r2, [pc, #80]	@ (8002168 <HAL_TIM_Base_MspInit+0x68>)
 8002118:	f043 0301 	orr.w	r3, r3, #1
 800211c:	6413      	str	r3, [r2, #64]	@ 0x40
 800211e:	4b12      	ldr	r3, [pc, #72]	@ (8002168 <HAL_TIM_Base_MspInit+0x68>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]
=======
 8001f96:	4b15      	ldr	r3, [pc, #84]	@ (8001fec <HAL_TIM_Base_MspInit+0x68>)
 8001f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9a:	4a14      	ldr	r2, [pc, #80]	@ (8001fec <HAL_TIM_Base_MspInit+0x68>)
 8001f9c:	f043 0301 	orr.w	r3, r3, #1
 8001fa0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fa2:	4b12      	ldr	r3, [pc, #72]	@ (8001fec <HAL_TIM_Base_MspInit+0x68>)
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	68fb      	ldr	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    /* USER CODE BEGIN TIM13_MspInit 1 */

    /* USER CODE END TIM13_MspInit 1 */
  }

}
<<<<<<< HEAD
 800212a:	e018      	b.n	800215e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM13)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a0e      	ldr	r2, [pc, #56]	@ (800216c <HAL_TIM_Base_MspInit+0x6c>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d113      	bne.n	800215e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002136:	4b0c      	ldr	r3, [pc, #48]	@ (8002168 <HAL_TIM_Base_MspInit+0x68>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213a:	4a0b      	ldr	r2, [pc, #44]	@ (8002168 <HAL_TIM_Base_MspInit+0x68>)
 800213c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002140:	6413      	str	r3, [r2, #64]	@ 0x40
 8002142:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <HAL_TIM_Base_MspInit+0x68>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800214a:	60bb      	str	r3, [r7, #8]
 800214c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 800214e:	2200      	movs	r2, #0
 8002150:	2105      	movs	r1, #5
 8002152:	202c      	movs	r0, #44	@ 0x2c
 8002154:	f000 fa0c 	bl	8002570 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002158:	202c      	movs	r0, #44	@ 0x2c
 800215a:	f000 fa25 	bl	80025a8 <HAL_NVIC_EnableIRQ>
}
 800215e:	bf00      	nop
 8002160:	3710      	adds	r7, #16
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800
 800216c:	40001c00 	.word	0x40001c00

08002170 <HAL_InitTick>:
=======
 8001fae:	e018      	b.n	8001fe2 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM13)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a0e      	ldr	r2, [pc, #56]	@ (8001ff0 <HAL_TIM_Base_MspInit+0x6c>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d113      	bne.n	8001fe2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001fba:	4b0c      	ldr	r3, [pc, #48]	@ (8001fec <HAL_TIM_Base_MspInit+0x68>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	4a0b      	ldr	r2, [pc, #44]	@ (8001fec <HAL_TIM_Base_MspInit+0x68>)
 8001fc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fc6:	4b09      	ldr	r3, [pc, #36]	@ (8001fec <HAL_TIM_Base_MspInit+0x68>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fce:	60bb      	str	r3, [r7, #8]
 8001fd0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	2105      	movs	r1, #5
 8001fd6:	202c      	movs	r0, #44	@ 0x2c
 8001fd8:	f000 fa0c 	bl	80023f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001fdc:	202c      	movs	r0, #44	@ 0x2c
 8001fde:	f000 fa25 	bl	800242c <HAL_NVIC_EnableIRQ>
}
 8001fe2:	bf00      	nop
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40023800 	.word	0x40023800
 8001ff0:	40001c00 	.word	0x40001c00

08001ff4 <HAL_InitTick>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
<<<<<<< HEAD
 8002170:	b580      	push	{r7, lr}
 8002172:	b08e      	sub	sp, #56	@ 0x38
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002178:	2300      	movs	r3, #0
 800217a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800217c:	2300      	movs	r3, #0
 800217e:	62bb      	str	r3, [r7, #40]	@ 0x28
=======
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b08e      	sub	sp, #56	@ 0x38
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002000:	2300      	movs	r3, #0
 8002002:	62bb      	str	r3, [r7, #40]	@ 0x28
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
<<<<<<< HEAD
 8002180:	4b33      	ldr	r3, [pc, #204]	@ (8002250 <HAL_InitTick+0xe0>)
 8002182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002184:	4a32      	ldr	r2, [pc, #200]	@ (8002250 <HAL_InitTick+0xe0>)
 8002186:	f043 0308 	orr.w	r3, r3, #8
 800218a:	6413      	str	r3, [r2, #64]	@ 0x40
 800218c:	4b30      	ldr	r3, [pc, #192]	@ (8002250 <HAL_InitTick+0xe0>)
 800218e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002190:	f003 0308 	and.w	r3, r3, #8
 8002194:	60fb      	str	r3, [r7, #12]
 8002196:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002198:	f107 0210 	add.w	r2, r7, #16
 800219c:	f107 0314 	add.w	r3, r7, #20
 80021a0:	4611      	mov	r1, r2
 80021a2:	4618      	mov	r0, r3
 80021a4:	f001 fab0 	bl	8003708 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80021a8:	6a3b      	ldr	r3, [r7, #32]
 80021aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80021ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d103      	bne.n	80021ba <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80021b2:	f001 fa95 	bl	80036e0 <HAL_RCC_GetPCLK1Freq>
 80021b6:	6378      	str	r0, [r7, #52]	@ 0x34
 80021b8:	e004      	b.n	80021c4 <HAL_InitTick+0x54>
=======
 8002004:	4b33      	ldr	r3, [pc, #204]	@ (80020d4 <HAL_InitTick+0xe0>)
 8002006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002008:	4a32      	ldr	r2, [pc, #200]	@ (80020d4 <HAL_InitTick+0xe0>)
 800200a:	f043 0308 	orr.w	r3, r3, #8
 800200e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002010:	4b30      	ldr	r3, [pc, #192]	@ (80020d4 <HAL_InitTick+0xe0>)
 8002012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002014:	f003 0308 	and.w	r3, r3, #8
 8002018:	60fb      	str	r3, [r7, #12]
 800201a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800201c:	f107 0210 	add.w	r2, r7, #16
 8002020:	f107 0314 	add.w	r3, r7, #20
 8002024:	4611      	mov	r1, r2
 8002026:	4618      	mov	r0, r3
 8002028:	f001 f9be 	bl	80033a8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800202c:	6a3b      	ldr	r3, [r7, #32]
 800202e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002032:	2b00      	cmp	r3, #0
 8002034:	d103      	bne.n	800203e <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002036:	f001 f9a3 	bl	8003380 <HAL_RCC_GetPCLK1Freq>
 800203a:	6378      	str	r0, [r7, #52]	@ 0x34
 800203c:	e004      	b.n	8002048 <HAL_InitTick+0x54>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
<<<<<<< HEAD
 80021ba:	f001 fa91 	bl	80036e0 <HAL_RCC_GetPCLK1Freq>
 80021be:	4603      	mov	r3, r0
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	637b      	str	r3, [r7, #52]	@ 0x34
=======
 800203e:	f001 f99f 	bl	8003380 <HAL_RCC_GetPCLK1Freq>
 8002042:	4603      	mov	r3, r0
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	637b      	str	r3, [r7, #52]	@ 0x34
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
<<<<<<< HEAD
 80021c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021c6:	4a23      	ldr	r2, [pc, #140]	@ (8002254 <HAL_InitTick+0xe4>)
 80021c8:	fba2 2303 	umull	r2, r3, r2, r3
 80021cc:	0c9b      	lsrs	r3, r3, #18
 80021ce:	3b01      	subs	r3, #1
 80021d0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80021d2:	4b21      	ldr	r3, [pc, #132]	@ (8002258 <HAL_InitTick+0xe8>)
 80021d4:	4a21      	ldr	r2, [pc, #132]	@ (800225c <HAL_InitTick+0xec>)
 80021d6:	601a      	str	r2, [r3, #0]
=======
 8002048:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800204a:	4a23      	ldr	r2, [pc, #140]	@ (80020d8 <HAL_InitTick+0xe4>)
 800204c:	fba2 2303 	umull	r2, r3, r2, r3
 8002050:	0c9b      	lsrs	r3, r3, #18
 8002052:	3b01      	subs	r3, #1
 8002054:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8002056:	4b21      	ldr	r3, [pc, #132]	@ (80020dc <HAL_InitTick+0xe8>)
 8002058:	4a21      	ldr	r2, [pc, #132]	@ (80020e0 <HAL_InitTick+0xec>)
 800205a:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
   * Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
<<<<<<< HEAD
 80021d8:	4b1f      	ldr	r3, [pc, #124]	@ (8002258 <HAL_InitTick+0xe8>)
 80021da:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80021de:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80021e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002258 <HAL_InitTick+0xe8>)
 80021e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021e4:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80021e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002258 <HAL_InitTick+0xe8>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002258 <HAL_InitTick+0xe8>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021f2:	4b19      	ldr	r3, [pc, #100]	@ (8002258 <HAL_InitTick+0xe8>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 80021f8:	4817      	ldr	r0, [pc, #92]	@ (8002258 <HAL_InitTick+0xe8>)
 80021fa:	f002 f851 	bl	80042a0 <HAL_TIM_Base_Init>
 80021fe:	4603      	mov	r3, r0
 8002200:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002204:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002208:	2b00      	cmp	r3, #0
 800220a:	d11b      	bne.n	8002244 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 800220c:	4812      	ldr	r0, [pc, #72]	@ (8002258 <HAL_InitTick+0xe8>)
 800220e:	f002 f90f 	bl	8004430 <HAL_TIM_Base_Start_IT>
 8002212:	4603      	mov	r3, r0
 8002214:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002218:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800221c:	2b00      	cmp	r3, #0
 800221e:	d111      	bne.n	8002244 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002220:	2032      	movs	r0, #50	@ 0x32
 8002222:	f000 f9c1 	bl	80025a8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2b0f      	cmp	r3, #15
 800222a:	d808      	bhi.n	800223e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 800222c:	2200      	movs	r2, #0
 800222e:	6879      	ldr	r1, [r7, #4]
 8002230:	2032      	movs	r0, #50	@ 0x32
 8002232:	f000 f99d 	bl	8002570 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002236:	4a0a      	ldr	r2, [pc, #40]	@ (8002260 <HAL_InitTick+0xf0>)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6013      	str	r3, [r2, #0]
 800223c:	e002      	b.n	8002244 <HAL_InitTick+0xd4>
=======
 800205c:	4b1f      	ldr	r3, [pc, #124]	@ (80020dc <HAL_InitTick+0xe8>)
 800205e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002062:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8002064:	4a1d      	ldr	r2, [pc, #116]	@ (80020dc <HAL_InitTick+0xe8>)
 8002066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002068:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 800206a:	4b1c      	ldr	r3, [pc, #112]	@ (80020dc <HAL_InitTick+0xe8>)
 800206c:	2200      	movs	r2, #0
 800206e:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002070:	4b1a      	ldr	r3, [pc, #104]	@ (80020dc <HAL_InitTick+0xe8>)
 8002072:	2200      	movs	r2, #0
 8002074:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002076:	4b19      	ldr	r3, [pc, #100]	@ (80020dc <HAL_InitTick+0xe8>)
 8002078:	2200      	movs	r2, #0
 800207a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 800207c:	4817      	ldr	r0, [pc, #92]	@ (80020dc <HAL_InitTick+0xe8>)
 800207e:	f001 fa70 	bl	8003562 <HAL_TIM_Base_Init>
 8002082:	4603      	mov	r3, r0
 8002084:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002088:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800208c:	2b00      	cmp	r3, #0
 800208e:	d11b      	bne.n	80020c8 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8002090:	4812      	ldr	r0, [pc, #72]	@ (80020dc <HAL_InitTick+0xe8>)
 8002092:	f001 fb2d 	bl	80036f0 <HAL_TIM_Base_Start_IT>
 8002096:	4603      	mov	r3, r0
 8002098:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800209c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d111      	bne.n	80020c8 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80020a4:	2032      	movs	r0, #50	@ 0x32
 80020a6:	f000 f9c1 	bl	800242c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2b0f      	cmp	r3, #15
 80020ae:	d808      	bhi.n	80020c2 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 80020b0:	2200      	movs	r2, #0
 80020b2:	6879      	ldr	r1, [r7, #4]
 80020b4:	2032      	movs	r0, #50	@ 0x32
 80020b6:	f000 f99d 	bl	80023f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020ba:	4a0a      	ldr	r2, [pc, #40]	@ (80020e4 <HAL_InitTick+0xf0>)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6013      	str	r3, [r2, #0]
 80020c0:	e002      	b.n	80020c8 <HAL_InitTick+0xd4>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
      else
      {
        status = HAL_ERROR;
<<<<<<< HEAD
 800223e:	2301      	movs	r3, #1
 8002240:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
=======
 80020c2:	2301      	movs	r3, #1
 80020c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
    }
  }

 /* Return function status */
  return status;
<<<<<<< HEAD
 8002244:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002248:	4618      	mov	r0, r3
 800224a:	3738      	adds	r7, #56	@ 0x38
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40023800 	.word	0x40023800
 8002254:	431bde83 	.word	0x431bde83
 8002258:	20001db8 	.word	0x20001db8
 800225c:	40000c00 	.word	0x40000c00
 8002260:	2000003c 	.word	0x2000003c

08002264 <NMI_Handler>:
=======
 80020c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3738      	adds	r7, #56	@ 0x38
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40023800 	.word	0x40023800
 80020d8:	431bde83 	.word	0x431bde83
 80020dc:	20001d94 	.word	0x20001d94
 80020e0:	40000c00 	.word	0x40000c00
 80020e4:	2000003c 	.word	0x2000003c

080020e8 <NMI_Handler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
<<<<<<< HEAD
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
=======
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
<<<<<<< HEAD
 8002268:	bf00      	nop
 800226a:	e7fd      	b.n	8002268 <NMI_Handler+0x4>

0800226c <HardFault_Handler>:
=======
 80020ec:	bf00      	nop
 80020ee:	e7fd      	b.n	80020ec <NMI_Handler+0x4>

080020f0 <HardFault_Handler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
<<<<<<< HEAD
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
=======
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 8002270:	bf00      	nop
 8002272:	e7fd      	b.n	8002270 <HardFault_Handler+0x4>

08002274 <MemManage_Handler>:
=======
 80020f4:	bf00      	nop
 80020f6:	e7fd      	b.n	80020f4 <HardFault_Handler+0x4>

080020f8 <MemManage_Handler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
<<<<<<< HEAD
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
=======
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
<<<<<<< HEAD
 8002278:	bf00      	nop
 800227a:	e7fd      	b.n	8002278 <MemManage_Handler+0x4>

0800227c <BusFault_Handler>:
=======
 80020fc:	bf00      	nop
 80020fe:	e7fd      	b.n	80020fc <MemManage_Handler+0x4>

08002100 <BusFault_Handler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
<<<<<<< HEAD
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
=======
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 8002280:	bf00      	nop
 8002282:	e7fd      	b.n	8002280 <BusFault_Handler+0x4>

08002284 <UsageFault_Handler>:
=======
 8002104:	bf00      	nop
 8002106:	e7fd      	b.n	8002104 <BusFault_Handler+0x4>

08002108 <UsageFault_Handler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
<<<<<<< HEAD
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
=======
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 8002288:	bf00      	nop
 800228a:	e7fd      	b.n	8002288 <UsageFault_Handler+0x4>

0800228c <DebugMon_Handler>:
=======
 800210c:	bf00      	nop
 800210e:	e7fd      	b.n	800210c <UsageFault_Handler+0x4>

08002110 <DebugMon_Handler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
<<<<<<< HEAD
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
=======
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
<<<<<<< HEAD
 8002290:	bf00      	nop
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
	...

0800229c <TIM8_UP_TIM13_IRQHandler>:
=======
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
	...

08002120 <TIM8_UP_TIM13_IRQHandler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
<<<<<<< HEAD
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
=======
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
<<<<<<< HEAD
 80022a0:	4802      	ldr	r0, [pc, #8]	@ (80022ac <TIM8_UP_TIM13_IRQHandler+0x10>)
 80022a2:	f002 fa71 	bl	8004788 <HAL_TIM_IRQHandler>
=======
 8002124:	4802      	ldr	r0, [pc, #8]	@ (8002130 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8002126:	f001 fc8f 	bl	8003a48 <HAL_TIM_IRQHandler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
<<<<<<< HEAD
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	2000049c 	.word	0x2000049c

080022b0 <TIM5_IRQHandler>:
=======
 800212a:	bf00      	nop
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	20000478 	.word	0x20000478

08002134 <TIM5_IRQHandler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
<<<<<<< HEAD
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
=======
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
<<<<<<< HEAD
 80022b4:	4802      	ldr	r0, [pc, #8]	@ (80022c0 <TIM5_IRQHandler+0x10>)
 80022b6:	f002 fa67 	bl	8004788 <HAL_TIM_IRQHandler>
=======
 8002138:	4802      	ldr	r0, [pc, #8]	@ (8002144 <TIM5_IRQHandler+0x10>)
 800213a:	f001 fc85 	bl	8003a48 <HAL_TIM_IRQHandler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
<<<<<<< HEAD
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20001db8 	.word	0x20001db8

080022c4 <_sbrk>:
=======
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	20001d94 	.word	0x20001d94

08002148 <_sbrk>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
<<<<<<< HEAD
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
=======
 8002148:	b580      	push	{r7, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
<<<<<<< HEAD
 80022cc:	4a14      	ldr	r2, [pc, #80]	@ (8002320 <_sbrk+0x5c>)
 80022ce:	4b15      	ldr	r3, [pc, #84]	@ (8002324 <_sbrk+0x60>)
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	613b      	str	r3, [r7, #16]
=======
 8002150:	4a14      	ldr	r2, [pc, #80]	@ (80021a4 <_sbrk+0x5c>)
 8002152:	4b15      	ldr	r3, [pc, #84]	@ (80021a8 <_sbrk+0x60>)
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	613b      	str	r3, [r7, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
<<<<<<< HEAD
 80022d8:	4b13      	ldr	r3, [pc, #76]	@ (8002328 <_sbrk+0x64>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d102      	bne.n	80022e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022e0:	4b11      	ldr	r3, [pc, #68]	@ (8002328 <_sbrk+0x64>)
 80022e2:	4a12      	ldr	r2, [pc, #72]	@ (800232c <_sbrk+0x68>)
 80022e4:	601a      	str	r2, [r3, #0]
=======
 800215c:	4b13      	ldr	r3, [pc, #76]	@ (80021ac <_sbrk+0x64>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d102      	bne.n	800216a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002164:	4b11      	ldr	r3, [pc, #68]	@ (80021ac <_sbrk+0x64>)
 8002166:	4a12      	ldr	r2, [pc, #72]	@ (80021b0 <_sbrk+0x68>)
 8002168:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
<<<<<<< HEAD
 80022e6:	4b10      	ldr	r3, [pc, #64]	@ (8002328 <_sbrk+0x64>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4413      	add	r3, r2
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d207      	bcs.n	8002304 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022f4:	f007 fc8c 	bl	8009c10 <__errno>
 80022f8:	4603      	mov	r3, r0
 80022fa:	220c      	movs	r2, #12
 80022fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002302:	e009      	b.n	8002318 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002304:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <_sbrk+0x64>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800230a:	4b07      	ldr	r3, [pc, #28]	@ (8002328 <_sbrk+0x64>)
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4413      	add	r3, r2
 8002312:	4a05      	ldr	r2, [pc, #20]	@ (8002328 <_sbrk+0x64>)
 8002314:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002316:	68fb      	ldr	r3, [r7, #12]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3718      	adds	r7, #24
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	20050000 	.word	0x20050000
 8002324:	00000400 	.word	0x00000400
 8002328:	20001e04 	.word	0x20001e04
 800232c:	20005ce0 	.word	0x20005ce0

08002330 <SystemInit>:
=======
 800216a:	4b10      	ldr	r3, [pc, #64]	@ (80021ac <_sbrk+0x64>)
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4413      	add	r3, r2
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	429a      	cmp	r2, r3
 8002176:	d207      	bcs.n	8002188 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002178:	f006 feaa 	bl	8008ed0 <__errno>
 800217c:	4603      	mov	r3, r0
 800217e:	220c      	movs	r2, #12
 8002180:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002182:	f04f 33ff 	mov.w	r3, #4294967295
 8002186:	e009      	b.n	800219c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002188:	4b08      	ldr	r3, [pc, #32]	@ (80021ac <_sbrk+0x64>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800218e:	4b07      	ldr	r3, [pc, #28]	@ (80021ac <_sbrk+0x64>)
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4413      	add	r3, r2
 8002196:	4a05      	ldr	r2, [pc, #20]	@ (80021ac <_sbrk+0x64>)
 8002198:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800219a:	68fb      	ldr	r3, [r7, #12]
}
 800219c:	4618      	mov	r0, r3
 800219e:	3718      	adds	r7, #24
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20050000 	.word	0x20050000
 80021a8:	00000400 	.word	0x00000400
 80021ac:	20001de0 	.word	0x20001de0
 80021b0:	20005cb8 	.word	0x20005cb8

080021b4 <SystemInit>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
<<<<<<< HEAD
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002334:	4b06      	ldr	r3, [pc, #24]	@ (8002350 <SystemInit+0x20>)
 8002336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800233a:	4a05      	ldr	r2, [pc, #20]	@ (8002350 <SystemInit+0x20>)
 800233c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002340:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
=======
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021b8:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <SystemInit+0x20>)
 80021ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021be:	4a05      	ldr	r2, [pc, #20]	@ (80021d4 <SystemInit+0x20>)
 80021c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
<<<<<<< HEAD
 8002344:	bf00      	nop
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	e000ed00 	.word	0xe000ed00

08002354 <Reset_Handler>:
=======
 80021c8:	bf00      	nop
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	e000ed00 	.word	0xe000ed00

080021d8 <Reset_Handler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
<<<<<<< HEAD
 8002354:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800238c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002358:	f7ff ffea 	bl	8002330 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800235c:	480c      	ldr	r0, [pc, #48]	@ (8002390 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800235e:	490d      	ldr	r1, [pc, #52]	@ (8002394 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002360:	4a0d      	ldr	r2, [pc, #52]	@ (8002398 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002362:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002364:	e002      	b.n	800236c <LoopCopyDataInit>

08002366 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002366:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002368:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800236a:	3304      	adds	r3, #4

0800236c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800236c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800236e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002370:	d3f9      	bcc.n	8002366 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002372:	4a0a      	ldr	r2, [pc, #40]	@ (800239c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002374:	4c0a      	ldr	r4, [pc, #40]	@ (80023a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002376:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002378:	e001      	b.n	800237e <LoopFillZerobss>

0800237a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800237a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800237c:	3204      	adds	r2, #4

0800237e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800237e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002380:	d3fb      	bcc.n	800237a <FillZerobss>
=======
 80021d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002210 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021dc:	f7ff ffea 	bl	80021b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021e0:	480c      	ldr	r0, [pc, #48]	@ (8002214 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021e2:	490d      	ldr	r1, [pc, #52]	@ (8002218 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021e4:	4a0d      	ldr	r2, [pc, #52]	@ (800221c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021e8:	e002      	b.n	80021f0 <LoopCopyDataInit>

080021ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021ee:	3304      	adds	r3, #4

080021f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021f4:	d3f9      	bcc.n	80021ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002220 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021f8:	4c0a      	ldr	r4, [pc, #40]	@ (8002224 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021fc:	e001      	b.n	8002202 <LoopFillZerobss>

080021fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002200:	3204      	adds	r2, #4

08002202 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002202:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002204:	d3fb      	bcc.n	80021fe <FillZerobss>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)


/* Call static constructors */
    bl __libc_init_array
<<<<<<< HEAD
 8002382:	f007 fc4b 	bl	8009c1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002386:	f7fe fdf5 	bl	8000f74 <main>
  bx  lr    
 800238a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800238c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002390:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002394:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8002398:	0800a6b0 	.word	0x0800a6b0
  ldr r2, =_sbss
 800239c:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 80023a0:	20005cdc 	.word	0x20005cdc

080023a4 <ADC_IRQHandler>:
=======
 8002206:	f006 fe69 	bl	8008edc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800220a:	f7fe feb3 	bl	8000f74 <main>
  bx  lr    
 800220e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002210:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002214:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002218:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 800221c:	08009970 	.word	0x08009970
  ldr r2, =_sbss
 8002220:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8002224:	20005cb8 	.word	0x20005cb8

08002228 <ADC_IRQHandler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
<<<<<<< HEAD
 80023a4:	e7fe      	b.n	80023a4 <ADC_IRQHandler>

080023a6 <HAL_Init>:
=======
 8002228:	e7fe      	b.n	8002228 <ADC_IRQHandler>

0800222a <HAL_Init>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
<<<<<<< HEAD
 80023a6:	b580      	push	{r7, lr}
 80023a8:	af00      	add	r7, sp, #0
=======
 800222a:	b580      	push	{r7, lr}
 800222c:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
<<<<<<< HEAD
 80023aa:	2003      	movs	r0, #3
 80023ac:	f000 f8d5 	bl	800255a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023b0:	200f      	movs	r0, #15
 80023b2:	f7ff fedd 	bl	8002170 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023b6:	f7ff fd5f 	bl	8001e78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	4618      	mov	r0, r3
 80023be:	bd80      	pop	{r7, pc}

080023c0 <HAL_IncTick>:
=======
 800222e:	2003      	movs	r0, #3
 8002230:	f000 f8d5 	bl	80023de <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002234:	200f      	movs	r0, #15
 8002236:	f7ff fedd 	bl	8001ff4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800223a:	f7ff fd7f 	bl	8001d3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	bd80      	pop	{r7, pc}

08002244 <HAL_IncTick>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
<<<<<<< HEAD
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023c4:	4b06      	ldr	r3, [pc, #24]	@ (80023e0 <HAL_IncTick+0x20>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	461a      	mov	r2, r3
 80023ca:	4b06      	ldr	r3, [pc, #24]	@ (80023e4 <HAL_IncTick+0x24>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4413      	add	r3, r2
 80023d0:	4a04      	ldr	r2, [pc, #16]	@ (80023e4 <HAL_IncTick+0x24>)
 80023d2:	6013      	str	r3, [r2, #0]
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	20000040 	.word	0x20000040
 80023e4:	20001e08 	.word	0x20001e08

080023e8 <HAL_GetTick>:
=======
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002248:	4b06      	ldr	r3, [pc, #24]	@ (8002264 <HAL_IncTick+0x20>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	461a      	mov	r2, r3
 800224e:	4b06      	ldr	r3, [pc, #24]	@ (8002268 <HAL_IncTick+0x24>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4413      	add	r3, r2
 8002254:	4a04      	ldr	r2, [pc, #16]	@ (8002268 <HAL_IncTick+0x24>)
 8002256:	6013      	str	r3, [r2, #0]
}
 8002258:	bf00      	nop
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	20000040 	.word	0x20000040
 8002268:	20001de4 	.word	0x20001de4

0800226c <HAL_GetTick>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
<<<<<<< HEAD
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  return uwTick;
 80023ec:	4b03      	ldr	r3, [pc, #12]	@ (80023fc <HAL_GetTick+0x14>)
 80023ee:	681b      	ldr	r3, [r3, #0]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	20001e08 	.word	0x20001e08

08002400 <__NVIC_SetPriorityGrouping>:
=======
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  return uwTick;
 8002270:	4b03      	ldr	r3, [pc, #12]	@ (8002280 <HAL_GetTick+0x14>)
 8002272:	681b      	ldr	r3, [r3, #0]
}
 8002274:	4618      	mov	r0, r3
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	20001de4 	.word	0x20001de4

08002284 <__NVIC_SetPriorityGrouping>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
<<<<<<< HEAD
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002410:	4b0b      	ldr	r3, [pc, #44]	@ (8002440 <__NVIC_SetPriorityGrouping+0x40>)
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002416:	68ba      	ldr	r2, [r7, #8]
 8002418:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800241c:	4013      	ands	r3, r2
 800241e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002428:	4b06      	ldr	r3, [pc, #24]	@ (8002444 <__NVIC_SetPriorityGrouping+0x44>)
 800242a:	4313      	orrs	r3, r2
 800242c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800242e:	4a04      	ldr	r2, [pc, #16]	@ (8002440 <__NVIC_SetPriorityGrouping+0x40>)
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	60d3      	str	r3, [r2, #12]
}
 8002434:	bf00      	nop
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	e000ed00 	.word	0xe000ed00
 8002444:	05fa0000 	.word	0x05fa0000

08002448 <__NVIC_GetPriorityGrouping>:
=======
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f003 0307 	and.w	r3, r3, #7
 8002292:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002294:	4b0b      	ldr	r3, [pc, #44]	@ (80022c4 <__NVIC_SetPriorityGrouping+0x40>)
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800229a:	68ba      	ldr	r2, [r7, #8]
 800229c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022a0:	4013      	ands	r3, r2
 80022a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80022ac:	4b06      	ldr	r3, [pc, #24]	@ (80022c8 <__NVIC_SetPriorityGrouping+0x44>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022b2:	4a04      	ldr	r2, [pc, #16]	@ (80022c4 <__NVIC_SetPriorityGrouping+0x40>)
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	60d3      	str	r3, [r2, #12]
}
 80022b8:	bf00      	nop
 80022ba:	3714      	adds	r7, #20
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	e000ed00 	.word	0xe000ed00
 80022c8:	05fa0000 	.word	0x05fa0000

080022cc <__NVIC_GetPriorityGrouping>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
<<<<<<< HEAD
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800244c:	4b04      	ldr	r3, [pc, #16]	@ (8002460 <__NVIC_GetPriorityGrouping+0x18>)
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	0a1b      	lsrs	r3, r3, #8
 8002452:	f003 0307 	and.w	r3, r3, #7
}
 8002456:	4618      	mov	r0, r3
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr
 8002460:	e000ed00 	.word	0xe000ed00

08002464 <__NVIC_EnableIRQ>:
=======
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022d0:	4b04      	ldr	r3, [pc, #16]	@ (80022e4 <__NVIC_GetPriorityGrouping+0x18>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	0a1b      	lsrs	r3, r3, #8
 80022d6:	f003 0307 	and.w	r3, r3, #7
}
 80022da:	4618      	mov	r0, r3
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr
 80022e4:	e000ed00 	.word	0xe000ed00

080022e8 <__NVIC_EnableIRQ>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
<<<<<<< HEAD
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	4603      	mov	r3, r0
 800246c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800246e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002472:	2b00      	cmp	r3, #0
 8002474:	db0b      	blt.n	800248e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002476:	79fb      	ldrb	r3, [r7, #7]
 8002478:	f003 021f 	and.w	r2, r3, #31
 800247c:	4907      	ldr	r1, [pc, #28]	@ (800249c <__NVIC_EnableIRQ+0x38>)
 800247e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002482:	095b      	lsrs	r3, r3, #5
 8002484:	2001      	movs	r0, #1
 8002486:	fa00 f202 	lsl.w	r2, r0, r2
 800248a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	e000e100 	.word	0xe000e100

080024a0 <__NVIC_SetPriority>:
=======
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	db0b      	blt.n	8002312 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022fa:	79fb      	ldrb	r3, [r7, #7]
 80022fc:	f003 021f 	and.w	r2, r3, #31
 8002300:	4907      	ldr	r1, [pc, #28]	@ (8002320 <__NVIC_EnableIRQ+0x38>)
 8002302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002306:	095b      	lsrs	r3, r3, #5
 8002308:	2001      	movs	r0, #1
 800230a:	fa00 f202 	lsl.w	r2, r0, r2
 800230e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002312:	bf00      	nop
 8002314:	370c      	adds	r7, #12
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	e000e100 	.word	0xe000e100

08002324 <__NVIC_SetPriority>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
<<<<<<< HEAD
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4603      	mov	r3, r0
 80024a8:	6039      	str	r1, [r7, #0]
 80024aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	db0a      	blt.n	80024ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	490c      	ldr	r1, [pc, #48]	@ (80024ec <__NVIC_SetPriority+0x4c>)
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	0112      	lsls	r2, r2, #4
 80024c0:	b2d2      	uxtb	r2, r2
 80024c2:	440b      	add	r3, r1
 80024c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
=======
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	6039      	str	r1, [r7, #0]
 800232e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002334:	2b00      	cmp	r3, #0
 8002336:	db0a      	blt.n	800234e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	b2da      	uxtb	r2, r3
 800233c:	490c      	ldr	r1, [pc, #48]	@ (8002370 <__NVIC_SetPriority+0x4c>)
 800233e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002342:	0112      	lsls	r2, r2, #4
 8002344:	b2d2      	uxtb	r2, r2
 8002346:	440b      	add	r3, r1
 8002348:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
<<<<<<< HEAD
 80024c8:	e00a      	b.n	80024e0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	b2da      	uxtb	r2, r3
 80024ce:	4908      	ldr	r1, [pc, #32]	@ (80024f0 <__NVIC_SetPriority+0x50>)
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	f003 030f 	and.w	r3, r3, #15
 80024d6:	3b04      	subs	r3, #4
 80024d8:	0112      	lsls	r2, r2, #4
 80024da:	b2d2      	uxtb	r2, r2
 80024dc:	440b      	add	r3, r1
 80024de:	761a      	strb	r2, [r3, #24]
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	e000e100 	.word	0xe000e100
 80024f0:	e000ed00 	.word	0xe000ed00

080024f4 <NVIC_EncodePriority>:
=======
 800234c:	e00a      	b.n	8002364 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	b2da      	uxtb	r2, r3
 8002352:	4908      	ldr	r1, [pc, #32]	@ (8002374 <__NVIC_SetPriority+0x50>)
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	f003 030f 	and.w	r3, r3, #15
 800235a:	3b04      	subs	r3, #4
 800235c:	0112      	lsls	r2, r2, #4
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	440b      	add	r3, r1
 8002362:	761a      	strb	r2, [r3, #24]
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr
 8002370:	e000e100 	.word	0xe000e100
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <NVIC_EncodePriority>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
<<<<<<< HEAD
 80024f4:	b480      	push	{r7}
 80024f6:	b089      	sub	sp, #36	@ 0x24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	61fb      	str	r3, [r7, #28]
=======
 8002378:	b480      	push	{r7}
 800237a:	b089      	sub	sp, #36	@ 0x24
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f003 0307 	and.w	r3, r3, #7
 800238a:	61fb      	str	r3, [r7, #28]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
<<<<<<< HEAD
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	f1c3 0307 	rsb	r3, r3, #7
 800250e:	2b04      	cmp	r3, #4
 8002510:	bf28      	it	cs
 8002512:	2304      	movcs	r3, #4
 8002514:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	3304      	adds	r3, #4
 800251a:	2b06      	cmp	r3, #6
 800251c:	d902      	bls.n	8002524 <NVIC_EncodePriority+0x30>
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	3b03      	subs	r3, #3
 8002522:	e000      	b.n	8002526 <NVIC_EncodePriority+0x32>
 8002524:	2300      	movs	r3, #0
 8002526:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002528:	f04f 32ff 	mov.w	r2, #4294967295
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	fa02 f303 	lsl.w	r3, r2, r3
 8002532:	43da      	mvns	r2, r3
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	401a      	ands	r2, r3
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800253c:	f04f 31ff 	mov.w	r1, #4294967295
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	fa01 f303 	lsl.w	r3, r1, r3
 8002546:	43d9      	mvns	r1, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800254c:	4313      	orrs	r3, r2
         );
}
 800254e:	4618      	mov	r0, r3
 8002550:	3724      	adds	r7, #36	@ 0x24
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr

0800255a <HAL_NVIC_SetPriorityGrouping>:
=======
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	f1c3 0307 	rsb	r3, r3, #7
 8002392:	2b04      	cmp	r3, #4
 8002394:	bf28      	it	cs
 8002396:	2304      	movcs	r3, #4
 8002398:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	3304      	adds	r3, #4
 800239e:	2b06      	cmp	r3, #6
 80023a0:	d902      	bls.n	80023a8 <NVIC_EncodePriority+0x30>
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	3b03      	subs	r3, #3
 80023a6:	e000      	b.n	80023aa <NVIC_EncodePriority+0x32>
 80023a8:	2300      	movs	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023ac:	f04f 32ff 	mov.w	r2, #4294967295
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43da      	mvns	r2, r3
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	401a      	ands	r2, r3
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023c0:	f04f 31ff 	mov.w	r1, #4294967295
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ca:	43d9      	mvns	r1, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d0:	4313      	orrs	r3, r2
         );
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3724      	adds	r7, #36	@ 0x24
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr

080023de <HAL_NVIC_SetPriorityGrouping>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
<<<<<<< HEAD
 800255a:	b580      	push	{r7, lr}
 800255c:	b082      	sub	sp, #8
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
=======
 80023de:	b580      	push	{r7, lr}
 80023e0:	b082      	sub	sp, #8
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
<<<<<<< HEAD
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f7ff ff4c 	bl	8002400 <__NVIC_SetPriorityGrouping>
}
 8002568:	bf00      	nop
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <HAL_NVIC_SetPriority>:
=======
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7ff ff4c 	bl	8002284 <__NVIC_SetPriorityGrouping>
}
 80023ec:	bf00      	nop
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <HAL_NVIC_SetPriority>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
<<<<<<< HEAD
 8002570:	b580      	push	{r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af00      	add	r7, sp, #0
 8002576:	4603      	mov	r3, r0
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	607a      	str	r2, [r7, #4]
 800257c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800257e:	2300      	movs	r3, #0
 8002580:	617b      	str	r3, [r7, #20]
=======
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b086      	sub	sp, #24
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	607a      	str	r2, [r7, #4]
 8002400:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002402:	2300      	movs	r3, #0
 8002404:	617b      	str	r3, [r7, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
<<<<<<< HEAD
 8002582:	f7ff ff61 	bl	8002448 <__NVIC_GetPriorityGrouping>
 8002586:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	68b9      	ldr	r1, [r7, #8]
 800258c:	6978      	ldr	r0, [r7, #20]
 800258e:	f7ff ffb1 	bl	80024f4 <NVIC_EncodePriority>
 8002592:	4602      	mov	r2, r0
 8002594:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002598:	4611      	mov	r1, r2
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff ff80 	bl	80024a0 <__NVIC_SetPriority>
}
 80025a0:	bf00      	nop
 80025a2:	3718      	adds	r7, #24
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_NVIC_EnableIRQ>:
=======
 8002406:	f7ff ff61 	bl	80022cc <__NVIC_GetPriorityGrouping>
 800240a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	68b9      	ldr	r1, [r7, #8]
 8002410:	6978      	ldr	r0, [r7, #20]
 8002412:	f7ff ffb1 	bl	8002378 <NVIC_EncodePriority>
 8002416:	4602      	mov	r2, r0
 8002418:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800241c:	4611      	mov	r1, r2
 800241e:	4618      	mov	r0, r3
 8002420:	f7ff ff80 	bl	8002324 <__NVIC_SetPriority>
}
 8002424:	bf00      	nop
 8002426:	3718      	adds	r7, #24
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}

0800242c <HAL_NVIC_EnableIRQ>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
<<<<<<< HEAD
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	71fb      	strb	r3, [r7, #7]
=======
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	4603      	mov	r3, r0
 8002434:	71fb      	strb	r3, [r7, #7]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
<<<<<<< HEAD
 80025b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff ff54 	bl	8002464 <__NVIC_EnableIRQ>
}
 80025bc:	bf00      	nop
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <HAL_MPU_Disable>:
=======
 8002436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800243a:	4618      	mov	r0, r3
 800243c:	f7ff ff54 	bl	80022e8 <__NVIC_EnableIRQ>
}
 8002440:	bf00      	nop
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <HAL_MPU_Disable>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
<<<<<<< HEAD
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
=======
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
<<<<<<< HEAD
 80025c8:	f3bf 8f5f 	dmb	sy
}
 80025cc:	bf00      	nop
=======
 800244c:	f3bf 8f5f 	dmb	sy
}
 8002450:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
<<<<<<< HEAD
 80025ce:	4b07      	ldr	r3, [pc, #28]	@ (80025ec <HAL_MPU_Disable+0x28>)
 80025d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d2:	4a06      	ldr	r2, [pc, #24]	@ (80025ec <HAL_MPU_Disable+0x28>)
 80025d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025d8:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80025da:	4b05      	ldr	r3, [pc, #20]	@ (80025f0 <HAL_MPU_Disable+0x2c>)
 80025dc:	2200      	movs	r2, #0
 80025de:	605a      	str	r2, [r3, #4]
}
 80025e0:	bf00      	nop
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	e000ed00 	.word	0xe000ed00
 80025f0:	e000ed90 	.word	0xe000ed90

080025f4 <HAL_MPU_Enable>:
=======
 8002452:	4b07      	ldr	r3, [pc, #28]	@ (8002470 <HAL_MPU_Disable+0x28>)
 8002454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002456:	4a06      	ldr	r2, [pc, #24]	@ (8002470 <HAL_MPU_Disable+0x28>)
 8002458:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800245c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800245e:	4b05      	ldr	r3, [pc, #20]	@ (8002474 <HAL_MPU_Disable+0x2c>)
 8002460:	2200      	movs	r2, #0
 8002462:	605a      	str	r2, [r3, #4]
}
 8002464:	bf00      	nop
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	e000ed00 	.word	0xe000ed00
 8002474:	e000ed90 	.word	0xe000ed90

08002478 <HAL_MPU_Enable>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
<<<<<<< HEAD
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80025fc:	4a0b      	ldr	r2, [pc, #44]	@ (800262c <HAL_MPU_Enable+0x38>)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002606:	4b0a      	ldr	r3, [pc, #40]	@ (8002630 <HAL_MPU_Enable+0x3c>)
 8002608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800260a:	4a09      	ldr	r2, [pc, #36]	@ (8002630 <HAL_MPU_Enable+0x3c>)
 800260c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002610:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002612:	f3bf 8f4f 	dsb	sy
}
 8002616:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002618:	f3bf 8f6f 	isb	sy
}
 800261c:	bf00      	nop
=======
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002480:	4a0b      	ldr	r2, [pc, #44]	@ (80024b0 <HAL_MPU_Enable+0x38>)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f043 0301 	orr.w	r3, r3, #1
 8002488:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800248a:	4b0a      	ldr	r3, [pc, #40]	@ (80024b4 <HAL_MPU_Enable+0x3c>)
 800248c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248e:	4a09      	ldr	r2, [pc, #36]	@ (80024b4 <HAL_MPU_Enable+0x3c>)
 8002490:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002494:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002496:	f3bf 8f4f 	dsb	sy
}
 800249a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800249c:	f3bf 8f6f 	isb	sy
}
 80024a0:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
<<<<<<< HEAD
 800261e:	bf00      	nop
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	e000ed90 	.word	0xe000ed90
 8002630:	e000ed00 	.word	0xe000ed00

08002634 <HAL_MPU_ConfigRegion>:
=======
 80024a2:	bf00      	nop
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	e000ed90 	.word	0xe000ed90
 80024b4:	e000ed00 	.word	0xe000ed00

080024b8 <HAL_MPU_ConfigRegion>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
<<<<<<< HEAD
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
=======
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
<<<<<<< HEAD
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	785a      	ldrb	r2, [r3, #1]
 8002640:	4b1b      	ldr	r3, [pc, #108]	@ (80026b0 <HAL_MPU_ConfigRegion+0x7c>)
 8002642:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002644:	4b1a      	ldr	r3, [pc, #104]	@ (80026b0 <HAL_MPU_ConfigRegion+0x7c>)
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	4a19      	ldr	r2, [pc, #100]	@ (80026b0 <HAL_MPU_ConfigRegion+0x7c>)
 800264a:	f023 0301 	bic.w	r3, r3, #1
 800264e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002650:	4a17      	ldr	r2, [pc, #92]	@ (80026b0 <HAL_MPU_ConfigRegion+0x7c>)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	7b1b      	ldrb	r3, [r3, #12]
 800265c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	7adb      	ldrb	r3, [r3, #11]
 8002662:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002664:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	7a9b      	ldrb	r3, [r3, #10]
 800266a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800266c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	7b5b      	ldrb	r3, [r3, #13]
 8002672:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002674:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	7b9b      	ldrb	r3, [r3, #14]
 800267a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800267c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	7bdb      	ldrb	r3, [r3, #15]
 8002682:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002684:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	7a5b      	ldrb	r3, [r3, #9]
 800268a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800268c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	7a1b      	ldrb	r3, [r3, #8]
 8002692:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002694:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	7812      	ldrb	r2, [r2, #0]
 800269a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800269c:	4a04      	ldr	r2, [pc, #16]	@ (80026b0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800269e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80026a0:	6113      	str	r3, [r2, #16]
}
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	e000ed90 	.word	0xe000ed90

080026b4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e054      	b.n	8002770 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	7f5b      	ldrb	r3, [r3, #29]
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d105      	bne.n	80026dc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f7ff fbf6 	bl	8001ec8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2202      	movs	r2, #2
 80026e0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	791b      	ldrb	r3, [r3, #4]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d10c      	bne.n	8002704 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a22      	ldr	r2, [pc, #136]	@ (8002778 <HAL_CRC_Init+0xc4>)
 80026f0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f022 0218 	bic.w	r2, r2, #24
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	e00c      	b.n	800271e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6899      	ldr	r1, [r3, #8]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	461a      	mov	r2, r3
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f000 f834 	bl	800277c <HAL_CRCEx_Polynomial_Set>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e028      	b.n	8002770 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	795b      	ldrb	r3, [r3, #5]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d105      	bne.n	8002732 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f04f 32ff 	mov.w	r2, #4294967295
 800272e:	611a      	str	r2, [r3, #16]
 8002730:	e004      	b.n	800273c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	6912      	ldr	r2, [r2, #16]
 800273a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	695a      	ldr	r2, [r3, #20]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	430a      	orrs	r2, r1
 8002750:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	699a      	ldr	r2, [r3, #24]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	430a      	orrs	r2, r1
 8002766:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	04c11db7 	.word	0x04c11db7

0800277c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800277c:	b480      	push	{r7}
 800277e:	b087      	sub	sp, #28
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002788:	2300      	movs	r3, #0
 800278a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800278c:	231f      	movs	r3, #31
 800278e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	2b00      	cmp	r3, #0
 8002798:	d102      	bne.n	80027a0 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	75fb      	strb	r3, [r7, #23]
 800279e:	e063      	b.n	8002868 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80027a0:	bf00      	nop
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1e5a      	subs	r2, r3, #1
 80027a6:	613a      	str	r2, [r7, #16]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d009      	beq.n	80027c0 <HAL_CRCEx_Polynomial_Set+0x44>
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	f003 031f 	and.w	r3, r3, #31
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	fa22 f303 	lsr.w	r3, r2, r3
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d0f0      	beq.n	80027a2 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2b18      	cmp	r3, #24
 80027c4:	d846      	bhi.n	8002854 <HAL_CRCEx_Polynomial_Set+0xd8>
 80027c6:	a201      	add	r2, pc, #4	@ (adr r2, 80027cc <HAL_CRCEx_Polynomial_Set+0x50>)
 80027c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027cc:	0800285b 	.word	0x0800285b
 80027d0:	08002855 	.word	0x08002855
 80027d4:	08002855 	.word	0x08002855
 80027d8:	08002855 	.word	0x08002855
 80027dc:	08002855 	.word	0x08002855
 80027e0:	08002855 	.word	0x08002855
 80027e4:	08002855 	.word	0x08002855
 80027e8:	08002855 	.word	0x08002855
 80027ec:	08002849 	.word	0x08002849
 80027f0:	08002855 	.word	0x08002855
 80027f4:	08002855 	.word	0x08002855
 80027f8:	08002855 	.word	0x08002855
 80027fc:	08002855 	.word	0x08002855
 8002800:	08002855 	.word	0x08002855
 8002804:	08002855 	.word	0x08002855
 8002808:	08002855 	.word	0x08002855
 800280c:	0800283d 	.word	0x0800283d
 8002810:	08002855 	.word	0x08002855
 8002814:	08002855 	.word	0x08002855
 8002818:	08002855 	.word	0x08002855
 800281c:	08002855 	.word	0x08002855
 8002820:	08002855 	.word	0x08002855
 8002824:	08002855 	.word	0x08002855
 8002828:	08002855 	.word	0x08002855
 800282c:	08002831 	.word	0x08002831
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	2b06      	cmp	r3, #6
 8002834:	d913      	bls.n	800285e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800283a:	e010      	b.n	800285e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	2b07      	cmp	r3, #7
 8002840:	d90f      	bls.n	8002862 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002846:	e00c      	b.n	8002862 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	2b0f      	cmp	r3, #15
 800284c:	d90b      	bls.n	8002866 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002852:	e008      	b.n	8002866 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	75fb      	strb	r3, [r7, #23]
        break;
 8002858:	e006      	b.n	8002868 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800285a:	bf00      	nop
 800285c:	e004      	b.n	8002868 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800285e:	bf00      	nop
 8002860:	e002      	b.n	8002868 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002862:	bf00      	nop
 8002864:	e000      	b.n	8002868 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002866:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8002868:	7dfb      	ldrb	r3, [r7, #23]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10d      	bne.n	800288a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f023 0118 	bic.w	r1, r3, #24
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	430a      	orrs	r2, r1
 8002888:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800288a:	7dfb      	ldrb	r3, [r7, #23]
}
 800288c:	4618      	mov	r0, r3
 800288e:	371c      	adds	r7, #28
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <HAL_DAC_Init>:
=======
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	785a      	ldrb	r2, [r3, #1]
 80024c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002534 <HAL_MPU_ConfigRegion+0x7c>)
 80024c6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80024c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002534 <HAL_MPU_ConfigRegion+0x7c>)
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	4a19      	ldr	r2, [pc, #100]	@ (8002534 <HAL_MPU_ConfigRegion+0x7c>)
 80024ce:	f023 0301 	bic.w	r3, r3, #1
 80024d2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80024d4:	4a17      	ldr	r2, [pc, #92]	@ (8002534 <HAL_MPU_ConfigRegion+0x7c>)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	7b1b      	ldrb	r3, [r3, #12]
 80024e0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	7adb      	ldrb	r3, [r3, #11]
 80024e6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80024e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	7a9b      	ldrb	r3, [r3, #10]
 80024ee:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80024f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	7b5b      	ldrb	r3, [r3, #13]
 80024f6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80024f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	7b9b      	ldrb	r3, [r3, #14]
 80024fe:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002500:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	7bdb      	ldrb	r3, [r3, #15]
 8002506:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002508:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	7a5b      	ldrb	r3, [r3, #9]
 800250e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002510:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	7a1b      	ldrb	r3, [r3, #8]
 8002516:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002518:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	7812      	ldrb	r2, [r2, #0]
 800251e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002520:	4a04      	ldr	r2, [pc, #16]	@ (8002534 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002522:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002524:	6113      	str	r3, [r2, #16]
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	e000ed90 	.word	0xe000ed90

08002538 <HAL_DAC_Init>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
<<<<<<< HEAD
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d101      	bne.n	80028aa <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e014      	b.n	80028d4 <HAL_DAC_Init+0x3c>
=======
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e014      	b.n	8002574 <HAL_DAC_Init+0x3c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
<<<<<<< HEAD
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	791b      	ldrb	r3, [r3, #4]
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d105      	bne.n	80028c0 <HAL_DAC_Init+0x28>
=======
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	791b      	ldrb	r3, [r3, #4]
 800254e:	b2db      	uxtb	r3, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	d105      	bne.n	8002560 <HAL_DAC_Init+0x28>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
<<<<<<< HEAD
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	715a      	strb	r2, [r3, #5]
=======
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	715a      	strb	r2, [r3, #5]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
<<<<<<< HEAD
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f7ff fb24 	bl	8001f08 <HAL_DAC_MspInit>
=======
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f7ff fc16 	bl	8001d8c <HAL_DAC_MspInit>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
<<<<<<< HEAD
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2202      	movs	r2, #2
 80028c4:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2201      	movs	r2, #1
 80028d0:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <HAL_DAC_Start>:
=======
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2202      	movs	r2, #2
 8002564:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2200      	movs	r2, #0
 800256a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002572:	2300      	movs	r3, #0
}
 8002574:	4618      	mov	r0, r3
 8002576:	3708      	adds	r7, #8
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <HAL_DAC_Start>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
<<<<<<< HEAD
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d101      	bne.n	80028f0 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e046      	b.n	800297e <HAL_DAC_Start+0xa2>
=======
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d101      	bne.n	8002590 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e046      	b.n	800261e <HAL_DAC_Start+0xa2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
<<<<<<< HEAD
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	795b      	ldrb	r3, [r3, #5]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d101      	bne.n	80028fc <HAL_DAC_Start+0x20>
 80028f8:	2302      	movs	r3, #2
 80028fa:	e040      	b.n	800297e <HAL_DAC_Start+0xa2>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2202      	movs	r2, #2
 8002906:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6819      	ldr	r1, [r3, #0]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	f003 0310 	and.w	r3, r3, #16
 8002914:	2201      	movs	r2, #1
 8002916:	409a      	lsls	r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	430a      	orrs	r2, r1
 800291e:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d10f      	bne.n	8002946 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8002930:	2b3c      	cmp	r3, #60	@ 0x3c
 8002932:	d11d      	bne.n	8002970 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f042 0201 	orr.w	r2, r2, #1
 8002942:	605a      	str	r2, [r3, #4]
 8002944:	e014      	b.n	8002970 <HAL_DAC_Start+0x94>
=======
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	795b      	ldrb	r3, [r3, #5]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d101      	bne.n	800259c <HAL_DAC_Start+0x20>
 8002598:	2302      	movs	r3, #2
 800259a:	e040      	b.n	800261e <HAL_DAC_Start+0xa2>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2201      	movs	r2, #1
 80025a0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2202      	movs	r2, #2
 80025a6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6819      	ldr	r1, [r3, #0]
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	f003 0310 	and.w	r3, r3, #16
 80025b4:	2201      	movs	r2, #1
 80025b6:	409a      	lsls	r2, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	430a      	orrs	r2, r1
 80025be:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d10f      	bne.n	80025e6 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 80025d0:	2b3c      	cmp	r3, #60	@ 0x3c
 80025d2:	d11d      	bne.n	8002610 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f042 0201 	orr.w	r2, r2, #1
 80025e2:	605a      	str	r2, [r3, #4]
 80025e4:	e014      	b.n	8002610 <HAL_DAC_Start+0x94>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
<<<<<<< HEAD
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	f003 0310 	and.w	r3, r3, #16
 8002956:	213c      	movs	r1, #60	@ 0x3c
 8002958:	fa01 f303 	lsl.w	r3, r1, r3
 800295c:	429a      	cmp	r2, r3
 800295e:	d107      	bne.n	8002970 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f042 0202 	orr.w	r2, r2, #2
 800296e:	605a      	str	r2, [r3, #4]
=======
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	f003 0310 	and.w	r3, r3, #16
 80025f6:	213c      	movs	r1, #60	@ 0x3c
 80025f8:	fa01 f303 	lsl.w	r3, r1, r3
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d107      	bne.n	8002610 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f042 0202 	orr.w	r2, r2, #2
 800260e:	605a      	str	r2, [r3, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
<<<<<<< HEAD
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2201      	movs	r2, #1
 8002974:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr

0800298a <HAL_DAC_SetValue>:
=======
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr

0800262a <HAL_DAC_SetValue>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
<<<<<<< HEAD
 800298a:	b480      	push	{r7}
 800298c:	b087      	sub	sp, #28
 800298e:	af00      	add	r7, sp, #0
 8002990:	60f8      	str	r0, [r7, #12]
 8002992:	60b9      	str	r1, [r7, #8]
 8002994:	607a      	str	r2, [r7, #4]
 8002996:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d101      	bne.n	80029a6 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e015      	b.n	80029d2 <HAL_DAC_SetValue+0x48>
=======
 800262a:	b480      	push	{r7}
 800262c:	b087      	sub	sp, #28
 800262e:	af00      	add	r7, sp, #0
 8002630:	60f8      	str	r0, [r7, #12]
 8002632:	60b9      	str	r1, [r7, #8]
 8002634:	607a      	str	r2, [r7, #4]
 8002636:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002638:	2300      	movs	r3, #0
 800263a:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d101      	bne.n	8002646 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e015      	b.n	8002672 <HAL_DAC_SetValue+0x48>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
<<<<<<< HEAD
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d105      	bne.n	80029be <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80029b2:	697a      	ldr	r2, [r7, #20]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4413      	add	r3, r2
 80029b8:	3308      	adds	r3, #8
 80029ba:	617b      	str	r3, [r7, #20]
 80029bc:	e004      	b.n	80029c8 <HAL_DAC_SetValue+0x3e>
=======
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d105      	bne.n	800265e <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4413      	add	r3, r2
 8002658:	3308      	adds	r3, #8
 800265a:	617b      	str	r3, [r7, #20]
 800265c:	e004      	b.n	8002668 <HAL_DAC_SetValue+0x3e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
<<<<<<< HEAD
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4413      	add	r3, r2
 80029c4:	3314      	adds	r3, #20
 80029c6:	617b      	str	r3, [r7, #20]
=======
 800265e:	697a      	ldr	r2, [r7, #20]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4413      	add	r3, r2
 8002664:	3314      	adds	r3, #20
 8002666:	617b      	str	r3, [r7, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
<<<<<<< HEAD
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	461a      	mov	r2, r3
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80029d0:	2300      	movs	r3, #0
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	371c      	adds	r7, #28
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <HAL_DAC_ConfigChannel>:
=======
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	461a      	mov	r2, r3
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	371c      	adds	r7, #28
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr

0800267e <HAL_DAC_ConfigChannel>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
<<<<<<< HEAD
 80029de:	b480      	push	{r7}
 80029e0:	b089      	sub	sp, #36	@ 0x24
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	60f8      	str	r0, [r7, #12]
 80029e6:	60b9      	str	r1, [r7, #8]
 80029e8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029ea:	2300      	movs	r3, #0
 80029ec:	77fb      	strb	r3, [r7, #31]
=======
 800267e:	b480      	push	{r7}
 8002680:	b089      	sub	sp, #36	@ 0x24
 8002682:	af00      	add	r7, sp, #0
 8002684:	60f8      	str	r0, [r7, #12]
 8002686:	60b9      	str	r1, [r7, #8]
 8002688:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800268a:	2300      	movs	r3, #0
 800268c:	77fb      	strb	r3, [r7, #31]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
<<<<<<< HEAD
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d002      	beq.n	80029fa <HAL_DAC_ConfigChannel+0x1c>
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e042      	b.n	8002a84 <HAL_DAC_ConfigChannel+0xa6>
=======
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d002      	beq.n	800269a <HAL_DAC_ConfigChannel+0x1c>
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e042      	b.n	8002724 <HAL_DAC_ConfigChannel+0xa6>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
<<<<<<< HEAD
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	795b      	ldrb	r3, [r3, #5]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d101      	bne.n	8002a0a <HAL_DAC_ConfigChannel+0x2c>
 8002a06:	2302      	movs	r3, #2
 8002a08:	e03c      	b.n	8002a84 <HAL_DAC_ConfigChannel+0xa6>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2202      	movs	r2, #2
 8002a14:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f003 0310 	and.w	r3, r3, #16
 8002a24:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	69ba      	ldr	r2, [r7, #24]
 8002a30:	4013      	ands	r3, r2
 8002a32:	61bb      	str	r3, [r7, #24]
=======
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	795b      	ldrb	r3, [r3, #5]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d101      	bne.n	80026aa <HAL_DAC_ConfigChannel+0x2c>
 80026a6:	2302      	movs	r3, #2
 80026a8:	e03c      	b.n	8002724 <HAL_DAC_ConfigChannel+0xa6>
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2201      	movs	r2, #1
 80026ae:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2202      	movs	r2, #2
 80026b4:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f003 0310 	and.w	r3, r3, #16
 80026c4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 80026cc:	43db      	mvns	r3, r3
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	4013      	ands	r3, r2
 80026d2:	61bb      	str	r3, [r7, #24]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
<<<<<<< HEAD
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f003 0310 	and.w	r3, r3, #16
 8002a46:	697a      	ldr	r2, [r7, #20]
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	69ba      	ldr	r2, [r7, #24]
 8002a58:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6819      	ldr	r1, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f003 0310 	and.w	r3, r3, #16
 8002a66:	22c0      	movs	r2, #192	@ 0xc0
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	43da      	mvns	r2, r3
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	400a      	ands	r2, r1
 8002a74:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2201      	movs	r2, #1
 8002a7a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002a82:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3724      	adds	r7, #36	@ 0x24
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <HAL_GPIO_Init>:
=======
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	4313      	orrs	r3, r2
 80026de:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f003 0310 	and.w	r3, r3, #16
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6819      	ldr	r1, [r3, #0]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f003 0310 	and.w	r3, r3, #16
 8002706:	22c0      	movs	r2, #192	@ 0xc0
 8002708:	fa02 f303 	lsl.w	r3, r2, r3
 800270c:	43da      	mvns	r2, r3
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	400a      	ands	r2, r1
 8002714:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2201      	movs	r2, #1
 800271a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2200      	movs	r2, #0
 8002720:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002722:	7ffb      	ldrb	r3, [r7, #31]
}
 8002724:	4618      	mov	r0, r3
 8002726:	3724      	adds	r7, #36	@ 0x24
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <HAL_GPIO_Init>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
<<<<<<< HEAD
 8002a90:	b480      	push	{r7}
 8002a92:	b089      	sub	sp, #36	@ 0x24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	61bb      	str	r3, [r7, #24]
=======
 8002730:	b480      	push	{r7}
 8002732:	b089      	sub	sp, #36	@ 0x24
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800273a:	2300      	movs	r3, #0
 800273c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800273e:	2300      	movs	r3, #0
 8002740:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002742:	2300      	movs	r3, #0
 8002744:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002746:	2300      	movs	r3, #0
 8002748:	61bb      	str	r3, [r7, #24]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
<<<<<<< HEAD
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61fb      	str	r3, [r7, #28]
 8002aae:	e175      	b.n	8002d9c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	f040 8164 	bne.w	8002d96 <HAL_GPIO_Init+0x306>
=======
 800274a:	2300      	movs	r3, #0
 800274c:	61fb      	str	r3, [r7, #28]
 800274e:	e175      	b.n	8002a3c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002750:	2201      	movs	r2, #1
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	697a      	ldr	r2, [r7, #20]
 8002760:	4013      	ands	r3, r2
 8002762:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	429a      	cmp	r2, r3
 800276a:	f040 8164 	bne.w	8002a36 <HAL_GPIO_Init+0x306>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
<<<<<<< HEAD
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f003 0303 	and.w	r3, r3, #3
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d005      	beq.n	8002ae6 <HAL_GPIO_Init+0x56>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f003 0303 	and.w	r3, r3, #3
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d130      	bne.n	8002b48 <HAL_GPIO_Init+0xb8>
=======
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f003 0303 	and.w	r3, r3, #3
 8002776:	2b01      	cmp	r3, #1
 8002778:	d005      	beq.n	8002786 <HAL_GPIO_Init+0x56>
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f003 0303 	and.w	r3, r3, #3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d130      	bne.n	80027e8 <HAL_GPIO_Init+0xb8>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
<<<<<<< HEAD
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	2203      	movs	r2, #3
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	43db      	mvns	r3, r3
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	4013      	ands	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	68da      	ldr	r2, [r3, #12]
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	43db      	mvns	r3, r3
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4013      	ands	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	091b      	lsrs	r3, r3, #4
 8002b32:	f003 0201 	and.w	r2, r3, #1
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f003 0303 	and.w	r3, r3, #3
 8002b50:	2b03      	cmp	r3, #3
 8002b52:	d017      	beq.n	8002b84 <HAL_GPIO_Init+0xf4>
=======
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	2203      	movs	r2, #3
 8002792:	fa02 f303 	lsl.w	r3, r2, r3
 8002796:	43db      	mvns	r3, r3
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	4013      	ands	r3, r2
 800279c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	68da      	ldr	r2, [r3, #12]
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027bc:	2201      	movs	r2, #1
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	43db      	mvns	r3, r3
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	4013      	ands	r3, r2
 80027ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	091b      	lsrs	r3, r3, #4
 80027d2:	f003 0201 	and.w	r2, r3, #1
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4313      	orrs	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 0303 	and.w	r3, r3, #3
 80027f0:	2b03      	cmp	r3, #3
 80027f2:	d017      	beq.n	8002824 <HAL_GPIO_Init+0xf4>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
<<<<<<< HEAD
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	2203      	movs	r2, #3
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	43db      	mvns	r3, r3
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	60da      	str	r2, [r3, #12]
=======
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	2203      	movs	r2, #3
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	43db      	mvns	r3, r3
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	4013      	ands	r3, r2
 800280a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4313      	orrs	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	60da      	str	r2, [r3, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
<<<<<<< HEAD
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f003 0303 	and.w	r3, r3, #3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d123      	bne.n	8002bd8 <HAL_GPIO_Init+0x148>
=======
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 0303 	and.w	r3, r3, #3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d123      	bne.n	8002878 <HAL_GPIO_Init+0x148>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
<<<<<<< HEAD
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	08da      	lsrs	r2, r3, #3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	3208      	adds	r2, #8
 8002b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	f003 0307 	and.w	r3, r3, #7
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	220f      	movs	r2, #15
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	691a      	ldr	r2, [r3, #16]
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	08da      	lsrs	r2, r3, #3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	3208      	adds	r2, #8
 8002bd2:	69b9      	ldr	r1, [r7, #24]
 8002bd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
=======
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	08da      	lsrs	r2, r3, #3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	3208      	adds	r2, #8
 8002838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800283c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	f003 0307 	and.w	r3, r3, #7
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	220f      	movs	r2, #15
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	43db      	mvns	r3, r3
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	4013      	ands	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	691a      	ldr	r2, [r3, #16]
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	fa02 f303 	lsl.w	r3, r2, r3
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	4313      	orrs	r3, r2
 8002868:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	08da      	lsrs	r2, r3, #3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	3208      	adds	r2, #8
 8002872:	69b9      	ldr	r1, [r7, #24]
 8002874:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
<<<<<<< HEAD
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	2203      	movs	r2, #3
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	43db      	mvns	r3, r3
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	4013      	ands	r3, r2
 8002bee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f003 0203 	and.w	r2, r3, #3
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	601a      	str	r2, [r3, #0]
=======
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	2203      	movs	r2, #3
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	43db      	mvns	r3, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4013      	ands	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f003 0203 	and.w	r2, r3, #3
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	005b      	lsls	r3, r3, #1
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
<<<<<<< HEAD
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 80be 	beq.w	8002d96 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c1a:	4b66      	ldr	r3, [pc, #408]	@ (8002db4 <HAL_GPIO_Init+0x324>)
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1e:	4a65      	ldr	r2, [pc, #404]	@ (8002db4 <HAL_GPIO_Init+0x324>)
 8002c20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c24:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c26:	4b63      	ldr	r3, [pc, #396]	@ (8002db4 <HAL_GPIO_Init+0x324>)
 8002c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c2e:	60fb      	str	r3, [r7, #12]
 8002c30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002c32:	4a61      	ldr	r2, [pc, #388]	@ (8002db8 <HAL_GPIO_Init+0x328>)
 8002c34:	69fb      	ldr	r3, [r7, #28]
 8002c36:	089b      	lsrs	r3, r3, #2
 8002c38:	3302      	adds	r3, #2
 8002c3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	f003 0303 	and.w	r3, r3, #3
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	220f      	movs	r2, #15
 8002c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4e:	43db      	mvns	r3, r3
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	4013      	ands	r3, r2
 8002c54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a58      	ldr	r2, [pc, #352]	@ (8002dbc <HAL_GPIO_Init+0x32c>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d037      	beq.n	8002cce <HAL_GPIO_Init+0x23e>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a57      	ldr	r2, [pc, #348]	@ (8002dc0 <HAL_GPIO_Init+0x330>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d031      	beq.n	8002cca <HAL_GPIO_Init+0x23a>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a56      	ldr	r2, [pc, #344]	@ (8002dc4 <HAL_GPIO_Init+0x334>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d02b      	beq.n	8002cc6 <HAL_GPIO_Init+0x236>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a55      	ldr	r2, [pc, #340]	@ (8002dc8 <HAL_GPIO_Init+0x338>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d025      	beq.n	8002cc2 <HAL_GPIO_Init+0x232>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a54      	ldr	r2, [pc, #336]	@ (8002dcc <HAL_GPIO_Init+0x33c>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d01f      	beq.n	8002cbe <HAL_GPIO_Init+0x22e>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a53      	ldr	r2, [pc, #332]	@ (8002dd0 <HAL_GPIO_Init+0x340>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d019      	beq.n	8002cba <HAL_GPIO_Init+0x22a>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a52      	ldr	r2, [pc, #328]	@ (8002dd4 <HAL_GPIO_Init+0x344>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d013      	beq.n	8002cb6 <HAL_GPIO_Init+0x226>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a51      	ldr	r2, [pc, #324]	@ (8002dd8 <HAL_GPIO_Init+0x348>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d00d      	beq.n	8002cb2 <HAL_GPIO_Init+0x222>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a50      	ldr	r2, [pc, #320]	@ (8002ddc <HAL_GPIO_Init+0x34c>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d007      	beq.n	8002cae <HAL_GPIO_Init+0x21e>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a4f      	ldr	r2, [pc, #316]	@ (8002de0 <HAL_GPIO_Init+0x350>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d101      	bne.n	8002caa <HAL_GPIO_Init+0x21a>
 8002ca6:	2309      	movs	r3, #9
 8002ca8:	e012      	b.n	8002cd0 <HAL_GPIO_Init+0x240>
 8002caa:	230a      	movs	r3, #10
 8002cac:	e010      	b.n	8002cd0 <HAL_GPIO_Init+0x240>
 8002cae:	2308      	movs	r3, #8
 8002cb0:	e00e      	b.n	8002cd0 <HAL_GPIO_Init+0x240>
 8002cb2:	2307      	movs	r3, #7
 8002cb4:	e00c      	b.n	8002cd0 <HAL_GPIO_Init+0x240>
 8002cb6:	2306      	movs	r3, #6
 8002cb8:	e00a      	b.n	8002cd0 <HAL_GPIO_Init+0x240>
 8002cba:	2305      	movs	r3, #5
 8002cbc:	e008      	b.n	8002cd0 <HAL_GPIO_Init+0x240>
 8002cbe:	2304      	movs	r3, #4
 8002cc0:	e006      	b.n	8002cd0 <HAL_GPIO_Init+0x240>
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e004      	b.n	8002cd0 <HAL_GPIO_Init+0x240>
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	e002      	b.n	8002cd0 <HAL_GPIO_Init+0x240>
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e000      	b.n	8002cd0 <HAL_GPIO_Init+0x240>
 8002cce:	2300      	movs	r3, #0
 8002cd0:	69fa      	ldr	r2, [r7, #28]
 8002cd2:	f002 0203 	and.w	r2, r2, #3
 8002cd6:	0092      	lsls	r2, r2, #2
 8002cd8:	4093      	lsls	r3, r2
 8002cda:	69ba      	ldr	r2, [r7, #24]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002ce0:	4935      	ldr	r1, [pc, #212]	@ (8002db8 <HAL_GPIO_Init+0x328>)
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	089b      	lsrs	r3, r3, #2
 8002ce6:	3302      	adds	r3, #2
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cee:	4b3d      	ldr	r3, [pc, #244]	@ (8002de4 <HAL_GPIO_Init+0x354>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d12:	4a34      	ldr	r2, [pc, #208]	@ (8002de4 <HAL_GPIO_Init+0x354>)
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d18:	4b32      	ldr	r3, [pc, #200]	@ (8002de4 <HAL_GPIO_Init+0x354>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	43db      	mvns	r3, r3
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	4013      	ands	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d003      	beq.n	8002d3c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d3c:	4a29      	ldr	r2, [pc, #164]	@ (8002de4 <HAL_GPIO_Init+0x354>)
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d42:	4b28      	ldr	r3, [pc, #160]	@ (8002de4 <HAL_GPIO_Init+0x354>)
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	43db      	mvns	r3, r3
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	4013      	ands	r3, r2
 8002d50:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d003      	beq.n	8002d66 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002d5e:	69ba      	ldr	r2, [r7, #24]
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d66:	4a1f      	ldr	r2, [pc, #124]	@ (8002de4 <HAL_GPIO_Init+0x354>)
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8002de4 <HAL_GPIO_Init+0x354>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	43db      	mvns	r3, r3
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d003      	beq.n	8002d90 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d90:	4a14      	ldr	r2, [pc, #80]	@ (8002de4 <HAL_GPIO_Init+0x354>)
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	3301      	adds	r3, #1
 8002d9a:	61fb      	str	r3, [r7, #28]
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	2b0f      	cmp	r3, #15
 8002da0:	f67f ae86 	bls.w	8002ab0 <HAL_GPIO_Init+0x20>
=======
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f000 80be 	beq.w	8002a36 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ba:	4b66      	ldr	r3, [pc, #408]	@ (8002a54 <HAL_GPIO_Init+0x324>)
 80028bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028be:	4a65      	ldr	r2, [pc, #404]	@ (8002a54 <HAL_GPIO_Init+0x324>)
 80028c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80028c6:	4b63      	ldr	r3, [pc, #396]	@ (8002a54 <HAL_GPIO_Init+0x324>)
 80028c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028ce:	60fb      	str	r3, [r7, #12]
 80028d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80028d2:	4a61      	ldr	r2, [pc, #388]	@ (8002a58 <HAL_GPIO_Init+0x328>)
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	089b      	lsrs	r3, r3, #2
 80028d8:	3302      	adds	r3, #2
 80028da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	220f      	movs	r2, #15
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	43db      	mvns	r3, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4013      	ands	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a58      	ldr	r2, [pc, #352]	@ (8002a5c <HAL_GPIO_Init+0x32c>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d037      	beq.n	800296e <HAL_GPIO_Init+0x23e>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a57      	ldr	r2, [pc, #348]	@ (8002a60 <HAL_GPIO_Init+0x330>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d031      	beq.n	800296a <HAL_GPIO_Init+0x23a>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a56      	ldr	r2, [pc, #344]	@ (8002a64 <HAL_GPIO_Init+0x334>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d02b      	beq.n	8002966 <HAL_GPIO_Init+0x236>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a55      	ldr	r2, [pc, #340]	@ (8002a68 <HAL_GPIO_Init+0x338>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d025      	beq.n	8002962 <HAL_GPIO_Init+0x232>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a54      	ldr	r2, [pc, #336]	@ (8002a6c <HAL_GPIO_Init+0x33c>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d01f      	beq.n	800295e <HAL_GPIO_Init+0x22e>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a53      	ldr	r2, [pc, #332]	@ (8002a70 <HAL_GPIO_Init+0x340>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d019      	beq.n	800295a <HAL_GPIO_Init+0x22a>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a52      	ldr	r2, [pc, #328]	@ (8002a74 <HAL_GPIO_Init+0x344>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d013      	beq.n	8002956 <HAL_GPIO_Init+0x226>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a51      	ldr	r2, [pc, #324]	@ (8002a78 <HAL_GPIO_Init+0x348>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d00d      	beq.n	8002952 <HAL_GPIO_Init+0x222>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a50      	ldr	r2, [pc, #320]	@ (8002a7c <HAL_GPIO_Init+0x34c>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d007      	beq.n	800294e <HAL_GPIO_Init+0x21e>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a4f      	ldr	r2, [pc, #316]	@ (8002a80 <HAL_GPIO_Init+0x350>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d101      	bne.n	800294a <HAL_GPIO_Init+0x21a>
 8002946:	2309      	movs	r3, #9
 8002948:	e012      	b.n	8002970 <HAL_GPIO_Init+0x240>
 800294a:	230a      	movs	r3, #10
 800294c:	e010      	b.n	8002970 <HAL_GPIO_Init+0x240>
 800294e:	2308      	movs	r3, #8
 8002950:	e00e      	b.n	8002970 <HAL_GPIO_Init+0x240>
 8002952:	2307      	movs	r3, #7
 8002954:	e00c      	b.n	8002970 <HAL_GPIO_Init+0x240>
 8002956:	2306      	movs	r3, #6
 8002958:	e00a      	b.n	8002970 <HAL_GPIO_Init+0x240>
 800295a:	2305      	movs	r3, #5
 800295c:	e008      	b.n	8002970 <HAL_GPIO_Init+0x240>
 800295e:	2304      	movs	r3, #4
 8002960:	e006      	b.n	8002970 <HAL_GPIO_Init+0x240>
 8002962:	2303      	movs	r3, #3
 8002964:	e004      	b.n	8002970 <HAL_GPIO_Init+0x240>
 8002966:	2302      	movs	r3, #2
 8002968:	e002      	b.n	8002970 <HAL_GPIO_Init+0x240>
 800296a:	2301      	movs	r3, #1
 800296c:	e000      	b.n	8002970 <HAL_GPIO_Init+0x240>
 800296e:	2300      	movs	r3, #0
 8002970:	69fa      	ldr	r2, [r7, #28]
 8002972:	f002 0203 	and.w	r2, r2, #3
 8002976:	0092      	lsls	r2, r2, #2
 8002978:	4093      	lsls	r3, r2
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	4313      	orrs	r3, r2
 800297e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002980:	4935      	ldr	r1, [pc, #212]	@ (8002a58 <HAL_GPIO_Init+0x328>)
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	089b      	lsrs	r3, r3, #2
 8002986:	3302      	adds	r3, #2
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800298e:	4b3d      	ldr	r3, [pc, #244]	@ (8002a84 <HAL_GPIO_Init+0x354>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	43db      	mvns	r3, r3
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	4013      	ands	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d003      	beq.n	80029b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029b2:	4a34      	ldr	r2, [pc, #208]	@ (8002a84 <HAL_GPIO_Init+0x354>)
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029b8:	4b32      	ldr	r3, [pc, #200]	@ (8002a84 <HAL_GPIO_Init+0x354>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	43db      	mvns	r3, r3
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	4013      	ands	r3, r2
 80029c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d003      	beq.n	80029dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	4313      	orrs	r3, r2
 80029da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029dc:	4a29      	ldr	r2, [pc, #164]	@ (8002a84 <HAL_GPIO_Init+0x354>)
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029e2:	4b28      	ldr	r3, [pc, #160]	@ (8002a84 <HAL_GPIO_Init+0x354>)
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	43db      	mvns	r3, r3
 80029ec:	69ba      	ldr	r2, [r7, #24]
 80029ee:	4013      	ands	r3, r2
 80029f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d003      	beq.n	8002a06 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80029fe:	69ba      	ldr	r2, [r7, #24]
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a06:	4a1f      	ldr	r2, [pc, #124]	@ (8002a84 <HAL_GPIO_Init+0x354>)
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8002a84 <HAL_GPIO_Init+0x354>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	43db      	mvns	r3, r3
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d003      	beq.n	8002a30 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a30:	4a14      	ldr	r2, [pc, #80]	@ (8002a84 <HAL_GPIO_Init+0x354>)
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	61fb      	str	r3, [r7, #28]
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	2b0f      	cmp	r3, #15
 8002a40:	f67f ae86 	bls.w	8002750 <HAL_GPIO_Init+0x20>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
    }
  }
}
<<<<<<< HEAD
 8002da4:	bf00      	nop
 8002da6:	bf00      	nop
 8002da8:	3724      	adds	r7, #36	@ 0x24
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	40023800 	.word	0x40023800
 8002db8:	40013800 	.word	0x40013800
 8002dbc:	40020000 	.word	0x40020000
 8002dc0:	40020400 	.word	0x40020400
 8002dc4:	40020800 	.word	0x40020800
 8002dc8:	40020c00 	.word	0x40020c00
 8002dcc:	40021000 	.word	0x40021000
 8002dd0:	40021400 	.word	0x40021400
 8002dd4:	40021800 	.word	0x40021800
 8002dd8:	40021c00 	.word	0x40021c00
 8002ddc:	40022000 	.word	0x40022000
 8002de0:	40022400 	.word	0x40022400
 8002de4:	40013c00 	.word	0x40013c00

08002de8 <HAL_GPIO_WritePin>:
=======
 8002a44:	bf00      	nop
 8002a46:	bf00      	nop
 8002a48:	3724      	adds	r7, #36	@ 0x24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	40023800 	.word	0x40023800
 8002a58:	40013800 	.word	0x40013800
 8002a5c:	40020000 	.word	0x40020000
 8002a60:	40020400 	.word	0x40020400
 8002a64:	40020800 	.word	0x40020800
 8002a68:	40020c00 	.word	0x40020c00
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	40021400 	.word	0x40021400
 8002a74:	40021800 	.word	0x40021800
 8002a78:	40021c00 	.word	0x40021c00
 8002a7c:	40022000 	.word	0x40022000
 8002a80:	40022400 	.word	0x40022400
 8002a84:	40013c00 	.word	0x40013c00

08002a88 <HAL_GPIO_WritePin>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
<<<<<<< HEAD
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	460b      	mov	r3, r1
 8002df2:	807b      	strh	r3, [r7, #2]
 8002df4:	4613      	mov	r3, r2
 8002df6:	707b      	strb	r3, [r7, #1]
=======
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	460b      	mov	r3, r1
 8002a92:	807b      	strh	r3, [r7, #2]
 8002a94:	4613      	mov	r3, r2
 8002a96:	707b      	strb	r3, [r7, #1]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
<<<<<<< HEAD
 8002df8:	787b      	ldrb	r3, [r7, #1]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d003      	beq.n	8002e06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dfe:	887a      	ldrh	r2, [r7, #2]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	619a      	str	r2, [r3, #24]
=======
 8002a98:	787b      	ldrb	r3, [r7, #1]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a9e:	887a      	ldrh	r2, [r7, #2]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	619a      	str	r2, [r3, #24]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
<<<<<<< HEAD
 8002e04:	e003      	b.n	8002e0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002e06:	887b      	ldrh	r3, [r7, #2]
 8002e08:	041a      	lsls	r2, r3, #16
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	619a      	str	r2, [r3, #24]
}
 8002e0e:	bf00      	nop
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
	...

08002e1c <HAL_RCC_OscConfig>:
=======
 8002aa4:	e003      	b.n	8002aae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002aa6:	887b      	ldrh	r3, [r7, #2]
 8002aa8:	041a      	lsls	r2, r3, #16
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	619a      	str	r2, [r3, #24]
}
 8002aae:	bf00      	nop
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
	...

08002abc <HAL_RCC_OscConfig>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
<<<<<<< HEAD
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002e24:	2300      	movs	r3, #0
 8002e26:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e291      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
=======
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e291      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
<<<<<<< HEAD
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f000 8087 	beq.w	8002f4e <HAL_RCC_OscConfig+0x132>
=======
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f000 8087 	beq.w	8002bee <HAL_RCC_OscConfig+0x132>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
<<<<<<< HEAD
 8002e40:	4b96      	ldr	r3, [pc, #600]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f003 030c 	and.w	r3, r3, #12
 8002e48:	2b04      	cmp	r3, #4
 8002e4a:	d00c      	beq.n	8002e66 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e4c:	4b93      	ldr	r3, [pc, #588]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 030c 	and.w	r3, r3, #12
 8002e54:	2b08      	cmp	r3, #8
 8002e56:	d112      	bne.n	8002e7e <HAL_RCC_OscConfig+0x62>
 8002e58:	4b90      	ldr	r3, [pc, #576]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e64:	d10b      	bne.n	8002e7e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e66:	4b8d      	ldr	r3, [pc, #564]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d06c      	beq.n	8002f4c <HAL_RCC_OscConfig+0x130>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d168      	bne.n	8002f4c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e26b      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
=======
 8002ae0:	4b96      	ldr	r3, [pc, #600]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f003 030c 	and.w	r3, r3, #12
 8002ae8:	2b04      	cmp	r3, #4
 8002aea:	d00c      	beq.n	8002b06 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002aec:	4b93      	ldr	r3, [pc, #588]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f003 030c 	and.w	r3, r3, #12
 8002af4:	2b08      	cmp	r3, #8
 8002af6:	d112      	bne.n	8002b1e <HAL_RCC_OscConfig+0x62>
 8002af8:	4b90      	ldr	r3, [pc, #576]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b04:	d10b      	bne.n	8002b1e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b06:	4b8d      	ldr	r3, [pc, #564]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d06c      	beq.n	8002bec <HAL_RCC_OscConfig+0x130>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d168      	bne.n	8002bec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e26b      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
<<<<<<< HEAD
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e86:	d106      	bne.n	8002e96 <HAL_RCC_OscConfig+0x7a>
 8002e88:	4b84      	ldr	r3, [pc, #528]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a83      	ldr	r2, [pc, #524]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002e8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e92:	6013      	str	r3, [r2, #0]
 8002e94:	e02e      	b.n	8002ef4 <HAL_RCC_OscConfig+0xd8>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d10c      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x9c>
 8002e9e:	4b7f      	ldr	r3, [pc, #508]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a7e      	ldr	r2, [pc, #504]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002ea4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ea8:	6013      	str	r3, [r2, #0]
 8002eaa:	4b7c      	ldr	r3, [pc, #496]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a7b      	ldr	r2, [pc, #492]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002eb0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002eb4:	6013      	str	r3, [r2, #0]
 8002eb6:	e01d      	b.n	8002ef4 <HAL_RCC_OscConfig+0xd8>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ec0:	d10c      	bne.n	8002edc <HAL_RCC_OscConfig+0xc0>
 8002ec2:	4b76      	ldr	r3, [pc, #472]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a75      	ldr	r2, [pc, #468]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002ec8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ecc:	6013      	str	r3, [r2, #0]
 8002ece:	4b73      	ldr	r3, [pc, #460]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a72      	ldr	r2, [pc, #456]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002ed4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ed8:	6013      	str	r3, [r2, #0]
 8002eda:	e00b      	b.n	8002ef4 <HAL_RCC_OscConfig+0xd8>
 8002edc:	4b6f      	ldr	r3, [pc, #444]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a6e      	ldr	r2, [pc, #440]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002ee2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ee6:	6013      	str	r3, [r2, #0]
 8002ee8:	4b6c      	ldr	r3, [pc, #432]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a6b      	ldr	r2, [pc, #428]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002eee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ef2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d013      	beq.n	8002f24 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002efc:	f7ff fa74 	bl	80023e8 <HAL_GetTick>
 8002f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f02:	e008      	b.n	8002f16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f04:	f7ff fa70 	bl	80023e8 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	2b64      	cmp	r3, #100	@ 0x64
 8002f10:	d901      	bls.n	8002f16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e21f      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f16:	4b61      	ldr	r3, [pc, #388]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d0f0      	beq.n	8002f04 <HAL_RCC_OscConfig+0xe8>
 8002f22:	e014      	b.n	8002f4e <HAL_RCC_OscConfig+0x132>
=======
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b26:	d106      	bne.n	8002b36 <HAL_RCC_OscConfig+0x7a>
 8002b28:	4b84      	ldr	r3, [pc, #528]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a83      	ldr	r2, [pc, #524]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b32:	6013      	str	r3, [r2, #0]
 8002b34:	e02e      	b.n	8002b94 <HAL_RCC_OscConfig+0xd8>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d10c      	bne.n	8002b58 <HAL_RCC_OscConfig+0x9c>
 8002b3e:	4b7f      	ldr	r3, [pc, #508]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a7e      	ldr	r2, [pc, #504]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b48:	6013      	str	r3, [r2, #0]
 8002b4a:	4b7c      	ldr	r3, [pc, #496]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a7b      	ldr	r2, [pc, #492]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b50:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b54:	6013      	str	r3, [r2, #0]
 8002b56:	e01d      	b.n	8002b94 <HAL_RCC_OscConfig+0xd8>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b60:	d10c      	bne.n	8002b7c <HAL_RCC_OscConfig+0xc0>
 8002b62:	4b76      	ldr	r3, [pc, #472]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a75      	ldr	r2, [pc, #468]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b6c:	6013      	str	r3, [r2, #0]
 8002b6e:	4b73      	ldr	r3, [pc, #460]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a72      	ldr	r2, [pc, #456]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b78:	6013      	str	r3, [r2, #0]
 8002b7a:	e00b      	b.n	8002b94 <HAL_RCC_OscConfig+0xd8>
 8002b7c:	4b6f      	ldr	r3, [pc, #444]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a6e      	ldr	r2, [pc, #440]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b86:	6013      	str	r3, [r2, #0]
 8002b88:	4b6c      	ldr	r3, [pc, #432]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a6b      	ldr	r2, [pc, #428]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002b8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d013      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b9c:	f7ff fb66 	bl	800226c <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ba4:	f7ff fb62 	bl	800226c <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b64      	cmp	r3, #100	@ 0x64
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e21f      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb6:	4b61      	ldr	r3, [pc, #388]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d0f0      	beq.n	8002ba4 <HAL_RCC_OscConfig+0xe8>
 8002bc2:	e014      	b.n	8002bee <HAL_RCC_OscConfig+0x132>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
<<<<<<< HEAD
 8002f24:	f7ff fa60 	bl	80023e8 <HAL_GetTick>
 8002f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f2a:	e008      	b.n	8002f3e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f2c:	f7ff fa5c 	bl	80023e8 <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	2b64      	cmp	r3, #100	@ 0x64
 8002f38:	d901      	bls.n	8002f3e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e20b      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f3e:	4b57      	ldr	r3, [pc, #348]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d1f0      	bne.n	8002f2c <HAL_RCC_OscConfig+0x110>
 8002f4a:	e000      	b.n	8002f4e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f4c:	bf00      	nop
=======
 8002bc4:	f7ff fb52 	bl	800226c <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bcc:	f7ff fb4e 	bl	800226c <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b64      	cmp	r3, #100	@ 0x64
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e20b      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bde:	4b57      	ldr	r3, [pc, #348]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1f0      	bne.n	8002bcc <HAL_RCC_OscConfig+0x110>
 8002bea:	e000      	b.n	8002bee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bec:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
<<<<<<< HEAD
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d069      	beq.n	800302e <HAL_RCC_OscConfig+0x212>
=======
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d069      	beq.n	8002cce <HAL_RCC_OscConfig+0x212>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
<<<<<<< HEAD
 8002f5a:	4b50      	ldr	r3, [pc, #320]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 030c 	and.w	r3, r3, #12
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00b      	beq.n	8002f7e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f66:	4b4d      	ldr	r3, [pc, #308]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f003 030c 	and.w	r3, r3, #12
 8002f6e:	2b08      	cmp	r3, #8
 8002f70:	d11c      	bne.n	8002fac <HAL_RCC_OscConfig+0x190>
 8002f72:	4b4a      	ldr	r3, [pc, #296]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d116      	bne.n	8002fac <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f7e:	4b47      	ldr	r3, [pc, #284]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d005      	beq.n	8002f96 <HAL_RCC_OscConfig+0x17a>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d001      	beq.n	8002f96 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e1df      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
=======
 8002bfa:	4b50      	ldr	r3, [pc, #320]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f003 030c 	and.w	r3, r3, #12
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d00b      	beq.n	8002c1e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c06:	4b4d      	ldr	r3, [pc, #308]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 030c 	and.w	r3, r3, #12
 8002c0e:	2b08      	cmp	r3, #8
 8002c10:	d11c      	bne.n	8002c4c <HAL_RCC_OscConfig+0x190>
 8002c12:	4b4a      	ldr	r3, [pc, #296]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d116      	bne.n	8002c4c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c1e:	4b47      	ldr	r3, [pc, #284]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d005      	beq.n	8002c36 <HAL_RCC_OscConfig+0x17a>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d001      	beq.n	8002c36 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e1df      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< HEAD
 8002f96:	4b41      	ldr	r3, [pc, #260]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	493d      	ldr	r1, [pc, #244]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002faa:	e040      	b.n	800302e <HAL_RCC_OscConfig+0x212>
=======
 8002c36:	4b41      	ldr	r3, [pc, #260]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	493d      	ldr	r1, [pc, #244]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c4a:	e040      	b.n	8002cce <HAL_RCC_OscConfig+0x212>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
<<<<<<< HEAD
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d023      	beq.n	8002ffc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fb4:	4b39      	ldr	r3, [pc, #228]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a38      	ldr	r2, [pc, #224]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002fba:	f043 0301 	orr.w	r3, r3, #1
 8002fbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc0:	f7ff fa12 	bl	80023e8 <HAL_GetTick>
 8002fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fc6:	e008      	b.n	8002fda <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fc8:	f7ff fa0e 	bl	80023e8 <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d901      	bls.n	8002fda <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e1bd      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fda:	4b30      	ldr	r3, [pc, #192]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d0f0      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x1ac>
=======
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d023      	beq.n	8002c9c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c54:	4b39      	ldr	r3, [pc, #228]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a38      	ldr	r2, [pc, #224]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002c5a:	f043 0301 	orr.w	r3, r3, #1
 8002c5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c60:	f7ff fb04 	bl	800226c <HAL_GetTick>
 8002c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c66:	e008      	b.n	8002c7a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c68:	f7ff fb00 	bl	800226c <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d901      	bls.n	8002c7a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	e1bd      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c7a:	4b30      	ldr	r3, [pc, #192]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0302 	and.w	r3, r3, #2
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d0f0      	beq.n	8002c68 <HAL_RCC_OscConfig+0x1ac>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< HEAD
 8002fe6:	4b2d      	ldr	r3, [pc, #180]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	691b      	ldr	r3, [r3, #16]
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	4929      	ldr	r1, [pc, #164]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	600b      	str	r3, [r1, #0]
 8002ffa:	e018      	b.n	800302e <HAL_RCC_OscConfig+0x212>
=======
 8002c86:	4b2d      	ldr	r3, [pc, #180]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	00db      	lsls	r3, r3, #3
 8002c94:	4929      	ldr	r1, [pc, #164]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	600b      	str	r3, [r1, #0]
 8002c9a:	e018      	b.n	8002cce <HAL_RCC_OscConfig+0x212>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
<<<<<<< HEAD
 8002ffc:	4b27      	ldr	r3, [pc, #156]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a26      	ldr	r2, [pc, #152]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8003002:	f023 0301 	bic.w	r3, r3, #1
 8003006:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003008:	f7ff f9ee 	bl	80023e8 <HAL_GetTick>
 800300c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800300e:	e008      	b.n	8003022 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003010:	f7ff f9ea 	bl	80023e8 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b02      	cmp	r3, #2
 800301c:	d901      	bls.n	8003022 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e199      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003022:	4b1e      	ldr	r3, [pc, #120]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d1f0      	bne.n	8003010 <HAL_RCC_OscConfig+0x1f4>
=======
 8002c9c:	4b27      	ldr	r3, [pc, #156]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a26      	ldr	r2, [pc, #152]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002ca2:	f023 0301 	bic.w	r3, r3, #1
 8002ca6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca8:	f7ff fae0 	bl	800226c <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cae:	e008      	b.n	8002cc2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cb0:	f7ff fadc 	bl	800226c <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e199      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cc2:	4b1e      	ldr	r3, [pc, #120]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d1f0      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x1f4>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
<<<<<<< HEAD
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0308 	and.w	r3, r3, #8
 8003036:	2b00      	cmp	r3, #0
 8003038:	d038      	beq.n	80030ac <HAL_RCC_OscConfig+0x290>
=======
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0308 	and.w	r3, r3, #8
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d038      	beq.n	8002d4c <HAL_RCC_OscConfig+0x290>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
<<<<<<< HEAD
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d019      	beq.n	8003076 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003042:	4b16      	ldr	r3, [pc, #88]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8003044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003046:	4a15      	ldr	r2, [pc, #84]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8003048:	f043 0301 	orr.w	r3, r3, #1
 800304c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800304e:	f7ff f9cb 	bl	80023e8 <HAL_GetTick>
 8003052:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003054:	e008      	b.n	8003068 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003056:	f7ff f9c7 	bl	80023e8 <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e176      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003068:	4b0c      	ldr	r3, [pc, #48]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 800306a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800306c:	f003 0302 	and.w	r3, r3, #2
 8003070:	2b00      	cmp	r3, #0
 8003072:	d0f0      	beq.n	8003056 <HAL_RCC_OscConfig+0x23a>
 8003074:	e01a      	b.n	80030ac <HAL_RCC_OscConfig+0x290>
=======
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	695b      	ldr	r3, [r3, #20]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d019      	beq.n	8002d16 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ce2:	4b16      	ldr	r3, [pc, #88]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002ce4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ce6:	4a15      	ldr	r2, [pc, #84]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002ce8:	f043 0301 	orr.w	r3, r3, #1
 8002cec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cee:	f7ff fabd 	bl	800226c <HAL_GetTick>
 8002cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf4:	e008      	b.n	8002d08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cf6:	f7ff fab9 	bl	800226c <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e176      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d08:	4b0c      	ldr	r3, [pc, #48]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002d0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d0f0      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x23a>
 8002d14:	e01a      	b.n	8002d4c <HAL_RCC_OscConfig+0x290>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
<<<<<<< HEAD
 8003076:	4b09      	ldr	r3, [pc, #36]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 8003078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800307a:	4a08      	ldr	r2, [pc, #32]	@ (800309c <HAL_RCC_OscConfig+0x280>)
 800307c:	f023 0301 	bic.w	r3, r3, #1
 8003080:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003082:	f7ff f9b1 	bl	80023e8 <HAL_GetTick>
 8003086:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003088:	e00a      	b.n	80030a0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800308a:	f7ff f9ad 	bl	80023e8 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	2b02      	cmp	r3, #2
 8003096:	d903      	bls.n	80030a0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e15c      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
 800309c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030a0:	4b91      	ldr	r3, [pc, #580]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 80030a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1ee      	bne.n	800308a <HAL_RCC_OscConfig+0x26e>
=======
 8002d16:	4b09      	ldr	r3, [pc, #36]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002d18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d1a:	4a08      	ldr	r2, [pc, #32]	@ (8002d3c <HAL_RCC_OscConfig+0x280>)
 8002d1c:	f023 0301 	bic.w	r3, r3, #1
 8002d20:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d22:	f7ff faa3 	bl	800226c <HAL_GetTick>
 8002d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d28:	e00a      	b.n	8002d40 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d2a:	f7ff fa9f 	bl	800226c <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d903      	bls.n	8002d40 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e15c      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
 8002d3c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d40:	4b91      	ldr	r3, [pc, #580]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002d42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d44:	f003 0302 	and.w	r3, r3, #2
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1ee      	bne.n	8002d2a <HAL_RCC_OscConfig+0x26e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
<<<<<<< HEAD
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 80a4 	beq.w	8003202 <HAL_RCC_OscConfig+0x3e6>
=======
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0304 	and.w	r3, r3, #4
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f000 80a4 	beq.w	8002ea2 <HAL_RCC_OscConfig+0x3e6>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
<<<<<<< HEAD
 80030ba:	4b8b      	ldr	r3, [pc, #556]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 80030bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10d      	bne.n	80030e2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80030c6:	4b88      	ldr	r3, [pc, #544]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 80030c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ca:	4a87      	ldr	r2, [pc, #540]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 80030cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80030d2:	4b85      	ldr	r3, [pc, #532]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 80030d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030da:	60bb      	str	r3, [r7, #8]
 80030dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030de:	2301      	movs	r3, #1
 80030e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030e2:	4b82      	ldr	r3, [pc, #520]	@ (80032ec <HAL_RCC_OscConfig+0x4d0>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d118      	bne.n	8003120 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80030ee:	4b7f      	ldr	r3, [pc, #508]	@ (80032ec <HAL_RCC_OscConfig+0x4d0>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a7e      	ldr	r2, [pc, #504]	@ (80032ec <HAL_RCC_OscConfig+0x4d0>)
 80030f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030fa:	f7ff f975 	bl	80023e8 <HAL_GetTick>
 80030fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003100:	e008      	b.n	8003114 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003102:	f7ff f971 	bl	80023e8 <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	2b64      	cmp	r3, #100	@ 0x64
 800310e:	d901      	bls.n	8003114 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e120      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003114:	4b75      	ldr	r3, [pc, #468]	@ (80032ec <HAL_RCC_OscConfig+0x4d0>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800311c:	2b00      	cmp	r3, #0
 800311e:	d0f0      	beq.n	8003102 <HAL_RCC_OscConfig+0x2e6>
=======
 8002d5a:	4b8b      	ldr	r3, [pc, #556]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d10d      	bne.n	8002d82 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d66:	4b88      	ldr	r3, [pc, #544]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6a:	4a87      	ldr	r2, [pc, #540]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002d6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d72:	4b85      	ldr	r3, [pc, #532]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d7a:	60bb      	str	r3, [r7, #8]
 8002d7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d82:	4b82      	ldr	r3, [pc, #520]	@ (8002f8c <HAL_RCC_OscConfig+0x4d0>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d118      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002d8e:	4b7f      	ldr	r3, [pc, #508]	@ (8002f8c <HAL_RCC_OscConfig+0x4d0>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a7e      	ldr	r2, [pc, #504]	@ (8002f8c <HAL_RCC_OscConfig+0x4d0>)
 8002d94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d9a:	f7ff fa67 	bl	800226c <HAL_GetTick>
 8002d9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002da0:	e008      	b.n	8002db4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002da2:	f7ff fa63 	bl	800226c <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	2b64      	cmp	r3, #100	@ 0x64
 8002dae:	d901      	bls.n	8002db4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e120      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002db4:	4b75      	ldr	r3, [pc, #468]	@ (8002f8c <HAL_RCC_OscConfig+0x4d0>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d0f0      	beq.n	8002da2 <HAL_RCC_OscConfig+0x2e6>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
<<<<<<< HEAD
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d106      	bne.n	8003136 <HAL_RCC_OscConfig+0x31a>
 8003128:	4b6f      	ldr	r3, [pc, #444]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 800312a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800312c:	4a6e      	ldr	r2, [pc, #440]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 800312e:	f043 0301 	orr.w	r3, r3, #1
 8003132:	6713      	str	r3, [r2, #112]	@ 0x70
 8003134:	e02d      	b.n	8003192 <HAL_RCC_OscConfig+0x376>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d10c      	bne.n	8003158 <HAL_RCC_OscConfig+0x33c>
 800313e:	4b6a      	ldr	r3, [pc, #424]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 8003140:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003142:	4a69      	ldr	r2, [pc, #420]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 8003144:	f023 0301 	bic.w	r3, r3, #1
 8003148:	6713      	str	r3, [r2, #112]	@ 0x70
 800314a:	4b67      	ldr	r3, [pc, #412]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 800314c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800314e:	4a66      	ldr	r2, [pc, #408]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 8003150:	f023 0304 	bic.w	r3, r3, #4
 8003154:	6713      	str	r3, [r2, #112]	@ 0x70
 8003156:	e01c      	b.n	8003192 <HAL_RCC_OscConfig+0x376>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	2b05      	cmp	r3, #5
 800315e:	d10c      	bne.n	800317a <HAL_RCC_OscConfig+0x35e>
 8003160:	4b61      	ldr	r3, [pc, #388]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 8003162:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003164:	4a60      	ldr	r2, [pc, #384]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 8003166:	f043 0304 	orr.w	r3, r3, #4
 800316a:	6713      	str	r3, [r2, #112]	@ 0x70
 800316c:	4b5e      	ldr	r3, [pc, #376]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 800316e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003170:	4a5d      	ldr	r2, [pc, #372]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 8003172:	f043 0301 	orr.w	r3, r3, #1
 8003176:	6713      	str	r3, [r2, #112]	@ 0x70
 8003178:	e00b      	b.n	8003192 <HAL_RCC_OscConfig+0x376>
 800317a:	4b5b      	ldr	r3, [pc, #364]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 800317c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800317e:	4a5a      	ldr	r2, [pc, #360]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 8003180:	f023 0301 	bic.w	r3, r3, #1
 8003184:	6713      	str	r3, [r2, #112]	@ 0x70
 8003186:	4b58      	ldr	r3, [pc, #352]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 8003188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800318a:	4a57      	ldr	r2, [pc, #348]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 800318c:	f023 0304 	bic.w	r3, r3, #4
 8003190:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d015      	beq.n	80031c6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800319a:	f7ff f925 	bl	80023e8 <HAL_GetTick>
 800319e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031a0:	e00a      	b.n	80031b8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031a2:	f7ff f921 	bl	80023e8 <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d901      	bls.n	80031b8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80031b4:	2303      	movs	r3, #3
 80031b6:	e0ce      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031b8:	4b4b      	ldr	r3, [pc, #300]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 80031ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031bc:	f003 0302 	and.w	r3, r3, #2
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d0ee      	beq.n	80031a2 <HAL_RCC_OscConfig+0x386>
 80031c4:	e014      	b.n	80031f0 <HAL_RCC_OscConfig+0x3d4>
=======
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d106      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x31a>
 8002dc8:	4b6f      	ldr	r3, [pc, #444]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dcc:	4a6e      	ldr	r2, [pc, #440]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002dce:	f043 0301 	orr.w	r3, r3, #1
 8002dd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dd4:	e02d      	b.n	8002e32 <HAL_RCC_OscConfig+0x376>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10c      	bne.n	8002df8 <HAL_RCC_OscConfig+0x33c>
 8002dde:	4b6a      	ldr	r3, [pc, #424]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002de0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de2:	4a69      	ldr	r2, [pc, #420]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002de4:	f023 0301 	bic.w	r3, r3, #1
 8002de8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dea:	4b67      	ldr	r3, [pc, #412]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002dec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dee:	4a66      	ldr	r2, [pc, #408]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002df0:	f023 0304 	bic.w	r3, r3, #4
 8002df4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002df6:	e01c      	b.n	8002e32 <HAL_RCC_OscConfig+0x376>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	2b05      	cmp	r3, #5
 8002dfe:	d10c      	bne.n	8002e1a <HAL_RCC_OscConfig+0x35e>
 8002e00:	4b61      	ldr	r3, [pc, #388]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002e02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e04:	4a60      	ldr	r2, [pc, #384]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002e06:	f043 0304 	orr.w	r3, r3, #4
 8002e0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e0c:	4b5e      	ldr	r3, [pc, #376]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002e0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e10:	4a5d      	ldr	r2, [pc, #372]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002e12:	f043 0301 	orr.w	r3, r3, #1
 8002e16:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e18:	e00b      	b.n	8002e32 <HAL_RCC_OscConfig+0x376>
 8002e1a:	4b5b      	ldr	r3, [pc, #364]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002e1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e1e:	4a5a      	ldr	r2, [pc, #360]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002e20:	f023 0301 	bic.w	r3, r3, #1
 8002e24:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e26:	4b58      	ldr	r3, [pc, #352]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002e28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e2a:	4a57      	ldr	r2, [pc, #348]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002e2c:	f023 0304 	bic.w	r3, r3, #4
 8002e30:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d015      	beq.n	8002e66 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e3a:	f7ff fa17 	bl	800226c <HAL_GetTick>
 8002e3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e40:	e00a      	b.n	8002e58 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e42:	f7ff fa13 	bl	800226c <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e0ce      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e58:	4b4b      	ldr	r3, [pc, #300]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002e5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e5c:	f003 0302 	and.w	r3, r3, #2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d0ee      	beq.n	8002e42 <HAL_RCC_OscConfig+0x386>
 8002e64:	e014      	b.n	8002e90 <HAL_RCC_OscConfig+0x3d4>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
<<<<<<< HEAD
 80031c6:	f7ff f90f 	bl	80023e8 <HAL_GetTick>
 80031ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031cc:	e00a      	b.n	80031e4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ce:	f7ff f90b 	bl	80023e8 <HAL_GetTick>
 80031d2:	4602      	mov	r2, r0
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031dc:	4293      	cmp	r3, r2
 80031de:	d901      	bls.n	80031e4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e0b8      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031e4:	4b40      	ldr	r3, [pc, #256]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 80031e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d1ee      	bne.n	80031ce <HAL_RCC_OscConfig+0x3b2>
=======
 8002e66:	f7ff fa01 	bl	800226c <HAL_GetTick>
 8002e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e6c:	e00a      	b.n	8002e84 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6e:	f7ff f9fd 	bl	800226c <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d901      	bls.n	8002e84 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e0b8      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e84:	4b40      	ldr	r3, [pc, #256]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002e86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1ee      	bne.n	8002e6e <HAL_RCC_OscConfig+0x3b2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
<<<<<<< HEAD
 80031f0:	7dfb      	ldrb	r3, [r7, #23]
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d105      	bne.n	8003202 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031f6:	4b3c      	ldr	r3, [pc, #240]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 80031f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fa:	4a3b      	ldr	r2, [pc, #236]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 80031fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003200:	6413      	str	r3, [r2, #64]	@ 0x40
=======
 8002e90:	7dfb      	ldrb	r3, [r7, #23]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d105      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e96:	4b3c      	ldr	r3, [pc, #240]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9a:	4a3b      	ldr	r2, [pc, #236]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002e9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ea0:	6413      	str	r3, [r2, #64]	@ 0x40
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
<<<<<<< HEAD
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	2b00      	cmp	r3, #0
 8003208:	f000 80a4 	beq.w	8003354 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800320c:	4b36      	ldr	r3, [pc, #216]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f003 030c 	and.w	r3, r3, #12
 8003214:	2b08      	cmp	r3, #8
 8003216:	d06b      	beq.n	80032f0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	2b02      	cmp	r3, #2
 800321e:	d149      	bne.n	80032b4 <HAL_RCC_OscConfig+0x498>
=======
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	699b      	ldr	r3, [r3, #24]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	f000 80a4 	beq.w	8002ff4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eac:	4b36      	ldr	r3, [pc, #216]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f003 030c 	and.w	r3, r3, #12
 8002eb4:	2b08      	cmp	r3, #8
 8002eb6:	d06b      	beq.n	8002f90 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	699b      	ldr	r3, [r3, #24]
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d149      	bne.n	8002f54 <HAL_RCC_OscConfig+0x498>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< HEAD
 8003220:	4b31      	ldr	r3, [pc, #196]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a30      	ldr	r2, [pc, #192]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 8003226:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800322a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800322c:	f7ff f8dc 	bl	80023e8 <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003232:	e008      	b.n	8003246 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003234:	f7ff f8d8 	bl	80023e8 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b02      	cmp	r3, #2
 8003240:	d901      	bls.n	8003246 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e087      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003246:	4b28      	ldr	r3, [pc, #160]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1f0      	bne.n	8003234 <HAL_RCC_OscConfig+0x418>
=======
 8002ec0:	4b31      	ldr	r3, [pc, #196]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a30      	ldr	r2, [pc, #192]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002ec6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002eca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ecc:	f7ff f9ce 	bl	800226c <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ed2:	e008      	b.n	8002ee6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed4:	f7ff f9ca 	bl	800226c <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e087      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ee6:	4b28      	ldr	r3, [pc, #160]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1f0      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x418>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
<<<<<<< HEAD
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	69da      	ldr	r2, [r3, #28]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a1b      	ldr	r3, [r3, #32]
 800325a:	431a      	orrs	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003260:	019b      	lsls	r3, r3, #6
 8003262:	431a      	orrs	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003268:	085b      	lsrs	r3, r3, #1
 800326a:	3b01      	subs	r3, #1
 800326c:	041b      	lsls	r3, r3, #16
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003274:	061b      	lsls	r3, r3, #24
 8003276:	4313      	orrs	r3, r2
 8003278:	4a1b      	ldr	r2, [pc, #108]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 800327a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800327e:	6053      	str	r3, [r2, #4]
=======
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	69da      	ldr	r2, [r3, #28]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	431a      	orrs	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f00:	019b      	lsls	r3, r3, #6
 8002f02:	431a      	orrs	r2, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f08:	085b      	lsrs	r3, r3, #1
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	041b      	lsls	r3, r3, #16
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f14:	061b      	lsls	r3, r3, #24
 8002f16:	4313      	orrs	r3, r2
 8002f18:	4a1b      	ldr	r2, [pc, #108]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002f1a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002f1e:	6053      	str	r3, [r2, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
<<<<<<< HEAD
 8003280:	4b19      	ldr	r3, [pc, #100]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a18      	ldr	r2, [pc, #96]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 8003286:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800328a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800328c:	f7ff f8ac 	bl	80023e8 <HAL_GetTick>
 8003290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003292:	e008      	b.n	80032a6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003294:	f7ff f8a8 	bl	80023e8 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e057      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a6:	4b10      	ldr	r3, [pc, #64]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d0f0      	beq.n	8003294 <HAL_RCC_OscConfig+0x478>
 80032b2:	e04f      	b.n	8003354 <HAL_RCC_OscConfig+0x538>
=======
 8002f20:	4b19      	ldr	r3, [pc, #100]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a18      	ldr	r2, [pc, #96]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002f26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2c:	f7ff f99e 	bl	800226c <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f34:	f7ff f99a 	bl	800226c <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e057      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f46:	4b10      	ldr	r3, [pc, #64]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0f0      	beq.n	8002f34 <HAL_RCC_OscConfig+0x478>
 8002f52:	e04f      	b.n	8002ff4 <HAL_RCC_OscConfig+0x538>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< HEAD
 80032b4:	4b0c      	ldr	r3, [pc, #48]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a0b      	ldr	r2, [pc, #44]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 80032ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c0:	f7ff f892 	bl	80023e8 <HAL_GetTick>
 80032c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032c6:	e008      	b.n	80032da <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c8:	f7ff f88e 	bl	80023e8 <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e03d      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032da:	4b03      	ldr	r3, [pc, #12]	@ (80032e8 <HAL_RCC_OscConfig+0x4cc>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1f0      	bne.n	80032c8 <HAL_RCC_OscConfig+0x4ac>
 80032e6:	e035      	b.n	8003354 <HAL_RCC_OscConfig+0x538>
 80032e8:	40023800 	.word	0x40023800
 80032ec:	40007000 	.word	0x40007000
=======
 8002f54:	4b0c      	ldr	r3, [pc, #48]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a0b      	ldr	r2, [pc, #44]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002f5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f60:	f7ff f984 	bl	800226c <HAL_GetTick>
 8002f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f66:	e008      	b.n	8002f7a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f68:	f7ff f980 	bl	800226c <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d901      	bls.n	8002f7a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e03d      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f7a:	4b03      	ldr	r3, [pc, #12]	@ (8002f88 <HAL_RCC_OscConfig+0x4cc>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d1f0      	bne.n	8002f68 <HAL_RCC_OscConfig+0x4ac>
 8002f86:	e035      	b.n	8002ff4 <HAL_RCC_OscConfig+0x538>
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	40007000 	.word	0x40007000
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
<<<<<<< HEAD
 80032f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003360 <HAL_RCC_OscConfig+0x544>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	60fb      	str	r3, [r7, #12]
=======
 8002f90:	4b1b      	ldr	r3, [pc, #108]	@ (8003000 <HAL_RCC_OscConfig+0x544>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
<<<<<<< HEAD
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d028      	beq.n	8003350 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003308:	429a      	cmp	r2, r3
 800330a:	d121      	bne.n	8003350 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003316:	429a      	cmp	r2, r3
 8003318:	d11a      	bne.n	8003350 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003320:	4013      	ands	r3, r2
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003326:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003328:	4293      	cmp	r3, r2
 800332a:	d111      	bne.n	8003350 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003336:	085b      	lsrs	r3, r3, #1
 8003338:	3b01      	subs	r3, #1
 800333a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800333c:	429a      	cmp	r2, r3
 800333e:	d107      	bne.n	8003350 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800334c:	429a      	cmp	r2, r3
 800334e:	d001      	beq.n	8003354 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e000      	b.n	8003356 <HAL_RCC_OscConfig+0x53a>
=======
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	699b      	ldr	r3, [r3, #24]
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d028      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d121      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d11a      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fc6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d111      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fd6:	085b      	lsrs	r3, r3, #1
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d107      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fea:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d001      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e000      	b.n	8002ff6 <HAL_RCC_OscConfig+0x53a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
    }
  }
  return HAL_OK;
<<<<<<< HEAD
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3718      	adds	r7, #24
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	40023800 	.word	0x40023800

08003364 <HAL_RCC_ClockConfig>:
=======
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3718      	adds	r7, #24
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40023800 	.word	0x40023800

08003004 <HAL_RCC_ClockConfig>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
<<<<<<< HEAD
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800336e:	2300      	movs	r3, #0
 8003370:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d101      	bne.n	800337c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e0d0      	b.n	800351e <HAL_RCC_ClockConfig+0x1ba>
=======
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800300e:	2300      	movs	r3, #0
 8003010:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d101      	bne.n	800301c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e0d0      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
<<<<<<< HEAD
 800337c:	4b6a      	ldr	r3, [pc, #424]	@ (8003528 <HAL_RCC_ClockConfig+0x1c4>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 030f 	and.w	r3, r3, #15
 8003384:	683a      	ldr	r2, [r7, #0]
 8003386:	429a      	cmp	r2, r3
 8003388:	d910      	bls.n	80033ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800338a:	4b67      	ldr	r3, [pc, #412]	@ (8003528 <HAL_RCC_ClockConfig+0x1c4>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f023 020f 	bic.w	r2, r3, #15
 8003392:	4965      	ldr	r1, [pc, #404]	@ (8003528 <HAL_RCC_ClockConfig+0x1c4>)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	4313      	orrs	r3, r2
 8003398:	600b      	str	r3, [r1, #0]
=======
 800301c:	4b6a      	ldr	r3, [pc, #424]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 030f 	and.w	r3, r3, #15
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d910      	bls.n	800304c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800302a:	4b67      	ldr	r3, [pc, #412]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f023 020f 	bic.w	r2, r3, #15
 8003032:	4965      	ldr	r1, [pc, #404]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	4313      	orrs	r3, r2
 8003038:	600b      	str	r3, [r1, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
<<<<<<< HEAD
 800339a:	4b63      	ldr	r3, [pc, #396]	@ (8003528 <HAL_RCC_ClockConfig+0x1c4>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 030f 	and.w	r3, r3, #15
 80033a2:	683a      	ldr	r2, [r7, #0]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d001      	beq.n	80033ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e0b8      	b.n	800351e <HAL_RCC_ClockConfig+0x1ba>
=======
 800303a:	4b63      	ldr	r3, [pc, #396]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 030f 	and.w	r3, r3, #15
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	429a      	cmp	r2, r3
 8003046:	d001      	beq.n	800304c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0b8      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
<<<<<<< HEAD
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d020      	beq.n	80033fa <HAL_RCC_ClockConfig+0x96>
=======
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d020      	beq.n	800309a <HAL_RCC_ClockConfig+0x96>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
<<<<<<< HEAD
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0304 	and.w	r3, r3, #4
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d005      	beq.n	80033d0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033c4:	4b59      	ldr	r3, [pc, #356]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	4a58      	ldr	r2, [pc, #352]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 80033ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80033ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0308 	and.w	r3, r3, #8
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d005      	beq.n	80033e8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033dc:	4b53      	ldr	r3, [pc, #332]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	4a52      	ldr	r2, [pc, #328]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 80033e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80033e6:	6093      	str	r3, [r2, #8]
=======
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003064:	4b59      	ldr	r3, [pc, #356]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	4a58      	ldr	r2, [pc, #352]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 800306a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800306e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0308 	and.w	r3, r3, #8
 8003078:	2b00      	cmp	r3, #0
 800307a:	d005      	beq.n	8003088 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800307c:	4b53      	ldr	r3, [pc, #332]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	4a52      	ldr	r2, [pc, #328]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003082:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003086:	6093      	str	r3, [r2, #8]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
<<<<<<< HEAD
 80033e8:	4b50      	ldr	r3, [pc, #320]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	494d      	ldr	r1, [pc, #308]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	608b      	str	r3, [r1, #8]
=======
 8003088:	4b50      	ldr	r3, [pc, #320]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	494d      	ldr	r1, [pc, #308]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003096:	4313      	orrs	r3, r2
 8003098:	608b      	str	r3, [r1, #8]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
<<<<<<< HEAD
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	2b00      	cmp	r3, #0
 8003404:	d040      	beq.n	8003488 <HAL_RCC_ClockConfig+0x124>
=======
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d040      	beq.n	8003128 <HAL_RCC_ClockConfig+0x124>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
<<<<<<< HEAD
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d107      	bne.n	800341e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800340e:	4b47      	ldr	r3, [pc, #284]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d115      	bne.n	8003446 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e07f      	b.n	800351e <HAL_RCC_ClockConfig+0x1ba>
=======
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d107      	bne.n	80030be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ae:	4b47      	ldr	r3, [pc, #284]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d115      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e07f      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
<<<<<<< HEAD
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2b02      	cmp	r3, #2
 8003424:	d107      	bne.n	8003436 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003426:	4b41      	ldr	r3, [pc, #260]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d109      	bne.n	8003446 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e073      	b.n	800351e <HAL_RCC_ClockConfig+0x1ba>
=======
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d107      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030c6:	4b41      	ldr	r3, [pc, #260]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d109      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e073      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
<<<<<<< HEAD
 8003436:	4b3d      	ldr	r3, [pc, #244]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d101      	bne.n	8003446 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e06b      	b.n	800351e <HAL_RCC_ClockConfig+0x1ba>
=======
 80030d6:	4b3d      	ldr	r3, [pc, #244]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e06b      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
<<<<<<< HEAD
 8003446:	4b39      	ldr	r3, [pc, #228]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	f023 0203 	bic.w	r2, r3, #3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	4936      	ldr	r1, [pc, #216]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 8003454:	4313      	orrs	r3, r2
 8003456:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003458:	f7fe ffc6 	bl	80023e8 <HAL_GetTick>
 800345c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800345e:	e00a      	b.n	8003476 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003460:	f7fe ffc2 	bl	80023e8 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800346e:	4293      	cmp	r3, r2
 8003470:	d901      	bls.n	8003476 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e053      	b.n	800351e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003476:	4b2d      	ldr	r3, [pc, #180]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f003 020c 	and.w	r2, r3, #12
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	429a      	cmp	r2, r3
 8003486:	d1eb      	bne.n	8003460 <HAL_RCC_ClockConfig+0xfc>
=======
 80030e6:	4b39      	ldr	r3, [pc, #228]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f023 0203 	bic.w	r2, r3, #3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	4936      	ldr	r1, [pc, #216]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030f8:	f7ff f8b8 	bl	800226c <HAL_GetTick>
 80030fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030fe:	e00a      	b.n	8003116 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003100:	f7ff f8b4 	bl	800226c <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800310e:	4293      	cmp	r3, r2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e053      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003116:	4b2d      	ldr	r3, [pc, #180]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f003 020c 	and.w	r2, r3, #12
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	429a      	cmp	r2, r3
 8003126:	d1eb      	bne.n	8003100 <HAL_RCC_ClockConfig+0xfc>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
<<<<<<< HEAD
 8003488:	4b27      	ldr	r3, [pc, #156]	@ (8003528 <HAL_RCC_ClockConfig+0x1c4>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 030f 	and.w	r3, r3, #15
 8003490:	683a      	ldr	r2, [r7, #0]
 8003492:	429a      	cmp	r2, r3
 8003494:	d210      	bcs.n	80034b8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003496:	4b24      	ldr	r3, [pc, #144]	@ (8003528 <HAL_RCC_ClockConfig+0x1c4>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f023 020f 	bic.w	r2, r3, #15
 800349e:	4922      	ldr	r1, [pc, #136]	@ (8003528 <HAL_RCC_ClockConfig+0x1c4>)
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	600b      	str	r3, [r1, #0]
=======
 8003128:	4b27      	ldr	r3, [pc, #156]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	429a      	cmp	r2, r3
 8003134:	d210      	bcs.n	8003158 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003136:	4b24      	ldr	r3, [pc, #144]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f023 020f 	bic.w	r2, r3, #15
 800313e:	4922      	ldr	r1, [pc, #136]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	4313      	orrs	r3, r2
 8003144:	600b      	str	r3, [r1, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
<<<<<<< HEAD
 80034a6:	4b20      	ldr	r3, [pc, #128]	@ (8003528 <HAL_RCC_ClockConfig+0x1c4>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 030f 	and.w	r3, r3, #15
 80034ae:	683a      	ldr	r2, [r7, #0]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d001      	beq.n	80034b8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e032      	b.n	800351e <HAL_RCC_ClockConfig+0x1ba>
=======
 8003146:	4b20      	ldr	r3, [pc, #128]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 030f 	and.w	r3, r3, #15
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	429a      	cmp	r2, r3
 8003152:	d001      	beq.n	8003158 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e032      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
<<<<<<< HEAD
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0304 	and.w	r3, r3, #4
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d008      	beq.n	80034d6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034c4:	4b19      	ldr	r3, [pc, #100]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	4916      	ldr	r1, [pc, #88]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 80034d2:	4313      	orrs	r3, r2
 80034d4:	608b      	str	r3, [r1, #8]
=======
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0304 	and.w	r3, r3, #4
 8003160:	2b00      	cmp	r3, #0
 8003162:	d008      	beq.n	8003176 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003164:	4b19      	ldr	r3, [pc, #100]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	4916      	ldr	r1, [pc, #88]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003172:	4313      	orrs	r3, r2
 8003174:	608b      	str	r3, [r1, #8]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
<<<<<<< HEAD
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0308 	and.w	r3, r3, #8
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d009      	beq.n	80034f6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80034e2:	4b12      	ldr	r3, [pc, #72]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	490e      	ldr	r1, [pc, #56]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	608b      	str	r3, [r1, #8]
=======
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0308 	and.w	r3, r3, #8
 800317e:	2b00      	cmp	r3, #0
 8003180:	d009      	beq.n	8003196 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003182:	4b12      	ldr	r3, [pc, #72]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	490e      	ldr	r1, [pc, #56]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003192:	4313      	orrs	r3, r2
 8003194:	608b      	str	r3, [r1, #8]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
<<<<<<< HEAD
 80034f6:	f000 f821 	bl	800353c <HAL_RCC_GetSysClockFreq>
 80034fa:	4602      	mov	r2, r0
 80034fc:	4b0b      	ldr	r3, [pc, #44]	@ (800352c <HAL_RCC_ClockConfig+0x1c8>)
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	091b      	lsrs	r3, r3, #4
 8003502:	f003 030f 	and.w	r3, r3, #15
 8003506:	490a      	ldr	r1, [pc, #40]	@ (8003530 <HAL_RCC_ClockConfig+0x1cc>)
 8003508:	5ccb      	ldrb	r3, [r1, r3]
 800350a:	fa22 f303 	lsr.w	r3, r2, r3
 800350e:	4a09      	ldr	r2, [pc, #36]	@ (8003534 <HAL_RCC_ClockConfig+0x1d0>)
 8003510:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003512:	4b09      	ldr	r3, [pc, #36]	@ (8003538 <HAL_RCC_ClockConfig+0x1d4>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4618      	mov	r0, r3
 8003518:	f7fe fe2a 	bl	8002170 <HAL_InitTick>

  return HAL_OK;
 800351c:	2300      	movs	r3, #0
}
 800351e:	4618      	mov	r0, r3
 8003520:	3710      	adds	r7, #16
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	40023c00 	.word	0x40023c00
 800352c:	40023800 	.word	0x40023800
 8003530:	0800a5d4 	.word	0x0800a5d4
 8003534:	20000038 	.word	0x20000038
 8003538:	2000003c 	.word	0x2000003c

0800353c <HAL_RCC_GetSysClockFreq>:
=======
 8003196:	f000 f821 	bl	80031dc <HAL_RCC_GetSysClockFreq>
 800319a:	4602      	mov	r2, r0
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	091b      	lsrs	r3, r3, #4
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	490a      	ldr	r1, [pc, #40]	@ (80031d0 <HAL_RCC_ClockConfig+0x1cc>)
 80031a8:	5ccb      	ldrb	r3, [r1, r3]
 80031aa:	fa22 f303 	lsr.w	r3, r2, r3
 80031ae:	4a09      	ldr	r2, [pc, #36]	@ (80031d4 <HAL_RCC_ClockConfig+0x1d0>)
 80031b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031b2:	4b09      	ldr	r3, [pc, #36]	@ (80031d8 <HAL_RCC_ClockConfig+0x1d4>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7fe ff1c 	bl	8001ff4 <HAL_InitTick>

  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	40023c00 	.word	0x40023c00
 80031cc:	40023800 	.word	0x40023800
 80031d0:	08009894 	.word	0x08009894
 80031d4:	20000038 	.word	0x20000038
 80031d8:	2000003c 	.word	0x2000003c

080031dc <HAL_RCC_GetSysClockFreq>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
<<<<<<< HEAD
 800353c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003540:	b090      	sub	sp, #64	@ 0x40
 8003542:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003544:	2300      	movs	r3, #0
 8003546:	637b      	str	r3, [r7, #52]	@ 0x34
 8003548:	2300      	movs	r3, #0
 800354a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800354c:	2300      	movs	r3, #0
 800354e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003550:	2300      	movs	r3, #0
 8003552:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003554:	4b59      	ldr	r3, [pc, #356]	@ (80036bc <HAL_RCC_GetSysClockFreq+0x180>)
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f003 030c 	and.w	r3, r3, #12
 800355c:	2b08      	cmp	r3, #8
 800355e:	d00d      	beq.n	800357c <HAL_RCC_GetSysClockFreq+0x40>
 8003560:	2b08      	cmp	r3, #8
 8003562:	f200 80a1 	bhi.w	80036a8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003566:	2b00      	cmp	r3, #0
 8003568:	d002      	beq.n	8003570 <HAL_RCC_GetSysClockFreq+0x34>
 800356a:	2b04      	cmp	r3, #4
 800356c:	d003      	beq.n	8003576 <HAL_RCC_GetSysClockFreq+0x3a>
 800356e:	e09b      	b.n	80036a8 <HAL_RCC_GetSysClockFreq+0x16c>
=======
 80031dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031e0:	b090      	sub	sp, #64	@ 0x40
 80031e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80031e4:	2300      	movs	r3, #0
 80031e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80031e8:	2300      	movs	r3, #0
 80031ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031ec:	2300      	movs	r3, #0
 80031ee:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80031f0:	2300      	movs	r3, #0
 80031f2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031f4:	4b59      	ldr	r3, [pc, #356]	@ (800335c <HAL_RCC_GetSysClockFreq+0x180>)
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f003 030c 	and.w	r3, r3, #12
 80031fc:	2b08      	cmp	r3, #8
 80031fe:	d00d      	beq.n	800321c <HAL_RCC_GetSysClockFreq+0x40>
 8003200:	2b08      	cmp	r3, #8
 8003202:	f200 80a1 	bhi.w	8003348 <HAL_RCC_GetSysClockFreq+0x16c>
 8003206:	2b00      	cmp	r3, #0
 8003208:	d002      	beq.n	8003210 <HAL_RCC_GetSysClockFreq+0x34>
 800320a:	2b04      	cmp	r3, #4
 800320c:	d003      	beq.n	8003216 <HAL_RCC_GetSysClockFreq+0x3a>
 800320e:	e09b      	b.n	8003348 <HAL_RCC_GetSysClockFreq+0x16c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
<<<<<<< HEAD
 8003570:	4b53      	ldr	r3, [pc, #332]	@ (80036c0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003572:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003574:	e09b      	b.n	80036ae <HAL_RCC_GetSysClockFreq+0x172>
=======
 8003210:	4b53      	ldr	r3, [pc, #332]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x184>)
 8003212:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003214:	e09b      	b.n	800334e <HAL_RCC_GetSysClockFreq+0x172>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
<<<<<<< HEAD
 8003576:	4b53      	ldr	r3, [pc, #332]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003578:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800357a:	e098      	b.n	80036ae <HAL_RCC_GetSysClockFreq+0x172>
=======
 8003216:	4b53      	ldr	r3, [pc, #332]	@ (8003364 <HAL_RCC_GetSysClockFreq+0x188>)
 8003218:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800321a:	e098      	b.n	800334e <HAL_RCC_GetSysClockFreq+0x172>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
<<<<<<< HEAD
 800357c:	4b4f      	ldr	r3, [pc, #316]	@ (80036bc <HAL_RCC_GetSysClockFreq+0x180>)
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003584:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003586:	4b4d      	ldr	r3, [pc, #308]	@ (80036bc <HAL_RCC_GetSysClockFreq+0x180>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d028      	beq.n	80035e4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003592:	4b4a      	ldr	r3, [pc, #296]	@ (80036bc <HAL_RCC_GetSysClockFreq+0x180>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	099b      	lsrs	r3, r3, #6
 8003598:	2200      	movs	r2, #0
 800359a:	623b      	str	r3, [r7, #32]
 800359c:	627a      	str	r2, [r7, #36]	@ 0x24
 800359e:	6a3b      	ldr	r3, [r7, #32]
 80035a0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80035a4:	2100      	movs	r1, #0
 80035a6:	4b47      	ldr	r3, [pc, #284]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x188>)
 80035a8:	fb03 f201 	mul.w	r2, r3, r1
 80035ac:	2300      	movs	r3, #0
 80035ae:	fb00 f303 	mul.w	r3, r0, r3
 80035b2:	4413      	add	r3, r2
 80035b4:	4a43      	ldr	r2, [pc, #268]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x188>)
 80035b6:	fba0 1202 	umull	r1, r2, r0, r2
 80035ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035bc:	460a      	mov	r2, r1
 80035be:	62ba      	str	r2, [r7, #40]	@ 0x28
 80035c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035c2:	4413      	add	r3, r2
 80035c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035c8:	2200      	movs	r2, #0
 80035ca:	61bb      	str	r3, [r7, #24]
 80035cc:	61fa      	str	r2, [r7, #28]
 80035ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035d2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80035d6:	f7fd fab1 	bl	8000b3c <__aeabi_uldivmod>
 80035da:	4602      	mov	r2, r0
 80035dc:	460b      	mov	r3, r1
 80035de:	4613      	mov	r3, r2
 80035e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035e2:	e053      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x150>
=======
 800321c:	4b4f      	ldr	r3, [pc, #316]	@ (800335c <HAL_RCC_GetSysClockFreq+0x180>)
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003224:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003226:	4b4d      	ldr	r3, [pc, #308]	@ (800335c <HAL_RCC_GetSysClockFreq+0x180>)
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d028      	beq.n	8003284 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003232:	4b4a      	ldr	r3, [pc, #296]	@ (800335c <HAL_RCC_GetSysClockFreq+0x180>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	099b      	lsrs	r3, r3, #6
 8003238:	2200      	movs	r2, #0
 800323a:	623b      	str	r3, [r7, #32]
 800323c:	627a      	str	r2, [r7, #36]	@ 0x24
 800323e:	6a3b      	ldr	r3, [r7, #32]
 8003240:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003244:	2100      	movs	r1, #0
 8003246:	4b47      	ldr	r3, [pc, #284]	@ (8003364 <HAL_RCC_GetSysClockFreq+0x188>)
 8003248:	fb03 f201 	mul.w	r2, r3, r1
 800324c:	2300      	movs	r3, #0
 800324e:	fb00 f303 	mul.w	r3, r0, r3
 8003252:	4413      	add	r3, r2
 8003254:	4a43      	ldr	r2, [pc, #268]	@ (8003364 <HAL_RCC_GetSysClockFreq+0x188>)
 8003256:	fba0 1202 	umull	r1, r2, r0, r2
 800325a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800325c:	460a      	mov	r2, r1
 800325e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003260:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003262:	4413      	add	r3, r2
 8003264:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003268:	2200      	movs	r2, #0
 800326a:	61bb      	str	r3, [r7, #24]
 800326c:	61fa      	str	r2, [r7, #28]
 800326e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003272:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003276:	f7fd fc61 	bl	8000b3c <__aeabi_uldivmod>
 800327a:	4602      	mov	r2, r0
 800327c:	460b      	mov	r3, r1
 800327e:	4613      	mov	r3, r2
 8003280:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003282:	e053      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x150>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
<<<<<<< HEAD
 80035e4:	4b35      	ldr	r3, [pc, #212]	@ (80036bc <HAL_RCC_GetSysClockFreq+0x180>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	099b      	lsrs	r3, r3, #6
 80035ea:	2200      	movs	r2, #0
 80035ec:	613b      	str	r3, [r7, #16]
 80035ee:	617a      	str	r2, [r7, #20]
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80035f6:	f04f 0b00 	mov.w	fp, #0
 80035fa:	4652      	mov	r2, sl
 80035fc:	465b      	mov	r3, fp
 80035fe:	f04f 0000 	mov.w	r0, #0
 8003602:	f04f 0100 	mov.w	r1, #0
 8003606:	0159      	lsls	r1, r3, #5
 8003608:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800360c:	0150      	lsls	r0, r2, #5
 800360e:	4602      	mov	r2, r0
 8003610:	460b      	mov	r3, r1
 8003612:	ebb2 080a 	subs.w	r8, r2, sl
 8003616:	eb63 090b 	sbc.w	r9, r3, fp
 800361a:	f04f 0200 	mov.w	r2, #0
 800361e:	f04f 0300 	mov.w	r3, #0
 8003622:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003626:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800362a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800362e:	ebb2 0408 	subs.w	r4, r2, r8
 8003632:	eb63 0509 	sbc.w	r5, r3, r9
 8003636:	f04f 0200 	mov.w	r2, #0
 800363a:	f04f 0300 	mov.w	r3, #0
 800363e:	00eb      	lsls	r3, r5, #3
 8003640:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003644:	00e2      	lsls	r2, r4, #3
 8003646:	4614      	mov	r4, r2
 8003648:	461d      	mov	r5, r3
 800364a:	eb14 030a 	adds.w	r3, r4, sl
 800364e:	603b      	str	r3, [r7, #0]
 8003650:	eb45 030b 	adc.w	r3, r5, fp
 8003654:	607b      	str	r3, [r7, #4]
 8003656:	f04f 0200 	mov.w	r2, #0
 800365a:	f04f 0300 	mov.w	r3, #0
 800365e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003662:	4629      	mov	r1, r5
 8003664:	028b      	lsls	r3, r1, #10
 8003666:	4621      	mov	r1, r4
 8003668:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800366c:	4621      	mov	r1, r4
 800366e:	028a      	lsls	r2, r1, #10
 8003670:	4610      	mov	r0, r2
 8003672:	4619      	mov	r1, r3
 8003674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003676:	2200      	movs	r2, #0
 8003678:	60bb      	str	r3, [r7, #8]
 800367a:	60fa      	str	r2, [r7, #12]
 800367c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003680:	f7fd fa5c 	bl	8000b3c <__aeabi_uldivmod>
 8003684:	4602      	mov	r2, r0
 8003686:	460b      	mov	r3, r1
 8003688:	4613      	mov	r3, r2
 800368a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800368c:	4b0b      	ldr	r3, [pc, #44]	@ (80036bc <HAL_RCC_GetSysClockFreq+0x180>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	0c1b      	lsrs	r3, r3, #16
 8003692:	f003 0303 	and.w	r3, r3, #3
 8003696:	3301      	adds	r3, #1
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800369c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800369e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036a6:	e002      	b.n	80036ae <HAL_RCC_GetSysClockFreq+0x172>
=======
 8003284:	4b35      	ldr	r3, [pc, #212]	@ (800335c <HAL_RCC_GetSysClockFreq+0x180>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	099b      	lsrs	r3, r3, #6
 800328a:	2200      	movs	r2, #0
 800328c:	613b      	str	r3, [r7, #16]
 800328e:	617a      	str	r2, [r7, #20]
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003296:	f04f 0b00 	mov.w	fp, #0
 800329a:	4652      	mov	r2, sl
 800329c:	465b      	mov	r3, fp
 800329e:	f04f 0000 	mov.w	r0, #0
 80032a2:	f04f 0100 	mov.w	r1, #0
 80032a6:	0159      	lsls	r1, r3, #5
 80032a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032ac:	0150      	lsls	r0, r2, #5
 80032ae:	4602      	mov	r2, r0
 80032b0:	460b      	mov	r3, r1
 80032b2:	ebb2 080a 	subs.w	r8, r2, sl
 80032b6:	eb63 090b 	sbc.w	r9, r3, fp
 80032ba:	f04f 0200 	mov.w	r2, #0
 80032be:	f04f 0300 	mov.w	r3, #0
 80032c2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80032c6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80032ca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80032ce:	ebb2 0408 	subs.w	r4, r2, r8
 80032d2:	eb63 0509 	sbc.w	r5, r3, r9
 80032d6:	f04f 0200 	mov.w	r2, #0
 80032da:	f04f 0300 	mov.w	r3, #0
 80032de:	00eb      	lsls	r3, r5, #3
 80032e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032e4:	00e2      	lsls	r2, r4, #3
 80032e6:	4614      	mov	r4, r2
 80032e8:	461d      	mov	r5, r3
 80032ea:	eb14 030a 	adds.w	r3, r4, sl
 80032ee:	603b      	str	r3, [r7, #0]
 80032f0:	eb45 030b 	adc.w	r3, r5, fp
 80032f4:	607b      	str	r3, [r7, #4]
 80032f6:	f04f 0200 	mov.w	r2, #0
 80032fa:	f04f 0300 	mov.w	r3, #0
 80032fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003302:	4629      	mov	r1, r5
 8003304:	028b      	lsls	r3, r1, #10
 8003306:	4621      	mov	r1, r4
 8003308:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800330c:	4621      	mov	r1, r4
 800330e:	028a      	lsls	r2, r1, #10
 8003310:	4610      	mov	r0, r2
 8003312:	4619      	mov	r1, r3
 8003314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003316:	2200      	movs	r2, #0
 8003318:	60bb      	str	r3, [r7, #8]
 800331a:	60fa      	str	r2, [r7, #12]
 800331c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003320:	f7fd fc0c 	bl	8000b3c <__aeabi_uldivmod>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	4613      	mov	r3, r2
 800332a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800332c:	4b0b      	ldr	r3, [pc, #44]	@ (800335c <HAL_RCC_GetSysClockFreq+0x180>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	0c1b      	lsrs	r3, r3, #16
 8003332:	f003 0303 	and.w	r3, r3, #3
 8003336:	3301      	adds	r3, #1
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800333c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800333e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003340:	fbb2 f3f3 	udiv	r3, r2, r3
 8003344:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003346:	e002      	b.n	800334e <HAL_RCC_GetSysClockFreq+0x172>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
<<<<<<< HEAD
 80036a8:	4b05      	ldr	r3, [pc, #20]	@ (80036c0 <HAL_RCC_GetSysClockFreq+0x184>)
 80036aa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3740      	adds	r7, #64	@ 0x40
 80036b4:	46bd      	mov	sp, r7
 80036b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036ba:	bf00      	nop
 80036bc:	40023800 	.word	0x40023800
 80036c0:	00f42400 	.word	0x00f42400
 80036c4:	017d7840 	.word	0x017d7840

080036c8 <HAL_RCC_GetHCLKFreq>:
=======
 8003348:	4b05      	ldr	r3, [pc, #20]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x184>)
 800334a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800334c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800334e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003350:	4618      	mov	r0, r3
 8003352:	3740      	adds	r7, #64	@ 0x40
 8003354:	46bd      	mov	sp, r7
 8003356:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800335a:	bf00      	nop
 800335c:	40023800 	.word	0x40023800
 8003360:	00f42400 	.word	0x00f42400
 8003364:	017d7840 	.word	0x017d7840

08003368 <HAL_RCC_GetHCLKFreq>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
<<<<<<< HEAD
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036cc:	4b03      	ldr	r3, [pc, #12]	@ (80036dc <HAL_RCC_GetHCLKFreq+0x14>)
 80036ce:	681b      	ldr	r3, [r3, #0]
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	20000038 	.word	0x20000038

080036e0 <HAL_RCC_GetPCLK1Freq>:
=======
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800336c:	4b03      	ldr	r3, [pc, #12]	@ (800337c <HAL_RCC_GetHCLKFreq+0x14>)
 800336e:	681b      	ldr	r3, [r3, #0]
}
 8003370:	4618      	mov	r0, r3
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	20000038 	.word	0x20000038

08003380 <HAL_RCC_GetPCLK1Freq>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
<<<<<<< HEAD
 80036e0:	b580      	push	{r7, lr}
 80036e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036e4:	f7ff fff0 	bl	80036c8 <HAL_RCC_GetHCLKFreq>
 80036e8:	4602      	mov	r2, r0
 80036ea:	4b05      	ldr	r3, [pc, #20]	@ (8003700 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	0a9b      	lsrs	r3, r3, #10
 80036f0:	f003 0307 	and.w	r3, r3, #7
 80036f4:	4903      	ldr	r1, [pc, #12]	@ (8003704 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036f6:	5ccb      	ldrb	r3, [r1, r3]
 80036f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	40023800 	.word	0x40023800
 8003704:	0800a5e4 	.word	0x0800a5e4

08003708 <HAL_RCC_GetClockConfig>:
=======
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003384:	f7ff fff0 	bl	8003368 <HAL_RCC_GetHCLKFreq>
 8003388:	4602      	mov	r2, r0
 800338a:	4b05      	ldr	r3, [pc, #20]	@ (80033a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	0a9b      	lsrs	r3, r3, #10
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	4903      	ldr	r1, [pc, #12]	@ (80033a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003396:	5ccb      	ldrb	r3, [r1, r3]
 8003398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800339c:	4618      	mov	r0, r3
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40023800 	.word	0x40023800
 80033a4:	080098a4 	.word	0x080098a4

080033a8 <HAL_RCC_GetClockConfig>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
<<<<<<< HEAD
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	220f      	movs	r2, #15
 8003716:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003718:	4b12      	ldr	r3, [pc, #72]	@ (8003764 <HAL_RCC_GetClockConfig+0x5c>)
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f003 0203 	and.w	r2, r3, #3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003724:	4b0f      	ldr	r3, [pc, #60]	@ (8003764 <HAL_RCC_GetClockConfig+0x5c>)
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003730:	4b0c      	ldr	r3, [pc, #48]	@ (8003764 <HAL_RCC_GetClockConfig+0x5c>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800373c:	4b09      	ldr	r3, [pc, #36]	@ (8003764 <HAL_RCC_GetClockConfig+0x5c>)
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	08db      	lsrs	r3, r3, #3
 8003742:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800374a:	4b07      	ldr	r3, [pc, #28]	@ (8003768 <HAL_RCC_GetClockConfig+0x60>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 020f 	and.w	r2, r3, #15
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	601a      	str	r2, [r3, #0]
}
 8003756:	bf00      	nop
 8003758:	370c      	adds	r7, #12
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	40023800 	.word	0x40023800
 8003768:	40023c00 	.word	0x40023c00

0800376c <HAL_SPI_Init>:
=======
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	220f      	movs	r2, #15
 80033b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80033b8:	4b12      	ldr	r3, [pc, #72]	@ (8003404 <HAL_RCC_GetClockConfig+0x5c>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f003 0203 	and.w	r2, r3, #3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80033c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003404 <HAL_RCC_GetClockConfig+0x5c>)
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80033d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003404 <HAL_RCC_GetClockConfig+0x5c>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80033dc:	4b09      	ldr	r3, [pc, #36]	@ (8003404 <HAL_RCC_GetClockConfig+0x5c>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	08db      	lsrs	r3, r3, #3
 80033e2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80033ea:	4b07      	ldr	r3, [pc, #28]	@ (8003408 <HAL_RCC_GetClockConfig+0x60>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 020f 	and.w	r2, r3, #15
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	601a      	str	r2, [r3, #0]
}
 80033f6:	bf00      	nop
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	40023800 	.word	0x40023800
 8003408:	40023c00 	.word	0x40023c00

0800340c <HAL_SPI_Init>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
<<<<<<< HEAD
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
=======
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
<<<<<<< HEAD
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d101      	bne.n	800377e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e0c6      	b.n	800390c <HAL_SPI_Init+0x1a0>
=======
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e09d      	b.n	800355a <HAL_SPI_Init+0x14e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
<<<<<<< HEAD
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003782:	2b00      	cmp	r3, #0
 8003784:	d108      	bne.n	8003798 <HAL_SPI_Init+0x2c>
=======
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003422:	2b00      	cmp	r3, #0
 8003424:	d108      	bne.n	8003438 <HAL_SPI_Init+0x2c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
<<<<<<< HEAD
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800378e:	d009      	beq.n	80037a4 <HAL_SPI_Init+0x38>
=======
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800342e:	d009      	beq.n	8003444 <HAL_SPI_Init+0x38>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
<<<<<<< HEAD
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	61da      	str	r2, [r3, #28]
 8003796:	e005      	b.n	80037a4 <HAL_SPI_Init+0x38>
=======
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	61da      	str	r2, [r3, #28]
 8003436:	e005      	b.n	8003444 <HAL_SPI_Init+0x38>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
<<<<<<< HEAD
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d106      	bne.n	80037be <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
=======
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d106      	bne.n	8003464 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
<<<<<<< HEAD
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f7fe fbe5 	bl	8001f88 <HAL_SPI_MspInit>
=======
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7fe fcd4 	bl	8001e0c <HAL_SPI_MspInit>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
<<<<<<< HEAD
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2202      	movs	r2, #2
 80037c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037d4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037de:	d902      	bls.n	80037e6 <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80037e0:	2300      	movs	r3, #0
 80037e2:	60fb      	str	r3, [r7, #12]
 80037e4:	e002      	b.n	80037ec <HAL_SPI_Init+0x80>
=======
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2202      	movs	r2, #2
 8003468:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800347a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003484:	d902      	bls.n	800348c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003486:	2300      	movs	r3, #0
 8003488:	60fb      	str	r3, [r7, #12]
 800348a:	e002      	b.n	8003492 <HAL_SPI_Init+0x86>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
<<<<<<< HEAD
 80037e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037ea:	60fb      	str	r3, [r7, #12]
=======
 800348c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003490:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
<<<<<<< HEAD
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80037f4:	d007      	beq.n	8003806 <HAL_SPI_Init+0x9a>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037fe:	d002      	beq.n	8003806 <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	629a      	str	r2, [r3, #40]	@ 0x28
=======
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800349a:	d007      	beq.n	80034ac <HAL_SPI_Init+0xa0>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80034a4:	d002      	beq.n	80034ac <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	629a      	str	r2, [r3, #40]	@ 0x28
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
<<<<<<< HEAD
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003816:	431a      	orrs	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	f003 0302 	and.w	r3, r3, #2
 8003820:	431a      	orrs	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	431a      	orrs	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	699b      	ldr	r3, [r3, #24]
 8003830:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003834:	431a      	orrs	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	69db      	ldr	r3, [r3, #28]
 800383a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800383e:	431a      	orrs	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a1b      	ldr	r3, [r3, #32]
 8003844:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003848:	ea42 0103 	orr.w	r1, r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003850:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	430a      	orrs	r2, r1
 800385a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003860:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003864:	d11b      	bne.n	800389e <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10b      	bne.n	8003886 <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003876:	d903      	bls.n	8003880 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2202      	movs	r2, #2
 800387c:	631a      	str	r2, [r3, #48]	@ 0x30
 800387e:	e002      	b.n	8003886 <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	631a      	str	r2, [r3, #48]	@ 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388a:	2b02      	cmp	r3, #2
 800388c:	d107      	bne.n	800389e <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800389c:	601a      	str	r2, [r3, #0]
=======
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80034bc:	431a      	orrs	r2, r3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	431a      	orrs	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	695b      	ldr	r3, [r3, #20]
 80034cc:	f003 0301 	and.w	r3, r3, #1
 80034d0:	431a      	orrs	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034da:	431a      	orrs	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	69db      	ldr	r3, [r3, #28]
 80034e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034e4:	431a      	orrs	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a1b      	ldr	r3, [r3, #32]
 80034ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034ee:	ea42 0103 	orr.w	r1, r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	430a      	orrs	r2, r1
 8003500:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
<<<<<<< HEAD
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	0c1b      	lsrs	r3, r3, #16
 80038a4:	f003 0204 	and.w	r2, r3, #4
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ac:	f003 0310 	and.w	r3, r3, #16
 80038b0:	431a      	orrs	r2, r3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038b6:	f003 0308 	and.w	r3, r3, #8
 80038ba:	431a      	orrs	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80038c4:	ea42 0103 	orr.w	r1, r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038de:	d105      	bne.n	80038ec <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	b292      	uxth	r2, r2
 80038ea:	611a      	str	r2, [r3, #16]
=======
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	699b      	ldr	r3, [r3, #24]
 8003506:	0c1b      	lsrs	r3, r3, #16
 8003508:	f003 0204 	and.w	r2, r3, #4
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003510:	f003 0310 	and.w	r3, r3, #16
 8003514:	431a      	orrs	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800351a:	f003 0308 	and.w	r3, r3, #8
 800351e:	431a      	orrs	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003528:	ea42 0103 	orr.w	r1, r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	430a      	orrs	r2, r1
 8003538:	605a      	str	r2, [r3, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
<<<<<<< HEAD
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	69da      	ldr	r2, [r3, #28]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038fa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2201      	movs	r2, #1
 8003906:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800390a:	2300      	movs	r3, #0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b092      	sub	sp, #72	@ 0x48
 8003918:	af02      	add	r7, sp, #8
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
 8003920:	807b      	strh	r3, [r7, #2]
  uint16_t             initial_RxXferCount;
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8003922:	2300      	movs	r3, #0
 8003924:	61bb      	str	r3, [r7, #24]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003926:	2300      	movs	r3, #0
 8003928:	75fb      	strb	r3, [r7, #23]
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800392a:	2301      	movs	r3, #1
 800392c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800392e:	2300      	movs	r3, #0
 8003930:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800393a:	2b01      	cmp	r3, #1
 800393c:	d101      	bne.n	8003942 <HAL_SPI_TransmitReceive+0x2e>
 800393e:	2302      	movs	r3, #2
 8003940:	e322      	b.n	8003f88 <HAL_SPI_TransmitReceive+0x674>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2201      	movs	r2, #1
 8003946:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800394a:	f7fe fd4d 	bl	80023e8 <HAL_GetTick>
 800394e:	6378      	str	r0, [r7, #52]	@ 0x34

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003956:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  tmp_mode            = hspi->Init.Mode;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  initial_TxXferCount = Size;
 8003960:	887b      	ldrh	r3, [r7, #2]
 8003962:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8003964:	887b      	ldrh	r3, [r7, #2]
 8003966:	853b      	strh	r3, [r7, #40]	@ 0x28
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	627b      	str	r3, [r7, #36]	@ 0x24
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	623b      	str	r3, [r7, #32]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003978:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800397c:	2b01      	cmp	r3, #1
 800397e:	d00f      	beq.n	80039a0 <HAL_SPI_TransmitReceive+0x8c>
 8003980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003982:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003986:	d107      	bne.n	8003998 <HAL_SPI_TransmitReceive+0x84>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d103      	bne.n	8003998 <HAL_SPI_TransmitReceive+0x84>
 8003990:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003994:	2b04      	cmp	r3, #4
 8003996:	d003      	beq.n	80039a0 <HAL_SPI_TransmitReceive+0x8c>
  {
    errorcode = HAL_BUSY;
 8003998:	2302      	movs	r3, #2
 800399a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    goto error;
 800399e:	e2ed      	b.n	8003f7c <HAL_SPI_TransmitReceive+0x668>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d005      	beq.n	80039b2 <HAL_SPI_TransmitReceive+0x9e>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d002      	beq.n	80039b2 <HAL_SPI_TransmitReceive+0x9e>
 80039ac:	887b      	ldrh	r3, [r7, #2]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d103      	bne.n	80039ba <HAL_SPI_TransmitReceive+0xa6>
  {
    errorcode = HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    goto error;
 80039b8:	e2e0      	b.n	8003f7c <HAL_SPI_TransmitReceive+0x668>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b04      	cmp	r3, #4
 80039c4:	d003      	beq.n	80039ce <HAL_SPI_TransmitReceive+0xba>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2205      	movs	r2, #5
 80039ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	887a      	ldrh	r2, [r7, #2]
 80039de:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	887a      	ldrh	r2, [r7, #2]
 80039e6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	68ba      	ldr	r2, [r7, #8]
 80039ee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	887a      	ldrh	r2, [r7, #2]
 80039f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	887a      	ldrh	r2, [r7, #2]
 80039fa:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a10:	d10f      	bne.n	8003a32 <HAL_SPI_TransmitReceive+0x11e>
  {
    SPI_RESET_CRC(hspi);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a20:	601a      	str	r2, [r3, #0]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a30:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a3a:	d802      	bhi.n	8003a42 <HAL_SPI_TransmitReceive+0x12e>
 8003a3c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d908      	bls.n	8003a54 <HAL_SPI_TransmitReceive+0x140>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	685a      	ldr	r2, [r3, #4]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003a50:	605a      	str	r2, [r3, #4]
 8003a52:	e007      	b.n	8003a64 <HAL_SPI_TransmitReceive+0x150>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a62:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a6e:	2b40      	cmp	r3, #64	@ 0x40
 8003a70:	d007      	beq.n	8003a82 <HAL_SPI_TransmitReceive+0x16e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a80:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a8a:	f240 80ce 	bls.w	8003c2a <HAL_SPI_TransmitReceive+0x316>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d003      	beq.n	8003a9e <HAL_SPI_TransmitReceive+0x18a>
 8003a96:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	f040 80b8 	bne.w	8003c0e <HAL_SPI_TransmitReceive+0x2fa>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa2:	881a      	ldrh	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aae:	1c9a      	adds	r2, r3, #2
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	3b01      	subs	r3, #1
 8003abc:	b29a      	uxth	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f040 80a0 	bne.w	8003c0e <HAL_SPI_TransmitReceive+0x2fa>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ad6:	f040 809a 	bne.w	8003c0e <HAL_SPI_TransmitReceive+0x2fa>
      {
        /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
        if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8003ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d10c      	bne.n	8003afe <HAL_SPI_TransmitReceive+0x1ea>
 8003ae4:	6a3b      	ldr	r3, [r7, #32]
 8003ae6:	f003 0308 	and.w	r3, r3, #8
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d007      	beq.n	8003afe <HAL_SPI_TransmitReceive+0x1ea>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003afc:	601a      	str	r2, [r3, #0]
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b0c:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b0e:	e07e      	b.n	8003c0e <HAL_SPI_TransmitReceive+0x2fa>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d13f      	bne.n	8003b9e <HAL_SPI_TransmitReceive+0x28a>
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d03a      	beq.n	8003b9e <HAL_SPI_TransmitReceive+0x28a>
 8003b28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d137      	bne.n	8003b9e <HAL_SPI_TransmitReceive+0x28a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b32:	881a      	ldrh	r2, [r3, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b3e:	1c9a      	adds	r2, r3, #2
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b52:	2300      	movs	r3, #0
 8003b54:	63fb      	str	r3, [r7, #60]	@ 0x3c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d11e      	bne.n	8003b9e <HAL_SPI_TransmitReceive+0x28a>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b68:	d119      	bne.n	8003b9e <HAL_SPI_TransmitReceive+0x28a>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8003b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6c:	f003 0304 	and.w	r3, r3, #4
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d10c      	bne.n	8003b8e <HAL_SPI_TransmitReceive+0x27a>
 8003b74:	6a3b      	ldr	r3, [r7, #32]
 8003b76:	f003 0308 	and.w	r3, r3, #8
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d007      	beq.n	8003b8e <HAL_SPI_TransmitReceive+0x27a>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b8c:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b9c:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	f003 0301 	and.w	r3, r3, #1
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d11c      	bne.n	8003be6 <HAL_SPI_TransmitReceive+0x2d2>
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d016      	beq.n	8003be6 <HAL_SPI_TransmitReceive+0x2d2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68da      	ldr	r2, [r3, #12]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc2:	b292      	uxth	r2, r2
 8003bc4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bca:	1c9a      	adds	r2, r3, #2
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	3b01      	subs	r3, #1
 8003bda:	b29a      	uxth	r2, r3
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003be2:	2301      	movs	r3, #1
 8003be4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003be6:	f7fe fbff 	bl	80023e8 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d80b      	bhi.n	8003c0e <HAL_SPI_TransmitReceive+0x2fa>
 8003bf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bfc:	d007      	beq.n	8003c0e <HAL_SPI_TransmitReceive+0x2fa>
      {
        errorcode = HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        hspi->State = HAL_SPI_STATE_READY;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003c0c:	e1b6      	b.n	8003f7c <HAL_SPI_TransmitReceive+0x668>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f47f af7b 	bne.w	8003b10 <HAL_SPI_TransmitReceive+0x1fc>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	f47f af74 	bne.w	8003b10 <HAL_SPI_TransmitReceive+0x1fc>
 8003c28:	e12d      	b.n	8003e86 <HAL_SPI_TransmitReceive+0x572>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d003      	beq.n	8003c3a <HAL_SPI_TransmitReceive+0x326>
 8003c32:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	f040 8119 	bne.w	8003e6c <HAL_SPI_TransmitReceive+0x558>
    {
      if (hspi->TxXferCount > 1U)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d912      	bls.n	8003c6a <HAL_SPI_TransmitReceive+0x356>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c48:	881a      	ldrh	r2, [r3, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c54:	1c9a      	adds	r2, r3, #2
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	3b02      	subs	r3, #2
 8003c62:	b29a      	uxth	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c68:	e100      	b.n	8003e6c <HAL_SPI_TransmitReceive+0x558>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	330c      	adds	r3, #12
 8003c74:	7812      	ldrb	r2, [r2, #0]
 8003c76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c7c:	1c5a      	adds	r2, r3, #1
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	3b01      	subs	r3, #1
 8003c8a:	b29a      	uxth	r2, r3
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f040 80e8 	bne.w	8003e6c <HAL_SPI_TransmitReceive+0x558>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ca4:	f040 80e2 	bne.w	8003e6c <HAL_SPI_TransmitReceive+0x558>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003caa:	f003 0304 	and.w	r3, r3, #4
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10c      	bne.n	8003ccc <HAL_SPI_TransmitReceive+0x3b8>
 8003cb2:	6a3b      	ldr	r3, [r7, #32]
 8003cb4:	f003 0308 	and.w	r3, r3, #8
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d007      	beq.n	8003ccc <HAL_SPI_TransmitReceive+0x3b8>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cca:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003cda:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cdc:	e0c6      	b.n	8003e6c <HAL_SPI_TransmitReceive+0x558>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	f003 0302 	and.w	r3, r3, #2
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d158      	bne.n	8003d9e <HAL_SPI_TransmitReceive+0x48a>
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d053      	beq.n	8003d9e <HAL_SPI_TransmitReceive+0x48a>
 8003cf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d150      	bne.n	8003d9e <HAL_SPI_TransmitReceive+0x48a>
      {
        if (hspi->TxXferCount > 1U)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d912      	bls.n	8003d2c <HAL_SPI_TransmitReceive+0x418>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d0a:	881a      	ldrh	r2, [r3, #0]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d16:	1c9a      	adds	r2, r3, #2
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	3b02      	subs	r3, #2
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d2a:	e012      	b.n	8003d52 <HAL_SPI_TransmitReceive+0x43e>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	330c      	adds	r3, #12
 8003d36:	7812      	ldrb	r2, [r2, #0]
 8003d38:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d3e:	1c5a      	adds	r2, r3, #1
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d52:	2300      	movs	r3, #0
 8003d54:	63fb      	str	r3, [r7, #60]	@ 0x3c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d11e      	bne.n	8003d9e <HAL_SPI_TransmitReceive+0x48a>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d68:	d119      	bne.n	8003d9e <HAL_SPI_TransmitReceive+0x48a>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6c:	f003 0304 	and.w	r3, r3, #4
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d10c      	bne.n	8003d8e <HAL_SPI_TransmitReceive+0x47a>
 8003d74:	6a3b      	ldr	r3, [r7, #32]
 8003d76:	f003 0308 	and.w	r3, r3, #8
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d007      	beq.n	8003d8e <HAL_SPI_TransmitReceive+0x47a>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d8c:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003d9c:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d148      	bne.n	8003e3e <HAL_SPI_TransmitReceive+0x52a>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d042      	beq.n	8003e3e <HAL_SPI_TransmitReceive+0x52a>
      {
        if (hspi->RxXferCount > 1U)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d923      	bls.n	8003e0c <HAL_SPI_TransmitReceive+0x4f8>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68da      	ldr	r2, [r3, #12]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dce:	b292      	uxth	r2, r2
 8003dd0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd6:	1c9a      	adds	r2, r3, #2
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	3b02      	subs	r3, #2
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d81f      	bhi.n	8003e3a <HAL_SPI_TransmitReceive+0x526>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	685a      	ldr	r2, [r3, #4]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e08:	605a      	str	r2, [r3, #4]
 8003e0a:	e016      	b.n	8003e3a <HAL_SPI_TransmitReceive+0x526>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f103 020c 	add.w	r2, r3, #12
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e18:	7812      	ldrb	r2, [r2, #0]
 8003e1a:	b2d2      	uxtb	r2, r2
 8003e1c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e22:	1c5a      	adds	r2, r3, #1
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	3b01      	subs	r3, #1
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003e3e:	f7fe fad3 	bl	80023e8 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d803      	bhi.n	8003e56 <HAL_SPI_TransmitReceive+0x542>
 8003e4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e54:	d102      	bne.n	8003e5c <HAL_SPI_TransmitReceive+0x548>
 8003e56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d107      	bne.n	8003e6c <HAL_SPI_TransmitReceive+0x558>
      {
        errorcode = HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        hspi->State = HAL_SPI_STATE_READY;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2201      	movs	r2, #1
 8003e66:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003e6a:	e087      	b.n	8003f7c <HAL_SPI_TransmitReceive+0x668>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f47f af33 	bne.w	8003cde <HAL_SPI_TransmitReceive+0x3ca>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f47f af2c 	bne.w	8003cde <HAL_SPI_TransmitReceive+0x3ca>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e8e:	d146      	bne.n	8003f1e <HAL_SPI_TransmitReceive+0x60a>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8003e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e92:	9300      	str	r3, [sp, #0]
 8003e94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e96:	2201      	movs	r2, #1
 8003e98:	2101      	movs	r1, #1
 8003e9a:	68f8      	ldr	r0, [r7, #12]
 8003e9c:	f000 f878 	bl	8003f90 <SPI_WaitFlagStateUntilTimeout>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d009      	beq.n	8003eba <HAL_SPI_TransmitReceive+0x5a6>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003eaa:	f043 0202 	orr.w	r2, r3, #2
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	661a      	str	r2, [r3, #96]	@ 0x60
      errorcode = HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
      goto error;
 8003eb8:	e060      	b.n	8003f7c <HAL_SPI_TransmitReceive+0x668>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003ec2:	d105      	bne.n	8003ed0 <HAL_SPI_TransmitReceive+0x5bc>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	61bb      	str	r3, [r7, #24]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	e026      	b.n	8003f1e <HAL_SPI_TransmitReceive+0x60a>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	330c      	adds	r3, #12
 8003ed6:	61fb      	str	r3, [r7, #28]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003ee0:	7dfb      	ldrb	r3, [r7, #23]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d119      	bne.n	8003f1e <HAL_SPI_TransmitReceive+0x60a>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8003eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eec:	9300      	str	r3, [sp, #0]
 8003eee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	2101      	movs	r1, #1
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f000 f84b 	bl	8003f90 <SPI_WaitFlagStateUntilTimeout>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d009      	beq.n	8003f14 <HAL_SPI_TransmitReceive+0x600>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f04:	f043 0202 	orr.w	r2, r3, #2
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	661a      	str	r2, [r3, #96]	@ 0x60
          errorcode = HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
          goto error;
 8003f12:	e033      	b.n	8003f7c <HAL_SPI_TransmitReceive+0x668>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	75fb      	strb	r3, [r7, #23]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8003f1c:	7dfb      	ldrb	r3, [r7, #23]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	f003 0310 	and.w	r3, r3, #16
 8003f28:	2b10      	cmp	r3, #16
 8003f2a:	d10d      	bne.n	8003f48 <HAL_SPI_TransmitReceive+0x634>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f30:	f043 0202 	orr.w	r2, r3, #2
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8003f40:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003f4a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	f000 f93d 	bl	80041cc <SPI_EndRxTxTransaction>
 8003f52:	4603      	mov	r3, r0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d005      	beq.n	8003f64 <HAL_SPI_TransmitReceive+0x650>
  {
    errorcode = HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2220      	movs	r2, #32
 8003f62:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d003      	beq.n	8003f74 <HAL_SPI_TransmitReceive+0x660>
  {
    errorcode = HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8003f72:	e003      	b.n	8003f7c <HAL_SPI_TransmitReceive+0x668>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003f84:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3740      	adds	r7, #64	@ 0x40
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b088      	sub	sp, #32
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	603b      	str	r3, [r7, #0]
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003fa0:	f7fe fa22 	bl	80023e8 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa8:	1a9b      	subs	r3, r3, r2
 8003faa:	683a      	ldr	r2, [r7, #0]
 8003fac:	4413      	add	r3, r2
 8003fae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003fb0:	f7fe fa1a 	bl	80023e8 <HAL_GetTick>
 8003fb4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003fb6:	4b39      	ldr	r3, [pc, #228]	@ (800409c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	015b      	lsls	r3, r3, #5
 8003fbc:	0d1b      	lsrs	r3, r3, #20
 8003fbe:	69fa      	ldr	r2, [r7, #28]
 8003fc0:	fb02 f303 	mul.w	r3, r2, r3
 8003fc4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fc6:	e054      	b.n	8004072 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fce:	d050      	beq.n	8004072 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fd0:	f7fe fa0a 	bl	80023e8 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	69fa      	ldr	r2, [r7, #28]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d902      	bls.n	8003fe6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d13d      	bne.n	8004062 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003ff4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ffe:	d111      	bne.n	8004024 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004008:	d004      	beq.n	8004014 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004012:	d107      	bne.n	8004024 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004022:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004028:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800402c:	d10f      	bne.n	800404e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800404c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e017      	b.n	8004092 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d101      	bne.n	800406c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004068:	2300      	movs	r3, #0
 800406a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	3b01      	subs	r3, #1
 8004070:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	689a      	ldr	r2, [r3, #8]
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	4013      	ands	r3, r2
 800407c:	68ba      	ldr	r2, [r7, #8]
 800407e:	429a      	cmp	r2, r3
 8004080:	bf0c      	ite	eq
 8004082:	2301      	moveq	r3, #1
 8004084:	2300      	movne	r3, #0
 8004086:	b2db      	uxtb	r3, r3
 8004088:	461a      	mov	r2, r3
 800408a:	79fb      	ldrb	r3, [r7, #7]
 800408c:	429a      	cmp	r2, r3
 800408e:	d19b      	bne.n	8003fc8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3720      	adds	r7, #32
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	20000038 	.word	0x20000038

080040a0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b08a      	sub	sp, #40	@ 0x28
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
 80040ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80040ae:	2300      	movs	r3, #0
 80040b0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80040b2:	f7fe f999 	bl	80023e8 <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ba:	1a9b      	subs	r3, r3, r2
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	4413      	add	r3, r2
 80040c0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80040c2:	f7fe f991 	bl	80023e8 <HAL_GetTick>
 80040c6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	330c      	adds	r3, #12
 80040ce:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80040d0:	4b3d      	ldr	r3, [pc, #244]	@ (80041c8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	4613      	mov	r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	4413      	add	r3, r2
 80040da:	00da      	lsls	r2, r3, #3
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	0d1b      	lsrs	r3, r3, #20
 80040e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040e2:	fb02 f303 	mul.w	r3, r2, r3
 80040e6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80040e8:	e060      	b.n	80041ac <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80040f0:	d107      	bne.n	8004102 <SPI_WaitFifoStateUntilTimeout+0x62>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d104      	bne.n	8004102 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004100:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004108:	d050      	beq.n	80041ac <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800410a:	f7fe f96d 	bl	80023e8 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	6a3b      	ldr	r3, [r7, #32]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004116:	429a      	cmp	r2, r3
 8004118:	d902      	bls.n	8004120 <SPI_WaitFifoStateUntilTimeout+0x80>
 800411a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800411c:	2b00      	cmp	r3, #0
 800411e:	d13d      	bne.n	800419c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	685a      	ldr	r2, [r3, #4]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800412e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004138:	d111      	bne.n	800415e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004142:	d004      	beq.n	800414e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800414c:	d107      	bne.n	800415e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800415c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004162:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004166:	d10f      	bne.n	8004188 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004176:	601a      	str	r2, [r3, #0]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004186:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e010      	b.n	80041be <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80041a2:	2300      	movs	r3, #0
 80041a4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	3b01      	subs	r3, #1
 80041aa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	689a      	ldr	r2, [r3, #8]
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	4013      	ands	r3, r2
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d196      	bne.n	80040ea <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3728      	adds	r7, #40	@ 0x28
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	20000038 	.word	0x20000038

080041cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b088      	sub	sp, #32
 80041d0:	af02      	add	r7, sp, #8
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	9300      	str	r3, [sp, #0]
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	2200      	movs	r2, #0
 80041e0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80041e4:	68f8      	ldr	r0, [r7, #12]
 80041e6:	f7ff ff5b 	bl	80040a0 <SPI_WaitFifoStateUntilTimeout>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d007      	beq.n	8004200 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041f4:	f043 0220 	orr.w	r2, r3, #32
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e046      	b.n	800428e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004200:	4b25      	ldr	r3, [pc, #148]	@ (8004298 <SPI_EndRxTxTransaction+0xcc>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a25      	ldr	r2, [pc, #148]	@ (800429c <SPI_EndRxTxTransaction+0xd0>)
 8004206:	fba2 2303 	umull	r2, r3, r2, r3
 800420a:	0d5b      	lsrs	r3, r3, #21
 800420c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004210:	fb02 f303 	mul.w	r3, r2, r3
 8004214:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800421e:	d112      	bne.n	8004246 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	9300      	str	r3, [sp, #0]
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	2200      	movs	r2, #0
 8004228:	2180      	movs	r1, #128	@ 0x80
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f7ff feb0 	bl	8003f90 <SPI_WaitFlagStateUntilTimeout>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d016      	beq.n	8004264 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800423a:	f043 0220 	orr.w	r2, r3, #32
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e023      	b.n	800428e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d00a      	beq.n	8004262 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	3b01      	subs	r3, #1
 8004250:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800425c:	2b80      	cmp	r3, #128	@ 0x80
 800425e:	d0f2      	beq.n	8004246 <SPI_EndRxTxTransaction+0x7a>
 8004260:	e000      	b.n	8004264 <SPI_EndRxTxTransaction+0x98>
        break;
 8004262:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	2200      	movs	r2, #0
 800426c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f7ff ff15 	bl	80040a0 <SPI_WaitFifoStateUntilTimeout>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d007      	beq.n	800428c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004280:	f043 0220 	orr.w	r2, r3, #32
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e000      	b.n	800428e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3718      	adds	r7, #24
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	20000038 	.word	0x20000038
 800429c:	165e9f81 	.word	0x165e9f81

080042a0 <HAL_TIM_Base_Init>:
=======
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	69da      	ldr	r2, [r3, #28]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003548:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3710      	adds	r7, #16
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_TIM_Base_Init>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d101      	bne.n	80042b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e049      	b.n	8004346 <HAL_TIM_Base_Init+0xa6>
=======
 8003562:	b580      	push	{r7, lr}
 8003564:	b082      	sub	sp, #8
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e049      	b.n	8003608 <HAL_TIM_Base_Init+0xa6>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
<<<<<<< HEAD
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d106      	bne.n	80042cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
=======
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2b00      	cmp	r3, #0
 800357e:	d106      	bne.n	800358e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
<<<<<<< HEAD
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f7fd ff1a 	bl	8002100 <HAL_TIM_Base_MspInit>
=======
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f7fe fcfb 	bl	8001f84 <HAL_TIM_Base_MspInit>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
<<<<<<< HEAD
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2202      	movs	r2, #2
 80042d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	3304      	adds	r3, #4
 80042dc:	4619      	mov	r1, r3
 80042de:	4610      	mov	r0, r2
 80042e0:	f000 fc4c 	bl	8004b7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3708      	adds	r7, #8
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
	...

08004350 <HAL_TIM_Base_Start>:
=======
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2202      	movs	r2, #2
 8003592:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	3304      	adds	r3, #4
 800359e:	4619      	mov	r1, r3
 80035a0:	4610      	mov	r0, r2
 80035a2:	f000 fc4b 	bl	8003e3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2201      	movs	r2, #1
 80035aa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2201      	movs	r2, #1
 80035c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2201      	movs	r2, #1
 80035d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2201      	movs	r2, #1
 80035da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2201      	movs	r2, #1
 80035e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	3708      	adds	r7, #8
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <HAL_TIM_Base_Start>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
=======
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
<<<<<<< HEAD
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b01      	cmp	r3, #1
 8004362:	d001      	beq.n	8004368 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e04c      	b.n	8004402 <HAL_TIM_Base_Start+0xb2>
=======
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800361e:	b2db      	uxtb	r3, r3
 8003620:	2b01      	cmp	r3, #1
 8003622:	d001      	beq.n	8003628 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e04c      	b.n	80036c2 <HAL_TIM_Base_Start+0xb2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
<<<<<<< HEAD
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a26      	ldr	r2, [pc, #152]	@ (8004410 <HAL_TIM_Base_Start+0xc0>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d022      	beq.n	80043c0 <HAL_TIM_Base_Start+0x70>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004382:	d01d      	beq.n	80043c0 <HAL_TIM_Base_Start+0x70>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a22      	ldr	r2, [pc, #136]	@ (8004414 <HAL_TIM_Base_Start+0xc4>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d018      	beq.n	80043c0 <HAL_TIM_Base_Start+0x70>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a21      	ldr	r2, [pc, #132]	@ (8004418 <HAL_TIM_Base_Start+0xc8>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d013      	beq.n	80043c0 <HAL_TIM_Base_Start+0x70>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a1f      	ldr	r2, [pc, #124]	@ (800441c <HAL_TIM_Base_Start+0xcc>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d00e      	beq.n	80043c0 <HAL_TIM_Base_Start+0x70>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a1e      	ldr	r2, [pc, #120]	@ (8004420 <HAL_TIM_Base_Start+0xd0>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d009      	beq.n	80043c0 <HAL_TIM_Base_Start+0x70>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a1c      	ldr	r2, [pc, #112]	@ (8004424 <HAL_TIM_Base_Start+0xd4>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d004      	beq.n	80043c0 <HAL_TIM_Base_Start+0x70>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a1b      	ldr	r2, [pc, #108]	@ (8004428 <HAL_TIM_Base_Start+0xd8>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d115      	bne.n	80043ec <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	689a      	ldr	r2, [r3, #8]
 80043c6:	4b19      	ldr	r3, [pc, #100]	@ (800442c <HAL_TIM_Base_Start+0xdc>)
 80043c8:	4013      	ands	r3, r2
 80043ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2b06      	cmp	r3, #6
 80043d0:	d015      	beq.n	80043fe <HAL_TIM_Base_Start+0xae>
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043d8:	d011      	beq.n	80043fe <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f042 0201 	orr.w	r2, r2, #1
 80043e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043ea:	e008      	b.n	80043fe <HAL_TIM_Base_Start+0xae>
=======
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2202      	movs	r2, #2
 800362c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a26      	ldr	r2, [pc, #152]	@ (80036d0 <HAL_TIM_Base_Start+0xc0>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d022      	beq.n	8003680 <HAL_TIM_Base_Start+0x70>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003642:	d01d      	beq.n	8003680 <HAL_TIM_Base_Start+0x70>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a22      	ldr	r2, [pc, #136]	@ (80036d4 <HAL_TIM_Base_Start+0xc4>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d018      	beq.n	8003680 <HAL_TIM_Base_Start+0x70>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a21      	ldr	r2, [pc, #132]	@ (80036d8 <HAL_TIM_Base_Start+0xc8>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d013      	beq.n	8003680 <HAL_TIM_Base_Start+0x70>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a1f      	ldr	r2, [pc, #124]	@ (80036dc <HAL_TIM_Base_Start+0xcc>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d00e      	beq.n	8003680 <HAL_TIM_Base_Start+0x70>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a1e      	ldr	r2, [pc, #120]	@ (80036e0 <HAL_TIM_Base_Start+0xd0>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d009      	beq.n	8003680 <HAL_TIM_Base_Start+0x70>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a1c      	ldr	r2, [pc, #112]	@ (80036e4 <HAL_TIM_Base_Start+0xd4>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d004      	beq.n	8003680 <HAL_TIM_Base_Start+0x70>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a1b      	ldr	r2, [pc, #108]	@ (80036e8 <HAL_TIM_Base_Start+0xd8>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d115      	bne.n	80036ac <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	689a      	ldr	r2, [r3, #8]
 8003686:	4b19      	ldr	r3, [pc, #100]	@ (80036ec <HAL_TIM_Base_Start+0xdc>)
 8003688:	4013      	ands	r3, r2
 800368a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2b06      	cmp	r3, #6
 8003690:	d015      	beq.n	80036be <HAL_TIM_Base_Start+0xae>
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003698:	d011      	beq.n	80036be <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f042 0201 	orr.w	r2, r2, #1
 80036a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036aa:	e008      	b.n	80036be <HAL_TIM_Base_Start+0xae>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
<<<<<<< HEAD
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f042 0201 	orr.w	r2, r2, #1
 80043fa:	601a      	str	r2, [r3, #0]
 80043fc:	e000      	b.n	8004400 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043fe:	bf00      	nop
=======
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f042 0201 	orr.w	r2, r2, #1
 80036ba:	601a      	str	r2, [r3, #0]
 80036bc:	e000      	b.n	80036c0 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036be:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /* Return function status */
  return HAL_OK;
<<<<<<< HEAD
 8004400:	2300      	movs	r3, #0
}
 8004402:	4618      	mov	r0, r3
 8004404:	3714      	adds	r7, #20
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	40010000 	.word	0x40010000
 8004414:	40000400 	.word	0x40000400
 8004418:	40000800 	.word	0x40000800
 800441c:	40000c00 	.word	0x40000c00
 8004420:	40010400 	.word	0x40010400
 8004424:	40014000 	.word	0x40014000
 8004428:	40001800 	.word	0x40001800
 800442c:	00010007 	.word	0x00010007

08004430 <HAL_TIM_Base_Start_IT>:
=======
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3714      	adds	r7, #20
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	40010000 	.word	0x40010000
 80036d4:	40000400 	.word	0x40000400
 80036d8:	40000800 	.word	0x40000800
 80036dc:	40000c00 	.word	0x40000c00
 80036e0:	40010400 	.word	0x40010400
 80036e4:	40014000 	.word	0x40014000
 80036e8:	40001800 	.word	0x40001800
 80036ec:	00010007 	.word	0x00010007

080036f0 <HAL_TIM_Base_Start_IT>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8004430:	b480      	push	{r7}
 8004432:	b085      	sub	sp, #20
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
=======
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
<<<<<<< HEAD
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800443e:	b2db      	uxtb	r3, r3
 8004440:	2b01      	cmp	r3, #1
 8004442:	d001      	beq.n	8004448 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e054      	b.n	80044f2 <HAL_TIM_Base_Start_IT+0xc2>
=======
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b01      	cmp	r3, #1
 8003702:	d001      	beq.n	8003708 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e054      	b.n	80037b2 <HAL_TIM_Base_Start_IT+0xc2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
<<<<<<< HEAD
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2202      	movs	r2, #2
 800444c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	68da      	ldr	r2, [r3, #12]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f042 0201 	orr.w	r2, r2, #1
 800445e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a26      	ldr	r2, [pc, #152]	@ (8004500 <HAL_TIM_Base_Start_IT+0xd0>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d022      	beq.n	80044b0 <HAL_TIM_Base_Start_IT+0x80>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004472:	d01d      	beq.n	80044b0 <HAL_TIM_Base_Start_IT+0x80>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a22      	ldr	r2, [pc, #136]	@ (8004504 <HAL_TIM_Base_Start_IT+0xd4>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d018      	beq.n	80044b0 <HAL_TIM_Base_Start_IT+0x80>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a21      	ldr	r2, [pc, #132]	@ (8004508 <HAL_TIM_Base_Start_IT+0xd8>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d013      	beq.n	80044b0 <HAL_TIM_Base_Start_IT+0x80>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a1f      	ldr	r2, [pc, #124]	@ (800450c <HAL_TIM_Base_Start_IT+0xdc>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d00e      	beq.n	80044b0 <HAL_TIM_Base_Start_IT+0x80>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a1e      	ldr	r2, [pc, #120]	@ (8004510 <HAL_TIM_Base_Start_IT+0xe0>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d009      	beq.n	80044b0 <HAL_TIM_Base_Start_IT+0x80>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a1c      	ldr	r2, [pc, #112]	@ (8004514 <HAL_TIM_Base_Start_IT+0xe4>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d004      	beq.n	80044b0 <HAL_TIM_Base_Start_IT+0x80>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a1b      	ldr	r2, [pc, #108]	@ (8004518 <HAL_TIM_Base_Start_IT+0xe8>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d115      	bne.n	80044dc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	689a      	ldr	r2, [r3, #8]
 80044b6:	4b19      	ldr	r3, [pc, #100]	@ (800451c <HAL_TIM_Base_Start_IT+0xec>)
 80044b8:	4013      	ands	r3, r2
 80044ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2b06      	cmp	r3, #6
 80044c0:	d015      	beq.n	80044ee <HAL_TIM_Base_Start_IT+0xbe>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044c8:	d011      	beq.n	80044ee <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f042 0201 	orr.w	r2, r2, #1
 80044d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044da:	e008      	b.n	80044ee <HAL_TIM_Base_Start_IT+0xbe>
=======
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2202      	movs	r2, #2
 800370c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68da      	ldr	r2, [r3, #12]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f042 0201 	orr.w	r2, r2, #1
 800371e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a26      	ldr	r2, [pc, #152]	@ (80037c0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d022      	beq.n	8003770 <HAL_TIM_Base_Start_IT+0x80>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003732:	d01d      	beq.n	8003770 <HAL_TIM_Base_Start_IT+0x80>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a22      	ldr	r2, [pc, #136]	@ (80037c4 <HAL_TIM_Base_Start_IT+0xd4>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d018      	beq.n	8003770 <HAL_TIM_Base_Start_IT+0x80>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a21      	ldr	r2, [pc, #132]	@ (80037c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d013      	beq.n	8003770 <HAL_TIM_Base_Start_IT+0x80>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a1f      	ldr	r2, [pc, #124]	@ (80037cc <HAL_TIM_Base_Start_IT+0xdc>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d00e      	beq.n	8003770 <HAL_TIM_Base_Start_IT+0x80>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a1e      	ldr	r2, [pc, #120]	@ (80037d0 <HAL_TIM_Base_Start_IT+0xe0>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d009      	beq.n	8003770 <HAL_TIM_Base_Start_IT+0x80>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a1c      	ldr	r2, [pc, #112]	@ (80037d4 <HAL_TIM_Base_Start_IT+0xe4>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d004      	beq.n	8003770 <HAL_TIM_Base_Start_IT+0x80>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a1b      	ldr	r2, [pc, #108]	@ (80037d8 <HAL_TIM_Base_Start_IT+0xe8>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d115      	bne.n	800379c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	689a      	ldr	r2, [r3, #8]
 8003776:	4b19      	ldr	r3, [pc, #100]	@ (80037dc <HAL_TIM_Base_Start_IT+0xec>)
 8003778:	4013      	ands	r3, r2
 800377a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2b06      	cmp	r3, #6
 8003780:	d015      	beq.n	80037ae <HAL_TIM_Base_Start_IT+0xbe>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003788:	d011      	beq.n	80037ae <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f042 0201 	orr.w	r2, r2, #1
 8003798:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800379a:	e008      	b.n	80037ae <HAL_TIM_Base_Start_IT+0xbe>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
<<<<<<< HEAD
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f042 0201 	orr.w	r2, r2, #1
 80044ea:	601a      	str	r2, [r3, #0]
 80044ec:	e000      	b.n	80044f0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ee:	bf00      	nop
=======
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0201 	orr.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]
 80037ac:	e000      	b.n	80037b0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ae:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /* Return function status */
  return HAL_OK;
<<<<<<< HEAD
 80044f0:	2300      	movs	r3, #0
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3714      	adds	r7, #20
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	40010000 	.word	0x40010000
 8004504:	40000400 	.word	0x40000400
 8004508:	40000800 	.word	0x40000800
 800450c:	40000c00 	.word	0x40000c00
 8004510:	40010400 	.word	0x40010400
 8004514:	40014000 	.word	0x40014000
 8004518:	40001800 	.word	0x40001800
 800451c:	00010007 	.word	0x00010007

08004520 <HAL_TIM_Encoder_Init>:
=======
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3714      	adds	r7, #20
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	40010000 	.word	0x40010000
 80037c4:	40000400 	.word	0x40000400
 80037c8:	40000800 	.word	0x40000800
 80037cc:	40000c00 	.word	0x40000c00
 80037d0:	40010400 	.word	0x40010400
 80037d4:	40014000 	.word	0x40014000
 80037d8:	40001800 	.word	0x40001800
 80037dc:	00010007 	.word	0x00010007

080037e0 <HAL_TIM_Encoder_Init>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
<<<<<<< HEAD
 8004520:	b580      	push	{r7, lr}
 8004522:	b086      	sub	sp, #24
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
=======
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b086      	sub	sp, #24
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
<<<<<<< HEAD
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d101      	bne.n	8004534 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e08f      	b.n	8004654 <HAL_TIM_Encoder_Init+0x134>
=======
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d101      	bne.n	80037f4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e08f      	b.n	8003914 <HAL_TIM_Encoder_Init+0x134>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
<<<<<<< HEAD
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800453a:	b2db      	uxtb	r3, r3
 800453c:	2b00      	cmp	r3, #0
 800453e:	d106      	bne.n	800454e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
=======
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d106      	bne.n	800380e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
<<<<<<< HEAD
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f7fd fd61 	bl	8002010 <HAL_TIM_Encoder_MspInit>
=======
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f7fe fb43 	bl	8001e94 <HAL_TIM_Encoder_MspInit>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
<<<<<<< HEAD
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2202      	movs	r2, #2
 8004552:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	6899      	ldr	r1, [r3, #8]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	4b3e      	ldr	r3, [pc, #248]	@ (800465c <HAL_TIM_Encoder_Init+0x13c>)
 8004562:	400b      	ands	r3, r1
 8004564:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	3304      	adds	r3, #4
 800456e:	4619      	mov	r1, r3
 8004570:	4610      	mov	r0, r2
 8004572:	f000 fb03 	bl	8004b7c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	699b      	ldr	r3, [r3, #24]
 8004584:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	6a1b      	ldr	r3, [r3, #32]
 800458c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	4313      	orrs	r3, r2
 8004596:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	4b31      	ldr	r3, [pc, #196]	@ (8004660 <HAL_TIM_Encoder_Init+0x140>)
 800459c:	4013      	ands	r3, r2
 800459e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	689a      	ldr	r2, [r3, #8]
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	021b      	lsls	r3, r3, #8
 80045aa:	4313      	orrs	r3, r2
 80045ac:	693a      	ldr	r2, [r7, #16]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	4b2b      	ldr	r3, [pc, #172]	@ (8004664 <HAL_TIM_Encoder_Init+0x144>)
 80045b6:	4013      	ands	r3, r2
 80045b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	4b2a      	ldr	r3, [pc, #168]	@ (8004668 <HAL_TIM_Encoder_Init+0x148>)
 80045be:	4013      	ands	r3, r2
 80045c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	68da      	ldr	r2, [r3, #12]
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	021b      	lsls	r3, r3, #8
 80045cc:	4313      	orrs	r3, r2
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	691b      	ldr	r3, [r3, #16]
 80045d8:	011a      	lsls	r2, r3, #4
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	031b      	lsls	r3, r3, #12
 80045e0:	4313      	orrs	r3, r2
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80045ee:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80045f6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	685a      	ldr	r2, [r3, #4]
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	011b      	lsls	r3, r3, #4
 8004602:	4313      	orrs	r3, r2
 8004604:	68fa      	ldr	r2, [r7, #12]
 8004606:	4313      	orrs	r3, r2
 8004608:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2201      	movs	r2, #1
 8004626:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2201      	movs	r2, #1
 800462e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2201      	movs	r2, #1
 8004636:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2201      	movs	r2, #1
 8004646:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004652:	2300      	movs	r3, #0
}
 8004654:	4618      	mov	r0, r3
 8004656:	3718      	adds	r7, #24
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	fffebff8 	.word	0xfffebff8
 8004660:	fffffcfc 	.word	0xfffffcfc
 8004664:	fffff3f3 	.word	0xfffff3f3
 8004668:	ffff0f0f 	.word	0xffff0f0f

0800466c <HAL_TIM_Encoder_Start>:
=======
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2202      	movs	r2, #2
 8003812:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	6899      	ldr	r1, [r3, #8]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	4b3e      	ldr	r3, [pc, #248]	@ (800391c <HAL_TIM_Encoder_Init+0x13c>)
 8003822:	400b      	ands	r3, r1
 8003824:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	3304      	adds	r3, #4
 800382e:	4619      	mov	r1, r3
 8003830:	4610      	mov	r0, r2
 8003832:	f000 fb03 	bl	8003e3c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	697a      	ldr	r2, [r7, #20]
 8003854:	4313      	orrs	r3, r2
 8003856:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003858:	693a      	ldr	r2, [r7, #16]
 800385a:	4b31      	ldr	r3, [pc, #196]	@ (8003920 <HAL_TIM_Encoder_Init+0x140>)
 800385c:	4013      	ands	r3, r2
 800385e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	699b      	ldr	r3, [r3, #24]
 8003868:	021b      	lsls	r3, r3, #8
 800386a:	4313      	orrs	r3, r2
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	4313      	orrs	r3, r2
 8003870:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003872:	693a      	ldr	r2, [r7, #16]
 8003874:	4b2b      	ldr	r3, [pc, #172]	@ (8003924 <HAL_TIM_Encoder_Init+0x144>)
 8003876:	4013      	ands	r3, r2
 8003878:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800387a:	693a      	ldr	r2, [r7, #16]
 800387c:	4b2a      	ldr	r3, [pc, #168]	@ (8003928 <HAL_TIM_Encoder_Init+0x148>)
 800387e:	4013      	ands	r3, r2
 8003880:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	68da      	ldr	r2, [r3, #12]
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	69db      	ldr	r3, [r3, #28]
 800388a:	021b      	lsls	r3, r3, #8
 800388c:	4313      	orrs	r3, r2
 800388e:	693a      	ldr	r2, [r7, #16]
 8003890:	4313      	orrs	r3, r2
 8003892:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	691b      	ldr	r3, [r3, #16]
 8003898:	011a      	lsls	r2, r3, #4
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	6a1b      	ldr	r3, [r3, #32]
 800389e:	031b      	lsls	r3, r3, #12
 80038a0:	4313      	orrs	r3, r2
 80038a2:	693a      	ldr	r2, [r7, #16]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80038ae:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80038b6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	685a      	ldr	r2, [r3, #4]
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	695b      	ldr	r3, [r3, #20]
 80038c0:	011b      	lsls	r3, r3, #4
 80038c2:	4313      	orrs	r3, r2
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2201      	movs	r2, #1
 80038ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2201      	movs	r2, #1
 8003906:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	3718      	adds	r7, #24
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	fffebff8 	.word	0xfffebff8
 8003920:	fffffcfc 	.word	0xfffffcfc
 8003924:	fffff3f3 	.word	0xfffff3f3
 8003928:	ffff0f0f 	.word	0xffff0f0f

0800392c <HAL_TIM_Encoder_Start>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
<<<<<<< HEAD
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800467c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004684:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800468c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004694:	733b      	strb	r3, [r7, #12]
=======
 800392c:	b580      	push	{r7, lr}
 800392e:	b084      	sub	sp, #16
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800393c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003944:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800394c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003954:	733b      	strb	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
<<<<<<< HEAD
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d110      	bne.n	80046be <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800469c:	7bfb      	ldrb	r3, [r7, #15]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d102      	bne.n	80046a8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80046a2:	7b7b      	ldrb	r3, [r7, #13]
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d001      	beq.n	80046ac <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e069      	b.n	8004780 <HAL_TIM_Encoder_Start+0x114>
=======
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d110      	bne.n	800397e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800395c:	7bfb      	ldrb	r3, [r7, #15]
 800395e:	2b01      	cmp	r3, #1
 8003960:	d102      	bne.n	8003968 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003962:	7b7b      	ldrb	r3, [r7, #13]
 8003964:	2b01      	cmp	r3, #1
 8003966:	d001      	beq.n	800396c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e069      	b.n	8003a40 <HAL_TIM_Encoder_Start+0x114>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
<<<<<<< HEAD
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2202      	movs	r2, #2
 80046b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2202      	movs	r2, #2
 80046b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046bc:	e031      	b.n	8004722 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	2b04      	cmp	r3, #4
 80046c2:	d110      	bne.n	80046e6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80046c4:	7bbb      	ldrb	r3, [r7, #14]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d102      	bne.n	80046d0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80046ca:	7b3b      	ldrb	r3, [r7, #12]
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d001      	beq.n	80046d4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e055      	b.n	8004780 <HAL_TIM_Encoder_Start+0x114>
=======
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2202      	movs	r2, #2
 8003970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2202      	movs	r2, #2
 8003978:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800397c:	e031      	b.n	80039e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	2b04      	cmp	r3, #4
 8003982:	d110      	bne.n	80039a6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003984:	7bbb      	ldrb	r3, [r7, #14]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d102      	bne.n	8003990 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800398a:	7b3b      	ldrb	r3, [r7, #12]
 800398c:	2b01      	cmp	r3, #1
 800398e:	d001      	beq.n	8003994 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e055      	b.n	8003a40 <HAL_TIM_Encoder_Start+0x114>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
<<<<<<< HEAD
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2202      	movs	r2, #2
 80046d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2202      	movs	r2, #2
 80046e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046e4:	e01d      	b.n	8004722 <HAL_TIM_Encoder_Start+0xb6>
=======
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2202      	movs	r2, #2
 8003998:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2202      	movs	r2, #2
 80039a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80039a4:	e01d      	b.n	80039e2 <HAL_TIM_Encoder_Start+0xb6>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
<<<<<<< HEAD
 80046e6:	7bfb      	ldrb	r3, [r7, #15]
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d108      	bne.n	80046fe <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80046ec:	7bbb      	ldrb	r3, [r7, #14]
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d105      	bne.n	80046fe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80046f2:	7b7b      	ldrb	r3, [r7, #13]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d102      	bne.n	80046fe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80046f8:	7b3b      	ldrb	r3, [r7, #12]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d001      	beq.n	8004702 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e03e      	b.n	8004780 <HAL_TIM_Encoder_Start+0x114>
=======
 80039a6:	7bfb      	ldrb	r3, [r7, #15]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d108      	bne.n	80039be <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80039ac:	7bbb      	ldrb	r3, [r7, #14]
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d105      	bne.n	80039be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80039b2:	7b7b      	ldrb	r3, [r7, #13]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d102      	bne.n	80039be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80039b8:	7b3b      	ldrb	r3, [r7, #12]
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d001      	beq.n	80039c2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e03e      	b.n	8003a40 <HAL_TIM_Encoder_Start+0x114>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
<<<<<<< HEAD
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2202      	movs	r2, #2
 8004706:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2202      	movs	r2, #2
 800470e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2202      	movs	r2, #2
 8004716:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2202      	movs	r2, #2
 800471e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
=======
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2202      	movs	r2, #2
 80039c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2202      	movs	r2, #2
 80039ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2202      	movs	r2, #2
 80039d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2202      	movs	r2, #2
 80039de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
<<<<<<< HEAD
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d003      	beq.n	8004730 <HAL_TIM_Encoder_Start+0xc4>
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	2b04      	cmp	r3, #4
 800472c:	d008      	beq.n	8004740 <HAL_TIM_Encoder_Start+0xd4>
 800472e:	e00f      	b.n	8004750 <HAL_TIM_Encoder_Start+0xe4>
=======
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d003      	beq.n	80039f0 <HAL_TIM_Encoder_Start+0xc4>
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	2b04      	cmp	r3, #4
 80039ec:	d008      	beq.n	8003a00 <HAL_TIM_Encoder_Start+0xd4>
 80039ee:	e00f      	b.n	8003a10 <HAL_TIM_Encoder_Start+0xe4>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
<<<<<<< HEAD
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	2201      	movs	r2, #1
 8004736:	2100      	movs	r1, #0
 8004738:	4618      	mov	r0, r3
 800473a:	f000 fb65 	bl	8004e08 <TIM_CCxChannelCmd>
      break;
 800473e:	e016      	b.n	800476e <HAL_TIM_Encoder_Start+0x102>
=======
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2201      	movs	r2, #1
 80039f6:	2100      	movs	r1, #0
 80039f8:	4618      	mov	r0, r3
 80039fa:	f000 fb65 	bl	80040c8 <TIM_CCxChannelCmd>
      break;
 80039fe:	e016      	b.n	8003a2e <HAL_TIM_Encoder_Start+0x102>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
<<<<<<< HEAD
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2201      	movs	r2, #1
 8004746:	2104      	movs	r1, #4
 8004748:	4618      	mov	r0, r3
 800474a:	f000 fb5d 	bl	8004e08 <TIM_CCxChannelCmd>
      break;
 800474e:	e00e      	b.n	800476e <HAL_TIM_Encoder_Start+0x102>
=======
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2201      	movs	r2, #1
 8003a06:	2104      	movs	r1, #4
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f000 fb5d 	bl	80040c8 <TIM_CCxChannelCmd>
      break;
 8003a0e:	e00e      	b.n	8003a2e <HAL_TIM_Encoder_Start+0x102>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
<<<<<<< HEAD
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2201      	movs	r2, #1
 8004756:	2100      	movs	r1, #0
 8004758:	4618      	mov	r0, r3
 800475a:	f000 fb55 	bl	8004e08 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	2201      	movs	r2, #1
 8004764:	2104      	movs	r1, #4
 8004766:	4618      	mov	r0, r3
 8004768:	f000 fb4e 	bl	8004e08 <TIM_CCxChannelCmd>
      break;
 800476c:	bf00      	nop
=======
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2201      	movs	r2, #1
 8003a16:	2100      	movs	r1, #0
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f000 fb55 	bl	80040c8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2201      	movs	r2, #1
 8003a24:	2104      	movs	r1, #4
 8003a26:	4618      	mov	r0, r3
 8003a28:	f000 fb4e 	bl	80040c8 <TIM_CCxChannelCmd>
      break;
 8003a2c:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
<<<<<<< HEAD
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f042 0201 	orr.w	r2, r2, #1
 800477c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800477e:	2300      	movs	r3, #0
}
 8004780:	4618      	mov	r0, r3
 8004782:	3710      	adds	r7, #16
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <HAL_TIM_IRQHandler>:
=======
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f042 0201 	orr.w	r2, r2, #1
 8003a3c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003a3e:	2300      	movs	r3, #0
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3710      	adds	r7, #16
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <HAL_TIM_IRQHandler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	f003 0302 	and.w	r3, r3, #2
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d020      	beq.n	80047ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d01b      	beq.n	80047ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f06f 0202 	mvn.w	r2, #2
 80047bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2201      	movs	r2, #1
 80047c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	f003 0303 	and.w	r3, r3, #3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d003      	beq.n	80047da <HAL_TIM_IRQHandler+0x52>
=======
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	f003 0302 	and.w	r3, r3, #2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d020      	beq.n	8003aac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d01b      	beq.n	8003aac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f06f 0202 	mvn.w	r2, #2
 8003a7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	699b      	ldr	r3, [r3, #24]
 8003a8a:	f003 0303 	and.w	r3, r3, #3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d003      	beq.n	8003a9a <HAL_TIM_IRQHandler+0x52>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
<<<<<<< HEAD
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 f9b4 	bl	8004b40 <HAL_TIM_IC_CaptureCallback>
 80047d8:	e005      	b.n	80047e6 <HAL_TIM_IRQHandler+0x5e>
=======
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 f9b4 	bl	8003e00 <HAL_TIM_IC_CaptureCallback>
 8003a98:	e005      	b.n	8003aa6 <HAL_TIM_IRQHandler+0x5e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
<<<<<<< HEAD
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f000 f9a6 	bl	8004b2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f000 f9b7 	bl	8004b54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	771a      	strb	r2, [r3, #28]
=======
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 f9a6 	bl	8003dec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f000 f9b7 	bl	8003e14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	771a      	strb	r2, [r3, #28]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
<<<<<<< HEAD
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	f003 0304 	and.w	r3, r3, #4
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d020      	beq.n	8004838 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f003 0304 	and.w	r3, r3, #4
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d01b      	beq.n	8004838 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f06f 0204 	mvn.w	r2, #4
 8004808:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2202      	movs	r2, #2
 800480e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <HAL_TIM_IRQHandler+0x9e>
=======
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	f003 0304 	and.w	r3, r3, #4
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d020      	beq.n	8003af8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f003 0304 	and.w	r3, r3, #4
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d01b      	beq.n	8003af8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f06f 0204 	mvn.w	r2, #4
 8003ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2202      	movs	r2, #2
 8003ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	699b      	ldr	r3, [r3, #24]
 8003ad6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d003      	beq.n	8003ae6 <HAL_TIM_IRQHandler+0x9e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
<<<<<<< HEAD
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f000 f98e 	bl	8004b40 <HAL_TIM_IC_CaptureCallback>
 8004824:	e005      	b.n	8004832 <HAL_TIM_IRQHandler+0xaa>
=======
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f98e 	bl	8003e00 <HAL_TIM_IC_CaptureCallback>
 8003ae4:	e005      	b.n	8003af2 <HAL_TIM_IRQHandler+0xaa>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
<<<<<<< HEAD
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f000 f980 	bl	8004b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 f991 	bl	8004b54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	771a      	strb	r2, [r3, #28]
=======
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 f980 	bl	8003dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f000 f991 	bl	8003e14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	771a      	strb	r2, [r3, #28]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
<<<<<<< HEAD
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	f003 0308 	and.w	r3, r3, #8
 800483e:	2b00      	cmp	r3, #0
 8004840:	d020      	beq.n	8004884 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	f003 0308 	and.w	r3, r3, #8
 8004848:	2b00      	cmp	r3, #0
 800484a:	d01b      	beq.n	8004884 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f06f 0208 	mvn.w	r2, #8
 8004854:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2204      	movs	r2, #4
 800485a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	69db      	ldr	r3, [r3, #28]
 8004862:	f003 0303 	and.w	r3, r3, #3
 8004866:	2b00      	cmp	r3, #0
 8004868:	d003      	beq.n	8004872 <HAL_TIM_IRQHandler+0xea>
=======
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	f003 0308 	and.w	r3, r3, #8
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d020      	beq.n	8003b44 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f003 0308 	and.w	r3, r3, #8
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d01b      	beq.n	8003b44 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f06f 0208 	mvn.w	r2, #8
 8003b14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2204      	movs	r2, #4
 8003b1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	69db      	ldr	r3, [r3, #28]
 8003b22:	f003 0303 	and.w	r3, r3, #3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d003      	beq.n	8003b32 <HAL_TIM_IRQHandler+0xea>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
<<<<<<< HEAD
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f968 	bl	8004b40 <HAL_TIM_IC_CaptureCallback>
 8004870:	e005      	b.n	800487e <HAL_TIM_IRQHandler+0xf6>
=======
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 f968 	bl	8003e00 <HAL_TIM_IC_CaptureCallback>
 8003b30:	e005      	b.n	8003b3e <HAL_TIM_IRQHandler+0xf6>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
<<<<<<< HEAD
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 f95a 	bl	8004b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f000 f96b 	bl	8004b54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	771a      	strb	r2, [r3, #28]
=======
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f95a 	bl	8003dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f000 f96b 	bl	8003e14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	771a      	strb	r2, [r3, #28]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
<<<<<<< HEAD
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	f003 0310 	and.w	r3, r3, #16
 800488a:	2b00      	cmp	r3, #0
 800488c:	d020      	beq.n	80048d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f003 0310 	and.w	r3, r3, #16
 8004894:	2b00      	cmp	r3, #0
 8004896:	d01b      	beq.n	80048d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f06f 0210 	mvn.w	r2, #16
 80048a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2208      	movs	r2, #8
 80048a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	69db      	ldr	r3, [r3, #28]
 80048ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d003      	beq.n	80048be <HAL_TIM_IRQHandler+0x136>
=======
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	f003 0310 	and.w	r3, r3, #16
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d020      	beq.n	8003b90 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f003 0310 	and.w	r3, r3, #16
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d01b      	beq.n	8003b90 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f06f 0210 	mvn.w	r2, #16
 8003b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2208      	movs	r2, #8
 8003b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	69db      	ldr	r3, [r3, #28]
 8003b6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d003      	beq.n	8003b7e <HAL_TIM_IRQHandler+0x136>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
<<<<<<< HEAD
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f942 	bl	8004b40 <HAL_TIM_IC_CaptureCallback>
 80048bc:	e005      	b.n	80048ca <HAL_TIM_IRQHandler+0x142>
=======
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f942 	bl	8003e00 <HAL_TIM_IC_CaptureCallback>
 8003b7c:	e005      	b.n	8003b8a <HAL_TIM_IRQHandler+0x142>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
<<<<<<< HEAD
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f934 	bl	8004b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f000 f945 	bl	8004b54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	771a      	strb	r2, [r3, #28]
=======
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 f934 	bl	8003dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f000 f945 	bl	8003e14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	771a      	strb	r2, [r3, #28]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
<<<<<<< HEAD
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00c      	beq.n	80048f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f003 0301 	and.w	r3, r3, #1
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d007      	beq.n	80048f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f06f 0201 	mvn.w	r2, #1
 80048ec:	611a      	str	r2, [r3, #16]
=======
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	f003 0301 	and.w	r3, r3, #1
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00c      	beq.n	8003bb4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f003 0301 	and.w	r3, r3, #1
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d007      	beq.n	8003bb4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f06f 0201 	mvn.w	r2, #1
 8003bac:	611a      	str	r2, [r3, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
<<<<<<< HEAD
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f7fd faaa 	bl	8001e48 <HAL_TIM_PeriodElapsedCallback>
=======
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f7fe f8ac 	bl	8001d0c <HAL_TIM_PeriodElapsedCallback>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
<<<<<<< HEAD
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d104      	bne.n	8004908 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00c      	beq.n	8004922 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800490e:	2b00      	cmp	r3, #0
 8004910:	d007      	beq.n	8004922 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800491a:	611a      	str	r2, [r3, #16]
=======
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d104      	bne.n	8003bc8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d00c      	beq.n	8003be2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d007      	beq.n	8003be2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003bda:	611a      	str	r2, [r3, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
<<<<<<< HEAD
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f000 fb31 	bl	8004f84 <HAL_TIMEx_BreakCallback>
=======
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f000 fb31 	bl	8004244 <HAL_TIMEx_BreakCallback>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
<<<<<<< HEAD
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004928:	2b00      	cmp	r3, #0
 800492a:	d00c      	beq.n	8004946 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004932:	2b00      	cmp	r3, #0
 8004934:	d007      	beq.n	8004946 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800493e:	611a      	str	r2, [r3, #16]
=======
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00c      	beq.n	8003c06 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d007      	beq.n	8003c06 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003bfe:	611a      	str	r2, [r3, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
<<<<<<< HEAD
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f000 fb29 	bl	8004f98 <HAL_TIMEx_Break2Callback>
=======
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f000 fb29 	bl	8004258 <HAL_TIMEx_Break2Callback>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
<<<<<<< HEAD
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00c      	beq.n	800496a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004956:	2b00      	cmp	r3, #0
 8004958:	d007      	beq.n	800496a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004962:	611a      	str	r2, [r3, #16]
=======
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00c      	beq.n	8003c2a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d007      	beq.n	8003c2a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c22:	611a      	str	r2, [r3, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
<<<<<<< HEAD
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f8ff 	bl	8004b68 <HAL_TIM_TriggerCallback>
=======
 8003c24:	6878      	ldr	r0, [r7, #4]
 8003c26:	f000 f8ff 	bl	8003e28 <HAL_TIM_TriggerCallback>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
<<<<<<< HEAD
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	f003 0320 	and.w	r3, r3, #32
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00c      	beq.n	800498e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f003 0320 	and.w	r3, r3, #32
 800497a:	2b00      	cmp	r3, #0
 800497c:	d007      	beq.n	800498e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f06f 0220 	mvn.w	r2, #32
 8004986:	611a      	str	r2, [r3, #16]
=======
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	f003 0320 	and.w	r3, r3, #32
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d00c      	beq.n	8003c4e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f003 0320 	and.w	r3, r3, #32
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d007      	beq.n	8003c4e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f06f 0220 	mvn.w	r2, #32
 8003c46:	611a      	str	r2, [r3, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
<<<<<<< HEAD
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 faf1 	bl	8004f70 <HAL_TIMEx_CommutCallback>
=======
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f000 faf1 	bl	8004230 <HAL_TIMEx_CommutCallback>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
<<<<<<< HEAD
 800498e:	bf00      	nop
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
	...

08004998 <HAL_TIM_ConfigClockSource>:
=======
 8003c4e:	bf00      	nop
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
	...

08003c58 <HAL_TIM_ConfigClockSource>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
<<<<<<< HEAD
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049a2:	2300      	movs	r3, #0
 80049a4:	73fb      	strb	r3, [r7, #15]
=======
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c62:	2300      	movs	r3, #0
 8003c64:	73fb      	strb	r3, [r7, #15]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
<<<<<<< HEAD
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d101      	bne.n	80049b4 <HAL_TIM_ConfigClockSource+0x1c>
 80049b0:	2302      	movs	r3, #2
 80049b2:	e0b4      	b.n	8004b1e <HAL_TIM_ConfigClockSource+0x186>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2202      	movs	r2, #2
 80049c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
=======
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d101      	bne.n	8003c74 <HAL_TIM_ConfigClockSource+0x1c>
 8003c70:	2302      	movs	r3, #2
 8003c72:	e0b4      	b.n	8003dde <HAL_TIM_ConfigClockSource+0x186>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2202      	movs	r2, #2
 8003c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
<<<<<<< HEAD
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80049cc:	68ba      	ldr	r2, [r7, #8]
 80049ce:	4b56      	ldr	r3, [pc, #344]	@ (8004b28 <HAL_TIM_ConfigClockSource+0x190>)
 80049d0:	4013      	ands	r3, r2
 80049d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80049da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68ba      	ldr	r2, [r7, #8]
 80049e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049ec:	d03e      	beq.n	8004a6c <HAL_TIM_ConfigClockSource+0xd4>
 80049ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049f2:	f200 8087 	bhi.w	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 80049f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049fa:	f000 8086 	beq.w	8004b0a <HAL_TIM_ConfigClockSource+0x172>
 80049fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a02:	d87f      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a04:	2b70      	cmp	r3, #112	@ 0x70
 8004a06:	d01a      	beq.n	8004a3e <HAL_TIM_ConfigClockSource+0xa6>
 8004a08:	2b70      	cmp	r3, #112	@ 0x70
 8004a0a:	d87b      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a0c:	2b60      	cmp	r3, #96	@ 0x60
 8004a0e:	d050      	beq.n	8004ab2 <HAL_TIM_ConfigClockSource+0x11a>
 8004a10:	2b60      	cmp	r3, #96	@ 0x60
 8004a12:	d877      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a14:	2b50      	cmp	r3, #80	@ 0x50
 8004a16:	d03c      	beq.n	8004a92 <HAL_TIM_ConfigClockSource+0xfa>
 8004a18:	2b50      	cmp	r3, #80	@ 0x50
 8004a1a:	d873      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a1c:	2b40      	cmp	r3, #64	@ 0x40
 8004a1e:	d058      	beq.n	8004ad2 <HAL_TIM_ConfigClockSource+0x13a>
 8004a20:	2b40      	cmp	r3, #64	@ 0x40
 8004a22:	d86f      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a24:	2b30      	cmp	r3, #48	@ 0x30
 8004a26:	d064      	beq.n	8004af2 <HAL_TIM_ConfigClockSource+0x15a>
 8004a28:	2b30      	cmp	r3, #48	@ 0x30
 8004a2a:	d86b      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a2c:	2b20      	cmp	r3, #32
 8004a2e:	d060      	beq.n	8004af2 <HAL_TIM_ConfigClockSource+0x15a>
 8004a30:	2b20      	cmp	r3, #32
 8004a32:	d867      	bhi.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d05c      	beq.n	8004af2 <HAL_TIM_ConfigClockSource+0x15a>
 8004a38:	2b10      	cmp	r3, #16
 8004a3a:	d05a      	beq.n	8004af2 <HAL_TIM_ConfigClockSource+0x15a>
 8004a3c:	e062      	b.n	8004b04 <HAL_TIM_ConfigClockSource+0x16c>
=======
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c8c:	68ba      	ldr	r2, [r7, #8]
 8003c8e:	4b56      	ldr	r3, [pc, #344]	@ (8003de8 <HAL_TIM_ConfigClockSource+0x190>)
 8003c90:	4013      	ands	r3, r2
 8003c92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	68ba      	ldr	r2, [r7, #8]
 8003ca2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cac:	d03e      	beq.n	8003d2c <HAL_TIM_ConfigClockSource+0xd4>
 8003cae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cb2:	f200 8087 	bhi.w	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cba:	f000 8086 	beq.w	8003dca <HAL_TIM_ConfigClockSource+0x172>
 8003cbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cc2:	d87f      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cc4:	2b70      	cmp	r3, #112	@ 0x70
 8003cc6:	d01a      	beq.n	8003cfe <HAL_TIM_ConfigClockSource+0xa6>
 8003cc8:	2b70      	cmp	r3, #112	@ 0x70
 8003cca:	d87b      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ccc:	2b60      	cmp	r3, #96	@ 0x60
 8003cce:	d050      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0x11a>
 8003cd0:	2b60      	cmp	r3, #96	@ 0x60
 8003cd2:	d877      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cd4:	2b50      	cmp	r3, #80	@ 0x50
 8003cd6:	d03c      	beq.n	8003d52 <HAL_TIM_ConfigClockSource+0xfa>
 8003cd8:	2b50      	cmp	r3, #80	@ 0x50
 8003cda:	d873      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cdc:	2b40      	cmp	r3, #64	@ 0x40
 8003cde:	d058      	beq.n	8003d92 <HAL_TIM_ConfigClockSource+0x13a>
 8003ce0:	2b40      	cmp	r3, #64	@ 0x40
 8003ce2:	d86f      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ce4:	2b30      	cmp	r3, #48	@ 0x30
 8003ce6:	d064      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0x15a>
 8003ce8:	2b30      	cmp	r3, #48	@ 0x30
 8003cea:	d86b      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cec:	2b20      	cmp	r3, #32
 8003cee:	d060      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0x15a>
 8003cf0:	2b20      	cmp	r3, #32
 8003cf2:	d867      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d05c      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0x15a>
 8003cf8:	2b10      	cmp	r3, #16
 8003cfa:	d05a      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0x15a>
 8003cfc:	e062      	b.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
<<<<<<< HEAD
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a4e:	f000 f9bb 	bl	8004dc8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	609a      	str	r2, [r3, #8]
      break;
 8004a6a:	e04f      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>
=======
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d0e:	f000 f9bb 	bl	8004088 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68ba      	ldr	r2, [r7, #8]
 8003d28:	609a      	str	r2, [r3, #8]
      break;
 8003d2a:	e04f      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
<<<<<<< HEAD
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a7c:	f000 f9a4 	bl	8004dc8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689a      	ldr	r2, [r3, #8]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a8e:	609a      	str	r2, [r3, #8]
      break;
 8004a90:	e03c      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>
=======
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d3c:	f000 f9a4 	bl	8004088 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689a      	ldr	r2, [r3, #8]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d4e:	609a      	str	r2, [r3, #8]
      break;
 8003d50:	e03c      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
<<<<<<< HEAD
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	f000 f918 	bl	8004cd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	2150      	movs	r1, #80	@ 0x50
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f000 f971 	bl	8004d92 <TIM_ITRx_SetConfig>
      break;
 8004ab0:	e02c      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>
=======
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d5e:	461a      	mov	r2, r3
 8003d60:	f000 f918 	bl	8003f94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2150      	movs	r1, #80	@ 0x50
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f000 f971 	bl	8004052 <TIM_ITRx_SetConfig>
      break;
 8003d70:	e02c      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
<<<<<<< HEAD
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004abe:	461a      	mov	r2, r3
 8004ac0:	f000 f937 	bl	8004d32 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2160      	movs	r1, #96	@ 0x60
 8004aca:	4618      	mov	r0, r3
 8004acc:	f000 f961 	bl	8004d92 <TIM_ITRx_SetConfig>
      break;
 8004ad0:	e01c      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>
=======
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d7e:	461a      	mov	r2, r3
 8003d80:	f000 f937 	bl	8003ff2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2160      	movs	r1, #96	@ 0x60
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f000 f961 	bl	8004052 <TIM_ITRx_SetConfig>
      break;
 8003d90:	e01c      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
<<<<<<< HEAD
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ade:	461a      	mov	r2, r3
 8004ae0:	f000 f8f8 	bl	8004cd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2140      	movs	r1, #64	@ 0x40
 8004aea:	4618      	mov	r0, r3
 8004aec:	f000 f951 	bl	8004d92 <TIM_ITRx_SetConfig>
      break;
 8004af0:	e00c      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>
=======
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d9e:	461a      	mov	r2, r3
 8003da0:	f000 f8f8 	bl	8003f94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2140      	movs	r1, #64	@ 0x40
 8003daa:	4618      	mov	r0, r3
 8003dac:	f000 f951 	bl	8004052 <TIM_ITRx_SetConfig>
      break;
 8003db0:	e00c      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
<<<<<<< HEAD
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4619      	mov	r1, r3
 8004afc:	4610      	mov	r0, r2
 8004afe:	f000 f948 	bl	8004d92 <TIM_ITRx_SetConfig>
      break;
 8004b02:	e003      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>
=======
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4619      	mov	r1, r3
 8003dbc:	4610      	mov	r0, r2
 8003dbe:	f000 f948 	bl	8004052 <TIM_ITRx_SetConfig>
      break;
 8003dc2:	e003      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }

    default:
      status = HAL_ERROR;
<<<<<<< HEAD
 8004b04:	2301      	movs	r3, #1
 8004b06:	73fb      	strb	r3, [r7, #15]
      break;
 8004b08:	e000      	b.n	8004b0c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	fffeff88 	.word	0xfffeff88

08004b2c <HAL_TIM_OC_DelayElapsedCallback>:
=======
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8003dc8:	e000      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003dca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	fffeff88 	.word	0xfffeff88

08003dec <HAL_TIM_OC_DelayElapsedCallback>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
=======
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8004b34:	bf00      	nop
 8004b36:	370c      	adds	r7, #12
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr

08004b40 <HAL_TIM_IC_CaptureCallback>:
=======
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <HAL_TIM_IC_CaptureCallback>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
=======
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8004b48:	bf00      	nop
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <HAL_TIM_PWM_PulseFinishedCallback>:
=======
 8003e08:	bf00      	nop
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <HAL_TIM_PWM_PulseFinishedCallback>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
=======
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr

08004b68 <HAL_TIM_TriggerCallback>:
=======
 8003e1c:	bf00      	nop
 8003e1e:	370c      	adds	r7, #12
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <HAL_TIM_TriggerCallback>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
=======
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8004b70:	bf00      	nop
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <TIM_Base_SetConfig>:
=======
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <TIM_Base_SetConfig>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
<<<<<<< HEAD
 8004b7c:	b480      	push	{r7}
 8004b7e:	b085      	sub	sp, #20
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a46      	ldr	r2, [pc, #280]	@ (8004ca8 <TIM_Base_SetConfig+0x12c>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d013      	beq.n	8004bbc <TIM_Base_SetConfig+0x40>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b9a:	d00f      	beq.n	8004bbc <TIM_Base_SetConfig+0x40>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a43      	ldr	r2, [pc, #268]	@ (8004cac <TIM_Base_SetConfig+0x130>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d00b      	beq.n	8004bbc <TIM_Base_SetConfig+0x40>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a42      	ldr	r2, [pc, #264]	@ (8004cb0 <TIM_Base_SetConfig+0x134>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d007      	beq.n	8004bbc <TIM_Base_SetConfig+0x40>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4a41      	ldr	r2, [pc, #260]	@ (8004cb4 <TIM_Base_SetConfig+0x138>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d003      	beq.n	8004bbc <TIM_Base_SetConfig+0x40>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a40      	ldr	r2, [pc, #256]	@ (8004cb8 <TIM_Base_SetConfig+0x13c>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d108      	bne.n	8004bce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a35      	ldr	r2, [pc, #212]	@ (8004ca8 <TIM_Base_SetConfig+0x12c>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d02b      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bdc:	d027      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a32      	ldr	r2, [pc, #200]	@ (8004cac <TIM_Base_SetConfig+0x130>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d023      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a31      	ldr	r2, [pc, #196]	@ (8004cb0 <TIM_Base_SetConfig+0x134>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d01f      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a30      	ldr	r2, [pc, #192]	@ (8004cb4 <TIM_Base_SetConfig+0x138>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d01b      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a2f      	ldr	r2, [pc, #188]	@ (8004cb8 <TIM_Base_SetConfig+0x13c>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d017      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a2e      	ldr	r2, [pc, #184]	@ (8004cbc <TIM_Base_SetConfig+0x140>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d013      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a2d      	ldr	r2, [pc, #180]	@ (8004cc0 <TIM_Base_SetConfig+0x144>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d00f      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a2c      	ldr	r2, [pc, #176]	@ (8004cc4 <TIM_Base_SetConfig+0x148>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d00b      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a2b      	ldr	r2, [pc, #172]	@ (8004cc8 <TIM_Base_SetConfig+0x14c>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d007      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a2a      	ldr	r2, [pc, #168]	@ (8004ccc <TIM_Base_SetConfig+0x150>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d003      	beq.n	8004c2e <TIM_Base_SetConfig+0xb2>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a29      	ldr	r2, [pc, #164]	@ (8004cd0 <TIM_Base_SetConfig+0x154>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d108      	bne.n	8004c40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	68fa      	ldr	r2, [r7, #12]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	60fb      	str	r3, [r7, #12]
=======
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4a46      	ldr	r2, [pc, #280]	@ (8003f68 <TIM_Base_SetConfig+0x12c>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d013      	beq.n	8003e7c <TIM_Base_SetConfig+0x40>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e5a:	d00f      	beq.n	8003e7c <TIM_Base_SetConfig+0x40>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a43      	ldr	r2, [pc, #268]	@ (8003f6c <TIM_Base_SetConfig+0x130>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d00b      	beq.n	8003e7c <TIM_Base_SetConfig+0x40>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a42      	ldr	r2, [pc, #264]	@ (8003f70 <TIM_Base_SetConfig+0x134>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d007      	beq.n	8003e7c <TIM_Base_SetConfig+0x40>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	4a41      	ldr	r2, [pc, #260]	@ (8003f74 <TIM_Base_SetConfig+0x138>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d003      	beq.n	8003e7c <TIM_Base_SetConfig+0x40>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	4a40      	ldr	r2, [pc, #256]	@ (8003f78 <TIM_Base_SetConfig+0x13c>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d108      	bne.n	8003e8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a35      	ldr	r2, [pc, #212]	@ (8003f68 <TIM_Base_SetConfig+0x12c>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d02b      	beq.n	8003eee <TIM_Base_SetConfig+0xb2>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e9c:	d027      	beq.n	8003eee <TIM_Base_SetConfig+0xb2>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a32      	ldr	r2, [pc, #200]	@ (8003f6c <TIM_Base_SetConfig+0x130>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d023      	beq.n	8003eee <TIM_Base_SetConfig+0xb2>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4a31      	ldr	r2, [pc, #196]	@ (8003f70 <TIM_Base_SetConfig+0x134>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d01f      	beq.n	8003eee <TIM_Base_SetConfig+0xb2>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a30      	ldr	r2, [pc, #192]	@ (8003f74 <TIM_Base_SetConfig+0x138>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d01b      	beq.n	8003eee <TIM_Base_SetConfig+0xb2>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a2f      	ldr	r2, [pc, #188]	@ (8003f78 <TIM_Base_SetConfig+0x13c>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d017      	beq.n	8003eee <TIM_Base_SetConfig+0xb2>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a2e      	ldr	r2, [pc, #184]	@ (8003f7c <TIM_Base_SetConfig+0x140>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d013      	beq.n	8003eee <TIM_Base_SetConfig+0xb2>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a2d      	ldr	r2, [pc, #180]	@ (8003f80 <TIM_Base_SetConfig+0x144>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d00f      	beq.n	8003eee <TIM_Base_SetConfig+0xb2>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a2c      	ldr	r2, [pc, #176]	@ (8003f84 <TIM_Base_SetConfig+0x148>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d00b      	beq.n	8003eee <TIM_Base_SetConfig+0xb2>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a2b      	ldr	r2, [pc, #172]	@ (8003f88 <TIM_Base_SetConfig+0x14c>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d007      	beq.n	8003eee <TIM_Base_SetConfig+0xb2>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a2a      	ldr	r2, [pc, #168]	@ (8003f8c <TIM_Base_SetConfig+0x150>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d003      	beq.n	8003eee <TIM_Base_SetConfig+0xb2>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a29      	ldr	r2, [pc, #164]	@ (8003f90 <TIM_Base_SetConfig+0x154>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d108      	bne.n	8003f00 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ef4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	68db      	ldr	r3, [r3, #12]
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
<<<<<<< HEAD
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	695b      	ldr	r3, [r3, #20]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68fa      	ldr	r2, [r7, #12]
 8004c52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	689a      	ldr	r2, [r3, #8]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a10      	ldr	r2, [pc, #64]	@ (8004ca8 <TIM_Base_SetConfig+0x12c>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d003      	beq.n	8004c74 <TIM_Base_SetConfig+0xf8>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a12      	ldr	r2, [pc, #72]	@ (8004cb8 <TIM_Base_SetConfig+0x13c>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d103      	bne.n	8004c7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	691a      	ldr	r2, [r3, #16]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	631a      	str	r2, [r3, #48]	@ 0x30
=======
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	695b      	ldr	r3, [r3, #20]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	68fa      	ldr	r2, [r7, #12]
 8003f12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	689a      	ldr	r2, [r3, #8]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	4a10      	ldr	r2, [pc, #64]	@ (8003f68 <TIM_Base_SetConfig+0x12c>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d003      	beq.n	8003f34 <TIM_Base_SetConfig+0xf8>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	4a12      	ldr	r2, [pc, #72]	@ (8003f78 <TIM_Base_SetConfig+0x13c>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d103      	bne.n	8003f3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	691a      	ldr	r2, [r3, #16]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	631a      	str	r2, [r3, #48]	@ 0x30
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
<<<<<<< HEAD
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	691b      	ldr	r3, [r3, #16]
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d105      	bne.n	8004c9a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	f023 0201 	bic.w	r2, r3, #1
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	611a      	str	r2, [r3, #16]
  }
}
 8004c9a:	bf00      	nop
 8004c9c:	3714      	adds	r7, #20
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	40010000 	.word	0x40010000
 8004cac:	40000400 	.word	0x40000400
 8004cb0:	40000800 	.word	0x40000800
 8004cb4:	40000c00 	.word	0x40000c00
 8004cb8:	40010400 	.word	0x40010400
 8004cbc:	40014000 	.word	0x40014000
 8004cc0:	40014400 	.word	0x40014400
 8004cc4:	40014800 	.word	0x40014800
 8004cc8:	40001800 	.word	0x40001800
 8004ccc:	40001c00 	.word	0x40001c00
 8004cd0:	40002000 	.word	0x40002000

08004cd4 <TIM_TI1_ConfigInputStage>:
=======
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d105      	bne.n	8003f5a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	691b      	ldr	r3, [r3, #16]
 8003f52:	f023 0201 	bic.w	r2, r3, #1
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	611a      	str	r2, [r3, #16]
  }
}
 8003f5a:	bf00      	nop
 8003f5c:	3714      	adds	r7, #20
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr
 8003f66:	bf00      	nop
 8003f68:	40010000 	.word	0x40010000
 8003f6c:	40000400 	.word	0x40000400
 8003f70:	40000800 	.word	0x40000800
 8003f74:	40000c00 	.word	0x40000c00
 8003f78:	40010400 	.word	0x40010400
 8003f7c:	40014000 	.word	0x40014000
 8003f80:	40014400 	.word	0x40014400
 8003f84:	40014800 	.word	0x40014800
 8003f88:	40001800 	.word	0x40001800
 8003f8c:	40001c00 	.word	0x40001c00
 8003f90:	40002000 	.word	0x40002000

08003f94 <TIM_TI1_ConfigInputStage>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
<<<<<<< HEAD
 8004cd4:	b480      	push	{r7}
 8004cd6:	b087      	sub	sp, #28
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
=======
 8003f94:	b480      	push	{r7}
 8003f96:	b087      	sub	sp, #28
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
<<<<<<< HEAD
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6a1b      	ldr	r3, [r3, #32]
 8004ce4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	f023 0201 	bic.w	r2, r3, #1
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	011b      	lsls	r3, r3, #4
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	f023 030a 	bic.w	r3, r3, #10
 8004d10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	693a      	ldr	r2, [r7, #16]
 8004d1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	621a      	str	r2, [r3, #32]
}
 8004d26:	bf00      	nop
 8004d28:	371c      	adds	r7, #28
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr

08004d32 <TIM_TI2_ConfigInputStage>:
=======
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6a1b      	ldr	r3, [r3, #32]
 8003fa4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6a1b      	ldr	r3, [r3, #32]
 8003faa:	f023 0201 	bic.w	r2, r3, #1
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003fbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	011b      	lsls	r3, r3, #4
 8003fc4:	693a      	ldr	r2, [r7, #16]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	f023 030a 	bic.w	r3, r3, #10
 8003fd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	697a      	ldr	r2, [r7, #20]
 8003fe4:	621a      	str	r2, [r3, #32]
}
 8003fe6:	bf00      	nop
 8003fe8:	371c      	adds	r7, #28
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr

08003ff2 <TIM_TI2_ConfigInputStage>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
<<<<<<< HEAD
 8004d32:	b480      	push	{r7}
 8004d34:	b087      	sub	sp, #28
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	60f8      	str	r0, [r7, #12]
 8004d3a:	60b9      	str	r1, [r7, #8]
 8004d3c:	607a      	str	r2, [r7, #4]
=======
 8003ff2:	b480      	push	{r7}
 8003ff4:	b087      	sub	sp, #28
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	60f8      	str	r0, [r7, #12]
 8003ffa:	60b9      	str	r1, [r7, #8]
 8003ffc:	607a      	str	r2, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
<<<<<<< HEAD
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6a1b      	ldr	r3, [r3, #32]
 8004d42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	f023 0210 	bic.w	r2, r3, #16
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	699b      	ldr	r3, [r3, #24]
 8004d54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	031b      	lsls	r3, r3, #12
 8004d62:	693a      	ldr	r2, [r7, #16]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d6e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	011b      	lsls	r3, r3, #4
 8004d74:	697a      	ldr	r2, [r7, #20]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	693a      	ldr	r2, [r7, #16]
 8004d7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	697a      	ldr	r2, [r7, #20]
 8004d84:	621a      	str	r2, [r3, #32]
}
 8004d86:	bf00      	nop
 8004d88:	371c      	adds	r7, #28
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr

08004d92 <TIM_ITRx_SetConfig>:
=======
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6a1b      	ldr	r3, [r3, #32]
 8004002:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6a1b      	ldr	r3, [r3, #32]
 8004008:	f023 0210 	bic.w	r2, r3, #16
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800401c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	031b      	lsls	r3, r3, #12
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	4313      	orrs	r3, r2
 8004026:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800402e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	011b      	lsls	r3, r3, #4
 8004034:	697a      	ldr	r2, [r7, #20]
 8004036:	4313      	orrs	r3, r2
 8004038:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	693a      	ldr	r2, [r7, #16]
 800403e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	697a      	ldr	r2, [r7, #20]
 8004044:	621a      	str	r2, [r3, #32]
}
 8004046:	bf00      	nop
 8004048:	371c      	adds	r7, #28
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr

08004052 <TIM_ITRx_SetConfig>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
<<<<<<< HEAD
 8004d92:	b480      	push	{r7}
 8004d94:	b085      	sub	sp, #20
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
 8004d9a:	6039      	str	r1, [r7, #0]
=======
 8004052:	b480      	push	{r7}
 8004054:	b085      	sub	sp, #20
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
 800405a:	6039      	str	r1, [r7, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
<<<<<<< HEAD
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004da8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004daa:	683a      	ldr	r2, [r7, #0]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	f043 0307 	orr.w	r3, r3, #7
 8004db4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	609a      	str	r2, [r3, #8]
}
 8004dbc:	bf00      	nop
 8004dbe:	3714      	adds	r7, #20
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <TIM_ETR_SetConfig>:
=======
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004068:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800406a:	683a      	ldr	r2, [r7, #0]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	4313      	orrs	r3, r2
 8004070:	f043 0307 	orr.w	r3, r3, #7
 8004074:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	609a      	str	r2, [r3, #8]
}
 800407c:	bf00      	nop
 800407e:	3714      	adds	r7, #20
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <TIM_ETR_SetConfig>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
<<<<<<< HEAD
 8004dc8:	b480      	push	{r7}
 8004dca:	b087      	sub	sp, #28
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	607a      	str	r2, [r7, #4]
 8004dd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004de2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	021a      	lsls	r2, r3, #8
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	431a      	orrs	r2, r3
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	697a      	ldr	r2, [r7, #20]
 8004dfa:	609a      	str	r2, [r3, #8]
}
 8004dfc:	bf00      	nop
 8004dfe:	371c      	adds	r7, #28
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <TIM_CCxChannelCmd>:
=======
 8004088:	b480      	push	{r7}
 800408a:	b087      	sub	sp, #28
 800408c:	af00      	add	r7, sp, #0
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	607a      	str	r2, [r7, #4]
 8004094:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80040a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	021a      	lsls	r2, r3, #8
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	431a      	orrs	r2, r3
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	697a      	ldr	r2, [r7, #20]
 80040ba:	609a      	str	r2, [r3, #8]
}
 80040bc:	bf00      	nop
 80040be:	371c      	adds	r7, #28
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <TIM_CCxChannelCmd>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
<<<<<<< HEAD
 8004e08:	b480      	push	{r7}
 8004e0a:	b087      	sub	sp, #28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
=======
 80040c8:	b480      	push	{r7}
 80040ca:	b087      	sub	sp, #28
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
<<<<<<< HEAD
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	f003 031f 	and.w	r3, r3, #31
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6a1a      	ldr	r2, [r3, #32]
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	43db      	mvns	r3, r3
 8004e2a:	401a      	ands	r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6a1a      	ldr	r2, [r3, #32]
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	f003 031f 	and.w	r3, r3, #31
 8004e3a:	6879      	ldr	r1, [r7, #4]
 8004e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e40:	431a      	orrs	r2, r3
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	621a      	str	r2, [r3, #32]
}
 8004e46:	bf00      	nop
 8004e48:	371c      	adds	r7, #28
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
	...

08004e54 <HAL_TIMEx_MasterConfigSynchronization>:
=======
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	f003 031f 	and.w	r3, r3, #31
 80040da:	2201      	movs	r2, #1
 80040dc:	fa02 f303 	lsl.w	r3, r2, r3
 80040e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	6a1a      	ldr	r2, [r3, #32]
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	43db      	mvns	r3, r3
 80040ea:	401a      	ands	r2, r3
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6a1a      	ldr	r2, [r3, #32]
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	f003 031f 	and.w	r3, r3, #31
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004100:	431a      	orrs	r2, r3
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	621a      	str	r2, [r3, #32]
}
 8004106:	bf00      	nop
 8004108:	371c      	adds	r7, #28
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
	...

08004114 <HAL_TIMEx_MasterConfigSynchronization>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
<<<<<<< HEAD
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
=======
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	6039      	str	r1, [r7, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
<<<<<<< HEAD
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d101      	bne.n	8004e6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e68:	2302      	movs	r3, #2
 8004e6a:	e06d      	b.n	8004f48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2202      	movs	r2, #2
 8004e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a30      	ldr	r2, [pc, #192]	@ (8004f54 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d004      	beq.n	8004ea0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a2f      	ldr	r2, [pc, #188]	@ (8004f58 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d108      	bne.n	8004eb2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
=======
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004124:	2b01      	cmp	r3, #1
 8004126:	d101      	bne.n	800412c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004128:	2302      	movs	r3, #2
 800412a:	e06d      	b.n	8004208 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2202      	movs	r2, #2
 8004138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a30      	ldr	r2, [pc, #192]	@ (8004214 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d004      	beq.n	8004160 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a2f      	ldr	r2, [pc, #188]	@ (8004218 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d108      	bne.n	8004172 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
<<<<<<< HEAD
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004ea6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	68fa      	ldr	r2, [r7, #12]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	60fb      	str	r3, [r7, #12]
=======
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004166:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	4313      	orrs	r3, r2
 8004170:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
<<<<<<< HEAD
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eb8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68fa      	ldr	r2, [r7, #12]
 8004eca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a20      	ldr	r2, [pc, #128]	@ (8004f54 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d022      	beq.n	8004f1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ede:	d01d      	beq.n	8004f1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8004f5c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d018      	beq.n	8004f1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a1c      	ldr	r2, [pc, #112]	@ (8004f60 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d013      	beq.n	8004f1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a1a      	ldr	r2, [pc, #104]	@ (8004f64 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d00e      	beq.n	8004f1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a15      	ldr	r2, [pc, #84]	@ (8004f58 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d009      	beq.n	8004f1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a16      	ldr	r2, [pc, #88]	@ (8004f68 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d004      	beq.n	8004f1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a15      	ldr	r2, [pc, #84]	@ (8004f6c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d10c      	bne.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f22:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	68ba      	ldr	r2, [r7, #8]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	68ba      	ldr	r2, [r7, #8]
 8004f34:	609a      	str	r2, [r3, #8]
=======
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004178:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	4313      	orrs	r3, r2
 8004182:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a20      	ldr	r2, [pc, #128]	@ (8004214 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d022      	beq.n	80041dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800419e:	d01d      	beq.n	80041dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a1d      	ldr	r2, [pc, #116]	@ (800421c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d018      	beq.n	80041dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a1c      	ldr	r2, [pc, #112]	@ (8004220 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d013      	beq.n	80041dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a1a      	ldr	r2, [pc, #104]	@ (8004224 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d00e      	beq.n	80041dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a15      	ldr	r2, [pc, #84]	@ (8004218 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d009      	beq.n	80041dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a16      	ldr	r2, [pc, #88]	@ (8004228 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d004      	beq.n	80041dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a15      	ldr	r2, [pc, #84]	@ (800422c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d10c      	bne.n	80041f6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	68ba      	ldr	r2, [r7, #8]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68ba      	ldr	r2, [r7, #8]
 80041f4:	609a      	str	r2, [r3, #8]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
<<<<<<< HEAD
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f46:	2300      	movs	r3, #0
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3714      	adds	r7, #20
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr
 8004f54:	40010000 	.word	0x40010000
 8004f58:	40010400 	.word	0x40010400
 8004f5c:	40000400 	.word	0x40000400
 8004f60:	40000800 	.word	0x40000800
 8004f64:	40000c00 	.word	0x40000c00
 8004f68:	40014000 	.word	0x40014000
 8004f6c:	40001800 	.word	0x40001800

08004f70 <HAL_TIMEx_CommutCallback>:
=======
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	3714      	adds	r7, #20
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr
 8004214:	40010000 	.word	0x40010000
 8004218:	40010400 	.word	0x40010400
 800421c:	40000400 	.word	0x40000400
 8004220:	40000800 	.word	0x40000800
 8004224:	40000c00 	.word	0x40000c00
 8004228:	40014000 	.word	0x40014000
 800422c:	40001800 	.word	0x40001800

08004230 <HAL_TIMEx_CommutCallback>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
=======
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8004f78:	bf00      	nop
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <HAL_TIMEx_BreakCallback>:
=======
 8004238:	bf00      	nop
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <HAL_TIMEx_BreakCallback>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
=======
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8004f8c:	bf00      	nop
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <HAL_TIMEx_Break2Callback>:
=======
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <HAL_TIMEx_Break2Callback>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
=======
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <MX_FATFS_Init>:
=======
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <MX_FATFS_Init>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
<<<<<<< HEAD
 8004fac:	b580      	push	{r7, lr}
 8004fae:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004fb0:	4904      	ldr	r1, [pc, #16]	@ (8004fc4 <MX_FATFS_Init+0x18>)
 8004fb2:	4805      	ldr	r0, [pc, #20]	@ (8004fc8 <MX_FATFS_Init+0x1c>)
 8004fb4:	f002 fb42 	bl	800763c <FATFS_LinkDriver>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	461a      	mov	r2, r3
 8004fbc:	4b03      	ldr	r3, [pc, #12]	@ (8004fcc <MX_FATFS_Init+0x20>)
 8004fbe:	701a      	strb	r2, [r3, #0]
=======
 800426c:	b580      	push	{r7, lr}
 800426e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004270:	4904      	ldr	r1, [pc, #16]	@ (8004284 <MX_FATFS_Init+0x18>)
 8004272:	4805      	ldr	r0, [pc, #20]	@ (8004288 <MX_FATFS_Init+0x1c>)
 8004274:	f002 fb42 	bl	80068fc <FATFS_LinkDriver>
 8004278:	4603      	mov	r3, r0
 800427a:	461a      	mov	r2, r3
 800427c:	4b03      	ldr	r3, [pc, #12]	@ (800428c <MX_FATFS_Init+0x20>)
 800427e:	701a      	strb	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
<<<<<<< HEAD
 8004fc0:	bf00      	nop
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	20001e10 	.word	0x20001e10
 8004fc8:	20000044 	.word	0x20000044
 8004fcc:	20001e0c 	.word	0x20001e0c

08004fd0 <get_fattime>:
=======
 8004280:	bf00      	nop
 8004282:	bd80      	pop	{r7, pc}
 8004284:	20001dec 	.word	0x20001dec
 8004288:	20000044 	.word	0x20000044
 800428c:	20001de8 	.word	0x20001de8

08004290 <get_fattime>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
<<<<<<< HEAD
 8004fd0:	b480      	push	{r7}
 8004fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004fd4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <USER_initialize>:
=======
 8004290:	b480      	push	{r7}
 8004292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004294:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004296:	4618      	mov	r0, r3
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <USER_initialize>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
<<<<<<< HEAD
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8004fea:	4b06      	ldr	r3, [pc, #24]	@ (8005004 <USER_initialize+0x24>)
 8004fec:	2201      	movs	r2, #1
 8004fee:	701a      	strb	r2, [r3, #0]
    return Stat;
 8004ff0:	4b04      	ldr	r3, [pc, #16]	@ (8005004 <USER_initialize+0x24>)
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	370c      	adds	r7, #12
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	20000041 	.word	0x20000041

08005008 <USER_status>:
=======
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	4603      	mov	r3, r0
 80042a8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 80042aa:	4b06      	ldr	r3, [pc, #24]	@ (80042c4 <USER_initialize+0x24>)
 80042ac:	2201      	movs	r2, #1
 80042ae:	701a      	strb	r2, [r3, #0]
    return Stat;
 80042b0:	4b04      	ldr	r3, [pc, #16]	@ (80042c4 <USER_initialize+0x24>)
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	20000041 	.word	0x20000041

080042c8 <USER_status>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
<<<<<<< HEAD
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	4603      	mov	r3, r0
 8005010:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8005012:	4b06      	ldr	r3, [pc, #24]	@ (800502c <USER_status+0x24>)
 8005014:	2201      	movs	r2, #1
 8005016:	701a      	strb	r2, [r3, #0]
    return Stat;
 8005018:	4b04      	ldr	r3, [pc, #16]	@ (800502c <USER_status+0x24>)
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800501e:	4618      	mov	r0, r3
 8005020:	370c      	adds	r7, #12
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop
 800502c:	20000041 	.word	0x20000041

08005030 <USER_read>:
=======
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	4603      	mov	r3, r0
 80042d0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 80042d2:	4b06      	ldr	r3, [pc, #24]	@ (80042ec <USER_status+0x24>)
 80042d4:	2201      	movs	r2, #1
 80042d6:	701a      	strb	r2, [r3, #0]
    return Stat;
 80042d8:	4b04      	ldr	r3, [pc, #16]	@ (80042ec <USER_status+0x24>)
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 80042de:	4618      	mov	r0, r3
 80042e0:	370c      	adds	r7, #12
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop
 80042ec:	20000041 	.word	0x20000041

080042f0 <USER_read>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
<<<<<<< HEAD
 8005030:	b480      	push	{r7}
 8005032:	b085      	sub	sp, #20
 8005034:	af00      	add	r7, sp, #0
 8005036:	60b9      	str	r1, [r7, #8]
 8005038:	607a      	str	r2, [r7, #4]
 800503a:	603b      	str	r3, [r7, #0]
 800503c:	4603      	mov	r3, r0
 800503e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8005040:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8005042:	4618      	mov	r0, r3
 8005044:	3714      	adds	r7, #20
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr

0800504e <USER_write>:
=======
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60b9      	str	r1, [r7, #8]
 80042f8:	607a      	str	r2, [r7, #4]
 80042fa:	603b      	str	r3, [r7, #0]
 80042fc:	4603      	mov	r3, r0
 80042fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8004300:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8004302:	4618      	mov	r0, r3
 8004304:	3714      	adds	r7, #20
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr

0800430e <USER_write>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
<<<<<<< HEAD
 800504e:	b480      	push	{r7}
 8005050:	b085      	sub	sp, #20
 8005052:	af00      	add	r7, sp, #0
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	607a      	str	r2, [r7, #4]
 8005058:	603b      	str	r3, [r7, #0]
 800505a:	4603      	mov	r3, r0
 800505c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800505e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8005060:	4618      	mov	r0, r3
 8005062:	3714      	adds	r7, #20
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <USER_ioctl>:
=======
 800430e:	b480      	push	{r7}
 8004310:	b085      	sub	sp, #20
 8004312:	af00      	add	r7, sp, #0
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	607a      	str	r2, [r7, #4]
 8004318:	603b      	str	r3, [r7, #0]
 800431a:	4603      	mov	r3, r0
 800431c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800431e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8004320:	4618      	mov	r0, r3
 8004322:	3714      	adds	r7, #20
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <USER_ioctl>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
<<<<<<< HEAD
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	4603      	mov	r3, r0
 8005074:	603a      	str	r2, [r7, #0]
 8005076:	71fb      	strb	r3, [r7, #7]
 8005078:	460b      	mov	r3, r1
 800507a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	73fb      	strb	r3, [r7, #15]
    return res;
 8005080:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8005082:	4618      	mov	r0, r3
 8005084:	3714      	adds	r7, #20
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
	...

08005090 <disk_status>:
=======
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	4603      	mov	r3, r0
 8004334:	603a      	str	r2, [r7, #0]
 8004336:	71fb      	strb	r3, [r7, #7]
 8004338:	460b      	mov	r3, r1
 800433a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	73fb      	strb	r3, [r7, #15]
    return res;
 8004340:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8004342:	4618      	mov	r0, r3
 8004344:	3714      	adds	r7, #20
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
	...

08004350 <disk_status>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
<<<<<<< HEAD
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	4603      	mov	r3, r0
 8005098:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800509a:	79fb      	ldrb	r3, [r7, #7]
 800509c:	4a08      	ldr	r2, [pc, #32]	@ (80050c0 <disk_status+0x30>)
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	4413      	add	r3, r2
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	79fa      	ldrb	r2, [r7, #7]
 80050a8:	4905      	ldr	r1, [pc, #20]	@ (80050c0 <disk_status+0x30>)
 80050aa:	440a      	add	r2, r1
 80050ac:	7a12      	ldrb	r2, [r2, #8]
 80050ae:	4610      	mov	r0, r2
 80050b0:	4798      	blx	r3
 80050b2:	4603      	mov	r3, r0
 80050b4:	73fb      	strb	r3, [r7, #15]
  return stat;
 80050b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3710      	adds	r7, #16
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}
 80050c0:	20001e3c 	.word	0x20001e3c

080050c4 <disk_initialize>:
=======
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	4603      	mov	r3, r0
 8004358:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800435a:	79fb      	ldrb	r3, [r7, #7]
 800435c:	4a08      	ldr	r2, [pc, #32]	@ (8004380 <disk_status+0x30>)
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	4413      	add	r3, r2
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	79fa      	ldrb	r2, [r7, #7]
 8004368:	4905      	ldr	r1, [pc, #20]	@ (8004380 <disk_status+0x30>)
 800436a:	440a      	add	r2, r1
 800436c:	7a12      	ldrb	r2, [r2, #8]
 800436e:	4610      	mov	r0, r2
 8004370:	4798      	blx	r3
 8004372:	4603      	mov	r3, r0
 8004374:	73fb      	strb	r3, [r7, #15]
  return stat;
 8004376:	7bfb      	ldrb	r3, [r7, #15]
}
 8004378:	4618      	mov	r0, r3
 800437a:	3710      	adds	r7, #16
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}
 8004380:	20001e18 	.word	0x20001e18

08004384 <disk_initialize>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
<<<<<<< HEAD
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b084      	sub	sp, #16
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	4603      	mov	r3, r0
 80050cc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80050ce:	2300      	movs	r3, #0
 80050d0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80050d2:	79fb      	ldrb	r3, [r7, #7]
 80050d4:	4a0d      	ldr	r2, [pc, #52]	@ (800510c <disk_initialize+0x48>)
 80050d6:	5cd3      	ldrb	r3, [r2, r3]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d111      	bne.n	8005100 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80050dc:	79fb      	ldrb	r3, [r7, #7]
 80050de:	4a0b      	ldr	r2, [pc, #44]	@ (800510c <disk_initialize+0x48>)
 80050e0:	2101      	movs	r1, #1
 80050e2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80050e4:	79fb      	ldrb	r3, [r7, #7]
 80050e6:	4a09      	ldr	r2, [pc, #36]	@ (800510c <disk_initialize+0x48>)
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	4413      	add	r3, r2
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	79fa      	ldrb	r2, [r7, #7]
 80050f2:	4906      	ldr	r1, [pc, #24]	@ (800510c <disk_initialize+0x48>)
 80050f4:	440a      	add	r2, r1
 80050f6:	7a12      	ldrb	r2, [r2, #8]
 80050f8:	4610      	mov	r0, r2
 80050fa:	4798      	blx	r3
 80050fc:	4603      	mov	r3, r0
 80050fe:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005100:	7bfb      	ldrb	r3, [r7, #15]
}
 8005102:	4618      	mov	r0, r3
 8005104:	3710      	adds	r7, #16
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	20001e3c 	.word	0x20001e3c

08005110 <disk_read>:
=======
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	4603      	mov	r3, r0
 800438c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800438e:	2300      	movs	r3, #0
 8004390:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8004392:	79fb      	ldrb	r3, [r7, #7]
 8004394:	4a0d      	ldr	r2, [pc, #52]	@ (80043cc <disk_initialize+0x48>)
 8004396:	5cd3      	ldrb	r3, [r2, r3]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d111      	bne.n	80043c0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800439c:	79fb      	ldrb	r3, [r7, #7]
 800439e:	4a0b      	ldr	r2, [pc, #44]	@ (80043cc <disk_initialize+0x48>)
 80043a0:	2101      	movs	r1, #1
 80043a2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80043a4:	79fb      	ldrb	r3, [r7, #7]
 80043a6:	4a09      	ldr	r2, [pc, #36]	@ (80043cc <disk_initialize+0x48>)
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	4413      	add	r3, r2
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	79fa      	ldrb	r2, [r7, #7]
 80043b2:	4906      	ldr	r1, [pc, #24]	@ (80043cc <disk_initialize+0x48>)
 80043b4:	440a      	add	r2, r1
 80043b6:	7a12      	ldrb	r2, [r2, #8]
 80043b8:	4610      	mov	r0, r2
 80043ba:	4798      	blx	r3
 80043bc:	4603      	mov	r3, r0
 80043be:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80043c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	20001e18 	.word	0x20001e18

080043d0 <disk_read>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
<<<<<<< HEAD
 8005110:	b590      	push	{r4, r7, lr}
 8005112:	b087      	sub	sp, #28
 8005114:	af00      	add	r7, sp, #0
 8005116:	60b9      	str	r1, [r7, #8]
 8005118:	607a      	str	r2, [r7, #4]
 800511a:	603b      	str	r3, [r7, #0]
 800511c:	4603      	mov	r3, r0
 800511e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005120:	7bfb      	ldrb	r3, [r7, #15]
 8005122:	4a0a      	ldr	r2, [pc, #40]	@ (800514c <disk_read+0x3c>)
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	4413      	add	r3, r2
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	689c      	ldr	r4, [r3, #8]
 800512c:	7bfb      	ldrb	r3, [r7, #15]
 800512e:	4a07      	ldr	r2, [pc, #28]	@ (800514c <disk_read+0x3c>)
 8005130:	4413      	add	r3, r2
 8005132:	7a18      	ldrb	r0, [r3, #8]
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	68b9      	ldr	r1, [r7, #8]
 800513a:	47a0      	blx	r4
 800513c:	4603      	mov	r3, r0
 800513e:	75fb      	strb	r3, [r7, #23]
  return res;
 8005140:	7dfb      	ldrb	r3, [r7, #23]
}
 8005142:	4618      	mov	r0, r3
 8005144:	371c      	adds	r7, #28
 8005146:	46bd      	mov	sp, r7
 8005148:	bd90      	pop	{r4, r7, pc}
 800514a:	bf00      	nop
 800514c:	20001e3c 	.word	0x20001e3c

08005150 <disk_write>:
=======
 80043d0:	b590      	push	{r4, r7, lr}
 80043d2:	b087      	sub	sp, #28
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60b9      	str	r1, [r7, #8]
 80043d8:	607a      	str	r2, [r7, #4]
 80043da:	603b      	str	r3, [r7, #0]
 80043dc:	4603      	mov	r3, r0
 80043de:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80043e0:	7bfb      	ldrb	r3, [r7, #15]
 80043e2:	4a0a      	ldr	r2, [pc, #40]	@ (800440c <disk_read+0x3c>)
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4413      	add	r3, r2
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	689c      	ldr	r4, [r3, #8]
 80043ec:	7bfb      	ldrb	r3, [r7, #15]
 80043ee:	4a07      	ldr	r2, [pc, #28]	@ (800440c <disk_read+0x3c>)
 80043f0:	4413      	add	r3, r2
 80043f2:	7a18      	ldrb	r0, [r3, #8]
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	68b9      	ldr	r1, [r7, #8]
 80043fa:	47a0      	blx	r4
 80043fc:	4603      	mov	r3, r0
 80043fe:	75fb      	strb	r3, [r7, #23]
  return res;
 8004400:	7dfb      	ldrb	r3, [r7, #23]
}
 8004402:	4618      	mov	r0, r3
 8004404:	371c      	adds	r7, #28
 8004406:	46bd      	mov	sp, r7
 8004408:	bd90      	pop	{r4, r7, pc}
 800440a:	bf00      	nop
 800440c:	20001e18 	.word	0x20001e18

08004410 <disk_write>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
<<<<<<< HEAD
 8005150:	b590      	push	{r4, r7, lr}
 8005152:	b087      	sub	sp, #28
 8005154:	af00      	add	r7, sp, #0
 8005156:	60b9      	str	r1, [r7, #8]
 8005158:	607a      	str	r2, [r7, #4]
 800515a:	603b      	str	r3, [r7, #0]
 800515c:	4603      	mov	r3, r0
 800515e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005160:	7bfb      	ldrb	r3, [r7, #15]
 8005162:	4a0a      	ldr	r2, [pc, #40]	@ (800518c <disk_write+0x3c>)
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	4413      	add	r3, r2
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	68dc      	ldr	r4, [r3, #12]
 800516c:	7bfb      	ldrb	r3, [r7, #15]
 800516e:	4a07      	ldr	r2, [pc, #28]	@ (800518c <disk_write+0x3c>)
 8005170:	4413      	add	r3, r2
 8005172:	7a18      	ldrb	r0, [r3, #8]
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	68b9      	ldr	r1, [r7, #8]
 800517a:	47a0      	blx	r4
 800517c:	4603      	mov	r3, r0
 800517e:	75fb      	strb	r3, [r7, #23]
  return res;
 8005180:	7dfb      	ldrb	r3, [r7, #23]
}
 8005182:	4618      	mov	r0, r3
 8005184:	371c      	adds	r7, #28
 8005186:	46bd      	mov	sp, r7
 8005188:	bd90      	pop	{r4, r7, pc}
 800518a:	bf00      	nop
 800518c:	20001e3c 	.word	0x20001e3c

08005190 <disk_ioctl>:
=======
 8004410:	b590      	push	{r4, r7, lr}
 8004412:	b087      	sub	sp, #28
 8004414:	af00      	add	r7, sp, #0
 8004416:	60b9      	str	r1, [r7, #8]
 8004418:	607a      	str	r2, [r7, #4]
 800441a:	603b      	str	r3, [r7, #0]
 800441c:	4603      	mov	r3, r0
 800441e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8004420:	7bfb      	ldrb	r3, [r7, #15]
 8004422:	4a0a      	ldr	r2, [pc, #40]	@ (800444c <disk_write+0x3c>)
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	4413      	add	r3, r2
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	68dc      	ldr	r4, [r3, #12]
 800442c:	7bfb      	ldrb	r3, [r7, #15]
 800442e:	4a07      	ldr	r2, [pc, #28]	@ (800444c <disk_write+0x3c>)
 8004430:	4413      	add	r3, r2
 8004432:	7a18      	ldrb	r0, [r3, #8]
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	68b9      	ldr	r1, [r7, #8]
 800443a:	47a0      	blx	r4
 800443c:	4603      	mov	r3, r0
 800443e:	75fb      	strb	r3, [r7, #23]
  return res;
 8004440:	7dfb      	ldrb	r3, [r7, #23]
}
 8004442:	4618      	mov	r0, r3
 8004444:	371c      	adds	r7, #28
 8004446:	46bd      	mov	sp, r7
 8004448:	bd90      	pop	{r4, r7, pc}
 800444a:	bf00      	nop
 800444c:	20001e18 	.word	0x20001e18

08004450 <disk_ioctl>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
<<<<<<< HEAD
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	4603      	mov	r3, r0
 8005198:	603a      	str	r2, [r7, #0]
 800519a:	71fb      	strb	r3, [r7, #7]
 800519c:	460b      	mov	r3, r1
 800519e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80051a0:	79fb      	ldrb	r3, [r7, #7]
 80051a2:	4a09      	ldr	r2, [pc, #36]	@ (80051c8 <disk_ioctl+0x38>)
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	4413      	add	r3, r2
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	691b      	ldr	r3, [r3, #16]
 80051ac:	79fa      	ldrb	r2, [r7, #7]
 80051ae:	4906      	ldr	r1, [pc, #24]	@ (80051c8 <disk_ioctl+0x38>)
 80051b0:	440a      	add	r2, r1
 80051b2:	7a10      	ldrb	r0, [r2, #8]
 80051b4:	79b9      	ldrb	r1, [r7, #6]
 80051b6:	683a      	ldr	r2, [r7, #0]
 80051b8:	4798      	blx	r3
 80051ba:	4603      	mov	r3, r0
 80051bc:	73fb      	strb	r3, [r7, #15]
  return res;
 80051be:	7bfb      	ldrb	r3, [r7, #15]
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3710      	adds	r7, #16
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	20001e3c 	.word	0x20001e3c

080051cc <ld_word>:
=======
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	4603      	mov	r3, r0
 8004458:	603a      	str	r2, [r7, #0]
 800445a:	71fb      	strb	r3, [r7, #7]
 800445c:	460b      	mov	r3, r1
 800445e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8004460:	79fb      	ldrb	r3, [r7, #7]
 8004462:	4a09      	ldr	r2, [pc, #36]	@ (8004488 <disk_ioctl+0x38>)
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	4413      	add	r3, r2
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	79fa      	ldrb	r2, [r7, #7]
 800446e:	4906      	ldr	r1, [pc, #24]	@ (8004488 <disk_ioctl+0x38>)
 8004470:	440a      	add	r2, r1
 8004472:	7a10      	ldrb	r0, [r2, #8]
 8004474:	79b9      	ldrb	r1, [r7, #6]
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	4798      	blx	r3
 800447a:	4603      	mov	r3, r0
 800447c:	73fb      	strb	r3, [r7, #15]
  return res;
 800447e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004480:	4618      	mov	r0, r3
 8004482:	3710      	adds	r7, #16
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	20001e18 	.word	0x20001e18

0800448c <ld_word>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
<<<<<<< HEAD
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	3301      	adds	r3, #1
 80051d8:	781b      	ldrb	r3, [r3, #0]
 80051da:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80051dc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80051e0:	021b      	lsls	r3, r3, #8
 80051e2:	b21a      	sxth	r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	b21b      	sxth	r3, r3
 80051ea:	4313      	orrs	r3, r2
 80051ec:	b21b      	sxth	r3, r3
 80051ee:	81fb      	strh	r3, [r7, #14]
	return rv;
 80051f0:	89fb      	ldrh	r3, [r7, #14]
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr

080051fe <ld_dword>:
=======
 800448c:	b480      	push	{r7}
 800448e:	b085      	sub	sp, #20
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	3301      	adds	r3, #1
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800449c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80044a0:	021b      	lsls	r3, r3, #8
 80044a2:	b21a      	sxth	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	781b      	ldrb	r3, [r3, #0]
 80044a8:	b21b      	sxth	r3, r3
 80044aa:	4313      	orrs	r3, r2
 80044ac:	b21b      	sxth	r3, r3
 80044ae:	81fb      	strh	r3, [r7, #14]
	return rv;
 80044b0:	89fb      	ldrh	r3, [r7, #14]
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3714      	adds	r7, #20
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr

080044be <ld_dword>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
<<<<<<< HEAD
 80051fe:	b480      	push	{r7}
 8005200:	b085      	sub	sp, #20
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	3303      	adds	r3, #3
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	021b      	lsls	r3, r3, #8
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	3202      	adds	r2, #2
 8005216:	7812      	ldrb	r2, [r2, #0]
 8005218:	4313      	orrs	r3, r2
 800521a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	021b      	lsls	r3, r3, #8
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	3201      	adds	r2, #1
 8005224:	7812      	ldrb	r2, [r2, #0]
 8005226:	4313      	orrs	r3, r2
 8005228:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	021b      	lsls	r3, r3, #8
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	7812      	ldrb	r2, [r2, #0]
 8005232:	4313      	orrs	r3, r2
 8005234:	60fb      	str	r3, [r7, #12]
	return rv;
 8005236:	68fb      	ldr	r3, [r7, #12]
}
 8005238:	4618      	mov	r0, r3
 800523a:	3714      	adds	r7, #20
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr

08005244 <st_word>:
=======
 80044be:	b480      	push	{r7}
 80044c0:	b085      	sub	sp, #20
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	3303      	adds	r3, #3
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	021b      	lsls	r3, r3, #8
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	3202      	adds	r2, #2
 80044d6:	7812      	ldrb	r2, [r2, #0]
 80044d8:	4313      	orrs	r3, r2
 80044da:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	021b      	lsls	r3, r3, #8
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	3201      	adds	r2, #1
 80044e4:	7812      	ldrb	r2, [r2, #0]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	021b      	lsls	r3, r3, #8
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	7812      	ldrb	r2, [r2, #0]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	60fb      	str	r3, [r7, #12]
	return rv;
 80044f6:	68fb      	ldr	r3, [r7, #12]
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3714      	adds	r7, #20
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <st_word>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
<<<<<<< HEAD
 8005244:	b480      	push	{r7}
 8005246:	b083      	sub	sp, #12
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	460b      	mov	r3, r1
 800524e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	1c5a      	adds	r2, r3, #1
 8005254:	607a      	str	r2, [r7, #4]
 8005256:	887a      	ldrh	r2, [r7, #2]
 8005258:	b2d2      	uxtb	r2, r2
 800525a:	701a      	strb	r2, [r3, #0]
 800525c:	887b      	ldrh	r3, [r7, #2]
 800525e:	0a1b      	lsrs	r3, r3, #8
 8005260:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	1c5a      	adds	r2, r3, #1
 8005266:	607a      	str	r2, [r7, #4]
 8005268:	887a      	ldrh	r2, [r7, #2]
 800526a:	b2d2      	uxtb	r2, r2
 800526c:	701a      	strb	r2, [r3, #0]
}
 800526e:	bf00      	nop
 8005270:	370c      	adds	r7, #12
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr

0800527a <st_dword>:
=======
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	460b      	mov	r3, r1
 800450e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	1c5a      	adds	r2, r3, #1
 8004514:	607a      	str	r2, [r7, #4]
 8004516:	887a      	ldrh	r2, [r7, #2]
 8004518:	b2d2      	uxtb	r2, r2
 800451a:	701a      	strb	r2, [r3, #0]
 800451c:	887b      	ldrh	r3, [r7, #2]
 800451e:	0a1b      	lsrs	r3, r3, #8
 8004520:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	1c5a      	adds	r2, r3, #1
 8004526:	607a      	str	r2, [r7, #4]
 8004528:	887a      	ldrh	r2, [r7, #2]
 800452a:	b2d2      	uxtb	r2, r2
 800452c:	701a      	strb	r2, [r3, #0]
}
 800452e:	bf00      	nop
 8004530:	370c      	adds	r7, #12
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr

0800453a <st_dword>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
<<<<<<< HEAD
 800527a:	b480      	push	{r7}
 800527c:	b083      	sub	sp, #12
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
 8005282:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	1c5a      	adds	r2, r3, #1
 8005288:	607a      	str	r2, [r7, #4]
 800528a:	683a      	ldr	r2, [r7, #0]
 800528c:	b2d2      	uxtb	r2, r2
 800528e:	701a      	strb	r2, [r3, #0]
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	0a1b      	lsrs	r3, r3, #8
 8005294:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	1c5a      	adds	r2, r3, #1
 800529a:	607a      	str	r2, [r7, #4]
 800529c:	683a      	ldr	r2, [r7, #0]
 800529e:	b2d2      	uxtb	r2, r2
 80052a0:	701a      	strb	r2, [r3, #0]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	0a1b      	lsrs	r3, r3, #8
 80052a6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	1c5a      	adds	r2, r3, #1
 80052ac:	607a      	str	r2, [r7, #4]
 80052ae:	683a      	ldr	r2, [r7, #0]
 80052b0:	b2d2      	uxtb	r2, r2
 80052b2:	701a      	strb	r2, [r3, #0]
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	0a1b      	lsrs	r3, r3, #8
 80052b8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	1c5a      	adds	r2, r3, #1
 80052be:	607a      	str	r2, [r7, #4]
 80052c0:	683a      	ldr	r2, [r7, #0]
 80052c2:	b2d2      	uxtb	r2, r2
 80052c4:	701a      	strb	r2, [r3, #0]
}
 80052c6:	bf00      	nop
 80052c8:	370c      	adds	r7, #12
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr

080052d2 <mem_cpy>:
=======
 800453a:	b480      	push	{r7}
 800453c:	b083      	sub	sp, #12
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
 8004542:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	1c5a      	adds	r2, r3, #1
 8004548:	607a      	str	r2, [r7, #4]
 800454a:	683a      	ldr	r2, [r7, #0]
 800454c:	b2d2      	uxtb	r2, r2
 800454e:	701a      	strb	r2, [r3, #0]
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	0a1b      	lsrs	r3, r3, #8
 8004554:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	1c5a      	adds	r2, r3, #1
 800455a:	607a      	str	r2, [r7, #4]
 800455c:	683a      	ldr	r2, [r7, #0]
 800455e:	b2d2      	uxtb	r2, r2
 8004560:	701a      	strb	r2, [r3, #0]
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	0a1b      	lsrs	r3, r3, #8
 8004566:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	1c5a      	adds	r2, r3, #1
 800456c:	607a      	str	r2, [r7, #4]
 800456e:	683a      	ldr	r2, [r7, #0]
 8004570:	b2d2      	uxtb	r2, r2
 8004572:	701a      	strb	r2, [r3, #0]
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	0a1b      	lsrs	r3, r3, #8
 8004578:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	1c5a      	adds	r2, r3, #1
 800457e:	607a      	str	r2, [r7, #4]
 8004580:	683a      	ldr	r2, [r7, #0]
 8004582:	b2d2      	uxtb	r2, r2
 8004584:	701a      	strb	r2, [r3, #0]
}
 8004586:	bf00      	nop
 8004588:	370c      	adds	r7, #12
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr

08004592 <mem_cpy>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
<<<<<<< HEAD
 80052d2:	b480      	push	{r7}
 80052d4:	b087      	sub	sp, #28
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	60f8      	str	r0, [r7, #12]
 80052da:	60b9      	str	r1, [r7, #8]
 80052dc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00d      	beq.n	8005308 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80052ec:	693a      	ldr	r2, [r7, #16]
 80052ee:	1c53      	adds	r3, r2, #1
 80052f0:	613b      	str	r3, [r7, #16]
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	1c59      	adds	r1, r3, #1
 80052f6:	6179      	str	r1, [r7, #20]
 80052f8:	7812      	ldrb	r2, [r2, #0]
 80052fa:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	3b01      	subs	r3, #1
 8005300:	607b      	str	r3, [r7, #4]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d1f1      	bne.n	80052ec <mem_cpy+0x1a>
	}
}
 8005308:	bf00      	nop
 800530a:	371c      	adds	r7, #28
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <mem_set>:
=======
 8004592:	b480      	push	{r7}
 8004594:	b087      	sub	sp, #28
 8004596:	af00      	add	r7, sp, #0
 8004598:	60f8      	str	r0, [r7, #12]
 800459a:	60b9      	str	r1, [r7, #8]
 800459c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d00d      	beq.n	80045c8 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80045ac:	693a      	ldr	r2, [r7, #16]
 80045ae:	1c53      	adds	r3, r2, #1
 80045b0:	613b      	str	r3, [r7, #16]
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	1c59      	adds	r1, r3, #1
 80045b6:	6179      	str	r1, [r7, #20]
 80045b8:	7812      	ldrb	r2, [r2, #0]
 80045ba:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	3b01      	subs	r3, #1
 80045c0:	607b      	str	r3, [r7, #4]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d1f1      	bne.n	80045ac <mem_cpy+0x1a>
	}
}
 80045c8:	bf00      	nop
 80045ca:	371c      	adds	r7, #28
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <mem_set>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
<<<<<<< HEAD
 8005314:	b480      	push	{r7}
 8005316:	b087      	sub	sp, #28
 8005318:	af00      	add	r7, sp, #0
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	1c5a      	adds	r2, r3, #1
 8005328:	617a      	str	r2, [r7, #20]
 800532a:	68ba      	ldr	r2, [r7, #8]
 800532c:	b2d2      	uxtb	r2, r2
 800532e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	3b01      	subs	r3, #1
 8005334:	607b      	str	r3, [r7, #4]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1f3      	bne.n	8005324 <mem_set+0x10>
}
 800533c:	bf00      	nop
 800533e:	bf00      	nop
 8005340:	371c      	adds	r7, #28
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr

0800534a <mem_cmp>:
=======
 80045d4:	b480      	push	{r7}
 80045d6:	b087      	sub	sp, #28
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	1c5a      	adds	r2, r3, #1
 80045e8:	617a      	str	r2, [r7, #20]
 80045ea:	68ba      	ldr	r2, [r7, #8]
 80045ec:	b2d2      	uxtb	r2, r2
 80045ee:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	3b01      	subs	r3, #1
 80045f4:	607b      	str	r3, [r7, #4]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d1f3      	bne.n	80045e4 <mem_set+0x10>
}
 80045fc:	bf00      	nop
 80045fe:	bf00      	nop
 8004600:	371c      	adds	r7, #28
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr

0800460a <mem_cmp>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
<<<<<<< HEAD
 800534a:	b480      	push	{r7}
 800534c:	b089      	sub	sp, #36	@ 0x24
 800534e:	af00      	add	r7, sp, #0
 8005350:	60f8      	str	r0, [r7, #12]
 8005352:	60b9      	str	r1, [r7, #8]
 8005354:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	61fb      	str	r3, [r7, #28]
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800535e:	2300      	movs	r3, #0
 8005360:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	1c5a      	adds	r2, r3, #1
 8005366:	61fa      	str	r2, [r7, #28]
 8005368:	781b      	ldrb	r3, [r3, #0]
 800536a:	4619      	mov	r1, r3
 800536c:	69bb      	ldr	r3, [r7, #24]
 800536e:	1c5a      	adds	r2, r3, #1
 8005370:	61ba      	str	r2, [r7, #24]
 8005372:	781b      	ldrb	r3, [r3, #0]
 8005374:	1acb      	subs	r3, r1, r3
 8005376:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	3b01      	subs	r3, #1
 800537c:	607b      	str	r3, [r7, #4]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d002      	beq.n	800538a <mem_cmp+0x40>
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d0eb      	beq.n	8005362 <mem_cmp+0x18>

	return r;
 800538a:	697b      	ldr	r3, [r7, #20]
}
 800538c:	4618      	mov	r0, r3
 800538e:	3724      	adds	r7, #36	@ 0x24
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr

08005398 <chk_chr>:
=======
 800460a:	b480      	push	{r7}
 800460c:	b089      	sub	sp, #36	@ 0x24
 800460e:	af00      	add	r7, sp, #0
 8004610:	60f8      	str	r0, [r7, #12]
 8004612:	60b9      	str	r1, [r7, #8]
 8004614:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	61fb      	str	r3, [r7, #28]
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800461e:	2300      	movs	r3, #0
 8004620:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	1c5a      	adds	r2, r3, #1
 8004626:	61fa      	str	r2, [r7, #28]
 8004628:	781b      	ldrb	r3, [r3, #0]
 800462a:	4619      	mov	r1, r3
 800462c:	69bb      	ldr	r3, [r7, #24]
 800462e:	1c5a      	adds	r2, r3, #1
 8004630:	61ba      	str	r2, [r7, #24]
 8004632:	781b      	ldrb	r3, [r3, #0]
 8004634:	1acb      	subs	r3, r1, r3
 8004636:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	3b01      	subs	r3, #1
 800463c:	607b      	str	r3, [r7, #4]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d002      	beq.n	800464a <mem_cmp+0x40>
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d0eb      	beq.n	8004622 <mem_cmp+0x18>

	return r;
 800464a:	697b      	ldr	r3, [r7, #20]
}
 800464c:	4618      	mov	r0, r3
 800464e:	3724      	adds	r7, #36	@ 0x24
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr

08004658 <chk_chr>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
<<<<<<< HEAD
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80053a2:	e002      	b.n	80053aa <chk_chr+0x12>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	3301      	adds	r3, #1
 80053a8:	607b      	str	r3, [r7, #4]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	781b      	ldrb	r3, [r3, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d005      	beq.n	80053be <chk_chr+0x26>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	461a      	mov	r2, r3
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d1f2      	bne.n	80053a4 <chk_chr+0xc>
	return *str;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	781b      	ldrb	r3, [r3, #0]
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	370c      	adds	r7, #12
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr

080053ce <lock_fs>:
=======
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8004662:	e002      	b.n	800466a <chk_chr+0x12>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	3301      	adds	r3, #1
 8004668:	607b      	str	r3, [r7, #4]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d005      	beq.n	800467e <chk_chr+0x26>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	461a      	mov	r2, r3
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	4293      	cmp	r3, r2
 800467c:	d1f2      	bne.n	8004664 <chk_chr+0xc>
	return *str;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	781b      	ldrb	r3, [r3, #0]
}
 8004682:	4618      	mov	r0, r3
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr

0800468e <lock_fs>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
<<<<<<< HEAD
 80053ce:	b580      	push	{r7, lr}
 80053d0:	b082      	sub	sp, #8
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d009      	beq.n	80053f0 <lock_fs+0x22>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	4618      	mov	r0, r3
 80053e2:	f002 f93a 	bl	800765a <ff_req_grant>
 80053e6:	4603      	mov	r3, r0
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d001      	beq.n	80053f0 <lock_fs+0x22>
 80053ec:	2301      	movs	r3, #1
 80053ee:	e000      	b.n	80053f2 <lock_fs+0x24>
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3708      	adds	r7, #8
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}

080053fa <unlock_fs>:
=======
 800468e:	b580      	push	{r7, lr}
 8004690:	b082      	sub	sp, #8
 8004692:	af00      	add	r7, sp, #0
 8004694:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d009      	beq.n	80046b0 <lock_fs+0x22>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	691b      	ldr	r3, [r3, #16]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f002 f93a 	bl	800691a <ff_req_grant>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d001      	beq.n	80046b0 <lock_fs+0x22>
 80046ac:	2301      	movs	r3, #1
 80046ae:	e000      	b.n	80046b2 <lock_fs+0x24>
 80046b0:	2300      	movs	r3, #0
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3708      	adds	r7, #8
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}

080046ba <unlock_fs>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
<<<<<<< HEAD
 80053fa:	b580      	push	{r7, lr}
 80053fc:	b082      	sub	sp, #8
 80053fe:	af00      	add	r7, sp, #0
 8005400:	6078      	str	r0, [r7, #4]
 8005402:	460b      	mov	r3, r1
 8005404:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d00d      	beq.n	8005428 <unlock_fs+0x2e>
 800540c:	78fb      	ldrb	r3, [r7, #3]
 800540e:	2b0c      	cmp	r3, #12
 8005410:	d00a      	beq.n	8005428 <unlock_fs+0x2e>
 8005412:	78fb      	ldrb	r3, [r7, #3]
 8005414:	2b0b      	cmp	r3, #11
 8005416:	d007      	beq.n	8005428 <unlock_fs+0x2e>
 8005418:	78fb      	ldrb	r3, [r7, #3]
 800541a:	2b0f      	cmp	r3, #15
 800541c:	d004      	beq.n	8005428 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	4618      	mov	r0, r3
 8005424:	f002 f92e 	bl	8007684 <ff_rel_grant>
	}
}
 8005428:	bf00      	nop
 800542a:	3708      	adds	r7, #8
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <chk_lock>:
=======
 80046ba:	b580      	push	{r7, lr}
 80046bc:	b082      	sub	sp, #8
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
 80046c2:	460b      	mov	r3, r1
 80046c4:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d00d      	beq.n	80046e8 <unlock_fs+0x2e>
 80046cc:	78fb      	ldrb	r3, [r7, #3]
 80046ce:	2b0c      	cmp	r3, #12
 80046d0:	d00a      	beq.n	80046e8 <unlock_fs+0x2e>
 80046d2:	78fb      	ldrb	r3, [r7, #3]
 80046d4:	2b0b      	cmp	r3, #11
 80046d6:	d007      	beq.n	80046e8 <unlock_fs+0x2e>
 80046d8:	78fb      	ldrb	r3, [r7, #3]
 80046da:	2b0f      	cmp	r3, #15
 80046dc:	d004      	beq.n	80046e8 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f002 f92e 	bl	8006944 <ff_rel_grant>
	}
}
 80046e8:	bf00      	nop
 80046ea:	3708      	adds	r7, #8
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <chk_lock>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
<<<<<<< HEAD
 8005430:	b480      	push	{r7}
 8005432:	b085      	sub	sp, #20
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	6039      	str	r1, [r7, #0]
=======
 80046f0:	b480      	push	{r7}
 80046f2:	b085      	sub	sp, #20
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
<<<<<<< HEAD
 800543a:	2300      	movs	r3, #0
 800543c:	60bb      	str	r3, [r7, #8]
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	60fb      	str	r3, [r7, #12]
 8005442:	e029      	b.n	8005498 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005444:	4a27      	ldr	r2, [pc, #156]	@ (80054e4 <chk_lock+0xb4>)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	011b      	lsls	r3, r3, #4
 800544a:	4413      	add	r3, r2
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d01d      	beq.n	800548e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005452:	4a24      	ldr	r2, [pc, #144]	@ (80054e4 <chk_lock+0xb4>)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	011b      	lsls	r3, r3, #4
 8005458:	4413      	add	r3, r2
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	429a      	cmp	r2, r3
 8005462:	d116      	bne.n	8005492 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005464:	4a1f      	ldr	r2, [pc, #124]	@ (80054e4 <chk_lock+0xb4>)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	011b      	lsls	r3, r3, #4
 800546a:	4413      	add	r3, r2
 800546c:	3304      	adds	r3, #4
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005474:	429a      	cmp	r2, r3
 8005476:	d10c      	bne.n	8005492 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005478:	4a1a      	ldr	r2, [pc, #104]	@ (80054e4 <chk_lock+0xb4>)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	011b      	lsls	r3, r3, #4
 800547e:	4413      	add	r3, r2
 8005480:	3308      	adds	r3, #8
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005488:	429a      	cmp	r2, r3
 800548a:	d102      	bne.n	8005492 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800548c:	e007      	b.n	800549e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800548e:	2301      	movs	r3, #1
 8005490:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	3301      	adds	r3, #1
 8005496:	60fb      	str	r3, [r7, #12]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d9d2      	bls.n	8005444 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	d109      	bne.n	80054b8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d102      	bne.n	80054b0 <chk_lock+0x80>
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	2b02      	cmp	r3, #2
 80054ae:	d101      	bne.n	80054b4 <chk_lock+0x84>
 80054b0:	2300      	movs	r3, #0
 80054b2:	e010      	b.n	80054d6 <chk_lock+0xa6>
 80054b4:	2312      	movs	r3, #18
 80054b6:	e00e      	b.n	80054d6 <chk_lock+0xa6>
=======
 80046fa:	2300      	movs	r3, #0
 80046fc:	60bb      	str	r3, [r7, #8]
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	60fb      	str	r3, [r7, #12]
 8004702:	e029      	b.n	8004758 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8004704:	4a27      	ldr	r2, [pc, #156]	@ (80047a4 <chk_lock+0xb4>)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	011b      	lsls	r3, r3, #4
 800470a:	4413      	add	r3, r2
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d01d      	beq.n	800474e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004712:	4a24      	ldr	r2, [pc, #144]	@ (80047a4 <chk_lock+0xb4>)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	011b      	lsls	r3, r3, #4
 8004718:	4413      	add	r3, r2
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	429a      	cmp	r2, r3
 8004722:	d116      	bne.n	8004752 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8004724:	4a1f      	ldr	r2, [pc, #124]	@ (80047a4 <chk_lock+0xb4>)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	011b      	lsls	r3, r3, #4
 800472a:	4413      	add	r3, r2
 800472c:	3304      	adds	r3, #4
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004734:	429a      	cmp	r2, r3
 8004736:	d10c      	bne.n	8004752 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8004738:	4a1a      	ldr	r2, [pc, #104]	@ (80047a4 <chk_lock+0xb4>)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	011b      	lsls	r3, r3, #4
 800473e:	4413      	add	r3, r2
 8004740:	3308      	adds	r3, #8
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8004748:	429a      	cmp	r2, r3
 800474a:	d102      	bne.n	8004752 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800474c:	e007      	b.n	800475e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800474e:	2301      	movs	r3, #1
 8004750:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	3301      	adds	r3, #1
 8004756:	60fb      	str	r3, [r7, #12]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2b01      	cmp	r3, #1
 800475c:	d9d2      	bls.n	8004704 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2b02      	cmp	r3, #2
 8004762:	d109      	bne.n	8004778 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d102      	bne.n	8004770 <chk_lock+0x80>
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	2b02      	cmp	r3, #2
 800476e:	d101      	bne.n	8004774 <chk_lock+0x84>
 8004770:	2300      	movs	r3, #0
 8004772:	e010      	b.n	8004796 <chk_lock+0xa6>
 8004774:	2312      	movs	r3, #18
 8004776:	e00e      	b.n	8004796 <chk_lock+0xa6>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
<<<<<<< HEAD
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d108      	bne.n	80054d0 <chk_lock+0xa0>
 80054be:	4a09      	ldr	r2, [pc, #36]	@ (80054e4 <chk_lock+0xb4>)
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	011b      	lsls	r3, r3, #4
 80054c4:	4413      	add	r3, r2
 80054c6:	330c      	adds	r3, #12
 80054c8:	881b      	ldrh	r3, [r3, #0]
 80054ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054ce:	d101      	bne.n	80054d4 <chk_lock+0xa4>
 80054d0:	2310      	movs	r3, #16
 80054d2:	e000      	b.n	80054d6 <chk_lock+0xa6>
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3714      	adds	r7, #20
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	20001e1c 	.word	0x20001e1c

080054e8 <enq_lock>:
=======
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d108      	bne.n	8004790 <chk_lock+0xa0>
 800477e:	4a09      	ldr	r2, [pc, #36]	@ (80047a4 <chk_lock+0xb4>)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	011b      	lsls	r3, r3, #4
 8004784:	4413      	add	r3, r2
 8004786:	330c      	adds	r3, #12
 8004788:	881b      	ldrh	r3, [r3, #0]
 800478a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800478e:	d101      	bne.n	8004794 <chk_lock+0xa4>
 8004790:	2310      	movs	r3, #16
 8004792:	e000      	b.n	8004796 <chk_lock+0xa6>
 8004794:	2300      	movs	r3, #0
}
 8004796:	4618      	mov	r0, r3
 8004798:	3714      	adds	r7, #20
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	20001df8 	.word	0x20001df8

080047a8 <enq_lock>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
<<<<<<< HEAD
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80054ee:	2300      	movs	r3, #0
 80054f0:	607b      	str	r3, [r7, #4]
 80054f2:	e002      	b.n	80054fa <enq_lock+0x12>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	3301      	adds	r3, #1
 80054f8:	607b      	str	r3, [r7, #4]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d806      	bhi.n	800550e <enq_lock+0x26>
 8005500:	4a09      	ldr	r2, [pc, #36]	@ (8005528 <enq_lock+0x40>)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	011b      	lsls	r3, r3, #4
 8005506:	4413      	add	r3, r2
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1f2      	bne.n	80054f4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2b02      	cmp	r3, #2
 8005512:	bf14      	ite	ne
 8005514:	2301      	movne	r3, #1
 8005516:	2300      	moveq	r3, #0
 8005518:	b2db      	uxtb	r3, r3
}
 800551a:	4618      	mov	r0, r3
 800551c:	370c      	adds	r7, #12
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	20001e1c 	.word	0x20001e1c

0800552c <inc_lock>:
=======
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80047ae:	2300      	movs	r3, #0
 80047b0:	607b      	str	r3, [r7, #4]
 80047b2:	e002      	b.n	80047ba <enq_lock+0x12>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	3301      	adds	r3, #1
 80047b8:	607b      	str	r3, [r7, #4]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d806      	bhi.n	80047ce <enq_lock+0x26>
 80047c0:	4a09      	ldr	r2, [pc, #36]	@ (80047e8 <enq_lock+0x40>)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	011b      	lsls	r3, r3, #4
 80047c6:	4413      	add	r3, r2
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d1f2      	bne.n	80047b4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	bf14      	ite	ne
 80047d4:	2301      	movne	r3, #1
 80047d6:	2300      	moveq	r3, #0
 80047d8:	b2db      	uxtb	r3, r3
}
 80047da:	4618      	mov	r0, r3
 80047dc:	370c      	adds	r7, #12
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr
 80047e6:	bf00      	nop
 80047e8:	20001df8 	.word	0x20001df8

080047ec <inc_lock>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
<<<<<<< HEAD
 800552c:	b480      	push	{r7}
 800552e:	b085      	sub	sp, #20
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	6039      	str	r1, [r7, #0]
=======
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
<<<<<<< HEAD
 8005536:	2300      	movs	r3, #0
 8005538:	60fb      	str	r3, [r7, #12]
 800553a:	e01f      	b.n	800557c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800553c:	4a41      	ldr	r2, [pc, #260]	@ (8005644 <inc_lock+0x118>)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	011b      	lsls	r3, r3, #4
 8005542:	4413      	add	r3, r2
 8005544:	681a      	ldr	r2, [r3, #0]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	429a      	cmp	r2, r3
 800554c:	d113      	bne.n	8005576 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800554e:	4a3d      	ldr	r2, [pc, #244]	@ (8005644 <inc_lock+0x118>)
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	011b      	lsls	r3, r3, #4
 8005554:	4413      	add	r3, r2
 8005556:	3304      	adds	r3, #4
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800555e:	429a      	cmp	r2, r3
 8005560:	d109      	bne.n	8005576 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8005562:	4a38      	ldr	r2, [pc, #224]	@ (8005644 <inc_lock+0x118>)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	011b      	lsls	r3, r3, #4
 8005568:	4413      	add	r3, r2
 800556a:	3308      	adds	r3, #8
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8005572:	429a      	cmp	r2, r3
 8005574:	d006      	beq.n	8005584 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	3301      	adds	r3, #1
 800557a:	60fb      	str	r3, [r7, #12]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2b01      	cmp	r3, #1
 8005580:	d9dc      	bls.n	800553c <inc_lock+0x10>
 8005582:	e000      	b.n	8005586 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005584:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2b02      	cmp	r3, #2
 800558a:	d132      	bne.n	80055f2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800558c:	2300      	movs	r3, #0
 800558e:	60fb      	str	r3, [r7, #12]
 8005590:	e002      	b.n	8005598 <inc_lock+0x6c>
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	3301      	adds	r3, #1
 8005596:	60fb      	str	r3, [r7, #12]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2b01      	cmp	r3, #1
 800559c:	d806      	bhi.n	80055ac <inc_lock+0x80>
 800559e:	4a29      	ldr	r2, [pc, #164]	@ (8005644 <inc_lock+0x118>)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	011b      	lsls	r3, r3, #4
 80055a4:	4413      	add	r3, r2
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1f2      	bne.n	8005592 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d101      	bne.n	80055b6 <inc_lock+0x8a>
 80055b2:	2300      	movs	r3, #0
 80055b4:	e040      	b.n	8005638 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	4922      	ldr	r1, [pc, #136]	@ (8005644 <inc_lock+0x118>)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	011b      	lsls	r3, r3, #4
 80055c0:	440b      	add	r3, r1
 80055c2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	689a      	ldr	r2, [r3, #8]
 80055c8:	491e      	ldr	r1, [pc, #120]	@ (8005644 <inc_lock+0x118>)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	011b      	lsls	r3, r3, #4
 80055ce:	440b      	add	r3, r1
 80055d0:	3304      	adds	r3, #4
 80055d2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	695a      	ldr	r2, [r3, #20]
 80055d8:	491a      	ldr	r1, [pc, #104]	@ (8005644 <inc_lock+0x118>)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	011b      	lsls	r3, r3, #4
 80055de:	440b      	add	r3, r1
 80055e0:	3308      	adds	r3, #8
 80055e2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80055e4:	4a17      	ldr	r2, [pc, #92]	@ (8005644 <inc_lock+0x118>)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	011b      	lsls	r3, r3, #4
 80055ea:	4413      	add	r3, r2
 80055ec:	330c      	adds	r3, #12
 80055ee:	2200      	movs	r2, #0
 80055f0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d009      	beq.n	800560c <inc_lock+0xe0>
 80055f8:	4a12      	ldr	r2, [pc, #72]	@ (8005644 <inc_lock+0x118>)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	011b      	lsls	r3, r3, #4
 80055fe:	4413      	add	r3, r2
 8005600:	330c      	adds	r3, #12
 8005602:	881b      	ldrh	r3, [r3, #0]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d001      	beq.n	800560c <inc_lock+0xe0>
 8005608:	2300      	movs	r3, #0
 800560a:	e015      	b.n	8005638 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d108      	bne.n	8005624 <inc_lock+0xf8>
 8005612:	4a0c      	ldr	r2, [pc, #48]	@ (8005644 <inc_lock+0x118>)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	011b      	lsls	r3, r3, #4
 8005618:	4413      	add	r3, r2
 800561a:	330c      	adds	r3, #12
 800561c:	881b      	ldrh	r3, [r3, #0]
 800561e:	3301      	adds	r3, #1
 8005620:	b29a      	uxth	r2, r3
 8005622:	e001      	b.n	8005628 <inc_lock+0xfc>
 8005624:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005628:	4906      	ldr	r1, [pc, #24]	@ (8005644 <inc_lock+0x118>)
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	011b      	lsls	r3, r3, #4
 800562e:	440b      	add	r3, r1
 8005630:	330c      	adds	r3, #12
 8005632:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	3301      	adds	r3, #1
}
 8005638:	4618      	mov	r0, r3
 800563a:	3714      	adds	r7, #20
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr
 8005644:	20001e1c 	.word	0x20001e1c

08005648 <dec_lock>:
=======
 80047f6:	2300      	movs	r3, #0
 80047f8:	60fb      	str	r3, [r7, #12]
 80047fa:	e01f      	b.n	800483c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80047fc:	4a41      	ldr	r2, [pc, #260]	@ (8004904 <inc_lock+0x118>)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	011b      	lsls	r3, r3, #4
 8004802:	4413      	add	r3, r2
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	429a      	cmp	r2, r3
 800480c:	d113      	bne.n	8004836 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800480e:	4a3d      	ldr	r2, [pc, #244]	@ (8004904 <inc_lock+0x118>)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	011b      	lsls	r3, r3, #4
 8004814:	4413      	add	r3, r2
 8004816:	3304      	adds	r3, #4
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800481e:	429a      	cmp	r2, r3
 8004820:	d109      	bne.n	8004836 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8004822:	4a38      	ldr	r2, [pc, #224]	@ (8004904 <inc_lock+0x118>)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	011b      	lsls	r3, r3, #4
 8004828:	4413      	add	r3, r2
 800482a:	3308      	adds	r3, #8
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8004832:	429a      	cmp	r2, r3
 8004834:	d006      	beq.n	8004844 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	3301      	adds	r3, #1
 800483a:	60fb      	str	r3, [r7, #12]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2b01      	cmp	r3, #1
 8004840:	d9dc      	bls.n	80047fc <inc_lock+0x10>
 8004842:	e000      	b.n	8004846 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8004844:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2b02      	cmp	r3, #2
 800484a:	d132      	bne.n	80048b2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800484c:	2300      	movs	r3, #0
 800484e:	60fb      	str	r3, [r7, #12]
 8004850:	e002      	b.n	8004858 <inc_lock+0x6c>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	3301      	adds	r3, #1
 8004856:	60fb      	str	r3, [r7, #12]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2b01      	cmp	r3, #1
 800485c:	d806      	bhi.n	800486c <inc_lock+0x80>
 800485e:	4a29      	ldr	r2, [pc, #164]	@ (8004904 <inc_lock+0x118>)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	011b      	lsls	r3, r3, #4
 8004864:	4413      	add	r3, r2
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d1f2      	bne.n	8004852 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2b02      	cmp	r3, #2
 8004870:	d101      	bne.n	8004876 <inc_lock+0x8a>
 8004872:	2300      	movs	r3, #0
 8004874:	e040      	b.n	80048f8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	4922      	ldr	r1, [pc, #136]	@ (8004904 <inc_lock+0x118>)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	011b      	lsls	r3, r3, #4
 8004880:	440b      	add	r3, r1
 8004882:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689a      	ldr	r2, [r3, #8]
 8004888:	491e      	ldr	r1, [pc, #120]	@ (8004904 <inc_lock+0x118>)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	011b      	lsls	r3, r3, #4
 800488e:	440b      	add	r3, r1
 8004890:	3304      	adds	r3, #4
 8004892:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	695a      	ldr	r2, [r3, #20]
 8004898:	491a      	ldr	r1, [pc, #104]	@ (8004904 <inc_lock+0x118>)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	011b      	lsls	r3, r3, #4
 800489e:	440b      	add	r3, r1
 80048a0:	3308      	adds	r3, #8
 80048a2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80048a4:	4a17      	ldr	r2, [pc, #92]	@ (8004904 <inc_lock+0x118>)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	011b      	lsls	r3, r3, #4
 80048aa:	4413      	add	r3, r2
 80048ac:	330c      	adds	r3, #12
 80048ae:	2200      	movs	r2, #0
 80048b0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d009      	beq.n	80048cc <inc_lock+0xe0>
 80048b8:	4a12      	ldr	r2, [pc, #72]	@ (8004904 <inc_lock+0x118>)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	011b      	lsls	r3, r3, #4
 80048be:	4413      	add	r3, r2
 80048c0:	330c      	adds	r3, #12
 80048c2:	881b      	ldrh	r3, [r3, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <inc_lock+0xe0>
 80048c8:	2300      	movs	r3, #0
 80048ca:	e015      	b.n	80048f8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d108      	bne.n	80048e4 <inc_lock+0xf8>
 80048d2:	4a0c      	ldr	r2, [pc, #48]	@ (8004904 <inc_lock+0x118>)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	011b      	lsls	r3, r3, #4
 80048d8:	4413      	add	r3, r2
 80048da:	330c      	adds	r3, #12
 80048dc:	881b      	ldrh	r3, [r3, #0]
 80048de:	3301      	adds	r3, #1
 80048e0:	b29a      	uxth	r2, r3
 80048e2:	e001      	b.n	80048e8 <inc_lock+0xfc>
 80048e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80048e8:	4906      	ldr	r1, [pc, #24]	@ (8004904 <inc_lock+0x118>)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	011b      	lsls	r3, r3, #4
 80048ee:	440b      	add	r3, r1
 80048f0:	330c      	adds	r3, #12
 80048f2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	3301      	adds	r3, #1
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3714      	adds	r7, #20
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr
 8004904:	20001df8 	.word	0x20001df8

08004908 <dec_lock>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
<<<<<<< HEAD
 8005648:	b480      	push	{r7}
 800564a:	b085      	sub	sp, #20
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
=======
 8004908:	b480      	push	{r7}
 800490a:	b085      	sub	sp, #20
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
<<<<<<< HEAD
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	3b01      	subs	r3, #1
 8005654:	607b      	str	r3, [r7, #4]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b01      	cmp	r3, #1
 800565a:	d825      	bhi.n	80056a8 <dec_lock+0x60>
		n = Files[i].ctr;
 800565c:	4a17      	ldr	r2, [pc, #92]	@ (80056bc <dec_lock+0x74>)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	011b      	lsls	r3, r3, #4
 8005662:	4413      	add	r3, r2
 8005664:	330c      	adds	r3, #12
 8005666:	881b      	ldrh	r3, [r3, #0]
 8005668:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800566a:	89fb      	ldrh	r3, [r7, #14]
 800566c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005670:	d101      	bne.n	8005676 <dec_lock+0x2e>
 8005672:	2300      	movs	r3, #0
 8005674:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8005676:	89fb      	ldrh	r3, [r7, #14]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d002      	beq.n	8005682 <dec_lock+0x3a>
 800567c:	89fb      	ldrh	r3, [r7, #14]
 800567e:	3b01      	subs	r3, #1
 8005680:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8005682:	4a0e      	ldr	r2, [pc, #56]	@ (80056bc <dec_lock+0x74>)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	011b      	lsls	r3, r3, #4
 8005688:	4413      	add	r3, r2
 800568a:	330c      	adds	r3, #12
 800568c:	89fa      	ldrh	r2, [r7, #14]
 800568e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005690:	89fb      	ldrh	r3, [r7, #14]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d105      	bne.n	80056a2 <dec_lock+0x5a>
 8005696:	4a09      	ldr	r2, [pc, #36]	@ (80056bc <dec_lock+0x74>)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	011b      	lsls	r3, r3, #4
 800569c:	4413      	add	r3, r2
 800569e:	2200      	movs	r2, #0
 80056a0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80056a2:	2300      	movs	r3, #0
 80056a4:	737b      	strb	r3, [r7, #13]
 80056a6:	e001      	b.n	80056ac <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80056a8:	2302      	movs	r3, #2
 80056aa:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80056ac:	7b7b      	ldrb	r3, [r7, #13]
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3714      	adds	r7, #20
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr
 80056ba:	bf00      	nop
 80056bc:	20001e1c 	.word	0x20001e1c

080056c0 <clear_lock>:
=======
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	3b01      	subs	r3, #1
 8004914:	607b      	str	r3, [r7, #4]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2b01      	cmp	r3, #1
 800491a:	d825      	bhi.n	8004968 <dec_lock+0x60>
		n = Files[i].ctr;
 800491c:	4a17      	ldr	r2, [pc, #92]	@ (800497c <dec_lock+0x74>)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	011b      	lsls	r3, r3, #4
 8004922:	4413      	add	r3, r2
 8004924:	330c      	adds	r3, #12
 8004926:	881b      	ldrh	r3, [r3, #0]
 8004928:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800492a:	89fb      	ldrh	r3, [r7, #14]
 800492c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004930:	d101      	bne.n	8004936 <dec_lock+0x2e>
 8004932:	2300      	movs	r3, #0
 8004934:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8004936:	89fb      	ldrh	r3, [r7, #14]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d002      	beq.n	8004942 <dec_lock+0x3a>
 800493c:	89fb      	ldrh	r3, [r7, #14]
 800493e:	3b01      	subs	r3, #1
 8004940:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8004942:	4a0e      	ldr	r2, [pc, #56]	@ (800497c <dec_lock+0x74>)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	011b      	lsls	r3, r3, #4
 8004948:	4413      	add	r3, r2
 800494a:	330c      	adds	r3, #12
 800494c:	89fa      	ldrh	r2, [r7, #14]
 800494e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8004950:	89fb      	ldrh	r3, [r7, #14]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d105      	bne.n	8004962 <dec_lock+0x5a>
 8004956:	4a09      	ldr	r2, [pc, #36]	@ (800497c <dec_lock+0x74>)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	011b      	lsls	r3, r3, #4
 800495c:	4413      	add	r3, r2
 800495e:	2200      	movs	r2, #0
 8004960:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8004962:	2300      	movs	r3, #0
 8004964:	737b      	strb	r3, [r7, #13]
 8004966:	e001      	b.n	800496c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8004968:	2302      	movs	r3, #2
 800496a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800496c:	7b7b      	ldrb	r3, [r7, #13]
}
 800496e:	4618      	mov	r0, r3
 8004970:	3714      	adds	r7, #20
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop
 800497c:	20001df8 	.word	0x20001df8

08004980 <clear_lock>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
<<<<<<< HEAD
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80056c8:	2300      	movs	r3, #0
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	e010      	b.n	80056f0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80056ce:	4a0d      	ldr	r2, [pc, #52]	@ (8005704 <clear_lock+0x44>)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	011b      	lsls	r3, r3, #4
 80056d4:	4413      	add	r3, r2
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	687a      	ldr	r2, [r7, #4]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d105      	bne.n	80056ea <clear_lock+0x2a>
 80056de:	4a09      	ldr	r2, [pc, #36]	@ (8005704 <clear_lock+0x44>)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	011b      	lsls	r3, r3, #4
 80056e4:	4413      	add	r3, r2
 80056e6:	2200      	movs	r2, #0
 80056e8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	3301      	adds	r3, #1
 80056ee:	60fb      	str	r3, [r7, #12]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d9eb      	bls.n	80056ce <clear_lock+0xe>
	}
}
 80056f6:	bf00      	nop
 80056f8:	bf00      	nop
 80056fa:	3714      	adds	r7, #20
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr
 8005704:	20001e1c 	.word	0x20001e1c

08005708 <sync_window>:
=======
 8004980:	b480      	push	{r7}
 8004982:	b085      	sub	sp, #20
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8004988:	2300      	movs	r3, #0
 800498a:	60fb      	str	r3, [r7, #12]
 800498c:	e010      	b.n	80049b0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800498e:	4a0d      	ldr	r2, [pc, #52]	@ (80049c4 <clear_lock+0x44>)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	011b      	lsls	r3, r3, #4
 8004994:	4413      	add	r3, r2
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	429a      	cmp	r2, r3
 800499c:	d105      	bne.n	80049aa <clear_lock+0x2a>
 800499e:	4a09      	ldr	r2, [pc, #36]	@ (80049c4 <clear_lock+0x44>)
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	011b      	lsls	r3, r3, #4
 80049a4:	4413      	add	r3, r2
 80049a6:	2200      	movs	r2, #0
 80049a8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	3301      	adds	r3, #1
 80049ae:	60fb      	str	r3, [r7, #12]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d9eb      	bls.n	800498e <clear_lock+0xe>
	}
}
 80049b6:	bf00      	nop
 80049b8:	bf00      	nop
 80049ba:	3714      	adds	r7, #20
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr
 80049c4:	20001df8 	.word	0x20001df8

080049c8 <sync_window>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
<<<<<<< HEAD
 8005708:	b580      	push	{r7, lr}
 800570a:	b086      	sub	sp, #24
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005710:	2300      	movs	r3, #0
 8005712:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	78db      	ldrb	r3, [r3, #3]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d034      	beq.n	8005786 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005720:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	7858      	ldrb	r0, [r3, #1]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800572c:	2301      	movs	r3, #1
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	f7ff fd0e 	bl	8005150 <disk_write>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d002      	beq.n	8005740 <sync_window+0x38>
			res = FR_DISK_ERR;
 800573a:	2301      	movs	r3, #1
 800573c:	73fb      	strb	r3, [r7, #15]
 800573e:	e022      	b.n	8005786 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	1ad2      	subs	r2, r2, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a1b      	ldr	r3, [r3, #32]
 8005752:	429a      	cmp	r2, r3
 8005754:	d217      	bcs.n	8005786 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	789b      	ldrb	r3, [r3, #2]
 800575a:	613b      	str	r3, [r7, #16]
 800575c:	e010      	b.n	8005780 <sync_window+0x78>
					wsect += fs->fsize;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	4413      	add	r3, r2
 8005766:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	7858      	ldrb	r0, [r3, #1]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005772:	2301      	movs	r3, #1
 8005774:	697a      	ldr	r2, [r7, #20]
 8005776:	f7ff fceb 	bl	8005150 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	3b01      	subs	r3, #1
 800577e:	613b      	str	r3, [r7, #16]
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d8eb      	bhi.n	800575e <sync_window+0x56>
=======
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b086      	sub	sp, #24
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80049d0:	2300      	movs	r3, #0
 80049d2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	78db      	ldrb	r3, [r3, #3]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d034      	beq.n	8004a46 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049e0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	7858      	ldrb	r0, [r3, #1]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80049ec:	2301      	movs	r3, #1
 80049ee:	697a      	ldr	r2, [r7, #20]
 80049f0:	f7ff fd0e 	bl	8004410 <disk_write>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d002      	beq.n	8004a00 <sync_window+0x38>
			res = FR_DISK_ERR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	73fb      	strb	r3, [r7, #15]
 80049fe:	e022      	b.n	8004a46 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	1ad2      	subs	r2, r2, r3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a1b      	ldr	r3, [r3, #32]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d217      	bcs.n	8004a46 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	789b      	ldrb	r3, [r3, #2]
 8004a1a:	613b      	str	r3, [r7, #16]
 8004a1c:	e010      	b.n	8004a40 <sync_window+0x78>
					wsect += fs->fsize;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	697a      	ldr	r2, [r7, #20]
 8004a24:	4413      	add	r3, r2
 8004a26:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	7858      	ldrb	r0, [r3, #1]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004a32:	2301      	movs	r3, #1
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	f7ff fceb 	bl	8004410 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	613b      	str	r3, [r7, #16]
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d8eb      	bhi.n	8004a1e <sync_window+0x56>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				}
			}
		}
	}
	return res;
<<<<<<< HEAD
 8005786:	7bfb      	ldrb	r3, [r7, #15]
}
 8005788:	4618      	mov	r0, r3
 800578a:	3718      	adds	r7, #24
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}

08005790 <move_window>:
=======
 8004a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3718      	adds	r7, #24
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <move_window>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
<<<<<<< HEAD
 8005790:	b580      	push	{r7, lr}
 8005792:	b084      	sub	sp, #16
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800579a:	2300      	movs	r3, #0
 800579c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057a2:	683a      	ldr	r2, [r7, #0]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d01b      	beq.n	80057e0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f7ff ffad 	bl	8005708 <sync_window>
 80057ae:	4603      	mov	r3, r0
 80057b0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80057b2:	7bfb      	ldrb	r3, [r7, #15]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d113      	bne.n	80057e0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	7858      	ldrb	r0, [r3, #1]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80057c2:	2301      	movs	r3, #1
 80057c4:	683a      	ldr	r2, [r7, #0]
 80057c6:	f7ff fca3 	bl	8005110 <disk_read>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d004      	beq.n	80057da <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80057d0:	f04f 33ff 	mov.w	r3, #4294967295
 80057d4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	683a      	ldr	r2, [r7, #0]
 80057de:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 80057e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3710      	adds	r7, #16
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
	...

080057ec <sync_fs>:
=======
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a62:	683a      	ldr	r2, [r7, #0]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d01b      	beq.n	8004aa0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f7ff ffad 	bl	80049c8 <sync_window>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8004a72:	7bfb      	ldrb	r3, [r7, #15]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d113      	bne.n	8004aa0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	7858      	ldrb	r0, [r3, #1]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004a82:	2301      	movs	r3, #1
 8004a84:	683a      	ldr	r2, [r7, #0]
 8004a86:	f7ff fca3 	bl	80043d0 <disk_read>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d004      	beq.n	8004a9a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8004a90:	f04f 33ff 	mov.w	r3, #4294967295
 8004a94:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	683a      	ldr	r2, [r7, #0]
 8004a9e:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8004aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3710      	adds	r7, #16
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
	...

08004aac <sync_fs>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
<<<<<<< HEAD
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b084      	sub	sp, #16
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
=======
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	FRESULT res;


	res = sync_window(fs);
<<<<<<< HEAD
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f7ff ff87 	bl	8005708 <sync_window>
 80057fa:	4603      	mov	r3, r0
 80057fc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80057fe:	7bfb      	ldrb	r3, [r7, #15]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d159      	bne.n	80058b8 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	781b      	ldrb	r3, [r3, #0]
 8005808:	2b03      	cmp	r3, #3
 800580a:	d149      	bne.n	80058a0 <sync_fs+0xb4>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	791b      	ldrb	r3, [r3, #4]
 8005810:	2b01      	cmp	r3, #1
 8005812:	d145      	bne.n	80058a0 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	899b      	ldrh	r3, [r3, #12]
 800581e:	461a      	mov	r2, r3
 8005820:	2100      	movs	r1, #0
 8005822:	f7ff fd77 	bl	8005314 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	3338      	adds	r3, #56	@ 0x38
 800582a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800582e:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8005832:	4618      	mov	r0, r3
 8005834:	f7ff fd06 	bl	8005244 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	3338      	adds	r3, #56	@ 0x38
 800583c:	4921      	ldr	r1, [pc, #132]	@ (80058c4 <sync_fs+0xd8>)
 800583e:	4618      	mov	r0, r3
 8005840:	f7ff fd1b 	bl	800527a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	3338      	adds	r3, #56	@ 0x38
 8005848:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800584c:	491e      	ldr	r1, [pc, #120]	@ (80058c8 <sync_fs+0xdc>)
 800584e:	4618      	mov	r0, r3
 8005850:	f7ff fd13 	bl	800527a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	3338      	adds	r3, #56	@ 0x38
 8005858:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	4619      	mov	r1, r3
 8005862:	4610      	mov	r0, r2
 8005864:	f7ff fd09 	bl	800527a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	3338      	adds	r3, #56	@ 0x38
 800586c:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	695b      	ldr	r3, [r3, #20]
 8005874:	4619      	mov	r1, r3
 8005876:	4610      	mov	r0, r2
 8005878:	f7ff fcff 	bl	800527a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005880:	1c5a      	adds	r2, r3, #1
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	7858      	ldrb	r0, [r3, #1]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005894:	2301      	movs	r3, #1
 8005896:	f7ff fc5b 	bl	8005150 <disk_write>
			fs->fsi_flag = 0;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	785b      	ldrb	r3, [r3, #1]
 80058a4:	2200      	movs	r2, #0
 80058a6:	2100      	movs	r1, #0
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7ff fc71 	bl	8005190 <disk_ioctl>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d001      	beq.n	80058b8 <sync_fs+0xcc>
 80058b4:	2301      	movs	r3, #1
 80058b6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80058b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3710      	adds	r7, #16
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	41615252 	.word	0x41615252
 80058c8:	61417272 	.word	0x61417272

080058cc <clust2sect>:
=======
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f7ff ff87 	bl	80049c8 <sync_window>
 8004aba:	4603      	mov	r3, r0
 8004abc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004abe:	7bfb      	ldrb	r3, [r7, #15]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d159      	bne.n	8004b78 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	781b      	ldrb	r3, [r3, #0]
 8004ac8:	2b03      	cmp	r3, #3
 8004aca:	d149      	bne.n	8004b60 <sync_fs+0xb4>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	791b      	ldrb	r3, [r3, #4]
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d145      	bne.n	8004b60 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	899b      	ldrh	r3, [r3, #12]
 8004ade:	461a      	mov	r2, r3
 8004ae0:	2100      	movs	r1, #0
 8004ae2:	f7ff fd77 	bl	80045d4 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	3338      	adds	r3, #56	@ 0x38
 8004aea:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8004aee:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8004af2:	4618      	mov	r0, r3
 8004af4:	f7ff fd06 	bl	8004504 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	3338      	adds	r3, #56	@ 0x38
 8004afc:	4921      	ldr	r1, [pc, #132]	@ (8004b84 <sync_fs+0xd8>)
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7ff fd1b 	bl	800453a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	3338      	adds	r3, #56	@ 0x38
 8004b08:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8004b0c:	491e      	ldr	r1, [pc, #120]	@ (8004b88 <sync_fs+0xdc>)
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7ff fd13 	bl	800453a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	3338      	adds	r3, #56	@ 0x38
 8004b18:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	4619      	mov	r1, r3
 8004b22:	4610      	mov	r0, r2
 8004b24:	f7ff fd09 	bl	800453a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	3338      	adds	r3, #56	@ 0x38
 8004b2c:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	695b      	ldr	r3, [r3, #20]
 8004b34:	4619      	mov	r1, r3
 8004b36:	4610      	mov	r0, r2
 8004b38:	f7ff fcff 	bl	800453a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b40:	1c5a      	adds	r2, r3, #1
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	7858      	ldrb	r0, [r3, #1]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b54:	2301      	movs	r3, #1
 8004b56:	f7ff fc5b 	bl	8004410 <disk_write>
			fs->fsi_flag = 0;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	785b      	ldrb	r3, [r3, #1]
 8004b64:	2200      	movs	r2, #0
 8004b66:	2100      	movs	r1, #0
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f7ff fc71 	bl	8004450 <disk_ioctl>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d001      	beq.n	8004b78 <sync_fs+0xcc>
 8004b74:	2301      	movs	r3, #1
 8004b76:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8004b78:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3710      	adds	r7, #16
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	41615252 	.word	0x41615252
 8004b88:	61417272 	.word	0x61417272

08004b8c <clust2sect>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
<<<<<<< HEAD
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	3b02      	subs	r3, #2
 80058da:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	69db      	ldr	r3, [r3, #28]
 80058e0:	3b02      	subs	r3, #2
 80058e2:	683a      	ldr	r2, [r7, #0]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d301      	bcc.n	80058ec <clust2sect+0x20>
 80058e8:	2300      	movs	r3, #0
 80058ea:	e008      	b.n	80058fe <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	895b      	ldrh	r3, [r3, #10]
 80058f0:	461a      	mov	r2, r3
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	fb03 f202 	mul.w	r2, r3, r2
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058fc:	4413      	add	r3, r2
}
 80058fe:	4618      	mov	r0, r3
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr

0800590a <get_fat>:
=======
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	3b02      	subs	r3, #2
 8004b9a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	69db      	ldr	r3, [r3, #28]
 8004ba0:	3b02      	subs	r3, #2
 8004ba2:	683a      	ldr	r2, [r7, #0]
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d301      	bcc.n	8004bac <clust2sect+0x20>
 8004ba8:	2300      	movs	r3, #0
 8004baa:	e008      	b.n	8004bbe <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	895b      	ldrh	r3, [r3, #10]
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	fb03 f202 	mul.w	r2, r3, r2
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bbc:	4413      	add	r3, r2
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr

08004bca <get_fat>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
<<<<<<< HEAD
 800590a:	b580      	push	{r7, lr}
 800590c:	b086      	sub	sp, #24
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
 8005912:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d904      	bls.n	800592a <get_fat+0x20>
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	69db      	ldr	r3, [r3, #28]
 8005924:	683a      	ldr	r2, [r7, #0]
 8005926:	429a      	cmp	r2, r3
 8005928:	d302      	bcc.n	8005930 <get_fat+0x26>
		val = 1;	/* Internal error */
 800592a:	2301      	movs	r3, #1
 800592c:	617b      	str	r3, [r7, #20]
 800592e:	e0ba      	b.n	8005aa6 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005930:	f04f 33ff 	mov.w	r3, #4294967295
 8005934:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	2b03      	cmp	r3, #3
 800593c:	f000 8082 	beq.w	8005a44 <get_fat+0x13a>
 8005940:	2b03      	cmp	r3, #3
 8005942:	f300 80a6 	bgt.w	8005a92 <get_fat+0x188>
 8005946:	2b01      	cmp	r3, #1
 8005948:	d002      	beq.n	8005950 <get_fat+0x46>
 800594a:	2b02      	cmp	r3, #2
 800594c:	d055      	beq.n	80059fa <get_fat+0xf0>
 800594e:	e0a0      	b.n	8005a92 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	60fb      	str	r3, [r7, #12]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	085b      	lsrs	r3, r3, #1
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	4413      	add	r3, r2
 800595c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	899b      	ldrh	r3, [r3, #12]
 8005966:	4619      	mov	r1, r3
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	fbb3 f3f1 	udiv	r3, r3, r1
 800596e:	4413      	add	r3, r2
 8005970:	4619      	mov	r1, r3
 8005972:	6938      	ldr	r0, [r7, #16]
 8005974:	f7ff ff0c 	bl	8005790 <move_window>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	f040 808c 	bne.w	8005a98 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	1c5a      	adds	r2, r3, #1
 8005984:	60fa      	str	r2, [r7, #12]
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	8992      	ldrh	r2, [r2, #12]
 800598a:	fbb3 f1f2 	udiv	r1, r3, r2
 800598e:	fb01 f202 	mul.w	r2, r1, r2
 8005992:	1a9b      	subs	r3, r3, r2
 8005994:	693a      	ldr	r2, [r7, #16]
 8005996:	4413      	add	r3, r2
 8005998:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800599c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	899b      	ldrh	r3, [r3, #12]
 80059a6:	4619      	mov	r1, r3
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80059ae:	4413      	add	r3, r2
 80059b0:	4619      	mov	r1, r3
 80059b2:	6938      	ldr	r0, [r7, #16]
 80059b4:	f7ff feec 	bl	8005790 <move_window>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d16e      	bne.n	8005a9c <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	899b      	ldrh	r3, [r3, #12]
 80059c2:	461a      	mov	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80059ca:	fb01 f202 	mul.w	r2, r1, r2
 80059ce:	1a9b      	subs	r3, r3, r2
 80059d0:	693a      	ldr	r2, [r7, #16]
 80059d2:	4413      	add	r3, r2
 80059d4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80059d8:	021b      	lsls	r3, r3, #8
 80059da:	68ba      	ldr	r2, [r7, #8]
 80059dc:	4313      	orrs	r3, r2
 80059de:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	f003 0301 	and.w	r3, r3, #1
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d002      	beq.n	80059f0 <get_fat+0xe6>
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	091b      	lsrs	r3, r3, #4
 80059ee:	e002      	b.n	80059f6 <get_fat+0xec>
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059f6:	617b      	str	r3, [r7, #20]
			break;
 80059f8:	e055      	b.n	8005aa6 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	899b      	ldrh	r3, [r3, #12]
 8005a02:	085b      	lsrs	r3, r3, #1
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	4619      	mov	r1, r3
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a0e:	4413      	add	r3, r2
 8005a10:	4619      	mov	r1, r3
 8005a12:	6938      	ldr	r0, [r7, #16]
 8005a14:	f7ff febc 	bl	8005790 <move_window>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d140      	bne.n	8005aa0 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	005b      	lsls	r3, r3, #1
 8005a28:	693a      	ldr	r2, [r7, #16]
 8005a2a:	8992      	ldrh	r2, [r2, #12]
 8005a2c:	fbb3 f0f2 	udiv	r0, r3, r2
 8005a30:	fb00 f202 	mul.w	r2, r0, r2
 8005a34:	1a9b      	subs	r3, r3, r2
 8005a36:	440b      	add	r3, r1
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f7ff fbc7 	bl	80051cc <ld_word>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	617b      	str	r3, [r7, #20]
			break;
 8005a42:	e030      	b.n	8005aa6 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	899b      	ldrh	r3, [r3, #12]
 8005a4c:	089b      	lsrs	r3, r3, #2
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	4619      	mov	r1, r3
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a58:	4413      	add	r3, r2
 8005a5a:	4619      	mov	r1, r3
 8005a5c:	6938      	ldr	r0, [r7, #16]
 8005a5e:	f7ff fe97 	bl	8005790 <move_window>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d11d      	bne.n	8005aa4 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	009b      	lsls	r3, r3, #2
 8005a72:	693a      	ldr	r2, [r7, #16]
 8005a74:	8992      	ldrh	r2, [r2, #12]
 8005a76:	fbb3 f0f2 	udiv	r0, r3, r2
 8005a7a:	fb00 f202 	mul.w	r2, r0, r2
 8005a7e:	1a9b      	subs	r3, r3, r2
 8005a80:	440b      	add	r3, r1
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7ff fbbb 	bl	80051fe <ld_dword>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005a8e:	617b      	str	r3, [r7, #20]
			break;
 8005a90:	e009      	b.n	8005aa6 <get_fat+0x19c>
=======
 8004bca:	b580      	push	{r7, lr}
 8004bcc:	b086      	sub	sp, #24
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
 8004bd2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d904      	bls.n	8004bea <get_fat+0x20>
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	69db      	ldr	r3, [r3, #28]
 8004be4:	683a      	ldr	r2, [r7, #0]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d302      	bcc.n	8004bf0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8004bea:	2301      	movs	r3, #1
 8004bec:	617b      	str	r3, [r7, #20]
 8004bee:	e0ba      	b.n	8004d66 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8004bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8004bf4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	781b      	ldrb	r3, [r3, #0]
 8004bfa:	2b03      	cmp	r3, #3
 8004bfc:	f000 8082 	beq.w	8004d04 <get_fat+0x13a>
 8004c00:	2b03      	cmp	r3, #3
 8004c02:	f300 80a6 	bgt.w	8004d52 <get_fat+0x188>
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d002      	beq.n	8004c10 <get_fat+0x46>
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d055      	beq.n	8004cba <get_fat+0xf0>
 8004c0e:	e0a0      	b.n	8004d52 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	60fb      	str	r3, [r7, #12]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	085b      	lsrs	r3, r3, #1
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	4413      	add	r3, r2
 8004c1c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	899b      	ldrh	r3, [r3, #12]
 8004c26:	4619      	mov	r1, r3
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c2e:	4413      	add	r3, r2
 8004c30:	4619      	mov	r1, r3
 8004c32:	6938      	ldr	r0, [r7, #16]
 8004c34:	f7ff ff0c 	bl	8004a50 <move_window>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	f040 808c 	bne.w	8004d58 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	1c5a      	adds	r2, r3, #1
 8004c44:	60fa      	str	r2, [r7, #12]
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	8992      	ldrh	r2, [r2, #12]
 8004c4a:	fbb3 f1f2 	udiv	r1, r3, r2
 8004c4e:	fb01 f202 	mul.w	r2, r1, r2
 8004c52:	1a9b      	subs	r3, r3, r2
 8004c54:	693a      	ldr	r2, [r7, #16]
 8004c56:	4413      	add	r3, r2
 8004c58:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004c5c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	899b      	ldrh	r3, [r3, #12]
 8004c66:	4619      	mov	r1, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c6e:	4413      	add	r3, r2
 8004c70:	4619      	mov	r1, r3
 8004c72:	6938      	ldr	r0, [r7, #16]
 8004c74:	f7ff feec 	bl	8004a50 <move_window>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d16e      	bne.n	8004d5c <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	899b      	ldrh	r3, [r3, #12]
 8004c82:	461a      	mov	r2, r3
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	fbb3 f1f2 	udiv	r1, r3, r2
 8004c8a:	fb01 f202 	mul.w	r2, r1, r2
 8004c8e:	1a9b      	subs	r3, r3, r2
 8004c90:	693a      	ldr	r2, [r7, #16]
 8004c92:	4413      	add	r3, r2
 8004c94:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004c98:	021b      	lsls	r3, r3, #8
 8004c9a:	68ba      	ldr	r2, [r7, #8]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	f003 0301 	and.w	r3, r3, #1
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d002      	beq.n	8004cb0 <get_fat+0xe6>
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	091b      	lsrs	r3, r3, #4
 8004cae:	e002      	b.n	8004cb6 <get_fat+0xec>
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cb6:	617b      	str	r3, [r7, #20]
			break;
 8004cb8:	e055      	b.n	8004d66 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	899b      	ldrh	r3, [r3, #12]
 8004cc2:	085b      	lsrs	r3, r3, #1
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8004cce:	4413      	add	r3, r2
 8004cd0:	4619      	mov	r1, r3
 8004cd2:	6938      	ldr	r0, [r7, #16]
 8004cd4:	f7ff febc 	bl	8004a50 <move_window>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d140      	bne.n	8004d60 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	005b      	lsls	r3, r3, #1
 8004ce8:	693a      	ldr	r2, [r7, #16]
 8004cea:	8992      	ldrh	r2, [r2, #12]
 8004cec:	fbb3 f0f2 	udiv	r0, r3, r2
 8004cf0:	fb00 f202 	mul.w	r2, r0, r2
 8004cf4:	1a9b      	subs	r3, r3, r2
 8004cf6:	440b      	add	r3, r1
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f7ff fbc7 	bl	800448c <ld_word>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	617b      	str	r3, [r7, #20]
			break;
 8004d02:	e030      	b.n	8004d66 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	899b      	ldrh	r3, [r3, #12]
 8004d0c:	089b      	lsrs	r3, r3, #2
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	4619      	mov	r1, r3
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	fbb3 f3f1 	udiv	r3, r3, r1
 8004d18:	4413      	add	r3, r2
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	6938      	ldr	r0, [r7, #16]
 8004d1e:	f7ff fe97 	bl	8004a50 <move_window>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d11d      	bne.n	8004d64 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	693a      	ldr	r2, [r7, #16]
 8004d34:	8992      	ldrh	r2, [r2, #12]
 8004d36:	fbb3 f0f2 	udiv	r0, r3, r2
 8004d3a:	fb00 f202 	mul.w	r2, r0, r2
 8004d3e:	1a9b      	subs	r3, r3, r2
 8004d40:	440b      	add	r3, r1
 8004d42:	4618      	mov	r0, r3
 8004d44:	f7ff fbbb 	bl	80044be <ld_dword>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004d4e:	617b      	str	r3, [r7, #20]
			break;
 8004d50:	e009      	b.n	8004d66 <get_fat+0x19c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
<<<<<<< HEAD
 8005a92:	2301      	movs	r3, #1
 8005a94:	617b      	str	r3, [r7, #20]
 8005a96:	e006      	b.n	8005aa6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005a98:	bf00      	nop
 8005a9a:	e004      	b.n	8005aa6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005a9c:	bf00      	nop
 8005a9e:	e002      	b.n	8005aa6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005aa0:	bf00      	nop
 8005aa2:	e000      	b.n	8005aa6 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005aa4:	bf00      	nop
=======
 8004d52:	2301      	movs	r3, #1
 8004d54:	617b      	str	r3, [r7, #20]
 8004d56:	e006      	b.n	8004d66 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004d58:	bf00      	nop
 8004d5a:	e004      	b.n	8004d66 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004d5c:	bf00      	nop
 8004d5e:	e002      	b.n	8004d66 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004d60:	bf00      	nop
 8004d62:	e000      	b.n	8004d66 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004d64:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
	}

	return val;
<<<<<<< HEAD
 8005aa6:	697b      	ldr	r3, [r7, #20]
=======
 8004d66:	697b      	ldr	r3, [r7, #20]
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3718      	adds	r7, #24
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8004d70:	b590      	push	{r4, r7, lr}
 8004d72:	b089      	sub	sp, #36	@ 0x24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8004d7c:	2302      	movs	r3, #2
 8004d7e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	f240 8109 	bls.w	8004f9a <put_fat+0x22a>
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	69db      	ldr	r3, [r3, #28]
 8004d8c:	68ba      	ldr	r2, [r7, #8]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	f080 8103 	bcs.w	8004f9a <put_fat+0x22a>
		switch (fs->fs_type) {
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	2b03      	cmp	r3, #3
 8004d9a:	f000 80b6 	beq.w	8004f0a <put_fat+0x19a>
 8004d9e:	2b03      	cmp	r3, #3
 8004da0:	f300 80fb 	bgt.w	8004f9a <put_fat+0x22a>
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d003      	beq.n	8004db0 <put_fat+0x40>
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	f000 8083 	beq.w	8004eb4 <put_fat+0x144>
 8004dae:	e0f4      	b.n	8004f9a <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	61bb      	str	r3, [r7, #24]
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	085b      	lsrs	r3, r3, #1
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	4413      	add	r3, r2
 8004dbc:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	899b      	ldrh	r3, [r3, #12]
 8004dc6:	4619      	mov	r1, r3
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	fbb3 f3f1 	udiv	r3, r3, r1
 8004dce:	4413      	add	r3, r2
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	68f8      	ldr	r0, [r7, #12]
 8004dd4:	f7ff fe3c 	bl	8004a50 <move_window>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004ddc:	7ffb      	ldrb	r3, [r7, #31]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	f040 80d4 	bne.w	8004f8c <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	1c5a      	adds	r2, r3, #1
 8004dee:	61ba      	str	r2, [r7, #24]
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	8992      	ldrh	r2, [r2, #12]
 8004df4:	fbb3 f0f2 	udiv	r0, r3, r2
 8004df8:	fb00 f202 	mul.w	r2, r0, r2
 8004dfc:	1a9b      	subs	r3, r3, r2
 8004dfe:	440b      	add	r3, r1
 8004e00:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	f003 0301 	and.w	r3, r3, #1
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00d      	beq.n	8004e28 <put_fat+0xb8>
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	b25b      	sxtb	r3, r3
 8004e12:	f003 030f 	and.w	r3, r3, #15
 8004e16:	b25a      	sxtb	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	b25b      	sxtb	r3, r3
 8004e1c:	011b      	lsls	r3, r3, #4
 8004e1e:	b25b      	sxtb	r3, r3
 8004e20:	4313      	orrs	r3, r2
 8004e22:	b25b      	sxtb	r3, r3
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	e001      	b.n	8004e2c <put_fat+0xbc>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2201      	movs	r2, #1
 8004e34:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	899b      	ldrh	r3, [r3, #12]
 8004e3e:	4619      	mov	r1, r3
 8004e40:	69bb      	ldr	r3, [r7, #24]
 8004e42:	fbb3 f3f1 	udiv	r3, r3, r1
 8004e46:	4413      	add	r3, r2
 8004e48:	4619      	mov	r1, r3
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f7ff fe00 	bl	8004a50 <move_window>
 8004e50:	4603      	mov	r3, r0
 8004e52:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004e54:	7ffb      	ldrb	r3, [r7, #31]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	f040 809a 	bne.w	8004f90 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	899b      	ldrh	r3, [r3, #12]
 8004e66:	461a      	mov	r2, r3
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	fbb3 f0f2 	udiv	r0, r3, r2
 8004e6e:	fb00 f202 	mul.w	r2, r0, r2
 8004e72:	1a9b      	subs	r3, r3, r2
 8004e74:	440b      	add	r3, r1
 8004e76:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <put_fat+0x11a>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	091b      	lsrs	r3, r3, #4
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	e00e      	b.n	8004ea8 <put_fat+0x138>
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	b25b      	sxtb	r3, r3
 8004e90:	f023 030f 	bic.w	r3, r3, #15
 8004e94:	b25a      	sxtb	r2, r3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	0a1b      	lsrs	r3, r3, #8
 8004e9a:	b25b      	sxtb	r3, r3
 8004e9c:	f003 030f 	and.w	r3, r3, #15
 8004ea0:	b25b      	sxtb	r3, r3
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	b25b      	sxtb	r3, r3
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	697a      	ldr	r2, [r7, #20]
 8004eaa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	70da      	strb	r2, [r3, #3]
			break;
 8004eb2:	e072      	b.n	8004f9a <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	899b      	ldrh	r3, [r3, #12]
 8004ebc:	085b      	lsrs	r3, r3, #1
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	fbb3 f3f1 	udiv	r3, r3, r1
 8004ec8:	4413      	add	r3, r2
 8004eca:	4619      	mov	r1, r3
 8004ecc:	68f8      	ldr	r0, [r7, #12]
 8004ece:	f7ff fdbf 	bl	8004a50 <move_window>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004ed6:	7ffb      	ldrb	r3, [r7, #31]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d15b      	bne.n	8004f94 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	005b      	lsls	r3, r3, #1
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	8992      	ldrh	r2, [r2, #12]
 8004eea:	fbb3 f0f2 	udiv	r0, r3, r2
 8004eee:	fb00 f202 	mul.w	r2, r0, r2
 8004ef2:	1a9b      	subs	r3, r3, r2
 8004ef4:	440b      	add	r3, r1
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	b292      	uxth	r2, r2
 8004efa:	4611      	mov	r1, r2
 8004efc:	4618      	mov	r0, r3
 8004efe:	f7ff fb01 	bl	8004504 <st_word>
			fs->wflag = 1;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2201      	movs	r2, #1
 8004f06:	70da      	strb	r2, [r3, #3]
			break;
 8004f08:	e047      	b.n	8004f9a <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	899b      	ldrh	r3, [r3, #12]
 8004f12:	089b      	lsrs	r3, r3, #2
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	4619      	mov	r1, r3
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f1e:	4413      	add	r3, r2
 8004f20:	4619      	mov	r1, r3
 8004f22:	68f8      	ldr	r0, [r7, #12]
 8004f24:	f7ff fd94 	bl	8004a50 <move_window>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004f2c:	7ffb      	ldrb	r3, [r7, #31]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d132      	bne.n	8004f98 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	8992      	ldrh	r2, [r2, #12]
 8004f46:	fbb3 f0f2 	udiv	r0, r3, r2
 8004f4a:	fb00 f202 	mul.w	r2, r0, r2
 8004f4e:	1a9b      	subs	r3, r3, r2
 8004f50:	440b      	add	r3, r1
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7ff fab3 	bl	80044be <ld_dword>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004f5e:	4323      	orrs	r3, r4
 8004f60:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	68fa      	ldr	r2, [r7, #12]
 8004f6e:	8992      	ldrh	r2, [r2, #12]
 8004f70:	fbb3 f0f2 	udiv	r0, r3, r2
 8004f74:	fb00 f202 	mul.w	r2, r0, r2
 8004f78:	1a9b      	subs	r3, r3, r2
 8004f7a:	440b      	add	r3, r1
 8004f7c:	6879      	ldr	r1, [r7, #4]
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f7ff fadb 	bl	800453a <st_dword>
			fs->wflag = 1;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2201      	movs	r2, #1
 8004f88:	70da      	strb	r2, [r3, #3]
			break;
 8004f8a:	e006      	b.n	8004f9a <put_fat+0x22a>
			if (res != FR_OK) break;
 8004f8c:	bf00      	nop
 8004f8e:	e004      	b.n	8004f9a <put_fat+0x22a>
			if (res != FR_OK) break;
 8004f90:	bf00      	nop
 8004f92:	e002      	b.n	8004f9a <put_fat+0x22a>
			if (res != FR_OK) break;
 8004f94:	bf00      	nop
 8004f96:	e000      	b.n	8004f9a <put_fat+0x22a>
			if (res != FR_OK) break;
 8004f98:	bf00      	nop
		}
	}
	return res;
 8004f9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3724      	adds	r7, #36	@ 0x24
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd90      	pop	{r4, r7, pc}

08004fa4 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b088      	sub	sp, #32
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d904      	bls.n	8004fca <remove_chain+0x26>
 8004fc0:	69bb      	ldr	r3, [r7, #24]
 8004fc2:	69db      	ldr	r3, [r3, #28]
 8004fc4:	68ba      	ldr	r2, [r7, #8]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d301      	bcc.n	8004fce <remove_chain+0x2a>
 8004fca:	2302      	movs	r3, #2
 8004fcc:	e04b      	b.n	8005066 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d00c      	beq.n	8004fee <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8004fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8004fd8:	6879      	ldr	r1, [r7, #4]
 8004fda:	69b8      	ldr	r0, [r7, #24]
 8004fdc:	f7ff fec8 	bl	8004d70 <put_fat>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8004fe4:	7ffb      	ldrb	r3, [r7, #31]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d001      	beq.n	8004fee <remove_chain+0x4a>
 8004fea:	7ffb      	ldrb	r3, [r7, #31]
 8004fec:	e03b      	b.n	8005066 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8004fee:	68b9      	ldr	r1, [r7, #8]
 8004ff0:	68f8      	ldr	r0, [r7, #12]
 8004ff2:	f7ff fdea 	bl	8004bca <get_fat>
 8004ff6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d031      	beq.n	8005062 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	2b01      	cmp	r3, #1
 8005002:	d101      	bne.n	8005008 <remove_chain+0x64>
 8005004:	2302      	movs	r3, #2
 8005006:	e02e      	b.n	8005066 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800500e:	d101      	bne.n	8005014 <remove_chain+0x70>
 8005010:	2301      	movs	r3, #1
 8005012:	e028      	b.n	8005066 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005014:	2200      	movs	r2, #0
 8005016:	68b9      	ldr	r1, [r7, #8]
 8005018:	69b8      	ldr	r0, [r7, #24]
 800501a:	f7ff fea9 	bl	8004d70 <put_fat>
 800501e:	4603      	mov	r3, r0
 8005020:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005022:	7ffb      	ldrb	r3, [r7, #31]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d001      	beq.n	800502c <remove_chain+0x88>
 8005028:	7ffb      	ldrb	r3, [r7, #31]
 800502a:	e01c      	b.n	8005066 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	699a      	ldr	r2, [r3, #24]
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	69db      	ldr	r3, [r3, #28]
 8005034:	3b02      	subs	r3, #2
 8005036:	429a      	cmp	r2, r3
 8005038:	d20b      	bcs.n	8005052 <remove_chain+0xae>
			fs->free_clst++;
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	699b      	ldr	r3, [r3, #24]
 800503e:	1c5a      	adds	r2, r3, #1
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	791b      	ldrb	r3, [r3, #4]
 8005048:	f043 0301 	orr.w	r3, r3, #1
 800504c:	b2da      	uxtb	r2, r3
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005056:	69bb      	ldr	r3, [r7, #24]
 8005058:	69db      	ldr	r3, [r3, #28]
 800505a:	68ba      	ldr	r2, [r7, #8]
 800505c:	429a      	cmp	r2, r3
 800505e:	d3c6      	bcc.n	8004fee <remove_chain+0x4a>
 8005060:	e000      	b.n	8005064 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005062:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3720      	adds	r7, #32
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}

0800506e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800506e:	b580      	push	{r7, lr}
 8005070:	b088      	sub	sp, #32
 8005072:	af00      	add	r7, sp, #0
 8005074:	6078      	str	r0, [r7, #4]
 8005076:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d10d      	bne.n	80050a0 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	695b      	ldr	r3, [r3, #20]
 8005088:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d004      	beq.n	800509a <create_chain+0x2c>
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	69db      	ldr	r3, [r3, #28]
 8005094:	69ba      	ldr	r2, [r7, #24]
 8005096:	429a      	cmp	r2, r3
 8005098:	d31b      	bcc.n	80050d2 <create_chain+0x64>
 800509a:	2301      	movs	r3, #1
 800509c:	61bb      	str	r3, [r7, #24]
 800509e:	e018      	b.n	80050d2 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80050a0:	6839      	ldr	r1, [r7, #0]
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7ff fd91 	bl	8004bca <get_fat>
 80050a8:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d801      	bhi.n	80050b4 <create_chain+0x46>
 80050b0:	2301      	movs	r3, #1
 80050b2:	e070      	b.n	8005196 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ba:	d101      	bne.n	80050c0 <create_chain+0x52>
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	e06a      	b.n	8005196 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	69db      	ldr	r3, [r3, #28]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d201      	bcs.n	80050ce <create_chain+0x60>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	e063      	b.n	8005196 <create_chain+0x128>
		scl = clst;
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	3301      	adds	r3, #1
 80050da:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	69db      	ldr	r3, [r3, #28]
 80050e0:	69fa      	ldr	r2, [r7, #28]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d307      	bcc.n	80050f6 <create_chain+0x88>
				ncl = 2;
 80050e6:	2302      	movs	r3, #2
 80050e8:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80050ea:	69fa      	ldr	r2, [r7, #28]
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d901      	bls.n	80050f6 <create_chain+0x88>
 80050f2:	2300      	movs	r3, #0
 80050f4:	e04f      	b.n	8005196 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80050f6:	69f9      	ldr	r1, [r7, #28]
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f7ff fd66 	bl	8004bca <get_fat>
 80050fe:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00e      	beq.n	8005124 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d003      	beq.n	8005114 <create_chain+0xa6>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005112:	d101      	bne.n	8005118 <create_chain+0xaa>
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	e03e      	b.n	8005196 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8005118:	69fa      	ldr	r2, [r7, #28]
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	429a      	cmp	r2, r3
 800511e:	d1da      	bne.n	80050d6 <create_chain+0x68>
 8005120:	2300      	movs	r3, #0
 8005122:	e038      	b.n	8005196 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8005124:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005126:	f04f 32ff 	mov.w	r2, #4294967295
 800512a:	69f9      	ldr	r1, [r7, #28]
 800512c:	6938      	ldr	r0, [r7, #16]
 800512e:	f7ff fe1f 	bl	8004d70 <put_fat>
 8005132:	4603      	mov	r3, r0
 8005134:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8005136:	7dfb      	ldrb	r3, [r7, #23]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d109      	bne.n	8005150 <create_chain+0xe2>
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d006      	beq.n	8005150 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005142:	69fa      	ldr	r2, [r7, #28]
 8005144:	6839      	ldr	r1, [r7, #0]
 8005146:	6938      	ldr	r0, [r7, #16]
 8005148:	f7ff fe12 	bl	8004d70 <put_fat>
 800514c:	4603      	mov	r3, r0
 800514e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005150:	7dfb      	ldrb	r3, [r7, #23]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d116      	bne.n	8005184 <create_chain+0x116>
		fs->last_clst = ncl;
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	69fa      	ldr	r2, [r7, #28]
 800515a:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	699a      	ldr	r2, [r3, #24]
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	69db      	ldr	r3, [r3, #28]
 8005164:	3b02      	subs	r3, #2
 8005166:	429a      	cmp	r2, r3
 8005168:	d804      	bhi.n	8005174 <create_chain+0x106>
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	1e5a      	subs	r2, r3, #1
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	791b      	ldrb	r3, [r3, #4]
 8005178:	f043 0301 	orr.w	r3, r3, #1
 800517c:	b2da      	uxtb	r2, r3
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	711a      	strb	r2, [r3, #4]
 8005182:	e007      	b.n	8005194 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005184:	7dfb      	ldrb	r3, [r7, #23]
 8005186:	2b01      	cmp	r3, #1
 8005188:	d102      	bne.n	8005190 <create_chain+0x122>
 800518a:	f04f 33ff 	mov.w	r3, #4294967295
 800518e:	e000      	b.n	8005192 <create_chain+0x124>
 8005190:	2301      	movs	r3, #1
 8005192:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005194:	69fb      	ldr	r3, [r7, #28]
}
 8005196:	4618      	mov	r0, r3
 8005198:	3720      	adds	r7, #32
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}

0800519e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800519e:	b480      	push	{r7}
 80051a0:	b087      	sub	sp, #28
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
 80051a6:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b2:	3304      	adds	r3, #4
 80051b4:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	899b      	ldrh	r3, [r3, #12]
 80051ba:	461a      	mov	r2, r3
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	fbb3 f3f2 	udiv	r3, r3, r2
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	8952      	ldrh	r2, [r2, #10]
 80051c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80051ca:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	1d1a      	adds	r2, r3, #4
 80051d0:	613a      	str	r2, [r7, #16]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d101      	bne.n	80051e0 <clmt_clust+0x42>
 80051dc:	2300      	movs	r3, #0
 80051de:	e010      	b.n	8005202 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d307      	bcc.n	80051f8 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	617b      	str	r3, [r7, #20]
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	3304      	adds	r3, #4
 80051f4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80051f6:	e7e9      	b.n	80051cc <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80051f8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	4413      	add	r3, r2
}
 8005202:	4618      	mov	r0, r3
 8005204:	371c      	adds	r7, #28
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr

0800520e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800520e:	b580      	push	{r7, lr}
 8005210:	b086      	sub	sp, #24
 8005212:	af00      	add	r7, sp, #0
 8005214:	6078      	str	r0, [r7, #4]
 8005216:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005224:	d204      	bcs.n	8005230 <dir_sdi+0x22>
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	f003 031f 	and.w	r3, r3, #31
 800522c:	2b00      	cmp	r3, #0
 800522e:	d001      	beq.n	8005234 <dir_sdi+0x26>
		return FR_INT_ERR;
 8005230:	2302      	movs	r3, #2
 8005232:	e071      	b.n	8005318 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	683a      	ldr	r2, [r7, #0]
 8005238:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d106      	bne.n	8005254 <dir_sdi+0x46>
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	781b      	ldrb	r3, [r3, #0]
 800524a:	2b02      	cmp	r3, #2
 800524c:	d902      	bls.n	8005254 <dir_sdi+0x46>
		clst = fs->dirbase;
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005252:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10c      	bne.n	8005274 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	095b      	lsrs	r3, r3, #5
 800525e:	693a      	ldr	r2, [r7, #16]
 8005260:	8912      	ldrh	r2, [r2, #8]
 8005262:	4293      	cmp	r3, r2
 8005264:	d301      	bcc.n	800526a <dir_sdi+0x5c>
 8005266:	2302      	movs	r3, #2
 8005268:	e056      	b.n	8005318 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	61da      	str	r2, [r3, #28]
 8005272:	e02d      	b.n	80052d0 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	895b      	ldrh	r3, [r3, #10]
 8005278:	461a      	mov	r2, r3
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	899b      	ldrh	r3, [r3, #12]
 800527e:	fb02 f303 	mul.w	r3, r2, r3
 8005282:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005284:	e019      	b.n	80052ba <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6979      	ldr	r1, [r7, #20]
 800528a:	4618      	mov	r0, r3
 800528c:	f7ff fc9d 	bl	8004bca <get_fat>
 8005290:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005298:	d101      	bne.n	800529e <dir_sdi+0x90>
 800529a:	2301      	movs	r3, #1
 800529c:	e03c      	b.n	8005318 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d904      	bls.n	80052ae <dir_sdi+0xa0>
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	69db      	ldr	r3, [r3, #28]
 80052a8:	697a      	ldr	r2, [r7, #20]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d301      	bcc.n	80052b2 <dir_sdi+0xa4>
 80052ae:	2302      	movs	r3, #2
 80052b0:	e032      	b.n	8005318 <dir_sdi+0x10a>
			ofs -= csz;
 80052b2:	683a      	ldr	r2, [r7, #0]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80052ba:	683a      	ldr	r2, [r7, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d2e1      	bcs.n	8005286 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80052c2:	6979      	ldr	r1, [r7, #20]
 80052c4:	6938      	ldr	r0, [r7, #16]
 80052c6:	f7ff fc61 	bl	8004b8c <clust2sect>
 80052ca:	4602      	mov	r2, r0
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	697a      	ldr	r2, [r7, #20]
 80052d4:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	69db      	ldr	r3, [r3, #28]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d101      	bne.n	80052e2 <dir_sdi+0xd4>
 80052de:	2302      	movs	r3, #2
 80052e0:	e01a      	b.n	8005318 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	69da      	ldr	r2, [r3, #28]
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	899b      	ldrh	r3, [r3, #12]
 80052ea:	4619      	mov	r1, r3
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80052f2:	441a      	add	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	899b      	ldrh	r3, [r3, #12]
 8005302:	461a      	mov	r2, r3
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	fbb3 f0f2 	udiv	r0, r3, r2
 800530a:	fb00 f202 	mul.w	r2, r0, r2
 800530e:	1a9b      	subs	r3, r3, r2
 8005310:	18ca      	adds	r2, r1, r3
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005316:	2300      	movs	r3, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
}
 8005318:	4618      	mov	r0, r3
 800531a:	3718      	adds	r7, #24
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

<<<<<<< HEAD
08005ab0 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005ab0:	b590      	push	{r4, r7, lr}
 8005ab2:	b089      	sub	sp, #36	@ 0x24
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005abc:	2302      	movs	r3, #2
 8005abe:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	f240 8109 	bls.w	8005cda <put_fat+0x22a>
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	69db      	ldr	r3, [r3, #28]
 8005acc:	68ba      	ldr	r2, [r7, #8]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	f080 8103 	bcs.w	8005cda <put_fat+0x22a>
		switch (fs->fs_type) {
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	2b03      	cmp	r3, #3
 8005ada:	f000 80b6 	beq.w	8005c4a <put_fat+0x19a>
 8005ade:	2b03      	cmp	r3, #3
 8005ae0:	f300 80fb 	bgt.w	8005cda <put_fat+0x22a>
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d003      	beq.n	8005af0 <put_fat+0x40>
 8005ae8:	2b02      	cmp	r3, #2
 8005aea:	f000 8083 	beq.w	8005bf4 <put_fat+0x144>
 8005aee:	e0f4      	b.n	8005cda <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	61bb      	str	r3, [r7, #24]
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	085b      	lsrs	r3, r3, #1
 8005af8:	69ba      	ldr	r2, [r7, #24]
 8005afa:	4413      	add	r3, r2
 8005afc:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	899b      	ldrh	r3, [r3, #12]
 8005b06:	4619      	mov	r1, r3
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b0e:	4413      	add	r3, r2
 8005b10:	4619      	mov	r1, r3
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f7ff fe3c 	bl	8005790 <move_window>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005b1c:	7ffb      	ldrb	r3, [r7, #31]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	f040 80d4 	bne.w	8005ccc <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005b2a:	69bb      	ldr	r3, [r7, #24]
 8005b2c:	1c5a      	adds	r2, r3, #1
 8005b2e:	61ba      	str	r2, [r7, #24]
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	8992      	ldrh	r2, [r2, #12]
 8005b34:	fbb3 f0f2 	udiv	r0, r3, r2
 8005b38:	fb00 f202 	mul.w	r2, r0, r2
 8005b3c:	1a9b      	subs	r3, r3, r2
 8005b3e:	440b      	add	r3, r1
 8005b40:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	f003 0301 	and.w	r3, r3, #1
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d00d      	beq.n	8005b68 <put_fat+0xb8>
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	781b      	ldrb	r3, [r3, #0]
 8005b50:	b25b      	sxtb	r3, r3
 8005b52:	f003 030f 	and.w	r3, r3, #15
 8005b56:	b25a      	sxtb	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	b25b      	sxtb	r3, r3
 8005b5c:	011b      	lsls	r3, r3, #4
 8005b5e:	b25b      	sxtb	r3, r3
 8005b60:	4313      	orrs	r3, r2
 8005b62:	b25b      	sxtb	r3, r3
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	e001      	b.n	8005b6c <put_fat+0xbc>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	697a      	ldr	r2, [r7, #20]
 8005b6e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2201      	movs	r2, #1
 8005b74:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	899b      	ldrh	r3, [r3, #12]
 8005b7e:	4619      	mov	r1, r3
 8005b80:	69bb      	ldr	r3, [r7, #24]
 8005b82:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b86:	4413      	add	r3, r2
 8005b88:	4619      	mov	r1, r3
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f7ff fe00 	bl	8005790 <move_window>
 8005b90:	4603      	mov	r3, r0
 8005b92:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005b94:	7ffb      	ldrb	r3, [r7, #31]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	f040 809a 	bne.w	8005cd0 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	899b      	ldrh	r3, [r3, #12]
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	fbb3 f0f2 	udiv	r0, r3, r2
 8005bae:	fb00 f202 	mul.w	r2, r0, r2
 8005bb2:	1a9b      	subs	r3, r3, r2
 8005bb4:	440b      	add	r3, r1
 8005bb6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d003      	beq.n	8005bca <put_fat+0x11a>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	091b      	lsrs	r3, r3, #4
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	e00e      	b.n	8005be8 <put_fat+0x138>
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	781b      	ldrb	r3, [r3, #0]
 8005bce:	b25b      	sxtb	r3, r3
 8005bd0:	f023 030f 	bic.w	r3, r3, #15
 8005bd4:	b25a      	sxtb	r2, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	0a1b      	lsrs	r3, r3, #8
 8005bda:	b25b      	sxtb	r3, r3
 8005bdc:	f003 030f 	and.w	r3, r3, #15
 8005be0:	b25b      	sxtb	r3, r3
 8005be2:	4313      	orrs	r3, r2
 8005be4:	b25b      	sxtb	r3, r3
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	697a      	ldr	r2, [r7, #20]
 8005bea:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	70da      	strb	r2, [r3, #3]
			break;
 8005bf2:	e072      	b.n	8005cda <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	899b      	ldrh	r3, [r3, #12]
 8005bfc:	085b      	lsrs	r3, r3, #1
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	4619      	mov	r1, r3
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	fbb3 f3f1 	udiv	r3, r3, r1
 8005c08:	4413      	add	r3, r2
 8005c0a:	4619      	mov	r1, r3
 8005c0c:	68f8      	ldr	r0, [r7, #12]
 8005c0e:	f7ff fdbf 	bl	8005790 <move_window>
 8005c12:	4603      	mov	r3, r0
 8005c14:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005c16:	7ffb      	ldrb	r3, [r7, #31]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d15b      	bne.n	8005cd4 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	005b      	lsls	r3, r3, #1
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	8992      	ldrh	r2, [r2, #12]
 8005c2a:	fbb3 f0f2 	udiv	r0, r3, r2
 8005c2e:	fb00 f202 	mul.w	r2, r0, r2
 8005c32:	1a9b      	subs	r3, r3, r2
 8005c34:	440b      	add	r3, r1
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	b292      	uxth	r2, r2
 8005c3a:	4611      	mov	r1, r2
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f7ff fb01 	bl	8005244 <st_word>
			fs->wflag = 1;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2201      	movs	r2, #1
 8005c46:	70da      	strb	r2, [r3, #3]
			break;
 8005c48:	e047      	b.n	8005cda <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	899b      	ldrh	r3, [r3, #12]
 8005c52:	089b      	lsrs	r3, r3, #2
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	4619      	mov	r1, r3
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005c5e:	4413      	add	r3, r2
 8005c60:	4619      	mov	r1, r3
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f7ff fd94 	bl	8005790 <move_window>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005c6c:	7ffb      	ldrb	r3, [r7, #31]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d132      	bne.n	8005cd8 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	8992      	ldrh	r2, [r2, #12]
 8005c86:	fbb3 f0f2 	udiv	r0, r3, r2
 8005c8a:	fb00 f202 	mul.w	r2, r0, r2
 8005c8e:	1a9b      	subs	r3, r3, r2
 8005c90:	440b      	add	r3, r1
 8005c92:	4618      	mov	r0, r3
 8005c94:	f7ff fab3 	bl	80051fe <ld_dword>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005c9e:	4323      	orrs	r3, r4
 8005ca0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	8992      	ldrh	r2, [r2, #12]
 8005cb0:	fbb3 f0f2 	udiv	r0, r3, r2
 8005cb4:	fb00 f202 	mul.w	r2, r0, r2
 8005cb8:	1a9b      	subs	r3, r3, r2
 8005cba:	440b      	add	r3, r1
 8005cbc:	6879      	ldr	r1, [r7, #4]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f7ff fadb 	bl	800527a <st_dword>
			fs->wflag = 1;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	70da      	strb	r2, [r3, #3]
			break;
 8005cca:	e006      	b.n	8005cda <put_fat+0x22a>
			if (res != FR_OK) break;
 8005ccc:	bf00      	nop
 8005cce:	e004      	b.n	8005cda <put_fat+0x22a>
			if (res != FR_OK) break;
 8005cd0:	bf00      	nop
 8005cd2:	e002      	b.n	8005cda <put_fat+0x22a>
			if (res != FR_OK) break;
 8005cd4:	bf00      	nop
 8005cd6:	e000      	b.n	8005cda <put_fat+0x22a>
			if (res != FR_OK) break;
 8005cd8:	bf00      	nop
		}
	}
	return res;
 8005cda:	7ffb      	ldrb	r3, [r7, #31]
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3724      	adds	r7, #36	@ 0x24
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd90      	pop	{r4, r7, pc}

08005ce4 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b088      	sub	sp, #32
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d904      	bls.n	8005d0a <remove_chain+0x26>
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	69db      	ldr	r3, [r3, #28]
 8005d04:	68ba      	ldr	r2, [r7, #8]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d301      	bcc.n	8005d0e <remove_chain+0x2a>
 8005d0a:	2302      	movs	r3, #2
 8005d0c:	e04b      	b.n	8005da6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d00c      	beq.n	8005d2e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005d14:	f04f 32ff 	mov.w	r2, #4294967295
 8005d18:	6879      	ldr	r1, [r7, #4]
 8005d1a:	69b8      	ldr	r0, [r7, #24]
 8005d1c:	f7ff fec8 	bl	8005ab0 <put_fat>
 8005d20:	4603      	mov	r3, r0
 8005d22:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8005d24:	7ffb      	ldrb	r3, [r7, #31]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d001      	beq.n	8005d2e <remove_chain+0x4a>
 8005d2a:	7ffb      	ldrb	r3, [r7, #31]
 8005d2c:	e03b      	b.n	8005da6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005d2e:	68b9      	ldr	r1, [r7, #8]
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	f7ff fdea 	bl	800590a <get_fat>
 8005d36:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d031      	beq.n	8005da2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d101      	bne.n	8005d48 <remove_chain+0x64>
 8005d44:	2302      	movs	r3, #2
 8005d46:	e02e      	b.n	8005da6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d4e:	d101      	bne.n	8005d54 <remove_chain+0x70>
 8005d50:	2301      	movs	r3, #1
 8005d52:	e028      	b.n	8005da6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005d54:	2200      	movs	r2, #0
 8005d56:	68b9      	ldr	r1, [r7, #8]
 8005d58:	69b8      	ldr	r0, [r7, #24]
 8005d5a:	f7ff fea9 	bl	8005ab0 <put_fat>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005d62:	7ffb      	ldrb	r3, [r7, #31]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d001      	beq.n	8005d6c <remove_chain+0x88>
 8005d68:	7ffb      	ldrb	r3, [r7, #31]
 8005d6a:	e01c      	b.n	8005da6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005d6c:	69bb      	ldr	r3, [r7, #24]
 8005d6e:	699a      	ldr	r2, [r3, #24]
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	69db      	ldr	r3, [r3, #28]
 8005d74:	3b02      	subs	r3, #2
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d20b      	bcs.n	8005d92 <remove_chain+0xae>
			fs->free_clst++;
 8005d7a:	69bb      	ldr	r3, [r7, #24]
 8005d7c:	699b      	ldr	r3, [r3, #24]
 8005d7e:	1c5a      	adds	r2, r3, #1
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	791b      	ldrb	r3, [r3, #4]
 8005d88:	f043 0301 	orr.w	r3, r3, #1
 8005d8c:	b2da      	uxtb	r2, r3
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005d96:	69bb      	ldr	r3, [r7, #24]
 8005d98:	69db      	ldr	r3, [r3, #28]
 8005d9a:	68ba      	ldr	r2, [r7, #8]
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d3c6      	bcc.n	8005d2e <remove_chain+0x4a>
 8005da0:	e000      	b.n	8005da4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005da2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3720      	adds	r7, #32
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}

08005dae <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005dae:	b580      	push	{r7, lr}
 8005db0:	b088      	sub	sp, #32
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
 8005db6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d10d      	bne.n	8005de0 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	695b      	ldr	r3, [r3, #20]
 8005dc8:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d004      	beq.n	8005dda <create_chain+0x2c>
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	69db      	ldr	r3, [r3, #28]
 8005dd4:	69ba      	ldr	r2, [r7, #24]
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d31b      	bcc.n	8005e12 <create_chain+0x64>
 8005dda:	2301      	movs	r3, #1
 8005ddc:	61bb      	str	r3, [r7, #24]
 8005dde:	e018      	b.n	8005e12 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005de0:	6839      	ldr	r1, [r7, #0]
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f7ff fd91 	bl	800590a <get_fat>
 8005de8:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d801      	bhi.n	8005df4 <create_chain+0x46>
 8005df0:	2301      	movs	r3, #1
 8005df2:	e070      	b.n	8005ed6 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dfa:	d101      	bne.n	8005e00 <create_chain+0x52>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	e06a      	b.n	8005ed6 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	69db      	ldr	r3, [r3, #28]
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d201      	bcs.n	8005e0e <create_chain+0x60>
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	e063      	b.n	8005ed6 <create_chain+0x128>
		scl = clst;
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005e12:	69bb      	ldr	r3, [r7, #24]
 8005e14:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8005e16:	69fb      	ldr	r3, [r7, #28]
 8005e18:	3301      	adds	r3, #1
 8005e1a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	69db      	ldr	r3, [r3, #28]
 8005e20:	69fa      	ldr	r2, [r7, #28]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d307      	bcc.n	8005e36 <create_chain+0x88>
				ncl = 2;
 8005e26:	2302      	movs	r3, #2
 8005e28:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8005e2a:	69fa      	ldr	r2, [r7, #28]
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d901      	bls.n	8005e36 <create_chain+0x88>
 8005e32:	2300      	movs	r3, #0
 8005e34:	e04f      	b.n	8005ed6 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005e36:	69f9      	ldr	r1, [r7, #28]
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f7ff fd66 	bl	800590a <get_fat>
 8005e3e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d00e      	beq.n	8005e64 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d003      	beq.n	8005e54 <create_chain+0xa6>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e52:	d101      	bne.n	8005e58 <create_chain+0xaa>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	e03e      	b.n	8005ed6 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8005e58:	69fa      	ldr	r2, [r7, #28]
 8005e5a:	69bb      	ldr	r3, [r7, #24]
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d1da      	bne.n	8005e16 <create_chain+0x68>
 8005e60:	2300      	movs	r3, #0
 8005e62:	e038      	b.n	8005ed6 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8005e64:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005e66:	f04f 32ff 	mov.w	r2, #4294967295
 8005e6a:	69f9      	ldr	r1, [r7, #28]
 8005e6c:	6938      	ldr	r0, [r7, #16]
 8005e6e:	f7ff fe1f 	bl	8005ab0 <put_fat>
 8005e72:	4603      	mov	r3, r0
 8005e74:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8005e76:	7dfb      	ldrb	r3, [r7, #23]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d109      	bne.n	8005e90 <create_chain+0xe2>
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d006      	beq.n	8005e90 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005e82:	69fa      	ldr	r2, [r7, #28]
 8005e84:	6839      	ldr	r1, [r7, #0]
 8005e86:	6938      	ldr	r0, [r7, #16]
 8005e88:	f7ff fe12 	bl	8005ab0 <put_fat>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005e90:	7dfb      	ldrb	r3, [r7, #23]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d116      	bne.n	8005ec4 <create_chain+0x116>
		fs->last_clst = ncl;
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	69fa      	ldr	r2, [r7, #28]
 8005e9a:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	699a      	ldr	r2, [r3, #24]
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	69db      	ldr	r3, [r3, #28]
 8005ea4:	3b02      	subs	r3, #2
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d804      	bhi.n	8005eb4 <create_chain+0x106>
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	699b      	ldr	r3, [r3, #24]
 8005eae:	1e5a      	subs	r2, r3, #1
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	791b      	ldrb	r3, [r3, #4]
 8005eb8:	f043 0301 	orr.w	r3, r3, #1
 8005ebc:	b2da      	uxtb	r2, r3
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	711a      	strb	r2, [r3, #4]
 8005ec2:	e007      	b.n	8005ed4 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005ec4:	7dfb      	ldrb	r3, [r7, #23]
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d102      	bne.n	8005ed0 <create_chain+0x122>
 8005eca:	f04f 33ff 	mov.w	r3, #4294967295
 8005ece:	e000      	b.n	8005ed2 <create_chain+0x124>
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005ed4:	69fb      	ldr	r3, [r7, #28]
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3720      	adds	r7, #32
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b087      	sub	sp, #28
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
 8005ee6:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef2:	3304      	adds	r3, #4
 8005ef4:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	899b      	ldrh	r3, [r3, #12]
 8005efa:	461a      	mov	r2, r3
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	8952      	ldrh	r2, [r2, #10]
 8005f06:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f0a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	1d1a      	adds	r2, r3, #4
 8005f10:	613a      	str	r2, [r7, #16]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d101      	bne.n	8005f20 <clmt_clust+0x42>
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	e010      	b.n	8005f42 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8005f20:	697a      	ldr	r2, [r7, #20]
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d307      	bcc.n	8005f38 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8005f28:	697a      	ldr	r2, [r7, #20]
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	617b      	str	r3, [r7, #20]
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	3304      	adds	r3, #4
 8005f34:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005f36:	e7e9      	b.n	8005f0c <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8005f38:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	4413      	add	r3, r2
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	371c      	adds	r7, #28
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr

08005f4e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005f4e:	b580      	push	{r7, lr}
 8005f50:	b086      	sub	sp, #24
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	6078      	str	r0, [r7, #4]
 8005f56:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005f64:	d204      	bcs.n	8005f70 <dir_sdi+0x22>
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	f003 031f 	and.w	r3, r3, #31
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d001      	beq.n	8005f74 <dir_sdi+0x26>
		return FR_INT_ERR;
 8005f70:	2302      	movs	r3, #2
 8005f72:	e071      	b.n	8006058 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	683a      	ldr	r2, [r7, #0]
 8005f78:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d106      	bne.n	8005f94 <dir_sdi+0x46>
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d902      	bls.n	8005f94 <dir_sdi+0x46>
		clst = fs->dirbase;
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f92:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d10c      	bne.n	8005fb4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	095b      	lsrs	r3, r3, #5
 8005f9e:	693a      	ldr	r2, [r7, #16]
 8005fa0:	8912      	ldrh	r2, [r2, #8]
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d301      	bcc.n	8005faa <dir_sdi+0x5c>
 8005fa6:	2302      	movs	r3, #2
 8005fa8:	e056      	b.n	8006058 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	61da      	str	r2, [r3, #28]
 8005fb2:	e02d      	b.n	8006010 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	895b      	ldrh	r3, [r3, #10]
 8005fb8:	461a      	mov	r2, r3
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	899b      	ldrh	r3, [r3, #12]
 8005fbe:	fb02 f303 	mul.w	r3, r2, r3
 8005fc2:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005fc4:	e019      	b.n	8005ffa <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6979      	ldr	r1, [r7, #20]
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f7ff fc9d 	bl	800590a <get_fat>
 8005fd0:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd8:	d101      	bne.n	8005fde <dir_sdi+0x90>
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e03c      	b.n	8006058 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d904      	bls.n	8005fee <dir_sdi+0xa0>
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	69db      	ldr	r3, [r3, #28]
 8005fe8:	697a      	ldr	r2, [r7, #20]
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d301      	bcc.n	8005ff2 <dir_sdi+0xa4>
 8005fee:	2302      	movs	r3, #2
 8005ff0:	e032      	b.n	8006058 <dir_sdi+0x10a>
			ofs -= csz;
 8005ff2:	683a      	ldr	r2, [r7, #0]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005ffa:	683a      	ldr	r2, [r7, #0]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d2e1      	bcs.n	8005fc6 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8006002:	6979      	ldr	r1, [r7, #20]
 8006004:	6938      	ldr	r0, [r7, #16]
 8006006:	f7ff fc61 	bl	80058cc <clust2sect>
 800600a:	4602      	mov	r2, r0
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	697a      	ldr	r2, [r7, #20]
 8006014:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d101      	bne.n	8006022 <dir_sdi+0xd4>
 800601e:	2302      	movs	r3, #2
 8006020:	e01a      	b.n	8006058 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	69da      	ldr	r2, [r3, #28]
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	899b      	ldrh	r3, [r3, #12]
 800602a:	4619      	mov	r1, r3
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006032:	441a      	add	r2, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	899b      	ldrh	r3, [r3, #12]
 8006042:	461a      	mov	r2, r3
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	fbb3 f0f2 	udiv	r0, r3, r2
 800604a:	fb00 f202 	mul.w	r2, r0, r2
 800604e:	1a9b      	subs	r3, r3, r2
 8006050:	18ca      	adds	r2, r1, r3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	3718      	adds	r7, #24
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <dir_next>:
=======
08005320 <dir_next>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
<<<<<<< HEAD
 8006060:	b580      	push	{r7, lr}
 8006062:	b086      	sub	sp, #24
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	60fb      	str	r3, [r7, #12]
=======
 8005320:	b580      	push	{r7, lr}
 8005322:	b086      	sub	sp, #24
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
<<<<<<< HEAD
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	695b      	ldr	r3, [r3, #20]
 8006074:	3320      	adds	r3, #32
 8006076:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	69db      	ldr	r3, [r3, #28]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d003      	beq.n	8006088 <dir_next+0x28>
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006086:	d301      	bcc.n	800608c <dir_next+0x2c>
 8006088:	2304      	movs	r3, #4
 800608a:	e0bb      	b.n	8006204 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	899b      	ldrh	r3, [r3, #12]
 8006090:	461a      	mov	r2, r3
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	fbb3 f1f2 	udiv	r1, r3, r2
 8006098:	fb01 f202 	mul.w	r2, r1, r2
 800609c:	1a9b      	subs	r3, r3, r2
 800609e:	2b00      	cmp	r3, #0
 80060a0:	f040 809d 	bne.w	80061de <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	69db      	ldr	r3, [r3, #28]
 80060a8:	1c5a      	adds	r2, r3, #1
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d10b      	bne.n	80060ce <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	095b      	lsrs	r3, r3, #5
 80060ba:	68fa      	ldr	r2, [r7, #12]
 80060bc:	8912      	ldrh	r2, [r2, #8]
 80060be:	4293      	cmp	r3, r2
 80060c0:	f0c0 808d 	bcc.w	80061de <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2200      	movs	r2, #0
 80060c8:	61da      	str	r2, [r3, #28]
 80060ca:	2304      	movs	r3, #4
 80060cc:	e09a      	b.n	8006204 <dir_next+0x1a4>
=======
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	3320      	adds	r3, #32
 8005336:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	69db      	ldr	r3, [r3, #28]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d003      	beq.n	8005348 <dir_next+0x28>
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005346:	d301      	bcc.n	800534c <dir_next+0x2c>
 8005348:	2304      	movs	r3, #4
 800534a:	e0bb      	b.n	80054c4 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	899b      	ldrh	r3, [r3, #12]
 8005350:	461a      	mov	r2, r3
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	fbb3 f1f2 	udiv	r1, r3, r2
 8005358:	fb01 f202 	mul.w	r2, r1, r2
 800535c:	1a9b      	subs	r3, r3, r2
 800535e:	2b00      	cmp	r3, #0
 8005360:	f040 809d 	bne.w	800549e <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	69db      	ldr	r3, [r3, #28]
 8005368:	1c5a      	adds	r2, r3, #1
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d10b      	bne.n	800538e <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	095b      	lsrs	r3, r3, #5
 800537a:	68fa      	ldr	r2, [r7, #12]
 800537c:	8912      	ldrh	r2, [r2, #8]
 800537e:	4293      	cmp	r3, r2
 8005380:	f0c0 808d 	bcc.w	800549e <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	61da      	str	r2, [r3, #28]
 800538a:	2304      	movs	r3, #4
 800538c:	e09a      	b.n	80054c4 <dir_next+0x1a4>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
<<<<<<< HEAD
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	899b      	ldrh	r3, [r3, #12]
 80060d2:	461a      	mov	r2, r3
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80060da:	68fa      	ldr	r2, [r7, #12]
 80060dc:	8952      	ldrh	r2, [r2, #10]
 80060de:	3a01      	subs	r2, #1
 80060e0:	4013      	ands	r3, r2
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d17b      	bne.n	80061de <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	4619      	mov	r1, r3
 80060ee:	4610      	mov	r0, r2
 80060f0:	f7ff fc0b 	bl	800590a <get_fat>
 80060f4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d801      	bhi.n	8006100 <dir_next+0xa0>
 80060fc:	2302      	movs	r3, #2
 80060fe:	e081      	b.n	8006204 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006106:	d101      	bne.n	800610c <dir_next+0xac>
 8006108:	2301      	movs	r3, #1
 800610a:	e07b      	b.n	8006204 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	69db      	ldr	r3, [r3, #28]
 8006110:	697a      	ldr	r2, [r7, #20]
 8006112:	429a      	cmp	r2, r3
 8006114:	d359      	bcc.n	80061ca <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d104      	bne.n	8006126 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	61da      	str	r2, [r3, #28]
 8006122:	2304      	movs	r3, #4
 8006124:	e06e      	b.n	8006204 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006126:	687a      	ldr	r2, [r7, #4]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	699b      	ldr	r3, [r3, #24]
 800612c:	4619      	mov	r1, r3
 800612e:	4610      	mov	r0, r2
 8006130:	f7ff fe3d 	bl	8005dae <create_chain>
 8006134:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d101      	bne.n	8006140 <dir_next+0xe0>
 800613c:	2307      	movs	r3, #7
 800613e:	e061      	b.n	8006204 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	2b01      	cmp	r3, #1
 8006144:	d101      	bne.n	800614a <dir_next+0xea>
 8006146:	2302      	movs	r3, #2
 8006148:	e05c      	b.n	8006204 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006150:	d101      	bne.n	8006156 <dir_next+0xf6>
 8006152:	2301      	movs	r3, #1
 8006154:	e056      	b.n	8006204 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006156:	68f8      	ldr	r0, [r7, #12]
 8006158:	f7ff fad6 	bl	8005708 <sync_window>
 800615c:	4603      	mov	r3, r0
 800615e:	2b00      	cmp	r3, #0
 8006160:	d001      	beq.n	8006166 <dir_next+0x106>
 8006162:	2301      	movs	r3, #1
 8006164:	e04e      	b.n	8006204 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	899b      	ldrh	r3, [r3, #12]
 8006170:	461a      	mov	r2, r3
 8006172:	2100      	movs	r1, #0
 8006174:	f7ff f8ce 	bl	8005314 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006178:	2300      	movs	r3, #0
 800617a:	613b      	str	r3, [r7, #16]
 800617c:	6979      	ldr	r1, [r7, #20]
 800617e:	68f8      	ldr	r0, [r7, #12]
 8006180:	f7ff fba4 	bl	80058cc <clust2sect>
 8006184:	4602      	mov	r2, r0
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	635a      	str	r2, [r3, #52]	@ 0x34
 800618a:	e012      	b.n	80061b2 <dir_next+0x152>
						fs->wflag = 1;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2201      	movs	r2, #1
 8006190:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8006192:	68f8      	ldr	r0, [r7, #12]
 8006194:	f7ff fab8 	bl	8005708 <sync_window>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d001      	beq.n	80061a2 <dir_next+0x142>
 800619e:	2301      	movs	r3, #1
 80061a0:	e030      	b.n	8006204 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	3301      	adds	r3, #1
 80061a6:	613b      	str	r3, [r7, #16]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061ac:	1c5a      	adds	r2, r3, #1
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	895b      	ldrh	r3, [r3, #10]
 80061b6:	461a      	mov	r2, r3
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d3e6      	bcc.n	800618c <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	1ad2      	subs	r2, r2, r3
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	635a      	str	r2, [r3, #52]	@ 0x34
=======
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	899b      	ldrh	r3, [r3, #12]
 8005392:	461a      	mov	r2, r3
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	fbb3 f3f2 	udiv	r3, r3, r2
 800539a:	68fa      	ldr	r2, [r7, #12]
 800539c:	8952      	ldrh	r2, [r2, #10]
 800539e:	3a01      	subs	r2, #1
 80053a0:	4013      	ands	r3, r2
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d17b      	bne.n	800549e <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	4619      	mov	r1, r3
 80053ae:	4610      	mov	r0, r2
 80053b0:	f7ff fc0b 	bl	8004bca <get_fat>
 80053b4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d801      	bhi.n	80053c0 <dir_next+0xa0>
 80053bc:	2302      	movs	r3, #2
 80053be:	e081      	b.n	80054c4 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c6:	d101      	bne.n	80053cc <dir_next+0xac>
 80053c8:	2301      	movs	r3, #1
 80053ca:	e07b      	b.n	80054c4 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	69db      	ldr	r3, [r3, #28]
 80053d0:	697a      	ldr	r2, [r7, #20]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d359      	bcc.n	800548a <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d104      	bne.n	80053e6 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	61da      	str	r2, [r3, #28]
 80053e2:	2304      	movs	r3, #4
 80053e4:	e06e      	b.n	80054c4 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	699b      	ldr	r3, [r3, #24]
 80053ec:	4619      	mov	r1, r3
 80053ee:	4610      	mov	r0, r2
 80053f0:	f7ff fe3d 	bl	800506e <create_chain>
 80053f4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d101      	bne.n	8005400 <dir_next+0xe0>
 80053fc:	2307      	movs	r3, #7
 80053fe:	e061      	b.n	80054c4 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d101      	bne.n	800540a <dir_next+0xea>
 8005406:	2302      	movs	r3, #2
 8005408:	e05c      	b.n	80054c4 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005410:	d101      	bne.n	8005416 <dir_next+0xf6>
 8005412:	2301      	movs	r3, #1
 8005414:	e056      	b.n	80054c4 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005416:	68f8      	ldr	r0, [r7, #12]
 8005418:	f7ff fad6 	bl	80049c8 <sync_window>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d001      	beq.n	8005426 <dir_next+0x106>
 8005422:	2301      	movs	r3, #1
 8005424:	e04e      	b.n	80054c4 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	899b      	ldrh	r3, [r3, #12]
 8005430:	461a      	mov	r2, r3
 8005432:	2100      	movs	r1, #0
 8005434:	f7ff f8ce 	bl	80045d4 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005438:	2300      	movs	r3, #0
 800543a:	613b      	str	r3, [r7, #16]
 800543c:	6979      	ldr	r1, [r7, #20]
 800543e:	68f8      	ldr	r0, [r7, #12]
 8005440:	f7ff fba4 	bl	8004b8c <clust2sect>
 8005444:	4602      	mov	r2, r0
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	635a      	str	r2, [r3, #52]	@ 0x34
 800544a:	e012      	b.n	8005472 <dir_next+0x152>
						fs->wflag = 1;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2201      	movs	r2, #1
 8005450:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005452:	68f8      	ldr	r0, [r7, #12]
 8005454:	f7ff fab8 	bl	80049c8 <sync_window>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d001      	beq.n	8005462 <dir_next+0x142>
 800545e:	2301      	movs	r3, #1
 8005460:	e030      	b.n	80054c4 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	3301      	adds	r3, #1
 8005466:	613b      	str	r3, [r7, #16]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800546c:	1c5a      	adds	r2, r3, #1
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	635a      	str	r2, [r3, #52]	@ 0x34
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	895b      	ldrh	r3, [r3, #10]
 8005476:	461a      	mov	r2, r3
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	4293      	cmp	r3, r2
 800547c:	d3e6      	bcc.n	800544c <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	1ad2      	subs	r2, r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	635a      	str	r2, [r3, #52]	@ 0x34
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
<<<<<<< HEAD
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	697a      	ldr	r2, [r7, #20]
 80061ce:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80061d0:	6979      	ldr	r1, [r7, #20]
 80061d2:	68f8      	ldr	r0, [r7, #12]
 80061d4:	f7ff fb7a 	bl	80058cc <clust2sect>
 80061d8:	4602      	mov	r2, r0
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	61da      	str	r2, [r3, #28]
=======
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	697a      	ldr	r2, [r7, #20]
 800548e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8005490:	6979      	ldr	r1, [r7, #20]
 8005492:	68f8      	ldr	r0, [r7, #12]
 8005494:	f7ff fb7a 	bl	8004b8c <clust2sect>
 8005498:	4602      	mov	r2, r0
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	61da      	str	r2, [r3, #28]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
<<<<<<< HEAD
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	68ba      	ldr	r2, [r7, #8]
 80061e2:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	899b      	ldrh	r3, [r3, #12]
 80061ee:	461a      	mov	r2, r3
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	fbb3 f0f2 	udiv	r0, r3, r2
 80061f6:	fb00 f202 	mul.w	r2, r0, r2
 80061fa:	1a9b      	subs	r3, r3, r2
 80061fc:	18ca      	adds	r2, r1, r3
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006202:	2300      	movs	r3, #0
}
 8006204:	4618      	mov	r0, r3
 8006206:	3718      	adds	r7, #24
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <dir_alloc>:
=======
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	68ba      	ldr	r2, [r7, #8]
 80054a2:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	899b      	ldrh	r3, [r3, #12]
 80054ae:	461a      	mov	r2, r3
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	fbb3 f0f2 	udiv	r0, r3, r2
 80054b6:	fb00 f202 	mul.w	r2, r0, r2
 80054ba:	1a9b      	subs	r3, r3, r2
 80054bc:	18ca      	adds	r2, r1, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80054c2:	2300      	movs	r3, #0
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3718      	adds	r7, #24
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}

080054cc <dir_alloc>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
<<<<<<< HEAD
 800620c:	b580      	push	{r7, lr}
 800620e:	b086      	sub	sp, #24
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800621c:	2100      	movs	r1, #0
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f7ff fe95 	bl	8005f4e <dir_sdi>
 8006224:	4603      	mov	r3, r0
 8006226:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006228:	7dfb      	ldrb	r3, [r7, #23]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d12b      	bne.n	8006286 <dir_alloc+0x7a>
		n = 0;
 800622e:	2300      	movs	r3, #0
 8006230:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	69db      	ldr	r3, [r3, #28]
 8006236:	4619      	mov	r1, r3
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f7ff faa9 	bl	8005790 <move_window>
 800623e:	4603      	mov	r3, r0
 8006240:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006242:	7dfb      	ldrb	r3, [r7, #23]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d11d      	bne.n	8006284 <dir_alloc+0x78>
=======
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80054dc:	2100      	movs	r1, #0
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f7ff fe95 	bl	800520e <dir_sdi>
 80054e4:	4603      	mov	r3, r0
 80054e6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80054e8:	7dfb      	ldrb	r3, [r7, #23]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d12b      	bne.n	8005546 <dir_alloc+0x7a>
		n = 0;
 80054ee:	2300      	movs	r3, #0
 80054f0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	69db      	ldr	r3, [r3, #28]
 80054f6:	4619      	mov	r1, r3
 80054f8:	68f8      	ldr	r0, [r7, #12]
 80054fa:	f7ff faa9 	bl	8004a50 <move_window>
 80054fe:	4603      	mov	r3, r0
 8005500:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8005502:	7dfb      	ldrb	r3, [r7, #23]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d11d      	bne.n	8005544 <dir_alloc+0x78>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
<<<<<<< HEAD
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	781b      	ldrb	r3, [r3, #0]
 800624e:	2be5      	cmp	r3, #229	@ 0xe5
 8006250:	d004      	beq.n	800625c <dir_alloc+0x50>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a1b      	ldr	r3, [r3, #32]
 8006256:	781b      	ldrb	r3, [r3, #0]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d107      	bne.n	800626c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	3301      	adds	r3, #1
 8006260:	613b      	str	r3, [r7, #16]
 8006262:	693a      	ldr	r2, [r7, #16]
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	429a      	cmp	r2, r3
 8006268:	d102      	bne.n	8006270 <dir_alloc+0x64>
 800626a:	e00c      	b.n	8006286 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800626c:	2300      	movs	r3, #0
 800626e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006270:	2101      	movs	r1, #1
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f7ff fef4 	bl	8006060 <dir_next>
 8006278:	4603      	mov	r3, r0
 800627a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800627c:	7dfb      	ldrb	r3, [r7, #23]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d0d7      	beq.n	8006232 <dir_alloc+0x26>
 8006282:	e000      	b.n	8006286 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006284:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006286:	7dfb      	ldrb	r3, [r7, #23]
 8006288:	2b04      	cmp	r3, #4
 800628a:	d101      	bne.n	8006290 <dir_alloc+0x84>
 800628c:	2307      	movs	r3, #7
 800628e:	75fb      	strb	r3, [r7, #23]
	return res;
 8006290:	7dfb      	ldrb	r3, [r7, #23]
}
 8006292:	4618      	mov	r0, r3
 8006294:	3718      	adds	r7, #24
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}

0800629a <ld_clust>:
=======
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a1b      	ldr	r3, [r3, #32]
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	2be5      	cmp	r3, #229	@ 0xe5
 8005510:	d004      	beq.n	800551c <dir_alloc+0x50>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a1b      	ldr	r3, [r3, #32]
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d107      	bne.n	800552c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	3301      	adds	r3, #1
 8005520:	613b      	str	r3, [r7, #16]
 8005522:	693a      	ldr	r2, [r7, #16]
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	429a      	cmp	r2, r3
 8005528:	d102      	bne.n	8005530 <dir_alloc+0x64>
 800552a:	e00c      	b.n	8005546 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800552c:	2300      	movs	r3, #0
 800552e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8005530:	2101      	movs	r1, #1
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f7ff fef4 	bl	8005320 <dir_next>
 8005538:	4603      	mov	r3, r0
 800553a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800553c:	7dfb      	ldrb	r3, [r7, #23]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d0d7      	beq.n	80054f2 <dir_alloc+0x26>
 8005542:	e000      	b.n	8005546 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8005544:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005546:	7dfb      	ldrb	r3, [r7, #23]
 8005548:	2b04      	cmp	r3, #4
 800554a:	d101      	bne.n	8005550 <dir_alloc+0x84>
 800554c:	2307      	movs	r3, #7
 800554e:	75fb      	strb	r3, [r7, #23]
	return res;
 8005550:	7dfb      	ldrb	r3, [r7, #23]
}
 8005552:	4618      	mov	r0, r3
 8005554:	3718      	adds	r7, #24
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}

0800555a <ld_clust>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
<<<<<<< HEAD
 800629a:	b580      	push	{r7, lr}
 800629c:	b084      	sub	sp, #16
 800629e:	af00      	add	r7, sp, #0
 80062a0:	6078      	str	r0, [r7, #4]
 80062a2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	331a      	adds	r3, #26
 80062a8:	4618      	mov	r0, r3
 80062aa:	f7fe ff8f 	bl	80051cc <ld_word>
 80062ae:	4603      	mov	r3, r0
 80062b0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	781b      	ldrb	r3, [r3, #0]
 80062b6:	2b03      	cmp	r3, #3
 80062b8:	d109      	bne.n	80062ce <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	3314      	adds	r3, #20
 80062be:	4618      	mov	r0, r3
 80062c0:	f7fe ff84 	bl	80051cc <ld_word>
 80062c4:	4603      	mov	r3, r0
 80062c6:	041b      	lsls	r3, r3, #16
 80062c8:	68fa      	ldr	r2, [r7, #12]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80062ce:	68fb      	ldr	r3, [r7, #12]
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3710      	adds	r7, #16
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}

080062d8 <st_clust>:
=======
 800555a:	b580      	push	{r7, lr}
 800555c:	b084      	sub	sp, #16
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
 8005562:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	331a      	adds	r3, #26
 8005568:	4618      	mov	r0, r3
 800556a:	f7fe ff8f 	bl	800448c <ld_word>
 800556e:	4603      	mov	r3, r0
 8005570:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	2b03      	cmp	r3, #3
 8005578:	d109      	bne.n	800558e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	3314      	adds	r3, #20
 800557e:	4618      	mov	r0, r3
 8005580:	f7fe ff84 	bl	800448c <ld_word>
 8005584:	4603      	mov	r3, r0
 8005586:	041b      	lsls	r3, r3, #16
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	4313      	orrs	r3, r2
 800558c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800558e:	68fb      	ldr	r3, [r7, #12]
}
 8005590:	4618      	mov	r0, r3
 8005592:	3710      	adds	r7, #16
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}

08005598 <st_clust>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
<<<<<<< HEAD
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	60f8      	str	r0, [r7, #12]
 80062e0:	60b9      	str	r1, [r7, #8]
 80062e2:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	331a      	adds	r3, #26
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	b292      	uxth	r2, r2
 80062ec:	4611      	mov	r1, r2
 80062ee:	4618      	mov	r0, r3
 80062f0:	f7fe ffa8 	bl	8005244 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	781b      	ldrb	r3, [r3, #0]
 80062f8:	2b03      	cmp	r3, #3
 80062fa:	d109      	bne.n	8006310 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	f103 0214 	add.w	r2, r3, #20
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	0c1b      	lsrs	r3, r3, #16
 8006306:	b29b      	uxth	r3, r3
 8006308:	4619      	mov	r1, r3
 800630a:	4610      	mov	r0, r2
 800630c:	f7fe ff9a 	bl	8005244 <st_word>
	}
}
 8006310:	bf00      	nop
 8006312:	3710      	adds	r7, #16
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <dir_find>:
=======
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	331a      	adds	r3, #26
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	b292      	uxth	r2, r2
 80055ac:	4611      	mov	r1, r2
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7fe ffa8 	bl	8004504 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	2b03      	cmp	r3, #3
 80055ba:	d109      	bne.n	80055d0 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	f103 0214 	add.w	r2, r3, #20
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	0c1b      	lsrs	r3, r3, #16
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	4619      	mov	r1, r3
 80055ca:	4610      	mov	r0, r2
 80055cc:	f7fe ff9a 	bl	8004504 <st_word>
	}
}
 80055d0:	bf00      	nop
 80055d2:	3710      	adds	r7, #16
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <dir_find>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
<<<<<<< HEAD
 8006318:	b580      	push	{r7, lr}
 800631a:	b086      	sub	sp, #24
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	613b      	str	r3, [r7, #16]
=======
 80055d8:	b580      	push	{r7, lr}
 80055da:	b086      	sub	sp, #24
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	613b      	str	r3, [r7, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
<<<<<<< HEAD
 8006326:	2100      	movs	r1, #0
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f7ff fe10 	bl	8005f4e <dir_sdi>
 800632e:	4603      	mov	r3, r0
 8006330:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006332:	7dfb      	ldrb	r3, [r7, #23]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d001      	beq.n	800633c <dir_find+0x24>
 8006338:	7dfb      	ldrb	r3, [r7, #23]
 800633a:	e03e      	b.n	80063ba <dir_find+0xa2>
=======
 80055e6:	2100      	movs	r1, #0
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f7ff fe10 	bl	800520e <dir_sdi>
 80055ee:	4603      	mov	r3, r0
 80055f0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80055f2:	7dfb      	ldrb	r3, [r7, #23]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d001      	beq.n	80055fc <dir_find+0x24>
 80055f8:	7dfb      	ldrb	r3, [r7, #23]
 80055fa:	e03e      	b.n	800567a <dir_find+0xa2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
<<<<<<< HEAD
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	69db      	ldr	r3, [r3, #28]
 8006340:	4619      	mov	r1, r3
 8006342:	6938      	ldr	r0, [r7, #16]
 8006344:	f7ff fa24 	bl	8005790 <move_window>
 8006348:	4603      	mov	r3, r0
 800634a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800634c:	7dfb      	ldrb	r3, [r7, #23]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d12f      	bne.n	80063b2 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	781b      	ldrb	r3, [r3, #0]
 8006358:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800635a:	7bfb      	ldrb	r3, [r7, #15]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d102      	bne.n	8006366 <dir_find+0x4e>
 8006360:	2304      	movs	r3, #4
 8006362:	75fb      	strb	r3, [r7, #23]
 8006364:	e028      	b.n	80063b8 <dir_find+0xa0>
=======
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	69db      	ldr	r3, [r3, #28]
 8005600:	4619      	mov	r1, r3
 8005602:	6938      	ldr	r0, [r7, #16]
 8005604:	f7ff fa24 	bl	8004a50 <move_window>
 8005608:	4603      	mov	r3, r0
 800560a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800560c:	7dfb      	ldrb	r3, [r7, #23]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d12f      	bne.n	8005672 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a1b      	ldr	r3, [r3, #32]
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800561a:	7bfb      	ldrb	r3, [r7, #15]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d102      	bne.n	8005626 <dir_find+0x4e>
 8005620:	2304      	movs	r3, #4
 8005622:	75fb      	strb	r3, [r7, #23]
 8005624:	e028      	b.n	8005678 <dir_find+0xa0>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
<<<<<<< HEAD
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a1b      	ldr	r3, [r3, #32]
 800636a:	330b      	adds	r3, #11
 800636c:	781b      	ldrb	r3, [r3, #0]
 800636e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006372:	b2da      	uxtb	r2, r3
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a1b      	ldr	r3, [r3, #32]
 800637c:	330b      	adds	r3, #11
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	f003 0308 	and.w	r3, r3, #8
 8006384:	2b00      	cmp	r3, #0
 8006386:	d10a      	bne.n	800639e <dir_find+0x86>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a18      	ldr	r0, [r3, #32]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	3324      	adds	r3, #36	@ 0x24
 8006390:	220b      	movs	r2, #11
 8006392:	4619      	mov	r1, r3
 8006394:	f7fe ffd9 	bl	800534a <mem_cmp>
 8006398:	4603      	mov	r3, r0
 800639a:	2b00      	cmp	r3, #0
 800639c:	d00b      	beq.n	80063b6 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800639e:	2100      	movs	r1, #0
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f7ff fe5d 	bl	8006060 <dir_next>
 80063a6:	4603      	mov	r3, r0
 80063a8:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80063aa:	7dfb      	ldrb	r3, [r7, #23]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d0c5      	beq.n	800633c <dir_find+0x24>
 80063b0:	e002      	b.n	80063b8 <dir_find+0xa0>
		if (res != FR_OK) break;
 80063b2:	bf00      	nop
 80063b4:	e000      	b.n	80063b8 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80063b6:	bf00      	nop

	return res;
 80063b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3718      	adds	r7, #24
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}

080063c2 <dir_register>:
=======
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a1b      	ldr	r3, [r3, #32]
 800562a:	330b      	adds	r3, #11
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005632:	b2da      	uxtb	r2, r3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6a1b      	ldr	r3, [r3, #32]
 800563c:	330b      	adds	r3, #11
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	f003 0308 	and.w	r3, r3, #8
 8005644:	2b00      	cmp	r3, #0
 8005646:	d10a      	bne.n	800565e <dir_find+0x86>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a18      	ldr	r0, [r3, #32]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	3324      	adds	r3, #36	@ 0x24
 8005650:	220b      	movs	r2, #11
 8005652:	4619      	mov	r1, r3
 8005654:	f7fe ffd9 	bl	800460a <mem_cmp>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00b      	beq.n	8005676 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800565e:	2100      	movs	r1, #0
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f7ff fe5d 	bl	8005320 <dir_next>
 8005666:	4603      	mov	r3, r0
 8005668:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800566a:	7dfb      	ldrb	r3, [r7, #23]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d0c5      	beq.n	80055fc <dir_find+0x24>
 8005670:	e002      	b.n	8005678 <dir_find+0xa0>
		if (res != FR_OK) break;
 8005672:	bf00      	nop
 8005674:	e000      	b.n	8005678 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8005676:	bf00      	nop

	return res;
 8005678:	7dfb      	ldrb	r3, [r7, #23]
}
 800567a:	4618      	mov	r0, r3
 800567c:	3718      	adds	r7, #24
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}

08005682 <dir_register>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
<<<<<<< HEAD
 80063c2:	b580      	push	{r7, lr}
 80063c4:	b084      	sub	sp, #16
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	60bb      	str	r3, [r7, #8]
=======
 8005682:	b580      	push	{r7, lr}
 8005684:	b084      	sub	sp, #16
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	60bb      	str	r3, [r7, #8]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
<<<<<<< HEAD
 80063d0:	2101      	movs	r1, #1
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f7ff ff1a 	bl	800620c <dir_alloc>
 80063d8:	4603      	mov	r3, r0
 80063da:	73fb      	strb	r3, [r7, #15]
=======
 8005690:	2101      	movs	r1, #1
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f7ff ff1a 	bl	80054cc <dir_alloc>
 8005698:	4603      	mov	r3, r0
 800569a:	73fb      	strb	r3, [r7, #15]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
<<<<<<< HEAD
 80063dc:	7bfb      	ldrb	r3, [r7, #15]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d11c      	bne.n	800641c <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	69db      	ldr	r3, [r3, #28]
 80063e6:	4619      	mov	r1, r3
 80063e8:	68b8      	ldr	r0, [r7, #8]
 80063ea:	f7ff f9d1 	bl	8005790 <move_window>
 80063ee:	4603      	mov	r3, r0
 80063f0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80063f2:	7bfb      	ldrb	r3, [r7, #15]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d111      	bne.n	800641c <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a1b      	ldr	r3, [r3, #32]
 80063fc:	2220      	movs	r2, #32
 80063fe:	2100      	movs	r1, #0
 8006400:	4618      	mov	r0, r3
 8006402:	f7fe ff87 	bl	8005314 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6a18      	ldr	r0, [r3, #32]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	3324      	adds	r3, #36	@ 0x24
 800640e:	220b      	movs	r2, #11
 8006410:	4619      	mov	r1, r3
 8006412:	f7fe ff5e 	bl	80052d2 <mem_cpy>
=======
 800569c:	7bfb      	ldrb	r3, [r7, #15]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d11c      	bne.n	80056dc <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	69db      	ldr	r3, [r3, #28]
 80056a6:	4619      	mov	r1, r3
 80056a8:	68b8      	ldr	r0, [r7, #8]
 80056aa:	f7ff f9d1 	bl	8004a50 <move_window>
 80056ae:	4603      	mov	r3, r0
 80056b0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80056b2:	7bfb      	ldrb	r3, [r7, #15]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d111      	bne.n	80056dc <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6a1b      	ldr	r3, [r3, #32]
 80056bc:	2220      	movs	r2, #32
 80056be:	2100      	movs	r1, #0
 80056c0:	4618      	mov	r0, r3
 80056c2:	f7fe ff87 	bl	80045d4 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a18      	ldr	r0, [r3, #32]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	3324      	adds	r3, #36	@ 0x24
 80056ce:	220b      	movs	r2, #11
 80056d0:	4619      	mov	r1, r3
 80056d2:	f7fe ff5e 	bl	8004592 <mem_cpy>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
<<<<<<< HEAD
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	2201      	movs	r2, #1
 800641a:	70da      	strb	r2, [r3, #3]
=======
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	2201      	movs	r2, #1
 80056da:	70da      	strb	r2, [r3, #3]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
	}

	return res;
<<<<<<< HEAD
 800641c:	7bfb      	ldrb	r3, [r7, #15]
}
 800641e:	4618      	mov	r0, r3
 8006420:	3710      	adds	r7, #16
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
	...

08006428 <create_name>:
=======
 80056dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3710      	adds	r7, #16
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
	...

080056e8 <create_name>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
<<<<<<< HEAD
 8006428:	b580      	push	{r7, lr}
 800642a:	b088      	sub	sp, #32
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
=======
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b088      	sub	sp, #32
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
<<<<<<< HEAD
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	60fb      	str	r3, [r7, #12]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	3324      	adds	r3, #36	@ 0x24
 800643c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800643e:	220b      	movs	r2, #11
 8006440:	2120      	movs	r1, #32
 8006442:	68b8      	ldr	r0, [r7, #8]
 8006444:	f7fe ff66 	bl	8005314 <mem_set>
	si = i = 0; ni = 8;
 8006448:	2300      	movs	r3, #0
 800644a:	613b      	str	r3, [r7, #16]
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	61fb      	str	r3, [r7, #28]
 8006450:	2308      	movs	r3, #8
 8006452:	617b      	str	r3, [r7, #20]
=======
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	60fb      	str	r3, [r7, #12]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	3324      	adds	r3, #36	@ 0x24
 80056fc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80056fe:	220b      	movs	r2, #11
 8005700:	2120      	movs	r1, #32
 8005702:	68b8      	ldr	r0, [r7, #8]
 8005704:	f7fe ff66 	bl	80045d4 <mem_set>
	si = i = 0; ni = 8;
 8005708:	2300      	movs	r3, #0
 800570a:	613b      	str	r3, [r7, #16]
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	61fb      	str	r3, [r7, #28]
 8005710:	2308      	movs	r3, #8
 8005712:	617b      	str	r3, [r7, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
<<<<<<< HEAD
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	1c5a      	adds	r2, r3, #1
 8006458:	61fa      	str	r2, [r7, #28]
 800645a:	68fa      	ldr	r2, [r7, #12]
 800645c:	4413      	add	r3, r2
 800645e:	781b      	ldrb	r3, [r3, #0]
 8006460:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006462:	7efb      	ldrb	r3, [r7, #27]
 8006464:	2b20      	cmp	r3, #32
 8006466:	d94e      	bls.n	8006506 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8006468:	7efb      	ldrb	r3, [r7, #27]
 800646a:	2b2f      	cmp	r3, #47	@ 0x2f
 800646c:	d006      	beq.n	800647c <create_name+0x54>
 800646e:	7efb      	ldrb	r3, [r7, #27]
 8006470:	2b5c      	cmp	r3, #92	@ 0x5c
 8006472:	d110      	bne.n	8006496 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006474:	e002      	b.n	800647c <create_name+0x54>
 8006476:	69fb      	ldr	r3, [r7, #28]
 8006478:	3301      	adds	r3, #1
 800647a:	61fb      	str	r3, [r7, #28]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	69fb      	ldr	r3, [r7, #28]
 8006480:	4413      	add	r3, r2
 8006482:	781b      	ldrb	r3, [r3, #0]
 8006484:	2b2f      	cmp	r3, #47	@ 0x2f
 8006486:	d0f6      	beq.n	8006476 <create_name+0x4e>
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	4413      	add	r3, r2
 800648e:	781b      	ldrb	r3, [r3, #0]
 8006490:	2b5c      	cmp	r3, #92	@ 0x5c
 8006492:	d0f0      	beq.n	8006476 <create_name+0x4e>
			break;
 8006494:	e038      	b.n	8006508 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8006496:	7efb      	ldrb	r3, [r7, #27]
 8006498:	2b2e      	cmp	r3, #46	@ 0x2e
 800649a:	d003      	beq.n	80064a4 <create_name+0x7c>
 800649c:	693a      	ldr	r2, [r7, #16]
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d30c      	bcc.n	80064be <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	2b0b      	cmp	r3, #11
 80064a8:	d002      	beq.n	80064b0 <create_name+0x88>
 80064aa:	7efb      	ldrb	r3, [r7, #27]
 80064ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80064ae:	d001      	beq.n	80064b4 <create_name+0x8c>
 80064b0:	2306      	movs	r3, #6
 80064b2:	e044      	b.n	800653e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80064b4:	2308      	movs	r3, #8
 80064b6:	613b      	str	r3, [r7, #16]
 80064b8:	230b      	movs	r3, #11
 80064ba:	617b      	str	r3, [r7, #20]
			continue;
 80064bc:	e022      	b.n	8006504 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80064be:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	da04      	bge.n	80064d0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80064c6:	7efb      	ldrb	r3, [r7, #27]
 80064c8:	3b80      	subs	r3, #128	@ 0x80
 80064ca:	4a1f      	ldr	r2, [pc, #124]	@ (8006548 <create_name+0x120>)
 80064cc:	5cd3      	ldrb	r3, [r2, r3]
 80064ce:	76fb      	strb	r3, [r7, #27]
=======
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	1c5a      	adds	r2, r3, #1
 8005718:	61fa      	str	r2, [r7, #28]
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	4413      	add	r3, r2
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8005722:	7efb      	ldrb	r3, [r7, #27]
 8005724:	2b20      	cmp	r3, #32
 8005726:	d94e      	bls.n	80057c6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8005728:	7efb      	ldrb	r3, [r7, #27]
 800572a:	2b2f      	cmp	r3, #47	@ 0x2f
 800572c:	d006      	beq.n	800573c <create_name+0x54>
 800572e:	7efb      	ldrb	r3, [r7, #27]
 8005730:	2b5c      	cmp	r3, #92	@ 0x5c
 8005732:	d110      	bne.n	8005756 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8005734:	e002      	b.n	800573c <create_name+0x54>
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	3301      	adds	r3, #1
 800573a:	61fb      	str	r3, [r7, #28]
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	4413      	add	r3, r2
 8005742:	781b      	ldrb	r3, [r3, #0]
 8005744:	2b2f      	cmp	r3, #47	@ 0x2f
 8005746:	d0f6      	beq.n	8005736 <create_name+0x4e>
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	4413      	add	r3, r2
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	2b5c      	cmp	r3, #92	@ 0x5c
 8005752:	d0f0      	beq.n	8005736 <create_name+0x4e>
			break;
 8005754:	e038      	b.n	80057c8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8005756:	7efb      	ldrb	r3, [r7, #27]
 8005758:	2b2e      	cmp	r3, #46	@ 0x2e
 800575a:	d003      	beq.n	8005764 <create_name+0x7c>
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	429a      	cmp	r2, r3
 8005762:	d30c      	bcc.n	800577e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	2b0b      	cmp	r3, #11
 8005768:	d002      	beq.n	8005770 <create_name+0x88>
 800576a:	7efb      	ldrb	r3, [r7, #27]
 800576c:	2b2e      	cmp	r3, #46	@ 0x2e
 800576e:	d001      	beq.n	8005774 <create_name+0x8c>
 8005770:	2306      	movs	r3, #6
 8005772:	e044      	b.n	80057fe <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8005774:	2308      	movs	r3, #8
 8005776:	613b      	str	r3, [r7, #16]
 8005778:	230b      	movs	r3, #11
 800577a:	617b      	str	r3, [r7, #20]
			continue;
 800577c:	e022      	b.n	80057c4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800577e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005782:	2b00      	cmp	r3, #0
 8005784:	da04      	bge.n	8005790 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8005786:	7efb      	ldrb	r3, [r7, #27]
 8005788:	3b80      	subs	r3, #128	@ 0x80
 800578a:	4a1f      	ldr	r2, [pc, #124]	@ (8005808 <create_name+0x120>)
 800578c:	5cd3      	ldrb	r3, [r2, r3]
 800578e:	76fb      	strb	r3, [r7, #27]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
<<<<<<< HEAD
 80064d0:	7efb      	ldrb	r3, [r7, #27]
 80064d2:	4619      	mov	r1, r3
 80064d4:	481d      	ldr	r0, [pc, #116]	@ (800654c <create_name+0x124>)
 80064d6:	f7fe ff5f 	bl	8005398 <chk_chr>
 80064da:	4603      	mov	r3, r0
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d001      	beq.n	80064e4 <create_name+0xbc>
 80064e0:	2306      	movs	r3, #6
 80064e2:	e02c      	b.n	800653e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80064e4:	7efb      	ldrb	r3, [r7, #27]
 80064e6:	2b60      	cmp	r3, #96	@ 0x60
 80064e8:	d905      	bls.n	80064f6 <create_name+0xce>
 80064ea:	7efb      	ldrb	r3, [r7, #27]
 80064ec:	2b7a      	cmp	r3, #122	@ 0x7a
 80064ee:	d802      	bhi.n	80064f6 <create_name+0xce>
 80064f0:	7efb      	ldrb	r3, [r7, #27]
 80064f2:	3b20      	subs	r3, #32
 80064f4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	1c5a      	adds	r2, r3, #1
 80064fa:	613a      	str	r2, [r7, #16]
 80064fc:	68ba      	ldr	r2, [r7, #8]
 80064fe:	4413      	add	r3, r2
 8006500:	7efa      	ldrb	r2, [r7, #27]
 8006502:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8006504:	e7a6      	b.n	8006454 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006506:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8006508:	68fa      	ldr	r2, [r7, #12]
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	441a      	add	r2, r3
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d101      	bne.n	800651c <create_name+0xf4>
 8006518:	2306      	movs	r3, #6
 800651a:	e010      	b.n	800653e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	2be5      	cmp	r3, #229	@ 0xe5
 8006522:	d102      	bne.n	800652a <create_name+0x102>
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	2205      	movs	r2, #5
 8006528:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800652a:	7efb      	ldrb	r3, [r7, #27]
 800652c:	2b20      	cmp	r3, #32
 800652e:	d801      	bhi.n	8006534 <create_name+0x10c>
 8006530:	2204      	movs	r2, #4
 8006532:	e000      	b.n	8006536 <create_name+0x10e>
 8006534:	2200      	movs	r2, #0
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	330b      	adds	r3, #11
 800653a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800653c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800653e:	4618      	mov	r0, r3
 8006540:	3720      	adds	r7, #32
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	0800a5ec 	.word	0x0800a5ec
 800654c:	0800a588 	.word	0x0800a588

08006550 <follow_path>:
=======
 8005790:	7efb      	ldrb	r3, [r7, #27]
 8005792:	4619      	mov	r1, r3
 8005794:	481d      	ldr	r0, [pc, #116]	@ (800580c <create_name+0x124>)
 8005796:	f7fe ff5f 	bl	8004658 <chk_chr>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	d001      	beq.n	80057a4 <create_name+0xbc>
 80057a0:	2306      	movs	r3, #6
 80057a2:	e02c      	b.n	80057fe <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80057a4:	7efb      	ldrb	r3, [r7, #27]
 80057a6:	2b60      	cmp	r3, #96	@ 0x60
 80057a8:	d905      	bls.n	80057b6 <create_name+0xce>
 80057aa:	7efb      	ldrb	r3, [r7, #27]
 80057ac:	2b7a      	cmp	r3, #122	@ 0x7a
 80057ae:	d802      	bhi.n	80057b6 <create_name+0xce>
 80057b0:	7efb      	ldrb	r3, [r7, #27]
 80057b2:	3b20      	subs	r3, #32
 80057b4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	1c5a      	adds	r2, r3, #1
 80057ba:	613a      	str	r2, [r7, #16]
 80057bc:	68ba      	ldr	r2, [r7, #8]
 80057be:	4413      	add	r3, r2
 80057c0:	7efa      	ldrb	r2, [r7, #27]
 80057c2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80057c4:	e7a6      	b.n	8005714 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80057c6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	441a      	add	r2, r3
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d101      	bne.n	80057dc <create_name+0xf4>
 80057d8:	2306      	movs	r3, #6
 80057da:	e010      	b.n	80057fe <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	2be5      	cmp	r3, #229	@ 0xe5
 80057e2:	d102      	bne.n	80057ea <create_name+0x102>
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	2205      	movs	r2, #5
 80057e8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80057ea:	7efb      	ldrb	r3, [r7, #27]
 80057ec:	2b20      	cmp	r3, #32
 80057ee:	d801      	bhi.n	80057f4 <create_name+0x10c>
 80057f0:	2204      	movs	r2, #4
 80057f2:	e000      	b.n	80057f6 <create_name+0x10e>
 80057f4:	2200      	movs	r2, #0
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	330b      	adds	r3, #11
 80057fa:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80057fc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3720      	adds	r7, #32
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	080098ac 	.word	0x080098ac
 800580c:	08009848 	.word	0x08009848

08005810 <follow_path>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
<<<<<<< HEAD
 8006550:	b580      	push	{r7, lr}
 8006552:	b086      	sub	sp, #24
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	60fb      	str	r3, [r7, #12]
=======
 8005810:	b580      	push	{r7, lr}
 8005812:	b086      	sub	sp, #24
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
<<<<<<< HEAD
 8006564:	e002      	b.n	800656c <follow_path+0x1c>
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	3301      	adds	r3, #1
 800656a:	603b      	str	r3, [r7, #0]
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	2b2f      	cmp	r3, #47	@ 0x2f
 8006572:	d0f8      	beq.n	8006566 <follow_path+0x16>
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	2b5c      	cmp	r3, #92	@ 0x5c
 800657a:	d0f4      	beq.n	8006566 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	2200      	movs	r2, #0
 8006580:	609a      	str	r2, [r3, #8]
=======
 8005824:	e002      	b.n	800582c <follow_path+0x1c>
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	3301      	adds	r3, #1
 800582a:	603b      	str	r3, [r7, #0]
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	2b2f      	cmp	r3, #47	@ 0x2f
 8005832:	d0f8      	beq.n	8005826 <follow_path+0x16>
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	2b5c      	cmp	r3, #92	@ 0x5c
 800583a:	d0f4      	beq.n	8005826 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	2200      	movs	r2, #0
 8005840:	609a      	str	r2, [r3, #8]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
<<<<<<< HEAD
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	781b      	ldrb	r3, [r3, #0]
 8006586:	2b1f      	cmp	r3, #31
 8006588:	d80a      	bhi.n	80065a0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2280      	movs	r2, #128	@ 0x80
 800658e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8006592:	2100      	movs	r1, #0
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f7ff fcda 	bl	8005f4e <dir_sdi>
 800659a:	4603      	mov	r3, r0
 800659c:	75fb      	strb	r3, [r7, #23]
 800659e:	e048      	b.n	8006632 <follow_path+0xe2>
=======
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	2b1f      	cmp	r3, #31
 8005848:	d80a      	bhi.n	8005860 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2280      	movs	r2, #128	@ 0x80
 800584e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8005852:	2100      	movs	r1, #0
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f7ff fcda 	bl	800520e <dir_sdi>
 800585a:	4603      	mov	r3, r0
 800585c:	75fb      	strb	r3, [r7, #23]
 800585e:	e048      	b.n	80058f2 <follow_path+0xe2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
<<<<<<< HEAD
 80065a0:	463b      	mov	r3, r7
 80065a2:	4619      	mov	r1, r3
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f7ff ff3f 	bl	8006428 <create_name>
 80065aa:	4603      	mov	r3, r0
 80065ac:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80065ae:	7dfb      	ldrb	r3, [r7, #23]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d139      	bne.n	8006628 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f7ff feaf 	bl	8006318 <dir_find>
 80065ba:	4603      	mov	r3, r0
 80065bc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80065c4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80065c6:	7dfb      	ldrb	r3, [r7, #23]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d00a      	beq.n	80065e2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80065cc:	7dfb      	ldrb	r3, [r7, #23]
 80065ce:	2b04      	cmp	r3, #4
 80065d0:	d12c      	bne.n	800662c <follow_path+0xdc>
=======
 8005860:	463b      	mov	r3, r7
 8005862:	4619      	mov	r1, r3
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f7ff ff3f 	bl	80056e8 <create_name>
 800586a:	4603      	mov	r3, r0
 800586c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800586e:	7dfb      	ldrb	r3, [r7, #23]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d139      	bne.n	80058e8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f7ff feaf 	bl	80055d8 <dir_find>
 800587a:	4603      	mov	r3, r0
 800587c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005884:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8005886:	7dfb      	ldrb	r3, [r7, #23]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d00a      	beq.n	80058a2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800588c:	7dfb      	ldrb	r3, [r7, #23]
 800588e:	2b04      	cmp	r3, #4
 8005890:	d12c      	bne.n	80058ec <follow_path+0xdc>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
<<<<<<< HEAD
 80065d2:	7afb      	ldrb	r3, [r7, #11]
 80065d4:	f003 0304 	and.w	r3, r3, #4
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d127      	bne.n	800662c <follow_path+0xdc>
 80065dc:	2305      	movs	r3, #5
 80065de:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80065e0:	e024      	b.n	800662c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80065e2:	7afb      	ldrb	r3, [r7, #11]
 80065e4:	f003 0304 	and.w	r3, r3, #4
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d121      	bne.n	8006630 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	799b      	ldrb	r3, [r3, #6]
 80065f0:	f003 0310 	and.w	r3, r3, #16
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d102      	bne.n	80065fe <follow_path+0xae>
				res = FR_NO_PATH; break;
 80065f8:	2305      	movs	r3, #5
 80065fa:	75fb      	strb	r3, [r7, #23]
 80065fc:	e019      	b.n	8006632 <follow_path+0xe2>
=======
 8005892:	7afb      	ldrb	r3, [r7, #11]
 8005894:	f003 0304 	and.w	r3, r3, #4
 8005898:	2b00      	cmp	r3, #0
 800589a:	d127      	bne.n	80058ec <follow_path+0xdc>
 800589c:	2305      	movs	r3, #5
 800589e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80058a0:	e024      	b.n	80058ec <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80058a2:	7afb      	ldrb	r3, [r7, #11]
 80058a4:	f003 0304 	and.w	r3, r3, #4
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d121      	bne.n	80058f0 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	799b      	ldrb	r3, [r3, #6]
 80058b0:	f003 0310 	and.w	r3, r3, #16
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d102      	bne.n	80058be <follow_path+0xae>
				res = FR_NO_PATH; break;
 80058b8:	2305      	movs	r3, #5
 80058ba:	75fb      	strb	r3, [r7, #23]
 80058bc:	e019      	b.n	80058f2 <follow_path+0xe2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
<<<<<<< HEAD
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	695b      	ldr	r3, [r3, #20]
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	8992      	ldrh	r2, [r2, #12]
 800660c:	fbb3 f0f2 	udiv	r0, r3, r2
 8006610:	fb00 f202 	mul.w	r2, r0, r2
 8006614:	1a9b      	subs	r3, r3, r2
 8006616:	440b      	add	r3, r1
 8006618:	4619      	mov	r1, r3
 800661a:	68f8      	ldr	r0, [r7, #12]
 800661c:	f7ff fe3d 	bl	800629a <ld_clust>
 8006620:	4602      	mov	r2, r0
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006626:	e7bb      	b.n	80065a0 <follow_path+0x50>
			if (res != FR_OK) break;
 8006628:	bf00      	nop
 800662a:	e002      	b.n	8006632 <follow_path+0xe2>
				break;
 800662c:	bf00      	nop
 800662e:	e000      	b.n	8006632 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006630:	bf00      	nop
=======
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	695b      	ldr	r3, [r3, #20]
 80058c8:	68fa      	ldr	r2, [r7, #12]
 80058ca:	8992      	ldrh	r2, [r2, #12]
 80058cc:	fbb3 f0f2 	udiv	r0, r3, r2
 80058d0:	fb00 f202 	mul.w	r2, r0, r2
 80058d4:	1a9b      	subs	r3, r3, r2
 80058d6:	440b      	add	r3, r1
 80058d8:	4619      	mov	r1, r3
 80058da:	68f8      	ldr	r0, [r7, #12]
 80058dc:	f7ff fe3d 	bl	800555a <ld_clust>
 80058e0:	4602      	mov	r2, r0
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80058e6:	e7bb      	b.n	8005860 <follow_path+0x50>
			if (res != FR_OK) break;
 80058e8:	bf00      	nop
 80058ea:	e002      	b.n	80058f2 <follow_path+0xe2>
				break;
 80058ec:	bf00      	nop
 80058ee:	e000      	b.n	80058f2 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80058f0:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
		}
	}

	return res;
<<<<<<< HEAD
 8006632:	7dfb      	ldrb	r3, [r7, #23]
}
 8006634:	4618      	mov	r0, r3
 8006636:	3718      	adds	r7, #24
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <get_ldnumber>:
=======
 80058f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3718      	adds	r7, #24
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <get_ldnumber>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
<<<<<<< HEAD
 800663c:	b480      	push	{r7}
 800663e:	b087      	sub	sp, #28
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006644:	f04f 33ff 	mov.w	r3, #4294967295
 8006648:	613b      	str	r3, [r7, #16]
=======
 80058fc:	b480      	push	{r7}
 80058fe:	b087      	sub	sp, #28
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8005904:	f04f 33ff 	mov.w	r3, #4294967295
 8005908:	613b      	str	r3, [r7, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
<<<<<<< HEAD
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d031      	beq.n	80066b6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	617b      	str	r3, [r7, #20]
 8006658:	e002      	b.n	8006660 <get_ldnumber+0x24>
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	3301      	adds	r3, #1
 800665e:	617b      	str	r3, [r7, #20]
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	781b      	ldrb	r3, [r3, #0]
 8006664:	2b20      	cmp	r3, #32
 8006666:	d903      	bls.n	8006670 <get_ldnumber+0x34>
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	781b      	ldrb	r3, [r3, #0]
 800666c:	2b3a      	cmp	r3, #58	@ 0x3a
 800666e:	d1f4      	bne.n	800665a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	781b      	ldrb	r3, [r3, #0]
 8006674:	2b3a      	cmp	r3, #58	@ 0x3a
 8006676:	d11c      	bne.n	80066b2 <get_ldnumber+0x76>
			tp = *path;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	1c5a      	adds	r2, r3, #1
 8006682:	60fa      	str	r2, [r7, #12]
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	3b30      	subs	r3, #48	@ 0x30
 8006688:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	2b09      	cmp	r3, #9
 800668e:	d80e      	bhi.n	80066ae <get_ldnumber+0x72>
 8006690:	68fa      	ldr	r2, [r7, #12]
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	429a      	cmp	r2, r3
 8006696:	d10a      	bne.n	80066ae <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d107      	bne.n	80066ae <get_ldnumber+0x72>
					vol = (int)i;
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	3301      	adds	r3, #1
 80066a6:	617b      	str	r3, [r7, #20]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	697a      	ldr	r2, [r7, #20]
 80066ac:	601a      	str	r2, [r3, #0]
=======
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d031      	beq.n	8005976 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	617b      	str	r3, [r7, #20]
 8005918:	e002      	b.n	8005920 <get_ldnumber+0x24>
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	3301      	adds	r3, #1
 800591e:	617b      	str	r3, [r7, #20]
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	781b      	ldrb	r3, [r3, #0]
 8005924:	2b20      	cmp	r3, #32
 8005926:	d903      	bls.n	8005930 <get_ldnumber+0x34>
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	2b3a      	cmp	r3, #58	@ 0x3a
 800592e:	d1f4      	bne.n	800591a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	781b      	ldrb	r3, [r3, #0]
 8005934:	2b3a      	cmp	r3, #58	@ 0x3a
 8005936:	d11c      	bne.n	8005972 <get_ldnumber+0x76>
			tp = *path;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	1c5a      	adds	r2, r3, #1
 8005942:	60fa      	str	r2, [r7, #12]
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	3b30      	subs	r3, #48	@ 0x30
 8005948:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	2b09      	cmp	r3, #9
 800594e:	d80e      	bhi.n	800596e <get_ldnumber+0x72>
 8005950:	68fa      	ldr	r2, [r7, #12]
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	429a      	cmp	r2, r3
 8005956:	d10a      	bne.n	800596e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d107      	bne.n	800596e <get_ldnumber+0x72>
					vol = (int)i;
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	3301      	adds	r3, #1
 8005966:	617b      	str	r3, [r7, #20]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
<<<<<<< HEAD
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	e002      	b.n	80066b8 <get_ldnumber+0x7c>
=======
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	e002      	b.n	8005978 <get_ldnumber+0x7c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
<<<<<<< HEAD
 80066b2:	2300      	movs	r3, #0
 80066b4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80066b6:	693b      	ldr	r3, [r7, #16]
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	371c      	adds	r7, #28
 80066bc:	46bd      	mov	sp, r7
 80066be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c2:	4770      	bx	lr

080066c4 <check_fs>:
=======
 8005972:	2300      	movs	r3, #0
 8005974:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8005976:	693b      	ldr	r3, [r7, #16]
}
 8005978:	4618      	mov	r0, r3
 800597a:	371c      	adds	r7, #28
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr

08005984 <check_fs>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
<<<<<<< HEAD
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	70da      	strb	r2, [r3, #3]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f04f 32ff 	mov.w	r2, #4294967295
 80066da:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80066dc:	6839      	ldr	r1, [r7, #0]
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f7ff f856 	bl	8005790 <move_window>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d001      	beq.n	80066ee <check_fs+0x2a>
 80066ea:	2304      	movs	r3, #4
 80066ec:	e038      	b.n	8006760 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	3338      	adds	r3, #56	@ 0x38
 80066f2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80066f6:	4618      	mov	r0, r3
 80066f8:	f7fe fd68 	bl	80051cc <ld_word>
 80066fc:	4603      	mov	r3, r0
 80066fe:	461a      	mov	r2, r3
 8006700:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006704:	429a      	cmp	r2, r3
 8006706:	d001      	beq.n	800670c <check_fs+0x48>
 8006708:	2303      	movs	r3, #3
 800670a:	e029      	b.n	8006760 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006712:	2be9      	cmp	r3, #233	@ 0xe9
 8006714:	d009      	beq.n	800672a <check_fs+0x66>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800671c:	2beb      	cmp	r3, #235	@ 0xeb
 800671e:	d11e      	bne.n	800675e <check_fs+0x9a>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006726:	2b90      	cmp	r3, #144	@ 0x90
 8006728:	d119      	bne.n	800675e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	3338      	adds	r3, #56	@ 0x38
 800672e:	3336      	adds	r3, #54	@ 0x36
 8006730:	4618      	mov	r0, r3
 8006732:	f7fe fd64 	bl	80051fe <ld_dword>
 8006736:	4603      	mov	r3, r0
 8006738:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800673c:	4a0a      	ldr	r2, [pc, #40]	@ (8006768 <check_fs+0xa4>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d101      	bne.n	8006746 <check_fs+0x82>
 8006742:	2300      	movs	r3, #0
 8006744:	e00c      	b.n	8006760 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	3338      	adds	r3, #56	@ 0x38
 800674a:	3352      	adds	r3, #82	@ 0x52
 800674c:	4618      	mov	r0, r3
 800674e:	f7fe fd56 	bl	80051fe <ld_dword>
 8006752:	4603      	mov	r3, r0
 8006754:	4a05      	ldr	r2, [pc, #20]	@ (800676c <check_fs+0xa8>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d101      	bne.n	800675e <check_fs+0x9a>
 800675a:	2300      	movs	r3, #0
 800675c:	e000      	b.n	8006760 <check_fs+0x9c>
=======
 8005984:	b580      	push	{r7, lr}
 8005986:	b082      	sub	sp, #8
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	70da      	strb	r2, [r3, #3]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f04f 32ff 	mov.w	r2, #4294967295
 800599a:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800599c:	6839      	ldr	r1, [r7, #0]
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f7ff f856 	bl	8004a50 <move_window>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d001      	beq.n	80059ae <check_fs+0x2a>
 80059aa:	2304      	movs	r3, #4
 80059ac:	e038      	b.n	8005a20 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	3338      	adds	r3, #56	@ 0x38
 80059b2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80059b6:	4618      	mov	r0, r3
 80059b8:	f7fe fd68 	bl	800448c <ld_word>
 80059bc:	4603      	mov	r3, r0
 80059be:	461a      	mov	r2, r3
 80059c0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d001      	beq.n	80059cc <check_fs+0x48>
 80059c8:	2303      	movs	r3, #3
 80059ca:	e029      	b.n	8005a20 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80059d2:	2be9      	cmp	r3, #233	@ 0xe9
 80059d4:	d009      	beq.n	80059ea <check_fs+0x66>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80059dc:	2beb      	cmp	r3, #235	@ 0xeb
 80059de:	d11e      	bne.n	8005a1e <check_fs+0x9a>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80059e6:	2b90      	cmp	r3, #144	@ 0x90
 80059e8:	d119      	bne.n	8005a1e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	3338      	adds	r3, #56	@ 0x38
 80059ee:	3336      	adds	r3, #54	@ 0x36
 80059f0:	4618      	mov	r0, r3
 80059f2:	f7fe fd64 	bl	80044be <ld_dword>
 80059f6:	4603      	mov	r3, r0
 80059f8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80059fc:	4a0a      	ldr	r2, [pc, #40]	@ (8005a28 <check_fs+0xa4>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d101      	bne.n	8005a06 <check_fs+0x82>
 8005a02:	2300      	movs	r3, #0
 8005a04:	e00c      	b.n	8005a20 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	3338      	adds	r3, #56	@ 0x38
 8005a0a:	3352      	adds	r3, #82	@ 0x52
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f7fe fd56 	bl	80044be <ld_dword>
 8005a12:	4603      	mov	r3, r0
 8005a14:	4a05      	ldr	r2, [pc, #20]	@ (8005a2c <check_fs+0xa8>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d101      	bne.n	8005a1e <check_fs+0x9a>
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	e000      	b.n	8005a20 <check_fs+0x9c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
<<<<<<< HEAD
 800675e:	2302      	movs	r3, #2
}
 8006760:	4618      	mov	r0, r3
 8006762:	3708      	adds	r7, #8
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}
 8006768:	00544146 	.word	0x00544146
 800676c:	33544146 	.word	0x33544146

08006770 <find_volume>:
=======
 8005a1e:	2302      	movs	r3, #2
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3708      	adds	r7, #8
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	00544146 	.word	0x00544146
 8005a2c:	33544146 	.word	0x33544146

08005a30 <find_volume>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
<<<<<<< HEAD
 8006770:	b580      	push	{r7, lr}
 8006772:	b096      	sub	sp, #88	@ 0x58
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	4613      	mov	r3, r2
 800677c:	71fb      	strb	r3, [r7, #7]
=======
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b096      	sub	sp, #88	@ 0x58
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	60b9      	str	r1, [r7, #8]
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	71fb      	strb	r3, [r7, #7]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
<<<<<<< HEAD
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	2200      	movs	r2, #0
 8006782:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006784:	68f8      	ldr	r0, [r7, #12]
 8006786:	f7ff ff59 	bl	800663c <get_ldnumber>
 800678a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800678c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800678e:	2b00      	cmp	r3, #0
 8006790:	da01      	bge.n	8006796 <find_volume+0x26>
 8006792:	230b      	movs	r3, #11
 8006794:	e26a      	b.n	8006c6c <find_volume+0x4fc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006796:	4aa3      	ldr	r2, [pc, #652]	@ (8006a24 <find_volume+0x2b4>)
 8006798:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800679a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800679e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80067a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d101      	bne.n	80067aa <find_volume+0x3a>
 80067a6:	230c      	movs	r3, #12
 80067a8:	e260      	b.n	8006c6c <find_volume+0x4fc>

	ENTER_FF(fs);						/* Lock the volume */
 80067aa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80067ac:	f7fe fe0f 	bl	80053ce <lock_fs>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <find_volume+0x4a>
 80067b6:	230f      	movs	r3, #15
 80067b8:	e258      	b.n	8006c6c <find_volume+0x4fc>
	*rfs = fs;							/* Return pointer to the file system object */
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80067be:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80067c0:	79fb      	ldrb	r3, [r7, #7]
 80067c2:	f023 0301 	bic.w	r3, r3, #1
 80067c6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80067c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ca:	781b      	ldrb	r3, [r3, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d01a      	beq.n	8006806 <find_volume+0x96>
		stat = disk_status(fs->drv);
 80067d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d2:	785b      	ldrb	r3, [r3, #1]
 80067d4:	4618      	mov	r0, r3
 80067d6:	f7fe fc5b 	bl	8005090 <disk_status>
 80067da:	4603      	mov	r3, r0
 80067dc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80067e0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80067e4:	f003 0301 	and.w	r3, r3, #1
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d10c      	bne.n	8006806 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80067ec:	79fb      	ldrb	r3, [r7, #7]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d007      	beq.n	8006802 <find_volume+0x92>
 80067f2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80067f6:	f003 0304 	and.w	r3, r3, #4
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d001      	beq.n	8006802 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 80067fe:	230a      	movs	r3, #10
 8006800:	e234      	b.n	8006c6c <find_volume+0x4fc>
			}
			return FR_OK;				/* The file system object is valid */
 8006802:	2300      	movs	r3, #0
 8006804:	e232      	b.n	8006c6c <find_volume+0x4fc>
=======
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	2200      	movs	r2, #0
 8005a42:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8005a44:	68f8      	ldr	r0, [r7, #12]
 8005a46:	f7ff ff59 	bl	80058fc <get_ldnumber>
 8005a4a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8005a4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	da01      	bge.n	8005a56 <find_volume+0x26>
 8005a52:	230b      	movs	r3, #11
 8005a54:	e26a      	b.n	8005f2c <find_volume+0x4fc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005a56:	4aa3      	ldr	r2, [pc, #652]	@ (8005ce4 <find_volume+0x2b4>)
 8005a58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a5e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8005a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d101      	bne.n	8005a6a <find_volume+0x3a>
 8005a66:	230c      	movs	r3, #12
 8005a68:	e260      	b.n	8005f2c <find_volume+0x4fc>

	ENTER_FF(fs);						/* Lock the volume */
 8005a6a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005a6c:	f7fe fe0f 	bl	800468e <lock_fs>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d101      	bne.n	8005a7a <find_volume+0x4a>
 8005a76:	230f      	movs	r3, #15
 8005a78:	e258      	b.n	8005f2c <find_volume+0x4fc>
	*rfs = fs;							/* Return pointer to the file system object */
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a7e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8005a80:	79fb      	ldrb	r3, [r7, #7]
 8005a82:	f023 0301 	bic.w	r3, r3, #1
 8005a86:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8005a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a8a:	781b      	ldrb	r3, [r3, #0]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d01a      	beq.n	8005ac6 <find_volume+0x96>
		stat = disk_status(fs->drv);
 8005a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a92:	785b      	ldrb	r3, [r3, #1]
 8005a94:	4618      	mov	r0, r3
 8005a96:	f7fe fc5b 	bl	8004350 <disk_status>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8005aa0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005aa4:	f003 0301 	and.w	r3, r3, #1
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d10c      	bne.n	8005ac6 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8005aac:	79fb      	ldrb	r3, [r7, #7]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d007      	beq.n	8005ac2 <find_volume+0x92>
 8005ab2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005ab6:	f003 0304 	and.w	r3, r3, #4
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d001      	beq.n	8005ac2 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8005abe:	230a      	movs	r3, #10
 8005ac0:	e234      	b.n	8005f2c <find_volume+0x4fc>
			}
			return FR_OK;				/* The file system object is valid */
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	e232      	b.n	8005f2c <find_volume+0x4fc>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
<<<<<<< HEAD
 8006806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006808:	2200      	movs	r2, #0
 800680a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800680c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800680e:	b2da      	uxtb	r2, r3
 8006810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006812:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006816:	785b      	ldrb	r3, [r3, #1]
 8006818:	4618      	mov	r0, r3
 800681a:	f7fe fc53 	bl	80050c4 <disk_initialize>
 800681e:	4603      	mov	r3, r0
 8006820:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006824:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006828:	f003 0301 	and.w	r3, r3, #1
 800682c:	2b00      	cmp	r3, #0
 800682e:	d001      	beq.n	8006834 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006830:	2303      	movs	r3, #3
 8006832:	e21b      	b.n	8006c6c <find_volume+0x4fc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006834:	79fb      	ldrb	r3, [r7, #7]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d007      	beq.n	800684a <find_volume+0xda>
 800683a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800683e:	f003 0304 	and.w	r3, r3, #4
 8006842:	2b00      	cmp	r3, #0
 8006844:	d001      	beq.n	800684a <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8006846:	230a      	movs	r3, #10
 8006848:	e210      	b.n	8006c6c <find_volume+0x4fc>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800684a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800684c:	7858      	ldrb	r0, [r3, #1]
 800684e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006850:	330c      	adds	r3, #12
 8006852:	461a      	mov	r2, r3
 8006854:	2102      	movs	r1, #2
 8006856:	f7fe fc9b 	bl	8005190 <disk_ioctl>
 800685a:	4603      	mov	r3, r0
 800685c:	2b00      	cmp	r3, #0
 800685e:	d001      	beq.n	8006864 <find_volume+0xf4>
 8006860:	2301      	movs	r3, #1
 8006862:	e203      	b.n	8006c6c <find_volume+0x4fc>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8006864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006866:	899b      	ldrh	r3, [r3, #12]
 8006868:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800686c:	d80d      	bhi.n	800688a <find_volume+0x11a>
 800686e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006870:	899b      	ldrh	r3, [r3, #12]
 8006872:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006876:	d308      	bcc.n	800688a <find_volume+0x11a>
 8006878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687a:	899b      	ldrh	r3, [r3, #12]
 800687c:	461a      	mov	r2, r3
 800687e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006880:	899b      	ldrh	r3, [r3, #12]
 8006882:	3b01      	subs	r3, #1
 8006884:	4013      	ands	r3, r2
 8006886:	2b00      	cmp	r3, #0
 8006888:	d001      	beq.n	800688e <find_volume+0x11e>
 800688a:	2301      	movs	r3, #1
 800688c:	e1ee      	b.n	8006c6c <find_volume+0x4fc>
=======
 8005ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ac8:	2200      	movs	r2, #0
 8005aca:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005acc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ace:	b2da      	uxtb	r2, r3
 8005ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad6:	785b      	ldrb	r3, [r3, #1]
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7fe fc53 	bl	8004384 <disk_initialize>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8005ae4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005ae8:	f003 0301 	and.w	r3, r3, #1
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d001      	beq.n	8005af4 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8005af0:	2303      	movs	r3, #3
 8005af2:	e21b      	b.n	8005f2c <find_volume+0x4fc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8005af4:	79fb      	ldrb	r3, [r7, #7]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d007      	beq.n	8005b0a <find_volume+0xda>
 8005afa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005afe:	f003 0304 	and.w	r3, r3, #4
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d001      	beq.n	8005b0a <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8005b06:	230a      	movs	r3, #10
 8005b08:	e210      	b.n	8005f2c <find_volume+0x4fc>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8005b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b0c:	7858      	ldrb	r0, [r3, #1]
 8005b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b10:	330c      	adds	r3, #12
 8005b12:	461a      	mov	r2, r3
 8005b14:	2102      	movs	r1, #2
 8005b16:	f7fe fc9b 	bl	8004450 <disk_ioctl>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d001      	beq.n	8005b24 <find_volume+0xf4>
 8005b20:	2301      	movs	r3, #1
 8005b22:	e203      	b.n	8005f2c <find_volume+0x4fc>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8005b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b26:	899b      	ldrh	r3, [r3, #12]
 8005b28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b2c:	d80d      	bhi.n	8005b4a <find_volume+0x11a>
 8005b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b30:	899b      	ldrh	r3, [r3, #12]
 8005b32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b36:	d308      	bcc.n	8005b4a <find_volume+0x11a>
 8005b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b3a:	899b      	ldrh	r3, [r3, #12]
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b40:	899b      	ldrh	r3, [r3, #12]
 8005b42:	3b01      	subs	r3, #1
 8005b44:	4013      	ands	r3, r2
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <find_volume+0x11e>
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e1ee      	b.n	8005f2c <find_volume+0x4fc>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
<<<<<<< HEAD
 800688e:	2300      	movs	r3, #0
 8006890:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006892:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006894:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006896:	f7ff ff15 	bl	80066c4 <check_fs>
 800689a:	4603      	mov	r3, r0
 800689c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80068a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80068a4:	2b02      	cmp	r3, #2
 80068a6:	d149      	bne.n	800693c <find_volume+0x1cc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80068a8:	2300      	movs	r3, #0
 80068aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80068ac:	e01e      	b.n	80068ec <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80068ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b0:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80068b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068b6:	011b      	lsls	r3, r3, #4
 80068b8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80068bc:	4413      	add	r3, r2
 80068be:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80068c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c2:	3304      	adds	r3, #4
 80068c4:	781b      	ldrb	r3, [r3, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d006      	beq.n	80068d8 <find_volume+0x168>
 80068ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068cc:	3308      	adds	r3, #8
 80068ce:	4618      	mov	r0, r3
 80068d0:	f7fe fc95 	bl	80051fe <ld_dword>
 80068d4:	4602      	mov	r2, r0
 80068d6:	e000      	b.n	80068da <find_volume+0x16a>
 80068d8:	2200      	movs	r2, #0
 80068da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	3358      	adds	r3, #88	@ 0x58
 80068e0:	443b      	add	r3, r7
 80068e2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80068e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068e8:	3301      	adds	r3, #1
 80068ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80068ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068ee:	2b03      	cmp	r3, #3
 80068f0:	d9dd      	bls.n	80068ae <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80068f2:	2300      	movs	r3, #0
 80068f4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80068f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d002      	beq.n	8006902 <find_volume+0x192>
 80068fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068fe:	3b01      	subs	r3, #1
 8006900:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006902:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	3358      	adds	r3, #88	@ 0x58
 8006908:	443b      	add	r3, r7
 800690a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800690e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006910:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006912:	2b00      	cmp	r3, #0
 8006914:	d005      	beq.n	8006922 <find_volume+0x1b2>
 8006916:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006918:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800691a:	f7ff fed3 	bl	80066c4 <check_fs>
 800691e:	4603      	mov	r3, r0
 8006920:	e000      	b.n	8006924 <find_volume+0x1b4>
 8006922:	2303      	movs	r3, #3
 8006924:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006928:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800692c:	2b01      	cmp	r3, #1
 800692e:	d905      	bls.n	800693c <find_volume+0x1cc>
 8006930:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006932:	3301      	adds	r3, #1
 8006934:	643b      	str	r3, [r7, #64]	@ 0x40
 8006936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006938:	2b03      	cmp	r3, #3
 800693a:	d9e2      	bls.n	8006902 <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800693c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006940:	2b04      	cmp	r3, #4
 8006942:	d101      	bne.n	8006948 <find_volume+0x1d8>
 8006944:	2301      	movs	r3, #1
 8006946:	e191      	b.n	8006c6c <find_volume+0x4fc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006948:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800694c:	2b01      	cmp	r3, #1
 800694e:	d901      	bls.n	8006954 <find_volume+0x1e4>
 8006950:	230d      	movs	r3, #13
 8006952:	e18b      	b.n	8006c6c <find_volume+0x4fc>
=======
 8005b4e:	2300      	movs	r3, #0
 8005b50:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8005b52:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005b54:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005b56:	f7ff ff15 	bl	8005984 <check_fs>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8005b60:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d149      	bne.n	8005bfc <find_volume+0x1cc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8005b68:	2300      	movs	r3, #0
 8005b6a:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b6c:	e01e      	b.n	8005bac <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8005b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b70:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005b74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b76:	011b      	lsls	r3, r3, #4
 8005b78:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8005b7c:	4413      	add	r3, r2
 8005b7e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8005b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b82:	3304      	adds	r3, #4
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d006      	beq.n	8005b98 <find_volume+0x168>
 8005b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b8c:	3308      	adds	r3, #8
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f7fe fc95 	bl	80044be <ld_dword>
 8005b94:	4602      	mov	r2, r0
 8005b96:	e000      	b.n	8005b9a <find_volume+0x16a>
 8005b98:	2200      	movs	r2, #0
 8005b9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	3358      	adds	r3, #88	@ 0x58
 8005ba0:	443b      	add	r3, r7
 8005ba2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8005ba6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ba8:	3301      	adds	r3, #1
 8005baa:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bae:	2b03      	cmp	r3, #3
 8005bb0:	d9dd      	bls.n	8005b6e <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8005bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d002      	beq.n	8005bc2 <find_volume+0x192>
 8005bbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bbe:	3b01      	subs	r3, #1
 8005bc0:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8005bc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	3358      	adds	r3, #88	@ 0x58
 8005bc8:	443b      	add	r3, r7
 8005bca:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8005bce:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8005bd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d005      	beq.n	8005be2 <find_volume+0x1b2>
 8005bd6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005bd8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005bda:	f7ff fed3 	bl	8005984 <check_fs>
 8005bde:	4603      	mov	r3, r0
 8005be0:	e000      	b.n	8005be4 <find_volume+0x1b4>
 8005be2:	2303      	movs	r3, #3
 8005be4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8005be8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d905      	bls.n	8005bfc <find_volume+0x1cc>
 8005bf0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bf8:	2b03      	cmp	r3, #3
 8005bfa:	d9e2      	bls.n	8005bc2 <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8005bfc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c00:	2b04      	cmp	r3, #4
 8005c02:	d101      	bne.n	8005c08 <find_volume+0x1d8>
 8005c04:	2301      	movs	r3, #1
 8005c06:	e191      	b.n	8005f2c <find_volume+0x4fc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8005c08:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d901      	bls.n	8005c14 <find_volume+0x1e4>
 8005c10:	230d      	movs	r3, #13
 8005c12:	e18b      	b.n	8005f2c <find_volume+0x4fc>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
<<<<<<< HEAD
 8006954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006956:	3338      	adds	r3, #56	@ 0x38
 8006958:	330b      	adds	r3, #11
 800695a:	4618      	mov	r0, r3
 800695c:	f7fe fc36 	bl	80051cc <ld_word>
 8006960:	4603      	mov	r3, r0
 8006962:	461a      	mov	r2, r3
 8006964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006966:	899b      	ldrh	r3, [r3, #12]
 8006968:	429a      	cmp	r2, r3
 800696a:	d001      	beq.n	8006970 <find_volume+0x200>
 800696c:	230d      	movs	r3, #13
 800696e:	e17d      	b.n	8006c6c <find_volume+0x4fc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006972:	3338      	adds	r3, #56	@ 0x38
 8006974:	3316      	adds	r3, #22
 8006976:	4618      	mov	r0, r3
 8006978:	f7fe fc28 	bl	80051cc <ld_word>
 800697c:	4603      	mov	r3, r0
 800697e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006980:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006982:	2b00      	cmp	r3, #0
 8006984:	d106      	bne.n	8006994 <find_volume+0x224>
 8006986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006988:	3338      	adds	r3, #56	@ 0x38
 800698a:	3324      	adds	r3, #36	@ 0x24
 800698c:	4618      	mov	r0, r3
 800698e:	f7fe fc36 	bl	80051fe <ld_dword>
 8006992:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8006994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006996:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006998:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800699a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800699c:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80069a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80069a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a6:	789b      	ldrb	r3, [r3, #2]
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d005      	beq.n	80069b8 <find_volume+0x248>
 80069ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069ae:	789b      	ldrb	r3, [r3, #2]
 80069b0:	2b02      	cmp	r3, #2
 80069b2:	d001      	beq.n	80069b8 <find_volume+0x248>
 80069b4:	230d      	movs	r3, #13
 80069b6:	e159      	b.n	8006c6c <find_volume+0x4fc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80069b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069ba:	789b      	ldrb	r3, [r3, #2]
 80069bc:	461a      	mov	r2, r3
 80069be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069c0:	fb02 f303 	mul.w	r3, r2, r3
 80069c4:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80069c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80069cc:	461a      	mov	r2, r3
 80069ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80069d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d4:	895b      	ldrh	r3, [r3, #10]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d008      	beq.n	80069ec <find_volume+0x27c>
 80069da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069dc:	895b      	ldrh	r3, [r3, #10]
 80069de:	461a      	mov	r2, r3
 80069e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e2:	895b      	ldrh	r3, [r3, #10]
 80069e4:	3b01      	subs	r3, #1
 80069e6:	4013      	ands	r3, r2
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d001      	beq.n	80069f0 <find_volume+0x280>
 80069ec:	230d      	movs	r3, #13
 80069ee:	e13d      	b.n	8006c6c <find_volume+0x4fc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80069f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069f2:	3338      	adds	r3, #56	@ 0x38
 80069f4:	3311      	adds	r3, #17
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7fe fbe8 	bl	80051cc <ld_word>
 80069fc:	4603      	mov	r3, r0
 80069fe:	461a      	mov	r2, r3
 8006a00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a02:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a06:	891b      	ldrh	r3, [r3, #8]
 8006a08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a0a:	8992      	ldrh	r2, [r2, #12]
 8006a0c:	0952      	lsrs	r2, r2, #5
 8006a0e:	b292      	uxth	r2, r2
 8006a10:	fbb3 f1f2 	udiv	r1, r3, r2
 8006a14:	fb01 f202 	mul.w	r2, r1, r2
 8006a18:	1a9b      	subs	r3, r3, r2
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d003      	beq.n	8006a28 <find_volume+0x2b8>
 8006a20:	230d      	movs	r3, #13
 8006a22:	e123      	b.n	8006c6c <find_volume+0x4fc>
 8006a24:	20001e14 	.word	0x20001e14

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a2a:	3338      	adds	r3, #56	@ 0x38
 8006a2c:	3313      	adds	r3, #19
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f7fe fbcc 	bl	80051cc <ld_word>
 8006a34:	4603      	mov	r3, r0
 8006a36:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006a38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d106      	bne.n	8006a4c <find_volume+0x2dc>
 8006a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a40:	3338      	adds	r3, #56	@ 0x38
 8006a42:	3320      	adds	r3, #32
 8006a44:	4618      	mov	r0, r3
 8006a46:	f7fe fbda 	bl	80051fe <ld_dword>
 8006a4a:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8006a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a4e:	3338      	adds	r3, #56	@ 0x38
 8006a50:	330e      	adds	r3, #14
 8006a52:	4618      	mov	r0, r3
 8006a54:	f7fe fbba 	bl	80051cc <ld_word>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006a5c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d101      	bne.n	8006a66 <find_volume+0x2f6>
 8006a62:	230d      	movs	r3, #13
 8006a64:	e102      	b.n	8006c6c <find_volume+0x4fc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006a66:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006a68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a6a:	4413      	add	r3, r2
 8006a6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a6e:	8911      	ldrh	r1, [r2, #8]
 8006a70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a72:	8992      	ldrh	r2, [r2, #12]
 8006a74:	0952      	lsrs	r2, r2, #5
 8006a76:	b292      	uxth	r2, r2
 8006a78:	fbb1 f2f2 	udiv	r2, r1, r2
 8006a7c:	b292      	uxth	r2, r2
 8006a7e:	4413      	add	r3, r2
 8006a80:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006a82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d201      	bcs.n	8006a8e <find_volume+0x31e>
 8006a8a:	230d      	movs	r3, #13
 8006a8c:	e0ee      	b.n	8006c6c <find_volume+0x4fc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006a8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a92:	1ad3      	subs	r3, r2, r3
 8006a94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a96:	8952      	ldrh	r2, [r2, #10]
 8006a98:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a9c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8006a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d101      	bne.n	8006aa8 <find_volume+0x338>
 8006aa4:	230d      	movs	r3, #13
 8006aa6:	e0e1      	b.n	8006c6c <find_volume+0x4fc>
		fmt = FS_FAT32;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab0:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d802      	bhi.n	8006abe <find_volume+0x34e>
 8006ab8:	2302      	movs	r3, #2
 8006aba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8006abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac0:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d802      	bhi.n	8006ace <find_volume+0x35e>
 8006ac8:	2301      	movs	r3, #1
 8006aca:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad0:	1c9a      	adds	r2, r3, #2
 8006ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad4:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8006ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006ada:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006adc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006ade:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ae0:	441a      	add	r2, r3
 8006ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae4:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8006ae6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aea:	441a      	add	r2, r3
 8006aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aee:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8006af0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006af4:	2b03      	cmp	r3, #3
 8006af6:	d11e      	bne.n	8006b36 <find_volume+0x3c6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006afa:	3338      	adds	r3, #56	@ 0x38
 8006afc:	332a      	adds	r3, #42	@ 0x2a
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7fe fb64 	bl	80051cc <ld_word>
 8006b04:	4603      	mov	r3, r0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d001      	beq.n	8006b0e <find_volume+0x39e>
 8006b0a:	230d      	movs	r3, #13
 8006b0c:	e0ae      	b.n	8006c6c <find_volume+0x4fc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8006b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b10:	891b      	ldrh	r3, [r3, #8]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d001      	beq.n	8006b1a <find_volume+0x3aa>
 8006b16:	230d      	movs	r3, #13
 8006b18:	e0a8      	b.n	8006c6c <find_volume+0x4fc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b1c:	3338      	adds	r3, #56	@ 0x38
 8006b1e:	332c      	adds	r3, #44	@ 0x2c
 8006b20:	4618      	mov	r0, r3
 8006b22:	f7fe fb6c 	bl	80051fe <ld_dword>
 8006b26:	4602      	mov	r2, r0
 8006b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b2a:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b2e:	69db      	ldr	r3, [r3, #28]
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b34:	e01f      	b.n	8006b76 <find_volume+0x406>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b38:	891b      	ldrh	r3, [r3, #8]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d101      	bne.n	8006b42 <find_volume+0x3d2>
 8006b3e:	230d      	movs	r3, #13
 8006b40:	e094      	b.n	8006c6c <find_volume+0x4fc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006b46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b48:	441a      	add	r2, r3
 8006b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b4c:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006b4e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006b52:	2b02      	cmp	r3, #2
 8006b54:	d103      	bne.n	8006b5e <find_volume+0x3ee>
 8006b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b58:	69db      	ldr	r3, [r3, #28]
 8006b5a:	005b      	lsls	r3, r3, #1
 8006b5c:	e00a      	b.n	8006b74 <find_volume+0x404>
 8006b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b60:	69da      	ldr	r2, [r3, #28]
 8006b62:	4613      	mov	r3, r2
 8006b64:	005b      	lsls	r3, r3, #1
 8006b66:	4413      	add	r3, r2
 8006b68:	085a      	lsrs	r2, r3, #1
 8006b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b6c:	69db      	ldr	r3, [r3, #28]
 8006b6e:	f003 0301 	and.w	r3, r3, #1
 8006b72:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8006b74:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b78:	6a1a      	ldr	r2, [r3, #32]
 8006b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b7c:	899b      	ldrh	r3, [r3, #12]
 8006b7e:	4619      	mov	r1, r3
 8006b80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b82:	440b      	add	r3, r1
 8006b84:	3b01      	subs	r3, #1
 8006b86:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006b88:	8989      	ldrh	r1, [r1, #12]
 8006b8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d201      	bcs.n	8006b96 <find_volume+0x426>
 8006b92:	230d      	movs	r3, #13
 8006b94:	e06a      	b.n	8006c6c <find_volume+0x4fc>
=======
 8005c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c16:	3338      	adds	r3, #56	@ 0x38
 8005c18:	330b      	adds	r3, #11
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f7fe fc36 	bl	800448c <ld_word>
 8005c20:	4603      	mov	r3, r0
 8005c22:	461a      	mov	r2, r3
 8005c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c26:	899b      	ldrh	r3, [r3, #12]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d001      	beq.n	8005c30 <find_volume+0x200>
 8005c2c:	230d      	movs	r3, #13
 8005c2e:	e17d      	b.n	8005f2c <find_volume+0x4fc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8005c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c32:	3338      	adds	r3, #56	@ 0x38
 8005c34:	3316      	adds	r3, #22
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7fe fc28 	bl	800448c <ld_word>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8005c40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d106      	bne.n	8005c54 <find_volume+0x224>
 8005c46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c48:	3338      	adds	r3, #56	@ 0x38
 8005c4a:	3324      	adds	r3, #36	@ 0x24
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f7fe fc36 	bl	80044be <ld_dword>
 8005c52:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8005c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c56:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c58:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8005c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c5c:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8005c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c62:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8005c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c66:	789b      	ldrb	r3, [r3, #2]
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d005      	beq.n	8005c78 <find_volume+0x248>
 8005c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c6e:	789b      	ldrb	r3, [r3, #2]
 8005c70:	2b02      	cmp	r3, #2
 8005c72:	d001      	beq.n	8005c78 <find_volume+0x248>
 8005c74:	230d      	movs	r3, #13
 8005c76:	e159      	b.n	8005f2c <find_volume+0x4fc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8005c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c7a:	789b      	ldrb	r3, [r3, #2]
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c80:	fb02 f303 	mul.w	r3, r2, r3
 8005c84:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8005c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c90:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8005c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c94:	895b      	ldrh	r3, [r3, #10]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d008      	beq.n	8005cac <find_volume+0x27c>
 8005c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c9c:	895b      	ldrh	r3, [r3, #10]
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ca2:	895b      	ldrh	r3, [r3, #10]
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d001      	beq.n	8005cb0 <find_volume+0x280>
 8005cac:	230d      	movs	r3, #13
 8005cae:	e13d      	b.n	8005f2c <find_volume+0x4fc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8005cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cb2:	3338      	adds	r3, #56	@ 0x38
 8005cb4:	3311      	adds	r3, #17
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7fe fbe8 	bl	800448c <ld_word>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8005cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc6:	891b      	ldrh	r3, [r3, #8]
 8005cc8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005cca:	8992      	ldrh	r2, [r2, #12]
 8005ccc:	0952      	lsrs	r2, r2, #5
 8005cce:	b292      	uxth	r2, r2
 8005cd0:	fbb3 f1f2 	udiv	r1, r3, r2
 8005cd4:	fb01 f202 	mul.w	r2, r1, r2
 8005cd8:	1a9b      	subs	r3, r3, r2
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d003      	beq.n	8005ce8 <find_volume+0x2b8>
 8005ce0:	230d      	movs	r3, #13
 8005ce2:	e123      	b.n	8005f2c <find_volume+0x4fc>
 8005ce4:	20001df0 	.word	0x20001df0

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8005ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cea:	3338      	adds	r3, #56	@ 0x38
 8005cec:	3313      	adds	r3, #19
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f7fe fbcc 	bl	800448c <ld_word>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8005cf8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d106      	bne.n	8005d0c <find_volume+0x2dc>
 8005cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d00:	3338      	adds	r3, #56	@ 0x38
 8005d02:	3320      	adds	r3, #32
 8005d04:	4618      	mov	r0, r3
 8005d06:	f7fe fbda 	bl	80044be <ld_dword>
 8005d0a:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8005d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d0e:	3338      	adds	r3, #56	@ 0x38
 8005d10:	330e      	adds	r3, #14
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7fe fbba 	bl	800448c <ld_word>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8005d1c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d101      	bne.n	8005d26 <find_volume+0x2f6>
 8005d22:	230d      	movs	r3, #13
 8005d24:	e102      	b.n	8005f2c <find_volume+0x4fc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8005d26:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005d28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d2a:	4413      	add	r3, r2
 8005d2c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d2e:	8911      	ldrh	r1, [r2, #8]
 8005d30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d32:	8992      	ldrh	r2, [r2, #12]
 8005d34:	0952      	lsrs	r2, r2, #5
 8005d36:	b292      	uxth	r2, r2
 8005d38:	fbb1 f2f2 	udiv	r2, r1, r2
 8005d3c:	b292      	uxth	r2, r2
 8005d3e:	4413      	add	r3, r2
 8005d40:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8005d42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d201      	bcs.n	8005d4e <find_volume+0x31e>
 8005d4a:	230d      	movs	r3, #13
 8005d4c:	e0ee      	b.n	8005f2c <find_volume+0x4fc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8005d4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d56:	8952      	ldrh	r2, [r2, #10]
 8005d58:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d5c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8005d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d101      	bne.n	8005d68 <find_volume+0x338>
 8005d64:	230d      	movs	r3, #13
 8005d66:	e0e1      	b.n	8005f2c <find_volume+0x4fc>
		fmt = FS_FAT32;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8005d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d70:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d802      	bhi.n	8005d7e <find_volume+0x34e>
 8005d78:	2302      	movs	r3, #2
 8005d7a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8005d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d80:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d802      	bhi.n	8005d8e <find_volume+0x35e>
 8005d88:	2301      	movs	r3, #1
 8005d8a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8005d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d90:	1c9a      	adds	r2, r3, #2
 8005d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d94:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8005d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d98:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005d9a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8005d9c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005d9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005da0:	441a      	add	r2, r3
 8005da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005da4:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8005da6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005daa:	441a      	add	r2, r3
 8005dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dae:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8005db0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005db4:	2b03      	cmp	r3, #3
 8005db6:	d11e      	bne.n	8005df6 <find_volume+0x3c6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8005db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dba:	3338      	adds	r3, #56	@ 0x38
 8005dbc:	332a      	adds	r3, #42	@ 0x2a
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f7fe fb64 	bl	800448c <ld_word>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d001      	beq.n	8005dce <find_volume+0x39e>
 8005dca:	230d      	movs	r3, #13
 8005dcc:	e0ae      	b.n	8005f2c <find_volume+0x4fc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8005dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dd0:	891b      	ldrh	r3, [r3, #8]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d001      	beq.n	8005dda <find_volume+0x3aa>
 8005dd6:	230d      	movs	r3, #13
 8005dd8:	e0a8      	b.n	8005f2c <find_volume+0x4fc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8005dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ddc:	3338      	adds	r3, #56	@ 0x38
 8005dde:	332c      	adds	r3, #44	@ 0x2c
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7fe fb6c 	bl	80044be <ld_dword>
 8005de6:	4602      	mov	r2, r0
 8005de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dea:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8005dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dee:	69db      	ldr	r3, [r3, #28]
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005df4:	e01f      	b.n	8005e36 <find_volume+0x406>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8005df6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005df8:	891b      	ldrh	r3, [r3, #8]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d101      	bne.n	8005e02 <find_volume+0x3d2>
 8005dfe:	230d      	movs	r3, #13
 8005e00:	e094      	b.n	8005f2c <find_volume+0x4fc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8005e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e04:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e08:	441a      	add	r2, r3
 8005e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e0c:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005e0e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d103      	bne.n	8005e1e <find_volume+0x3ee>
 8005e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e18:	69db      	ldr	r3, [r3, #28]
 8005e1a:	005b      	lsls	r3, r3, #1
 8005e1c:	e00a      	b.n	8005e34 <find_volume+0x404>
 8005e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e20:	69da      	ldr	r2, [r3, #28]
 8005e22:	4613      	mov	r3, r2
 8005e24:	005b      	lsls	r3, r3, #1
 8005e26:	4413      	add	r3, r2
 8005e28:	085a      	lsrs	r2, r3, #1
 8005e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e2c:	69db      	ldr	r3, [r3, #28]
 8005e2e:	f003 0301 	and.w	r3, r3, #1
 8005e32:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8005e34:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8005e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e38:	6a1a      	ldr	r2, [r3, #32]
 8005e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e3c:	899b      	ldrh	r3, [r3, #12]
 8005e3e:	4619      	mov	r1, r3
 8005e40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e42:	440b      	add	r3, r1
 8005e44:	3b01      	subs	r3, #1
 8005e46:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005e48:	8989      	ldrh	r1, [r1, #12]
 8005e4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d201      	bcs.n	8005e56 <find_volume+0x426>
 8005e52:	230d      	movs	r3, #13
 8005e54:	e06a      	b.n	8005f2c <find_volume+0x4fc>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
<<<<<<< HEAD
 8006b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b98:	f04f 32ff 	mov.w	r2, #4294967295
 8006b9c:	619a      	str	r2, [r3, #24]
 8006b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba0:	699a      	ldr	r2, [r3, #24]
 8006ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8006ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba8:	2280      	movs	r2, #128	@ 0x80
 8006baa:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8006bac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006bb0:	2b03      	cmp	r3, #3
 8006bb2:	d149      	bne.n	8006c48 <find_volume+0x4d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8006bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb6:	3338      	adds	r3, #56	@ 0x38
 8006bb8:	3330      	adds	r3, #48	@ 0x30
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f7fe fb06 	bl	80051cc <ld_word>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	d140      	bne.n	8006c48 <find_volume+0x4d8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8006bc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bc8:	3301      	adds	r3, #1
 8006bca:	4619      	mov	r1, r3
 8006bcc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006bce:	f7fe fddf 	bl	8005790 <move_window>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d137      	bne.n	8006c48 <find_volume+0x4d8>
		{
			fs->fsi_flag = 0;
 8006bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bda:	2200      	movs	r2, #0
 8006bdc:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006be0:	3338      	adds	r3, #56	@ 0x38
 8006be2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006be6:	4618      	mov	r0, r3
 8006be8:	f7fe faf0 	bl	80051cc <ld_word>
 8006bec:	4603      	mov	r3, r0
 8006bee:	461a      	mov	r2, r3
 8006bf0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d127      	bne.n	8006c48 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8006bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bfa:	3338      	adds	r3, #56	@ 0x38
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f7fe fafe 	bl	80051fe <ld_dword>
 8006c02:	4603      	mov	r3, r0
 8006c04:	4a1b      	ldr	r2, [pc, #108]	@ (8006c74 <find_volume+0x504>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d11e      	bne.n	8006c48 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8006c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c0c:	3338      	adds	r3, #56	@ 0x38
 8006c0e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8006c12:	4618      	mov	r0, r3
 8006c14:	f7fe faf3 	bl	80051fe <ld_dword>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	4a17      	ldr	r2, [pc, #92]	@ (8006c78 <find_volume+0x508>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d113      	bne.n	8006c48 <find_volume+0x4d8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8006c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c22:	3338      	adds	r3, #56	@ 0x38
 8006c24:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f7fe fae8 	bl	80051fe <ld_dword>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c32:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8006c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c36:	3338      	adds	r3, #56	@ 0x38
 8006c38:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f7fe fade 	bl	80051fe <ld_dword>
 8006c42:	4602      	mov	r2, r0
 8006c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c46:	615a      	str	r2, [r3, #20]
=======
 8005e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e58:	f04f 32ff 	mov.w	r2, #4294967295
 8005e5c:	619a      	str	r2, [r3, #24]
 8005e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e60:	699a      	ldr	r2, [r3, #24]
 8005e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e64:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8005e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e68:	2280      	movs	r2, #128	@ 0x80
 8005e6a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8005e6c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005e70:	2b03      	cmp	r3, #3
 8005e72:	d149      	bne.n	8005f08 <find_volume+0x4d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8005e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e76:	3338      	adds	r3, #56	@ 0x38
 8005e78:	3330      	adds	r3, #48	@ 0x30
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f7fe fb06 	bl	800448c <ld_word>
 8005e80:	4603      	mov	r3, r0
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d140      	bne.n	8005f08 <find_volume+0x4d8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8005e86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e88:	3301      	adds	r3, #1
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005e8e:	f7fe fddf 	bl	8004a50 <move_window>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d137      	bne.n	8005f08 <find_volume+0x4d8>
		{
			fs->fsi_flag = 0;
 8005e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8005e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ea0:	3338      	adds	r3, #56	@ 0x38
 8005ea2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7fe faf0 	bl	800448c <ld_word>
 8005eac:	4603      	mov	r3, r0
 8005eae:	461a      	mov	r2, r3
 8005eb0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d127      	bne.n	8005f08 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8005eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eba:	3338      	adds	r3, #56	@ 0x38
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7fe fafe 	bl	80044be <ld_dword>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	4a1b      	ldr	r2, [pc, #108]	@ (8005f34 <find_volume+0x504>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d11e      	bne.n	8005f08 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8005eca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ecc:	3338      	adds	r3, #56	@ 0x38
 8005ece:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f7fe faf3 	bl	80044be <ld_dword>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	4a17      	ldr	r2, [pc, #92]	@ (8005f38 <find_volume+0x508>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d113      	bne.n	8005f08 <find_volume+0x4d8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8005ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee2:	3338      	adds	r3, #56	@ 0x38
 8005ee4:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f7fe fae8 	bl	80044be <ld_dword>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ef2:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8005ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ef6:	3338      	adds	r3, #56	@ 0x38
 8005ef8:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8005efc:	4618      	mov	r0, r3
 8005efe:	f7fe fade 	bl	80044be <ld_dword>
 8005f02:	4602      	mov	r2, r0
 8005f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f06:	615a      	str	r2, [r3, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
<<<<<<< HEAD
 8006c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c4a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8006c4e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8006c50:	4b0a      	ldr	r3, [pc, #40]	@ (8006c7c <find_volume+0x50c>)
 8006c52:	881b      	ldrh	r3, [r3, #0]
 8006c54:	3301      	adds	r3, #1
 8006c56:	b29a      	uxth	r2, r3
 8006c58:	4b08      	ldr	r3, [pc, #32]	@ (8006c7c <find_volume+0x50c>)
 8006c5a:	801a      	strh	r2, [r3, #0]
 8006c5c:	4b07      	ldr	r3, [pc, #28]	@ (8006c7c <find_volume+0x50c>)
 8006c5e:	881a      	ldrh	r2, [r3, #0]
 8006c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c62:	80da      	strh	r2, [r3, #6]
=======
 8005f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f0a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8005f0e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8005f10:	4b0a      	ldr	r3, [pc, #40]	@ (8005f3c <find_volume+0x50c>)
 8005f12:	881b      	ldrh	r3, [r3, #0]
 8005f14:	3301      	adds	r3, #1
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	4b08      	ldr	r3, [pc, #32]	@ (8005f3c <find_volume+0x50c>)
 8005f1a:	801a      	strh	r2, [r3, #0]
 8005f1c:	4b07      	ldr	r3, [pc, #28]	@ (8005f3c <find_volume+0x50c>)
 8005f1e:	881a      	ldrh	r2, [r3, #0]
 8005f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f22:	80da      	strh	r2, [r3, #6]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
<<<<<<< HEAD
 8006c64:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006c66:	f7fe fd2b 	bl	80056c0 <clear_lock>
#endif
	return FR_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3758      	adds	r7, #88	@ 0x58
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	41615252 	.word	0x41615252
 8006c78:	61417272 	.word	0x61417272
 8006c7c:	20001e18 	.word	0x20001e18

08006c80 <validate>:
=======
 8005f24:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005f26:	f7fe fd2b 	bl	8004980 <clear_lock>
#endif
	return FR_OK;
 8005f2a:	2300      	movs	r3, #0
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3758      	adds	r7, #88	@ 0x58
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}
 8005f34:	41615252 	.word	0x41615252
 8005f38:	61417272 	.word	0x61417272
 8005f3c:	20001df4 	.word	0x20001df4

08005f40 <validate>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
<<<<<<< HEAD
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b084      	sub	sp, #16
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8006c8a:	2309      	movs	r3, #9
 8006c8c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d02e      	beq.n	8006cf2 <validate+0x72>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d02a      	beq.n	8006cf2 <validate+0x72>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	781b      	ldrb	r3, [r3, #0]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d025      	beq.n	8006cf2 <validate+0x72>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	889a      	ldrh	r2, [r3, #4]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	88db      	ldrh	r3, [r3, #6]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d11e      	bne.n	8006cf2 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f7fe fb88 	bl	80053ce <lock_fs>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d014      	beq.n	8006cee <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	785b      	ldrb	r3, [r3, #1]
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f7fe f9e0 	bl	8005090 <disk_status>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	f003 0301 	and.w	r3, r3, #1
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d102      	bne.n	8006ce0 <validate+0x60>
				res = FR_OK;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	73fb      	strb	r3, [r7, #15]
 8006cde:	e008      	b.n	8006cf2 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	2100      	movs	r1, #0
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f7fe fb87 	bl	80053fa <unlock_fs>
 8006cec:	e001      	b.n	8006cf2 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8006cee:	230f      	movs	r3, #15
 8006cf0:	73fb      	strb	r3, [r7, #15]
=======
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b084      	sub	sp, #16
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8005f4a:	2309      	movs	r3, #9
 8005f4c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d02e      	beq.n	8005fb2 <validate+0x72>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d02a      	beq.n	8005fb2 <validate+0x72>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	781b      	ldrb	r3, [r3, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d025      	beq.n	8005fb2 <validate+0x72>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	889a      	ldrh	r2, [r3, #4]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	88db      	ldrh	r3, [r3, #6]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d11e      	bne.n	8005fb2 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f7fe fb88 	bl	800468e <lock_fs>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d014      	beq.n	8005fae <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	785b      	ldrb	r3, [r3, #1]
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f7fe f9e0 	bl	8004350 <disk_status>
 8005f90:	4603      	mov	r3, r0
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d102      	bne.n	8005fa0 <validate+0x60>
				res = FR_OK;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	73fb      	strb	r3, [r7, #15]
 8005f9e:	e008      	b.n	8005fb2 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	2100      	movs	r1, #0
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f7fe fb87 	bl	80046ba <unlock_fs>
 8005fac:	e001      	b.n	8005fb2 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8005fae:	230f      	movs	r3, #15
 8005fb0:	73fb      	strb	r3, [r7, #15]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
<<<<<<< HEAD
 8006cf2:	7bfb      	ldrb	r3, [r7, #15]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d102      	bne.n	8006cfe <validate+0x7e>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	e000      	b.n	8006d00 <validate+0x80>
 8006cfe:	2300      	movs	r3, #0
 8006d00:	683a      	ldr	r2, [r7, #0]
 8006d02:	6013      	str	r3, [r2, #0]
	return res;
 8006d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3710      	adds	r7, #16
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}

08006d0e <f_open>:
=======
 8005fb2:	7bfb      	ldrb	r3, [r7, #15]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d102      	bne.n	8005fbe <validate+0x7e>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	e000      	b.n	8005fc0 <validate+0x80>
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	683a      	ldr	r2, [r7, #0]
 8005fc2:	6013      	str	r3, [r2, #0]
	return res;
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3710      	adds	r7, #16
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}

08005fce <f_open>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
<<<<<<< HEAD
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b098      	sub	sp, #96	@ 0x60
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	60f8      	str	r0, [r7, #12]
 8006d16:	60b9      	str	r1, [r7, #8]
 8006d18:	4613      	mov	r3, r2
 8006d1a:	71fb      	strb	r3, [r7, #7]
=======
 8005fce:	b580      	push	{r7, lr}
 8005fd0:	b098      	sub	sp, #96	@ 0x60
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	60f8      	str	r0, [r7, #12]
 8005fd6:	60b9      	str	r1, [r7, #8]
 8005fd8:	4613      	mov	r3, r2
 8005fda:	71fb      	strb	r3, [r7, #7]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
<<<<<<< HEAD
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d101      	bne.n	8006d26 <f_open+0x18>
 8006d22:	2309      	movs	r3, #9
 8006d24:	e1be      	b.n	80070a4 <f_open+0x396>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8006d26:	79fb      	ldrb	r3, [r7, #7]
 8006d28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d2c:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8006d2e:	79fa      	ldrb	r2, [r7, #7]
 8006d30:	f107 0110 	add.w	r1, r7, #16
 8006d34:	f107 0308 	add.w	r3, r7, #8
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f7ff fd19 	bl	8006770 <find_volume>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8006d44:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	f040 819b 	bne.w	8007084 <f_open+0x376>
		dj.obj.fs = fs;
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8006d52:	68ba      	ldr	r2, [r7, #8]
 8006d54:	f107 0314 	add.w	r3, r7, #20
 8006d58:	4611      	mov	r1, r2
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f7ff fbf8 	bl	8006550 <follow_path>
 8006d60:	4603      	mov	r3, r0
 8006d62:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8006d66:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d118      	bne.n	8006da0 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8006d6e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006d72:	b25b      	sxtb	r3, r3
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	da03      	bge.n	8006d80 <f_open+0x72>
				res = FR_INVALID_NAME;
 8006d78:	2306      	movs	r3, #6
 8006d7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006d7e:	e00f      	b.n	8006da0 <f_open+0x92>
=======
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <f_open+0x18>
 8005fe2:	2309      	movs	r3, #9
 8005fe4:	e1be      	b.n	8006364 <f_open+0x396>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8005fe6:	79fb      	ldrb	r3, [r7, #7]
 8005fe8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005fec:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8005fee:	79fa      	ldrb	r2, [r7, #7]
 8005ff0:	f107 0110 	add.w	r1, r7, #16
 8005ff4:	f107 0308 	add.w	r3, r7, #8
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f7ff fd19 	bl	8005a30 <find_volume>
 8005ffe:	4603      	mov	r3, r0
 8006000:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8006004:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006008:	2b00      	cmp	r3, #0
 800600a:	f040 819b 	bne.w	8006344 <f_open+0x376>
		dj.obj.fs = fs;
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8006012:	68ba      	ldr	r2, [r7, #8]
 8006014:	f107 0314 	add.w	r3, r7, #20
 8006018:	4611      	mov	r1, r2
 800601a:	4618      	mov	r0, r3
 800601c:	f7ff fbf8 	bl	8005810 <follow_path>
 8006020:	4603      	mov	r3, r0
 8006022:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8006026:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800602a:	2b00      	cmp	r3, #0
 800602c:	d118      	bne.n	8006060 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800602e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006032:	b25b      	sxtb	r3, r3
 8006034:	2b00      	cmp	r3, #0
 8006036:	da03      	bge.n	8006040 <f_open+0x72>
				res = FR_INVALID_NAME;
 8006038:	2306      	movs	r3, #6
 800603a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800603e:	e00f      	b.n	8006060 <f_open+0x92>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
<<<<<<< HEAD
 8006d80:	79fb      	ldrb	r3, [r7, #7]
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	bf8c      	ite	hi
 8006d86:	2301      	movhi	r3, #1
 8006d88:	2300      	movls	r3, #0
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	f107 0314 	add.w	r3, r7, #20
 8006d92:	4611      	mov	r1, r2
 8006d94:	4618      	mov	r0, r3
 8006d96:	f7fe fb4b 	bl	8005430 <chk_lock>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
=======
 8006040:	79fb      	ldrb	r3, [r7, #7]
 8006042:	2b01      	cmp	r3, #1
 8006044:	bf8c      	ite	hi
 8006046:	2301      	movhi	r3, #1
 8006048:	2300      	movls	r3, #0
 800604a:	b2db      	uxtb	r3, r3
 800604c:	461a      	mov	r2, r3
 800604e:	f107 0314 	add.w	r3, r7, #20
 8006052:	4611      	mov	r1, r2
 8006054:	4618      	mov	r0, r3
 8006056:	f7fe fb4b 	bl	80046f0 <chk_lock>
 800605a:	4603      	mov	r3, r0
 800605c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
<<<<<<< HEAD
 8006da0:	79fb      	ldrb	r3, [r7, #7]
 8006da2:	f003 031c 	and.w	r3, r3, #28
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d07f      	beq.n	8006eaa <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8006daa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d017      	beq.n	8006de2 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8006db2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006db6:	2b04      	cmp	r3, #4
 8006db8:	d10e      	bne.n	8006dd8 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006dba:	f7fe fb95 	bl	80054e8 <enq_lock>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d006      	beq.n	8006dd2 <f_open+0xc4>
 8006dc4:	f107 0314 	add.w	r3, r7, #20
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f7ff fafa 	bl	80063c2 <dir_register>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	e000      	b.n	8006dd4 <f_open+0xc6>
 8006dd2:	2312      	movs	r3, #18
 8006dd4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
=======
 8006060:	79fb      	ldrb	r3, [r7, #7]
 8006062:	f003 031c 	and.w	r3, r3, #28
 8006066:	2b00      	cmp	r3, #0
 8006068:	d07f      	beq.n	800616a <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800606a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800606e:	2b00      	cmp	r3, #0
 8006070:	d017      	beq.n	80060a2 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8006072:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006076:	2b04      	cmp	r3, #4
 8006078:	d10e      	bne.n	8006098 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800607a:	f7fe fb95 	bl	80047a8 <enq_lock>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d006      	beq.n	8006092 <f_open+0xc4>
 8006084:	f107 0314 	add.w	r3, r7, #20
 8006088:	4618      	mov	r0, r3
 800608a:	f7ff fafa 	bl	8005682 <dir_register>
 800608e:	4603      	mov	r3, r0
 8006090:	e000      	b.n	8006094 <f_open+0xc6>
 8006092:	2312      	movs	r3, #18
 8006094:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
<<<<<<< HEAD
 8006dd8:	79fb      	ldrb	r3, [r7, #7]
 8006dda:	f043 0308 	orr.w	r3, r3, #8
 8006dde:	71fb      	strb	r3, [r7, #7]
 8006de0:	e010      	b.n	8006e04 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8006de2:	7ebb      	ldrb	r3, [r7, #26]
 8006de4:	f003 0311 	and.w	r3, r3, #17
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d003      	beq.n	8006df4 <f_open+0xe6>
					res = FR_DENIED;
 8006dec:	2307      	movs	r3, #7
 8006dee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006df2:	e007      	b.n	8006e04 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8006df4:	79fb      	ldrb	r3, [r7, #7]
 8006df6:	f003 0304 	and.w	r3, r3, #4
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d002      	beq.n	8006e04 <f_open+0xf6>
 8006dfe:	2308      	movs	r3, #8
 8006e00:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8006e04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d168      	bne.n	8006ede <f_open+0x1d0>
 8006e0c:	79fb      	ldrb	r3, [r7, #7]
 8006e0e:	f003 0308 	and.w	r3, r3, #8
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d063      	beq.n	8006ede <f_open+0x1d0>
				dw = GET_FATTIME();
 8006e16:	f7fe f8db 	bl	8004fd0 <get_fattime>
 8006e1a:	6538      	str	r0, [r7, #80]	@ 0x50
=======
 8006098:	79fb      	ldrb	r3, [r7, #7]
 800609a:	f043 0308 	orr.w	r3, r3, #8
 800609e:	71fb      	strb	r3, [r7, #7]
 80060a0:	e010      	b.n	80060c4 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80060a2:	7ebb      	ldrb	r3, [r7, #26]
 80060a4:	f003 0311 	and.w	r3, r3, #17
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d003      	beq.n	80060b4 <f_open+0xe6>
					res = FR_DENIED;
 80060ac:	2307      	movs	r3, #7
 80060ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80060b2:	e007      	b.n	80060c4 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80060b4:	79fb      	ldrb	r3, [r7, #7]
 80060b6:	f003 0304 	and.w	r3, r3, #4
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d002      	beq.n	80060c4 <f_open+0xf6>
 80060be:	2308      	movs	r3, #8
 80060c0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80060c4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d168      	bne.n	800619e <f_open+0x1d0>
 80060cc:	79fb      	ldrb	r3, [r7, #7]
 80060ce:	f003 0308 	and.w	r3, r3, #8
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d063      	beq.n	800619e <f_open+0x1d0>
				dw = GET_FATTIME();
 80060d6:	f7fe f8db 	bl	8004290 <get_fattime>
 80060da:	6538      	str	r0, [r7, #80]	@ 0x50
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
<<<<<<< HEAD
 8006e1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e1e:	330e      	adds	r3, #14
 8006e20:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7fe fa29 	bl	800527a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8006e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e2a:	3316      	adds	r3, #22
 8006e2c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7fe fa23 	bl	800527a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8006e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e36:	330b      	adds	r3, #11
 8006e38:	2220      	movs	r2, #32
 8006e3a:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e40:	4611      	mov	r1, r2
 8006e42:	4618      	mov	r0, r3
 8006e44:	f7ff fa29 	bl	800629a <ld_clust>
 8006e48:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006e4e:	2200      	movs	r2, #0
 8006e50:	4618      	mov	r0, r3
 8006e52:	f7ff fa41 	bl	80062d8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8006e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e58:	331c      	adds	r3, #28
 8006e5a:	2100      	movs	r1, #0
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f7fe fa0c 	bl	800527a <st_dword>
					fs->wflag = 1;
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	2201      	movs	r2, #1
 8006e66:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8006e68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d037      	beq.n	8006ede <f_open+0x1d0>
						dw = fs->winsect;
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e72:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8006e74:	f107 0314 	add.w	r3, r7, #20
 8006e78:	2200      	movs	r2, #0
 8006e7a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f7fe ff31 	bl	8005ce4 <remove_chain>
 8006e82:	4603      	mov	r3, r0
 8006e84:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8006e88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d126      	bne.n	8006ede <f_open+0x1d0>
							res = move_window(fs, dw);
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006e94:	4618      	mov	r0, r3
 8006e96:	f7fe fc7b 	bl	8005790 <move_window>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ea4:	3a01      	subs	r2, #1
 8006ea6:	615a      	str	r2, [r3, #20]
 8006ea8:	e019      	b.n	8006ede <f_open+0x1d0>
=======
 80060dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060de:	330e      	adds	r3, #14
 80060e0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7fe fa29 	bl	800453a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80060e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060ea:	3316      	adds	r3, #22
 80060ec:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80060ee:	4618      	mov	r0, r3
 80060f0:	f7fe fa23 	bl	800453a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80060f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f6:	330b      	adds	r3, #11
 80060f8:	2220      	movs	r2, #32
 80060fa:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006100:	4611      	mov	r1, r2
 8006102:	4618      	mov	r0, r3
 8006104:	f7ff fa29 	bl	800555a <ld_clust>
 8006108:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800610e:	2200      	movs	r2, #0
 8006110:	4618      	mov	r0, r3
 8006112:	f7ff fa41 	bl	8005598 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8006116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006118:	331c      	adds	r3, #28
 800611a:	2100      	movs	r1, #0
 800611c:	4618      	mov	r0, r3
 800611e:	f7fe fa0c 	bl	800453a <st_dword>
					fs->wflag = 1;
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	2201      	movs	r2, #1
 8006126:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8006128:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800612a:	2b00      	cmp	r3, #0
 800612c:	d037      	beq.n	800619e <f_open+0x1d0>
						dw = fs->winsect;
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006132:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8006134:	f107 0314 	add.w	r3, r7, #20
 8006138:	2200      	movs	r2, #0
 800613a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800613c:	4618      	mov	r0, r3
 800613e:	f7fe ff31 	bl	8004fa4 <remove_chain>
 8006142:	4603      	mov	r3, r0
 8006144:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8006148:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800614c:	2b00      	cmp	r3, #0
 800614e:	d126      	bne.n	800619e <f_open+0x1d0>
							res = move_window(fs, dw);
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006154:	4618      	mov	r0, r3
 8006156:	f7fe fc7b 	bl	8004a50 <move_window>
 800615a:	4603      	mov	r3, r0
 800615c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006164:	3a01      	subs	r2, #1
 8006166:	615a      	str	r2, [r3, #20]
 8006168:	e019      	b.n	800619e <f_open+0x1d0>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
<<<<<<< HEAD
 8006eaa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d115      	bne.n	8006ede <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8006eb2:	7ebb      	ldrb	r3, [r7, #26]
 8006eb4:	f003 0310 	and.w	r3, r3, #16
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d003      	beq.n	8006ec4 <f_open+0x1b6>
					res = FR_NO_FILE;
 8006ebc:	2304      	movs	r3, #4
 8006ebe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006ec2:	e00c      	b.n	8006ede <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8006ec4:	79fb      	ldrb	r3, [r7, #7]
 8006ec6:	f003 0302 	and.w	r3, r3, #2
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d007      	beq.n	8006ede <f_open+0x1d0>
 8006ece:	7ebb      	ldrb	r3, [r7, #26]
 8006ed0:	f003 0301 	and.w	r3, r3, #1
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d002      	beq.n	8006ede <f_open+0x1d0>
						res = FR_DENIED;
 8006ed8:	2307      	movs	r3, #7
 8006eda:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
=======
 800616a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800616e:	2b00      	cmp	r3, #0
 8006170:	d115      	bne.n	800619e <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8006172:	7ebb      	ldrb	r3, [r7, #26]
 8006174:	f003 0310 	and.w	r3, r3, #16
 8006178:	2b00      	cmp	r3, #0
 800617a:	d003      	beq.n	8006184 <f_open+0x1b6>
					res = FR_NO_FILE;
 800617c:	2304      	movs	r3, #4
 800617e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006182:	e00c      	b.n	800619e <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8006184:	79fb      	ldrb	r3, [r7, #7]
 8006186:	f003 0302 	and.w	r3, r3, #2
 800618a:	2b00      	cmp	r3, #0
 800618c:	d007      	beq.n	800619e <f_open+0x1d0>
 800618e:	7ebb      	ldrb	r3, [r7, #26]
 8006190:	f003 0301 	and.w	r3, r3, #1
 8006194:	2b00      	cmp	r3, #0
 8006196:	d002      	beq.n	800619e <f_open+0x1d0>
						res = FR_DENIED;
 8006198:	2307      	movs	r3, #7
 800619a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					}
				}
			}
		}
		if (res == FR_OK) {
<<<<<<< HEAD
 8006ede:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d126      	bne.n	8006f34 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8006ee6:	79fb      	ldrb	r3, [r7, #7]
 8006ee8:	f003 0308 	and.w	r3, r3, #8
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d003      	beq.n	8006ef8 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8006ef0:	79fb      	ldrb	r3, [r7, #7]
 8006ef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ef6:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8006f00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006f06:	79fb      	ldrb	r3, [r7, #7]
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	bf8c      	ite	hi
 8006f0c:	2301      	movhi	r3, #1
 8006f0e:	2300      	movls	r3, #0
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	461a      	mov	r2, r3
 8006f14:	f107 0314 	add.w	r3, r7, #20
 8006f18:	4611      	mov	r1, r2
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f7fe fb06 	bl	800552c <inc_lock>
 8006f20:	4602      	mov	r2, r0
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d102      	bne.n	8006f34 <f_open+0x226>
 8006f2e:	2302      	movs	r3, #2
 8006f30:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
=======
 800619e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d126      	bne.n	80061f4 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80061a6:	79fb      	ldrb	r3, [r7, #7]
 80061a8:	f003 0308 	and.w	r3, r3, #8
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d003      	beq.n	80061b8 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 80061b0:	79fb      	ldrb	r3, [r7, #7]
 80061b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061b6:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 80061c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80061c6:	79fb      	ldrb	r3, [r7, #7]
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	bf8c      	ite	hi
 80061cc:	2301      	movhi	r3, #1
 80061ce:	2300      	movls	r3, #0
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	461a      	mov	r2, r3
 80061d4:	f107 0314 	add.w	r3, r7, #20
 80061d8:	4611      	mov	r1, r2
 80061da:	4618      	mov	r0, r3
 80061dc:	f7fe fb06 	bl	80047ec <inc_lock>
 80061e0:	4602      	mov	r2, r0
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d102      	bne.n	80061f4 <f_open+0x226>
 80061ee:	2302      	movs	r3, #2
 80061f0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				}
			}
		}
#endif

		if (res == FR_OK) {
<<<<<<< HEAD
 8006f34:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	f040 80a3 	bne.w	8007084 <f_open+0x376>
=======
 80061f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	f040 80a3 	bne.w	8006344 <f_open+0x376>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
<<<<<<< HEAD
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f42:	4611      	mov	r1, r2
 8006f44:	4618      	mov	r0, r3
 8006f46:	f7ff f9a8 	bl	800629a <ld_clust>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8006f50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f52:	331c      	adds	r3, #28
 8006f54:	4618      	mov	r0, r3
 8006f56:	f7fe f952 	bl	80051fe <ld_dword>
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2200      	movs	r2, #0
 8006f64:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8006f66:	693a      	ldr	r2, [r7, #16]
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	88da      	ldrh	r2, [r3, #6]
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	79fa      	ldrb	r2, [r7, #7]
 8006f78:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2200      	movs	r2, #0
 8006f84:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	3330      	adds	r3, #48	@ 0x30
 8006f90:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006f94:	2100      	movs	r1, #0
 8006f96:	4618      	mov	r0, r3
 8006f98:	f7fe f9bc 	bl	8005314 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8006f9c:	79fb      	ldrb	r3, [r7, #7]
 8006f9e:	f003 0320 	and.w	r3, r3, #32
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d06e      	beq.n	8007084 <f_open+0x376>
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d06a      	beq.n	8007084 <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	68da      	ldr	r2, [r3, #12]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	895b      	ldrh	r3, [r3, #10]
 8006fba:	461a      	mov	r2, r3
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	899b      	ldrh	r3, [r3, #12]
 8006fc0:	fb02 f303 	mul.w	r3, r2, r3
 8006fc4:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	657b      	str	r3, [r7, #84]	@ 0x54
 8006fd2:	e016      	b.n	8007002 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f7fe fc96 	bl	800590a <get_fat>
 8006fde:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8006fe0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d802      	bhi.n	8006fec <f_open+0x2de>
 8006fe6:	2302      	movs	r3, #2
 8006fe8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8006fec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff2:	d102      	bne.n	8006ffa <f_open+0x2ec>
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006ffa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006ffc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ffe:	1ad3      	subs	r3, r2, r3
 8007000:	657b      	str	r3, [r7, #84]	@ 0x54
 8007002:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007006:	2b00      	cmp	r3, #0
 8007008:	d103      	bne.n	8007012 <f_open+0x304>
 800700a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800700c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800700e:	429a      	cmp	r2, r3
 8007010:	d8e0      	bhi.n	8006fd4 <f_open+0x2c6>
				}
				fp->clust = clst;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007016:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007018:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800701c:	2b00      	cmp	r3, #0
 800701e:	d131      	bne.n	8007084 <f_open+0x376>
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	899b      	ldrh	r3, [r3, #12]
 8007024:	461a      	mov	r2, r3
 8007026:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007028:	fbb3 f1f2 	udiv	r1, r3, r2
 800702c:	fb01 f202 	mul.w	r2, r1, r2
 8007030:	1a9b      	subs	r3, r3, r2
 8007032:	2b00      	cmp	r3, #0
 8007034:	d026      	beq.n	8007084 <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800703a:	4618      	mov	r0, r3
 800703c:	f7fe fc46 	bl	80058cc <clust2sect>
 8007040:	6478      	str	r0, [r7, #68]	@ 0x44
 8007042:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007044:	2b00      	cmp	r3, #0
 8007046:	d103      	bne.n	8007050 <f_open+0x342>
						res = FR_INT_ERR;
 8007048:	2302      	movs	r3, #2
 800704a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800704e:	e019      	b.n	8007084 <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	899b      	ldrh	r3, [r3, #12]
 8007054:	461a      	mov	r2, r3
 8007056:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007058:	fbb3 f2f2 	udiv	r2, r3, r2
 800705c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800705e:	441a      	add	r2, r3
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	7858      	ldrb	r0, [r3, #1]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	6a1a      	ldr	r2, [r3, #32]
 8007072:	2301      	movs	r3, #1
 8007074:	f7fe f84c 	bl	8005110 <disk_read>
 8007078:	4603      	mov	r3, r0
 800707a:	2b00      	cmp	r3, #0
 800707c:	d002      	beq.n	8007084 <f_open+0x376>
 800707e:	2301      	movs	r3, #1
 8007080:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
=======
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006202:	4611      	mov	r1, r2
 8006204:	4618      	mov	r0, r3
 8006206:	f7ff f9a8 	bl	800555a <ld_clust>
 800620a:	4602      	mov	r2, r0
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8006210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006212:	331c      	adds	r3, #28
 8006214:	4618      	mov	r0, r3
 8006216:	f7fe f952 	bl	80044be <ld_dword>
 800621a:	4602      	mov	r2, r0
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2200      	movs	r2, #0
 8006224:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	88da      	ldrh	r2, [r3, #6]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	79fa      	ldrb	r2, [r7, #7]
 8006238:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2200      	movs	r2, #0
 8006244:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2200      	movs	r2, #0
 800624a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	3330      	adds	r3, #48	@ 0x30
 8006250:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006254:	2100      	movs	r1, #0
 8006256:	4618      	mov	r0, r3
 8006258:	f7fe f9bc 	bl	80045d4 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800625c:	79fb      	ldrb	r3, [r7, #7]
 800625e:	f003 0320 	and.w	r3, r3, #32
 8006262:	2b00      	cmp	r3, #0
 8006264:	d06e      	beq.n	8006344 <f_open+0x376>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d06a      	beq.n	8006344 <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	68da      	ldr	r2, [r3, #12]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	895b      	ldrh	r3, [r3, #10]
 800627a:	461a      	mov	r2, r3
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	899b      	ldrh	r3, [r3, #12]
 8006280:	fb02 f303 	mul.w	r3, r2, r3
 8006284:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	657b      	str	r3, [r7, #84]	@ 0x54
 8006292:	e016      	b.n	80062c2 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006298:	4618      	mov	r0, r3
 800629a:	f7fe fc96 	bl	8004bca <get_fat>
 800629e:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80062a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d802      	bhi.n	80062ac <f_open+0x2de>
 80062a6:	2302      	movs	r3, #2
 80062a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80062ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80062ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062b2:	d102      	bne.n	80062ba <f_open+0x2ec>
 80062b4:	2301      	movs	r3, #1
 80062b6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80062ba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80062bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062be:	1ad3      	subs	r3, r2, r3
 80062c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80062c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d103      	bne.n	80062d2 <f_open+0x304>
 80062ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80062cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062ce:	429a      	cmp	r2, r3
 80062d0:	d8e0      	bhi.n	8006294 <f_open+0x2c6>
				}
				fp->clust = clst;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80062d6:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80062d8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d131      	bne.n	8006344 <f_open+0x376>
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	899b      	ldrh	r3, [r3, #12]
 80062e4:	461a      	mov	r2, r3
 80062e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80062e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80062ec:	fb01 f202 	mul.w	r2, r1, r2
 80062f0:	1a9b      	subs	r3, r3, r2
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d026      	beq.n	8006344 <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80062fa:	4618      	mov	r0, r3
 80062fc:	f7fe fc46 	bl	8004b8c <clust2sect>
 8006300:	6478      	str	r0, [r7, #68]	@ 0x44
 8006302:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006304:	2b00      	cmp	r3, #0
 8006306:	d103      	bne.n	8006310 <f_open+0x342>
						res = FR_INT_ERR;
 8006308:	2302      	movs	r3, #2
 800630a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800630e:	e019      	b.n	8006344 <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	899b      	ldrh	r3, [r3, #12]
 8006314:	461a      	mov	r2, r3
 8006316:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006318:	fbb3 f2f2 	udiv	r2, r3, r2
 800631c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800631e:	441a      	add	r2, r3
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	7858      	ldrb	r0, [r3, #1]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	6a1a      	ldr	r2, [r3, #32]
 8006332:	2301      	movs	r3, #1
 8006334:	f7fe f84c 	bl	80043d0 <disk_read>
 8006338:	4603      	mov	r3, r0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d002      	beq.n	8006344 <f_open+0x376>
 800633e:	2301      	movs	r3, #1
 8006340:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
<<<<<<< HEAD
 8007084:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007088:	2b00      	cmp	r3, #0
 800708a:	d002      	beq.n	8007092 <f_open+0x384>
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2200      	movs	r2, #0
 8007090:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8007098:	4611      	mov	r1, r2
 800709a:	4618      	mov	r0, r3
 800709c:	f7fe f9ad 	bl	80053fa <unlock_fs>
 80070a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3760      	adds	r7, #96	@ 0x60
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <f_write>:
=======
 8006344:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006348:	2b00      	cmp	r3, #0
 800634a:	d002      	beq.n	8006352 <f_open+0x384>
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8006358:	4611      	mov	r1, r2
 800635a:	4618      	mov	r0, r3
 800635c:	f7fe f9ad 	bl	80046ba <unlock_fs>
 8006360:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8006364:	4618      	mov	r0, r3
 8006366:	3760      	adds	r7, #96	@ 0x60
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <f_write>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
<<<<<<< HEAD
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b08c      	sub	sp, #48	@ 0x30
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	607a      	str	r2, [r7, #4]
 80070b8:	603b      	str	r3, [r7, #0]
=======
 800636c:	b580      	push	{r7, lr}
 800636e:	b08c      	sub	sp, #48	@ 0x30
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	607a      	str	r2, [r7, #4]
 8006378:	603b      	str	r3, [r7, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
<<<<<<< HEAD
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	2200      	movs	r2, #0
 80070c2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f107 0210 	add.w	r2, r7, #16
 80070ca:	4611      	mov	r1, r2
 80070cc:	4618      	mov	r0, r3
 80070ce:	f7ff fdd7 	bl	8006c80 <validate>
 80070d2:	4603      	mov	r3, r0
 80070d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80070d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d107      	bne.n	80070f0 <f_write+0x44>
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	7d5b      	ldrb	r3, [r3, #21]
 80070e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80070e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d009      	beq.n	8007104 <f_write+0x58>
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80070f6:	4611      	mov	r1, r2
 80070f8:	4618      	mov	r0, r3
 80070fa:	f7fe f97e 	bl	80053fa <unlock_fs>
 80070fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007102:	e192      	b.n	800742a <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	7d1b      	ldrb	r3, [r3, #20]
 8007108:	f003 0302 	and.w	r3, r3, #2
 800710c:	2b00      	cmp	r3, #0
 800710e:	d106      	bne.n	800711e <f_write+0x72>
 8007110:	693b      	ldr	r3, [r7, #16]
 8007112:	2107      	movs	r1, #7
 8007114:	4618      	mov	r0, r3
 8007116:	f7fe f970 	bl	80053fa <unlock_fs>
 800711a:	2307      	movs	r3, #7
 800711c:	e185      	b.n	800742a <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	699a      	ldr	r2, [r3, #24]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	441a      	add	r2, r3
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	699b      	ldr	r3, [r3, #24]
 800712a:	429a      	cmp	r2, r3
 800712c:	f080 816a 	bcs.w	8007404 <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	699b      	ldr	r3, [r3, #24]
 8007134:	43db      	mvns	r3, r3
 8007136:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8007138:	e164      	b.n	8007404 <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	699b      	ldr	r3, [r3, #24]
 800713e:	693a      	ldr	r2, [r7, #16]
 8007140:	8992      	ldrh	r2, [r2, #12]
 8007142:	fbb3 f1f2 	udiv	r1, r3, r2
 8007146:	fb01 f202 	mul.w	r2, r1, r2
 800714a:	1a9b      	subs	r3, r3, r2
 800714c:	2b00      	cmp	r3, #0
 800714e:	f040 810f 	bne.w	8007370 <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	699b      	ldr	r3, [r3, #24]
 8007156:	693a      	ldr	r2, [r7, #16]
 8007158:	8992      	ldrh	r2, [r2, #12]
 800715a:	fbb3 f3f2 	udiv	r3, r3, r2
 800715e:	693a      	ldr	r2, [r7, #16]
 8007160:	8952      	ldrh	r2, [r2, #10]
 8007162:	3a01      	subs	r2, #1
 8007164:	4013      	ands	r3, r2
 8007166:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8007168:	69bb      	ldr	r3, [r7, #24]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d14d      	bne.n	800720a <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d10c      	bne.n	8007190 <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800717c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800717e:	2b00      	cmp	r3, #0
 8007180:	d11a      	bne.n	80071b8 <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2100      	movs	r1, #0
 8007186:	4618      	mov	r0, r3
 8007188:	f7fe fe11 	bl	8005dae <create_chain>
 800718c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800718e:	e013      	b.n	80071b8 <f_write+0x10c>
=======
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	2200      	movs	r2, #0
 8006382:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f107 0210 	add.w	r2, r7, #16
 800638a:	4611      	mov	r1, r2
 800638c:	4618      	mov	r0, r3
 800638e:	f7ff fdd7 	bl	8005f40 <validate>
 8006392:	4603      	mov	r3, r0
 8006394:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8006398:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800639c:	2b00      	cmp	r3, #0
 800639e:	d107      	bne.n	80063b0 <f_write+0x44>
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	7d5b      	ldrb	r3, [r3, #21]
 80063a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80063a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d009      	beq.n	80063c4 <f_write+0x58>
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80063b6:	4611      	mov	r1, r2
 80063b8:	4618      	mov	r0, r3
 80063ba:	f7fe f97e 	bl	80046ba <unlock_fs>
 80063be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80063c2:	e192      	b.n	80066ea <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	7d1b      	ldrb	r3, [r3, #20]
 80063c8:	f003 0302 	and.w	r3, r3, #2
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d106      	bne.n	80063de <f_write+0x72>
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	2107      	movs	r1, #7
 80063d4:	4618      	mov	r0, r3
 80063d6:	f7fe f970 	bl	80046ba <unlock_fs>
 80063da:	2307      	movs	r3, #7
 80063dc:	e185      	b.n	80066ea <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	699a      	ldr	r2, [r3, #24]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	441a      	add	r2, r3
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	699b      	ldr	r3, [r3, #24]
 80063ea:	429a      	cmp	r2, r3
 80063ec:	f080 816a 	bcs.w	80066c4 <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	699b      	ldr	r3, [r3, #24]
 80063f4:	43db      	mvns	r3, r3
 80063f6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80063f8:	e164      	b.n	80066c4 <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	699b      	ldr	r3, [r3, #24]
 80063fe:	693a      	ldr	r2, [r7, #16]
 8006400:	8992      	ldrh	r2, [r2, #12]
 8006402:	fbb3 f1f2 	udiv	r1, r3, r2
 8006406:	fb01 f202 	mul.w	r2, r1, r2
 800640a:	1a9b      	subs	r3, r3, r2
 800640c:	2b00      	cmp	r3, #0
 800640e:	f040 810f 	bne.w	8006630 <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	699b      	ldr	r3, [r3, #24]
 8006416:	693a      	ldr	r2, [r7, #16]
 8006418:	8992      	ldrh	r2, [r2, #12]
 800641a:	fbb3 f3f2 	udiv	r3, r3, r2
 800641e:	693a      	ldr	r2, [r7, #16]
 8006420:	8952      	ldrh	r2, [r2, #10]
 8006422:	3a01      	subs	r2, #1
 8006424:	4013      	ands	r3, r2
 8006426:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8006428:	69bb      	ldr	r3, [r7, #24]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d14d      	bne.n	80064ca <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d10c      	bne.n	8006450 <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800643c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800643e:	2b00      	cmp	r3, #0
 8006440:	d11a      	bne.n	8006478 <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2100      	movs	r1, #0
 8006446:	4618      	mov	r0, r3
 8006448:	f7fe fe11 	bl	800506e <create_chain>
 800644c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800644e:	e013      	b.n	8006478 <f_write+0x10c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
<<<<<<< HEAD
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007194:	2b00      	cmp	r3, #0
 8007196:	d007      	beq.n	80071a8 <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	699b      	ldr	r3, [r3, #24]
 800719c:	4619      	mov	r1, r3
 800719e:	68f8      	ldr	r0, [r7, #12]
 80071a0:	f7fe fe9d 	bl	8005ede <clmt_clust>
 80071a4:	62b8      	str	r0, [r7, #40]	@ 0x28
 80071a6:	e007      	b.n	80071b8 <f_write+0x10c>
=======
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006454:	2b00      	cmp	r3, #0
 8006456:	d007      	beq.n	8006468 <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	699b      	ldr	r3, [r3, #24]
 800645c:	4619      	mov	r1, r3
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f7fe fe9d 	bl	800519e <clmt_clust>
 8006464:	62b8      	str	r0, [r7, #40]	@ 0x28
 8006466:	e007      	b.n	8006478 <f_write+0x10c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
<<<<<<< HEAD
 80071a8:	68fa      	ldr	r2, [r7, #12]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	69db      	ldr	r3, [r3, #28]
 80071ae:	4619      	mov	r1, r3
 80071b0:	4610      	mov	r0, r2
 80071b2:	f7fe fdfc 	bl	8005dae <create_chain>
 80071b6:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80071b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	f000 8127 	beq.w	800740e <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80071c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d109      	bne.n	80071da <f_write+0x12e>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2202      	movs	r2, #2
 80071ca:	755a      	strb	r2, [r3, #21]
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	2102      	movs	r1, #2
 80071d0:	4618      	mov	r0, r3
 80071d2:	f7fe f912 	bl	80053fa <unlock_fs>
 80071d6:	2302      	movs	r3, #2
 80071d8:	e127      	b.n	800742a <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80071da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e0:	d109      	bne.n	80071f6 <f_write+0x14a>
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2201      	movs	r2, #1
 80071e6:	755a      	strb	r2, [r3, #21]
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	2101      	movs	r1, #1
 80071ec:	4618      	mov	r0, r3
 80071ee:	f7fe f904 	bl	80053fa <unlock_fs>
 80071f2:	2301      	movs	r3, #1
 80071f4:	e119      	b.n	800742a <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80071fa:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d102      	bne.n	800720a <f_write+0x15e>
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007208:	609a      	str	r2, [r3, #8]
=======
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	69db      	ldr	r3, [r3, #28]
 800646e:	4619      	mov	r1, r3
 8006470:	4610      	mov	r0, r2
 8006472:	f7fe fdfc 	bl	800506e <create_chain>
 8006476:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8006478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800647a:	2b00      	cmp	r3, #0
 800647c:	f000 8127 	beq.w	80066ce <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8006480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006482:	2b01      	cmp	r3, #1
 8006484:	d109      	bne.n	800649a <f_write+0x12e>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2202      	movs	r2, #2
 800648a:	755a      	strb	r2, [r3, #21]
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	2102      	movs	r1, #2
 8006490:	4618      	mov	r0, r3
 8006492:	f7fe f912 	bl	80046ba <unlock_fs>
 8006496:	2302      	movs	r3, #2
 8006498:	e127      	b.n	80066ea <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800649a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800649c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064a0:	d109      	bne.n	80064b6 <f_write+0x14a>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2201      	movs	r2, #1
 80064a6:	755a      	strb	r2, [r3, #21]
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	2101      	movs	r1, #1
 80064ac:	4618      	mov	r0, r3
 80064ae:	f7fe f904 	bl	80046ba <unlock_fs>
 80064b2:	2301      	movs	r3, #1
 80064b4:	e119      	b.n	80066ea <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064ba:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d102      	bne.n	80064ca <f_write+0x15e>
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064c8:	609a      	str	r2, [r3, #8]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
<<<<<<< HEAD
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	7d1b      	ldrb	r3, [r3, #20]
 800720e:	b25b      	sxtb	r3, r3
 8007210:	2b00      	cmp	r3, #0
 8007212:	da1d      	bge.n	8007250 <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	7858      	ldrb	r0, [r3, #1]
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	6a1a      	ldr	r2, [r3, #32]
 8007222:	2301      	movs	r3, #1
 8007224:	f7fd ff94 	bl	8005150 <disk_write>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d009      	beq.n	8007242 <f_write+0x196>
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2201      	movs	r2, #1
 8007232:	755a      	strb	r2, [r3, #21]
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	2101      	movs	r1, #1
 8007238:	4618      	mov	r0, r3
 800723a:	f7fe f8de 	bl	80053fa <unlock_fs>
 800723e:	2301      	movs	r3, #1
 8007240:	e0f3      	b.n	800742a <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	7d1b      	ldrb	r3, [r3, #20]
 8007246:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800724a:	b2da      	uxtb	r2, r3
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007250:	693a      	ldr	r2, [r7, #16]
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	69db      	ldr	r3, [r3, #28]
 8007256:	4619      	mov	r1, r3
 8007258:	4610      	mov	r0, r2
 800725a:	f7fe fb37 	bl	80058cc <clust2sect>
 800725e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d109      	bne.n	800727a <f_write+0x1ce>
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2202      	movs	r2, #2
 800726a:	755a      	strb	r2, [r3, #21]
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	2102      	movs	r1, #2
 8007270:	4618      	mov	r0, r3
 8007272:	f7fe f8c2 	bl	80053fa <unlock_fs>
 8007276:	2302      	movs	r3, #2
 8007278:	e0d7      	b.n	800742a <f_write+0x37e>
			sect += csect;
 800727a:	697a      	ldr	r2, [r7, #20]
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	4413      	add	r3, r2
 8007280:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	899b      	ldrh	r3, [r3, #12]
 8007286:	461a      	mov	r2, r3
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	fbb3 f3f2 	udiv	r3, r3, r2
 800728e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8007290:	6a3b      	ldr	r3, [r7, #32]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d048      	beq.n	8007328 <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007296:	69ba      	ldr	r2, [r7, #24]
 8007298:	6a3b      	ldr	r3, [r7, #32]
 800729a:	4413      	add	r3, r2
 800729c:	693a      	ldr	r2, [r7, #16]
 800729e:	8952      	ldrh	r2, [r2, #10]
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d905      	bls.n	80072b0 <f_write+0x204>
					cc = fs->csize - csect;
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	895b      	ldrh	r3, [r3, #10]
 80072a8:	461a      	mov	r2, r3
 80072aa:	69bb      	ldr	r3, [r7, #24]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	7858      	ldrb	r0, [r3, #1]
 80072b4:	6a3b      	ldr	r3, [r7, #32]
 80072b6:	697a      	ldr	r2, [r7, #20]
 80072b8:	69f9      	ldr	r1, [r7, #28]
 80072ba:	f7fd ff49 	bl	8005150 <disk_write>
 80072be:	4603      	mov	r3, r0
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d009      	beq.n	80072d8 <f_write+0x22c>
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2201      	movs	r2, #1
 80072c8:	755a      	strb	r2, [r3, #21]
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	2101      	movs	r1, #1
 80072ce:	4618      	mov	r0, r3
 80072d0:	f7fe f893 	bl	80053fa <unlock_fs>
 80072d4:	2301      	movs	r3, #1
 80072d6:	e0a8      	b.n	800742a <f_write+0x37e>
=======
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	7d1b      	ldrb	r3, [r3, #20]
 80064ce:	b25b      	sxtb	r3, r3
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	da1d      	bge.n	8006510 <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	7858      	ldrb	r0, [r3, #1]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	6a1a      	ldr	r2, [r3, #32]
 80064e2:	2301      	movs	r3, #1
 80064e4:	f7fd ff94 	bl	8004410 <disk_write>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d009      	beq.n	8006502 <f_write+0x196>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2201      	movs	r2, #1
 80064f2:	755a      	strb	r2, [r3, #21]
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	2101      	movs	r1, #1
 80064f8:	4618      	mov	r0, r3
 80064fa:	f7fe f8de 	bl	80046ba <unlock_fs>
 80064fe:	2301      	movs	r3, #1
 8006500:	e0f3      	b.n	80066ea <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	7d1b      	ldrb	r3, [r3, #20]
 8006506:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800650a:	b2da      	uxtb	r2, r3
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8006510:	693a      	ldr	r2, [r7, #16]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	69db      	ldr	r3, [r3, #28]
 8006516:	4619      	mov	r1, r3
 8006518:	4610      	mov	r0, r2
 800651a:	f7fe fb37 	bl	8004b8c <clust2sect>
 800651e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d109      	bne.n	800653a <f_write+0x1ce>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2202      	movs	r2, #2
 800652a:	755a      	strb	r2, [r3, #21]
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	2102      	movs	r1, #2
 8006530:	4618      	mov	r0, r3
 8006532:	f7fe f8c2 	bl	80046ba <unlock_fs>
 8006536:	2302      	movs	r3, #2
 8006538:	e0d7      	b.n	80066ea <f_write+0x37e>
			sect += csect;
 800653a:	697a      	ldr	r2, [r7, #20]
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	4413      	add	r3, r2
 8006540:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	899b      	ldrh	r3, [r3, #12]
 8006546:	461a      	mov	r2, r3
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	fbb3 f3f2 	udiv	r3, r3, r2
 800654e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8006550:	6a3b      	ldr	r3, [r7, #32]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d048      	beq.n	80065e8 <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8006556:	69ba      	ldr	r2, [r7, #24]
 8006558:	6a3b      	ldr	r3, [r7, #32]
 800655a:	4413      	add	r3, r2
 800655c:	693a      	ldr	r2, [r7, #16]
 800655e:	8952      	ldrh	r2, [r2, #10]
 8006560:	4293      	cmp	r3, r2
 8006562:	d905      	bls.n	8006570 <f_write+0x204>
					cc = fs->csize - csect;
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	895b      	ldrh	r3, [r3, #10]
 8006568:	461a      	mov	r2, r3
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	1ad3      	subs	r3, r2, r3
 800656e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	7858      	ldrb	r0, [r3, #1]
 8006574:	6a3b      	ldr	r3, [r7, #32]
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	69f9      	ldr	r1, [r7, #28]
 800657a:	f7fd ff49 	bl	8004410 <disk_write>
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	d009      	beq.n	8006598 <f_write+0x22c>
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2201      	movs	r2, #1
 8006588:	755a      	strb	r2, [r3, #21]
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	2101      	movs	r1, #1
 800658e:	4618      	mov	r0, r3
 8006590:	f7fe f893 	bl	80046ba <unlock_fs>
 8006594:	2301      	movs	r3, #1
 8006596:	e0a8      	b.n	80066ea <f_write+0x37e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
<<<<<<< HEAD
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6a1a      	ldr	r2, [r3, #32]
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	1ad3      	subs	r3, r2, r3
 80072e0:	6a3a      	ldr	r2, [r7, #32]
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d918      	bls.n	8007318 <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6a1a      	ldr	r2, [r3, #32]
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	1ad3      	subs	r3, r2, r3
 80072f4:	693a      	ldr	r2, [r7, #16]
 80072f6:	8992      	ldrh	r2, [r2, #12]
 80072f8:	fb02 f303 	mul.w	r3, r2, r3
 80072fc:	69fa      	ldr	r2, [r7, #28]
 80072fe:	18d1      	adds	r1, r2, r3
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	899b      	ldrh	r3, [r3, #12]
 8007304:	461a      	mov	r2, r3
 8007306:	f7fd ffe4 	bl	80052d2 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	7d1b      	ldrb	r3, [r3, #20]
 800730e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007312:	b2da      	uxtb	r2, r3
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	751a      	strb	r2, [r3, #20]
=======
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6a1a      	ldr	r2, [r3, #32]
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	1ad3      	subs	r3, r2, r3
 80065a0:	6a3a      	ldr	r2, [r7, #32]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d918      	bls.n	80065d8 <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	6a1a      	ldr	r2, [r3, #32]
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	1ad3      	subs	r3, r2, r3
 80065b4:	693a      	ldr	r2, [r7, #16]
 80065b6:	8992      	ldrh	r2, [r2, #12]
 80065b8:	fb02 f303 	mul.w	r3, r2, r3
 80065bc:	69fa      	ldr	r2, [r7, #28]
 80065be:	18d1      	adds	r1, r2, r3
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	899b      	ldrh	r3, [r3, #12]
 80065c4:	461a      	mov	r2, r3
 80065c6:	f7fd ffe4 	bl	8004592 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	7d1b      	ldrb	r3, [r3, #20]
 80065ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065d2:	b2da      	uxtb	r2, r3
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	751a      	strb	r2, [r3, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
<<<<<<< HEAD
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	899b      	ldrh	r3, [r3, #12]
 800731c:	461a      	mov	r2, r3
 800731e:	6a3b      	ldr	r3, [r7, #32]
 8007320:	fb02 f303 	mul.w	r3, r2, r3
 8007324:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8007326:	e050      	b.n	80073ca <f_write+0x31e>
=======
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	899b      	ldrh	r3, [r3, #12]
 80065dc:	461a      	mov	r2, r3
 80065de:	6a3b      	ldr	r3, [r7, #32]
 80065e0:	fb02 f303 	mul.w	r3, r2, r3
 80065e4:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 80065e6:	e050      	b.n	800668a <f_write+0x31e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
<<<<<<< HEAD
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	6a1b      	ldr	r3, [r3, #32]
 800732c:	697a      	ldr	r2, [r7, #20]
 800732e:	429a      	cmp	r2, r3
 8007330:	d01b      	beq.n	800736a <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	699a      	ldr	r2, [r3, #24]
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800733a:	429a      	cmp	r2, r3
 800733c:	d215      	bcs.n	800736a <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	7858      	ldrb	r0, [r3, #1]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007348:	2301      	movs	r3, #1
 800734a:	697a      	ldr	r2, [r7, #20]
 800734c:	f7fd fee0 	bl	8005110 <disk_read>
 8007350:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8007352:	2b00      	cmp	r3, #0
 8007354:	d009      	beq.n	800736a <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2201      	movs	r2, #1
 800735a:	755a      	strb	r2, [r3, #21]
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	2101      	movs	r1, #1
 8007360:	4618      	mov	r0, r3
 8007362:	f7fe f84a 	bl	80053fa <unlock_fs>
 8007366:	2301      	movs	r3, #1
 8007368:	e05f      	b.n	800742a <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	697a      	ldr	r2, [r7, #20]
 800736e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	899b      	ldrh	r3, [r3, #12]
 8007374:	4618      	mov	r0, r3
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	699b      	ldr	r3, [r3, #24]
 800737a:	693a      	ldr	r2, [r7, #16]
 800737c:	8992      	ldrh	r2, [r2, #12]
 800737e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007382:	fb01 f202 	mul.w	r2, r1, r2
 8007386:	1a9b      	subs	r3, r3, r2
 8007388:	1ac3      	subs	r3, r0, r3
 800738a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800738c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	429a      	cmp	r2, r3
 8007392:	d901      	bls.n	8007398 <f_write+0x2ec>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	627b      	str	r3, [r7, #36]	@ 0x24
=======
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6a1b      	ldr	r3, [r3, #32]
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d01b      	beq.n	800662a <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	699a      	ldr	r2, [r3, #24]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d215      	bcs.n	800662a <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	7858      	ldrb	r0, [r3, #1]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8006608:	2301      	movs	r3, #1
 800660a:	697a      	ldr	r2, [r7, #20]
 800660c:	f7fd fee0 	bl	80043d0 <disk_read>
 8006610:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8006612:	2b00      	cmp	r3, #0
 8006614:	d009      	beq.n	800662a <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2201      	movs	r2, #1
 800661a:	755a      	strb	r2, [r3, #21]
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	2101      	movs	r1, #1
 8006620:	4618      	mov	r0, r3
 8006622:	f7fe f84a 	bl	80046ba <unlock_fs>
 8006626:	2301      	movs	r3, #1
 8006628:	e05f      	b.n	80066ea <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	697a      	ldr	r2, [r7, #20]
 800662e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	899b      	ldrh	r3, [r3, #12]
 8006634:	4618      	mov	r0, r3
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	699b      	ldr	r3, [r3, #24]
 800663a:	693a      	ldr	r2, [r7, #16]
 800663c:	8992      	ldrh	r2, [r2, #12]
 800663e:	fbb3 f1f2 	udiv	r1, r3, r2
 8006642:	fb01 f202 	mul.w	r2, r1, r2
 8006646:	1a9b      	subs	r3, r3, r2
 8006648:	1ac3      	subs	r3, r0, r3
 800664a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800664c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	429a      	cmp	r2, r3
 8006652:	d901      	bls.n	8006658 <f_write+0x2ec>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	627b      	str	r3, [r7, #36]	@ 0x24
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
<<<<<<< HEAD
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	693a      	ldr	r2, [r7, #16]
 80073a4:	8992      	ldrh	r2, [r2, #12]
 80073a6:	fbb3 f0f2 	udiv	r0, r3, r2
 80073aa:	fb00 f202 	mul.w	r2, r0, r2
 80073ae:	1a9b      	subs	r3, r3, r2
 80073b0:	440b      	add	r3, r1
 80073b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073b4:	69f9      	ldr	r1, [r7, #28]
 80073b6:	4618      	mov	r0, r3
 80073b8:	f7fd ff8b 	bl	80052d2 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	7d1b      	ldrb	r3, [r3, #20]
 80073c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80073c4:	b2da      	uxtb	r2, r3
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80073ca:	69fa      	ldr	r2, [r7, #28]
 80073cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ce:	4413      	add	r3, r2
 80073d0:	61fb      	str	r3, [r7, #28]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	699a      	ldr	r2, [r3, #24]
 80073d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d8:	441a      	add	r2, r3
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	619a      	str	r2, [r3, #24]
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	68da      	ldr	r2, [r3, #12]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	699b      	ldr	r3, [r3, #24]
 80073e6:	429a      	cmp	r2, r3
 80073e8:	bf38      	it	cc
 80073ea:	461a      	movcc	r2, r3
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	60da      	str	r2, [r3, #12]
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f6:	441a      	add	r2, r3
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	601a      	str	r2, [r3, #0]
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007400:	1ad3      	subs	r3, r2, r3
 8007402:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2b00      	cmp	r3, #0
 8007408:	f47f ae97 	bne.w	800713a <f_write+0x8e>
 800740c:	e000      	b.n	8007410 <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800740e:	bf00      	nop
=======
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	693a      	ldr	r2, [r7, #16]
 8006664:	8992      	ldrh	r2, [r2, #12]
 8006666:	fbb3 f0f2 	udiv	r0, r3, r2
 800666a:	fb00 f202 	mul.w	r2, r0, r2
 800666e:	1a9b      	subs	r3, r3, r2
 8006670:	440b      	add	r3, r1
 8006672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006674:	69f9      	ldr	r1, [r7, #28]
 8006676:	4618      	mov	r0, r3
 8006678:	f7fd ff8b 	bl	8004592 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	7d1b      	ldrb	r3, [r3, #20]
 8006680:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006684:	b2da      	uxtb	r2, r3
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800668a:	69fa      	ldr	r2, [r7, #28]
 800668c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668e:	4413      	add	r3, r2
 8006690:	61fb      	str	r3, [r7, #28]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	699a      	ldr	r2, [r3, #24]
 8006696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006698:	441a      	add	r2, r3
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	619a      	str	r2, [r3, #24]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	68da      	ldr	r2, [r3, #12]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	699b      	ldr	r3, [r3, #24]
 80066a6:	429a      	cmp	r2, r3
 80066a8:	bf38      	it	cc
 80066aa:	461a      	movcc	r2, r3
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	60da      	str	r2, [r3, #12]
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b6:	441a      	add	r2, r3
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	601a      	str	r2, [r3, #0]
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c0:	1ad3      	subs	r3, r2, r3
 80066c2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f47f ae97 	bne.w	80063fa <f_write+0x8e>
 80066cc:	e000      	b.n	80066d0 <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80066ce:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
<<<<<<< HEAD
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	7d1b      	ldrb	r3, [r3, #20]
 8007414:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007418:	b2da      	uxtb	r2, r3
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	2100      	movs	r1, #0
 8007422:	4618      	mov	r0, r3
 8007424:	f7fd ffe9 	bl	80053fa <unlock_fs>
 8007428:	2300      	movs	r3, #0
}
 800742a:	4618      	mov	r0, r3
 800742c:	3730      	adds	r7, #48	@ 0x30
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <f_sync>:
=======
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	7d1b      	ldrb	r3, [r3, #20]
 80066d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80066d8:	b2da      	uxtb	r2, r3
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	2100      	movs	r1, #0
 80066e2:	4618      	mov	r0, r3
 80066e4:	f7fd ffe9 	bl	80046ba <unlock_fs>
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3730      	adds	r7, #48	@ 0x30
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}

080066f2 <f_sync>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
<<<<<<< HEAD
 8007432:	b580      	push	{r7, lr}
 8007434:	b086      	sub	sp, #24
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
=======
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b086      	sub	sp, #24
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
<<<<<<< HEAD
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f107 0208 	add.w	r2, r7, #8
 8007440:	4611      	mov	r1, r2
 8007442:	4618      	mov	r0, r3
 8007444:	f7ff fc1c 	bl	8006c80 <validate>
 8007448:	4603      	mov	r3, r0
 800744a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800744c:	7dfb      	ldrb	r3, [r7, #23]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d16d      	bne.n	800752e <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	7d1b      	ldrb	r3, [r3, #20]
 8007456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800745a:	2b00      	cmp	r3, #0
 800745c:	d067      	beq.n	800752e <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	7d1b      	ldrb	r3, [r3, #20]
 8007462:	b25b      	sxtb	r3, r3
 8007464:	2b00      	cmp	r3, #0
 8007466:	da1a      	bge.n	800749e <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	7858      	ldrb	r0, [r3, #1]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6a1a      	ldr	r2, [r3, #32]
 8007476:	2301      	movs	r3, #1
 8007478:	f7fd fe6a 	bl	8005150 <disk_write>
 800747c:	4603      	mov	r3, r0
 800747e:	2b00      	cmp	r3, #0
 8007480:	d006      	beq.n	8007490 <f_sync+0x5e>
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	2101      	movs	r1, #1
 8007486:	4618      	mov	r0, r3
 8007488:	f7fd ffb7 	bl	80053fa <unlock_fs>
 800748c:	2301      	movs	r3, #1
 800748e:	e055      	b.n	800753c <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	7d1b      	ldrb	r3, [r3, #20]
 8007494:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007498:	b2da      	uxtb	r2, r3
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	751a      	strb	r2, [r3, #20]
=======
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f107 0208 	add.w	r2, r7, #8
 8006700:	4611      	mov	r1, r2
 8006702:	4618      	mov	r0, r3
 8006704:	f7ff fc1c 	bl	8005f40 <validate>
 8006708:	4603      	mov	r3, r0
 800670a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800670c:	7dfb      	ldrb	r3, [r7, #23]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d16d      	bne.n	80067ee <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	7d1b      	ldrb	r3, [r3, #20]
 8006716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800671a:	2b00      	cmp	r3, #0
 800671c:	d067      	beq.n	80067ee <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	7d1b      	ldrb	r3, [r3, #20]
 8006722:	b25b      	sxtb	r3, r3
 8006724:	2b00      	cmp	r3, #0
 8006726:	da1a      	bge.n	800675e <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	7858      	ldrb	r0, [r3, #1]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a1a      	ldr	r2, [r3, #32]
 8006736:	2301      	movs	r3, #1
 8006738:	f7fd fe6a 	bl	8004410 <disk_write>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d006      	beq.n	8006750 <f_sync+0x5e>
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	2101      	movs	r1, #1
 8006746:	4618      	mov	r0, r3
 8006748:	f7fd ffb7 	bl	80046ba <unlock_fs>
 800674c:	2301      	movs	r3, #1
 800674e:	e055      	b.n	80067fc <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	7d1b      	ldrb	r3, [r3, #20]
 8006754:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006758:	b2da      	uxtb	r2, r3
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	751a      	strb	r2, [r3, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
<<<<<<< HEAD
 800749e:	f7fd fd97 	bl	8004fd0 <get_fattime>
 80074a2:	6138      	str	r0, [r7, #16]
=======
 800675e:	f7fd fd97 	bl	8004290 <get_fattime>
 8006762:	6138      	str	r0, [r7, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
<<<<<<< HEAD
 80074a4:	68ba      	ldr	r2, [r7, #8]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074aa:	4619      	mov	r1, r3
 80074ac:	4610      	mov	r0, r2
 80074ae:	f7fe f96f 	bl	8005790 <move_window>
 80074b2:	4603      	mov	r3, r0
 80074b4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80074b6:	7dfb      	ldrb	r3, [r7, #23]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d138      	bne.n	800752e <f_sync+0xfc>
					dir = fp->dir_ptr;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074c0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	330b      	adds	r3, #11
 80074c6:	781a      	ldrb	r2, [r3, #0]
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	330b      	adds	r3, #11
 80074cc:	f042 0220 	orr.w	r2, r2, #32
 80074d0:	b2d2      	uxtb	r2, r2
 80074d2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6818      	ldr	r0, [r3, #0]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	689b      	ldr	r3, [r3, #8]
 80074dc:	461a      	mov	r2, r3
 80074de:	68f9      	ldr	r1, [r7, #12]
 80074e0:	f7fe fefa 	bl	80062d8 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f103 021c 	add.w	r2, r3, #28
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	68db      	ldr	r3, [r3, #12]
 80074ee:	4619      	mov	r1, r3
 80074f0:	4610      	mov	r0, r2
 80074f2:	f7fd fec2 	bl	800527a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	3316      	adds	r3, #22
 80074fa:	6939      	ldr	r1, [r7, #16]
 80074fc:	4618      	mov	r0, r3
 80074fe:	f7fd febc 	bl	800527a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	3312      	adds	r3, #18
 8007506:	2100      	movs	r1, #0
 8007508:	4618      	mov	r0, r3
 800750a:	f7fd fe9b 	bl	8005244 <st_word>
					fs->wflag = 1;
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	2201      	movs	r2, #1
 8007512:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	4618      	mov	r0, r3
 8007518:	f7fe f968 	bl	80057ec <sync_fs>
 800751c:	4603      	mov	r3, r0
 800751e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	7d1b      	ldrb	r3, [r3, #20]
 8007524:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007528:	b2da      	uxtb	r2, r3
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	751a      	strb	r2, [r3, #20]
=======
 8006764:	68ba      	ldr	r2, [r7, #8]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800676a:	4619      	mov	r1, r3
 800676c:	4610      	mov	r0, r2
 800676e:	f7fe f96f 	bl	8004a50 <move_window>
 8006772:	4603      	mov	r3, r0
 8006774:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8006776:	7dfb      	ldrb	r3, [r7, #23]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d138      	bne.n	80067ee <f_sync+0xfc>
					dir = fp->dir_ptr;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006780:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	330b      	adds	r3, #11
 8006786:	781a      	ldrb	r2, [r3, #0]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	330b      	adds	r3, #11
 800678c:	f042 0220 	orr.w	r2, r2, #32
 8006790:	b2d2      	uxtb	r2, r2
 8006792:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6818      	ldr	r0, [r3, #0]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	461a      	mov	r2, r3
 800679e:	68f9      	ldr	r1, [r7, #12]
 80067a0:	f7fe fefa 	bl	8005598 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f103 021c 	add.w	r2, r3, #28
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	4619      	mov	r1, r3
 80067b0:	4610      	mov	r0, r2
 80067b2:	f7fd fec2 	bl	800453a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	3316      	adds	r3, #22
 80067ba:	6939      	ldr	r1, [r7, #16]
 80067bc:	4618      	mov	r0, r3
 80067be:	f7fd febc 	bl	800453a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	3312      	adds	r3, #18
 80067c6:	2100      	movs	r1, #0
 80067c8:	4618      	mov	r0, r3
 80067ca:	f7fd fe9b 	bl	8004504 <st_word>
					fs->wflag = 1;
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	2201      	movs	r2, #1
 80067d2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	4618      	mov	r0, r3
 80067d8:	f7fe f968 	bl	8004aac <sync_fs>
 80067dc:	4603      	mov	r3, r0
 80067de:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	7d1b      	ldrb	r3, [r3, #20]
 80067e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067e8:	b2da      	uxtb	r2, r3
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	751a      	strb	r2, [r3, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				}
			}
		}
	}

	LEAVE_FF(fs, res);
<<<<<<< HEAD
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	7dfa      	ldrb	r2, [r7, #23]
 8007532:	4611      	mov	r1, r2
 8007534:	4618      	mov	r0, r3
 8007536:	f7fd ff60 	bl	80053fa <unlock_fs>
 800753a:	7dfb      	ldrb	r3, [r7, #23]
}
 800753c:	4618      	mov	r0, r3
 800753e:	3718      	adds	r7, #24
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}

08007544 <f_close>:
=======
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	7dfa      	ldrb	r2, [r7, #23]
 80067f2:	4611      	mov	r1, r2
 80067f4:	4618      	mov	r0, r3
 80067f6:	f7fd ff60 	bl	80046ba <unlock_fs>
 80067fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3718      	adds	r7, #24
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <f_close>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
<<<<<<< HEAD
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
=======
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
<<<<<<< HEAD
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f7ff ff70 	bl	8007432 <f_sync>
 8007552:	4603      	mov	r3, r0
 8007554:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007556:	7bfb      	ldrb	r3, [r7, #15]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d11d      	bne.n	8007598 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f107 0208 	add.w	r2, r7, #8
 8007562:	4611      	mov	r1, r2
 8007564:	4618      	mov	r0, r3
 8007566:	f7ff fb8b 	bl	8006c80 <validate>
 800756a:	4603      	mov	r3, r0
 800756c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800756e:	7bfb      	ldrb	r3, [r7, #15]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d111      	bne.n	8007598 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	691b      	ldr	r3, [r3, #16]
 8007578:	4618      	mov	r0, r3
 800757a:	f7fe f865 	bl	8005648 <dec_lock>
 800757e:	4603      	mov	r3, r0
 8007580:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007582:	7bfb      	ldrb	r3, [r7, #15]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d102      	bne.n	800758e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	2100      	movs	r1, #0
 8007592:	4618      	mov	r0, r3
 8007594:	f7fd ff31 	bl	80053fa <unlock_fs>
=======
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f7ff ff70 	bl	80066f2 <f_sync>
 8006812:	4603      	mov	r3, r0
 8006814:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8006816:	7bfb      	ldrb	r3, [r7, #15]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d11d      	bne.n	8006858 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f107 0208 	add.w	r2, r7, #8
 8006822:	4611      	mov	r1, r2
 8006824:	4618      	mov	r0, r3
 8006826:	f7ff fb8b 	bl	8005f40 <validate>
 800682a:	4603      	mov	r3, r0
 800682c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800682e:	7bfb      	ldrb	r3, [r7, #15]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d111      	bne.n	8006858 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	691b      	ldr	r3, [r3, #16]
 8006838:	4618      	mov	r0, r3
 800683a:	f7fe f865 	bl	8004908 <dec_lock>
 800683e:	4603      	mov	r3, r0
 8006840:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8006842:	7bfb      	ldrb	r3, [r7, #15]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d102      	bne.n	800684e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2200      	movs	r2, #0
 800684c:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	2100      	movs	r1, #0
 8006852:	4618      	mov	r0, r3
 8006854:	f7fd ff31 	bl	80046ba <unlock_fs>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif
		}
	}
	return res;
<<<<<<< HEAD
 8007598:	7bfb      	ldrb	r3, [r7, #15]
}
 800759a:	4618      	mov	r0, r3
 800759c:	3710      	adds	r7, #16
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
	...

080075a4 <FATFS_LinkDriverEx>:
=======
 8006858:	7bfb      	ldrb	r3, [r7, #15]
}
 800685a:	4618      	mov	r0, r3
 800685c:	3710      	adds	r7, #16
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
	...

08006864 <FATFS_LinkDriverEx>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
<<<<<<< HEAD
 80075a4:	b480      	push	{r7}
 80075a6:	b087      	sub	sp, #28
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	60f8      	str	r0, [r7, #12]
 80075ac:	60b9      	str	r1, [r7, #8]
 80075ae:	4613      	mov	r3, r2
 80075b0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80075b2:	2301      	movs	r3, #1
 80075b4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80075b6:	2300      	movs	r3, #0
 80075b8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80075ba:	4b1f      	ldr	r3, [pc, #124]	@ (8007638 <FATFS_LinkDriverEx+0x94>)
 80075bc:	7a5b      	ldrb	r3, [r3, #9]
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d131      	bne.n	8007628 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80075c4:	4b1c      	ldr	r3, [pc, #112]	@ (8007638 <FATFS_LinkDriverEx+0x94>)
 80075c6:	7a5b      	ldrb	r3, [r3, #9]
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	461a      	mov	r2, r3
 80075cc:	4b1a      	ldr	r3, [pc, #104]	@ (8007638 <FATFS_LinkDriverEx+0x94>)
 80075ce:	2100      	movs	r1, #0
 80075d0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80075d2:	4b19      	ldr	r3, [pc, #100]	@ (8007638 <FATFS_LinkDriverEx+0x94>)
 80075d4:	7a5b      	ldrb	r3, [r3, #9]
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	4a17      	ldr	r2, [pc, #92]	@ (8007638 <FATFS_LinkDriverEx+0x94>)
 80075da:	009b      	lsls	r3, r3, #2
 80075dc:	4413      	add	r3, r2
 80075de:	68fa      	ldr	r2, [r7, #12]
 80075e0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80075e2:	4b15      	ldr	r3, [pc, #84]	@ (8007638 <FATFS_LinkDriverEx+0x94>)
 80075e4:	7a5b      	ldrb	r3, [r3, #9]
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	461a      	mov	r2, r3
 80075ea:	4b13      	ldr	r3, [pc, #76]	@ (8007638 <FATFS_LinkDriverEx+0x94>)
 80075ec:	4413      	add	r3, r2
 80075ee:	79fa      	ldrb	r2, [r7, #7]
 80075f0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80075f2:	4b11      	ldr	r3, [pc, #68]	@ (8007638 <FATFS_LinkDriverEx+0x94>)
 80075f4:	7a5b      	ldrb	r3, [r3, #9]
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	1c5a      	adds	r2, r3, #1
 80075fa:	b2d1      	uxtb	r1, r2
 80075fc:	4a0e      	ldr	r2, [pc, #56]	@ (8007638 <FATFS_LinkDriverEx+0x94>)
 80075fe:	7251      	strb	r1, [r2, #9]
 8007600:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007602:	7dbb      	ldrb	r3, [r7, #22]
 8007604:	3330      	adds	r3, #48	@ 0x30
 8007606:	b2da      	uxtb	r2, r3
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	3301      	adds	r3, #1
 8007610:	223a      	movs	r2, #58	@ 0x3a
 8007612:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	3302      	adds	r3, #2
 8007618:	222f      	movs	r2, #47	@ 0x2f
 800761a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	3303      	adds	r3, #3
 8007620:	2200      	movs	r2, #0
 8007622:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007624:	2300      	movs	r3, #0
 8007626:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007628:	7dfb      	ldrb	r3, [r7, #23]
}
 800762a:	4618      	mov	r0, r3
 800762c:	371c      	adds	r7, #28
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr
 8007636:	bf00      	nop
 8007638:	20001e3c 	.word	0x20001e3c

0800763c <FATFS_LinkDriver>:
=======
 8006864:	b480      	push	{r7}
 8006866:	b087      	sub	sp, #28
 8006868:	af00      	add	r7, sp, #0
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	60b9      	str	r1, [r7, #8]
 800686e:	4613      	mov	r3, r2
 8006870:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006872:	2301      	movs	r3, #1
 8006874:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006876:	2300      	movs	r3, #0
 8006878:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800687a:	4b1f      	ldr	r3, [pc, #124]	@ (80068f8 <FATFS_LinkDriverEx+0x94>)
 800687c:	7a5b      	ldrb	r3, [r3, #9]
 800687e:	b2db      	uxtb	r3, r3
 8006880:	2b00      	cmp	r3, #0
 8006882:	d131      	bne.n	80068e8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006884:	4b1c      	ldr	r3, [pc, #112]	@ (80068f8 <FATFS_LinkDriverEx+0x94>)
 8006886:	7a5b      	ldrb	r3, [r3, #9]
 8006888:	b2db      	uxtb	r3, r3
 800688a:	461a      	mov	r2, r3
 800688c:	4b1a      	ldr	r3, [pc, #104]	@ (80068f8 <FATFS_LinkDriverEx+0x94>)
 800688e:	2100      	movs	r1, #0
 8006890:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8006892:	4b19      	ldr	r3, [pc, #100]	@ (80068f8 <FATFS_LinkDriverEx+0x94>)
 8006894:	7a5b      	ldrb	r3, [r3, #9]
 8006896:	b2db      	uxtb	r3, r3
 8006898:	4a17      	ldr	r2, [pc, #92]	@ (80068f8 <FATFS_LinkDriverEx+0x94>)
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	4413      	add	r3, r2
 800689e:	68fa      	ldr	r2, [r7, #12]
 80068a0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80068a2:	4b15      	ldr	r3, [pc, #84]	@ (80068f8 <FATFS_LinkDriverEx+0x94>)
 80068a4:	7a5b      	ldrb	r3, [r3, #9]
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	461a      	mov	r2, r3
 80068aa:	4b13      	ldr	r3, [pc, #76]	@ (80068f8 <FATFS_LinkDriverEx+0x94>)
 80068ac:	4413      	add	r3, r2
 80068ae:	79fa      	ldrb	r2, [r7, #7]
 80068b0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80068b2:	4b11      	ldr	r3, [pc, #68]	@ (80068f8 <FATFS_LinkDriverEx+0x94>)
 80068b4:	7a5b      	ldrb	r3, [r3, #9]
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	1c5a      	adds	r2, r3, #1
 80068ba:	b2d1      	uxtb	r1, r2
 80068bc:	4a0e      	ldr	r2, [pc, #56]	@ (80068f8 <FATFS_LinkDriverEx+0x94>)
 80068be:	7251      	strb	r1, [r2, #9]
 80068c0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80068c2:	7dbb      	ldrb	r3, [r7, #22]
 80068c4:	3330      	adds	r3, #48	@ 0x30
 80068c6:	b2da      	uxtb	r2, r3
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	3301      	adds	r3, #1
 80068d0:	223a      	movs	r2, #58	@ 0x3a
 80068d2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	3302      	adds	r3, #2
 80068d8:	222f      	movs	r2, #47	@ 0x2f
 80068da:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	3303      	adds	r3, #3
 80068e0:	2200      	movs	r2, #0
 80068e2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80068e4:	2300      	movs	r3, #0
 80068e6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80068e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	371c      	adds	r7, #28
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	20001e18 	.word	0x20001e18

080068fc <FATFS_LinkDriver>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
<<<<<<< HEAD
 800763c:	b580      	push	{r7, lr}
 800763e:	b082      	sub	sp, #8
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
 8007644:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007646:	2200      	movs	r2, #0
 8007648:	6839      	ldr	r1, [r7, #0]
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f7ff ffaa 	bl	80075a4 <FATFS_LinkDriverEx>
 8007650:	4603      	mov	r3, r0
}
 8007652:	4618      	mov	r0, r3
 8007654:	3708      	adds	r7, #8
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}

0800765a <ff_req_grant>:
=======
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b082      	sub	sp, #8
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006906:	2200      	movs	r2, #0
 8006908:	6839      	ldr	r1, [r7, #0]
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f7ff ffaa 	bl	8006864 <FATFS_LinkDriverEx>
 8006910:	4603      	mov	r3, r0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3708      	adds	r7, #8
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}

0800691a <ff_req_grant>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
<<<<<<< HEAD
 800765a:	b580      	push	{r7, lr}
 800765c:	b084      	sub	sp, #16
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8007662:	2300      	movs	r3, #0
 8007664:	60fb      	str	r3, [r7, #12]
=======
 800691a:	b580      	push	{r7, lr}
 800691c:	b084      	sub	sp, #16
 800691e:	af00      	add	r7, sp, #0
 8006920:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8006922:	2300      	movs	r3, #0
 8006924:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
<<<<<<< HEAD
 8007666:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f000 f8a6 	bl	80077bc <osSemaphoreWait>
 8007670:	4603      	mov	r3, r0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d101      	bne.n	800767a <ff_req_grant+0x20>
=======
 8006926:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 f8a6 	bl	8006a7c <osSemaphoreWait>
 8006930:	4603      	mov	r3, r0
 8006932:	2b00      	cmp	r3, #0
 8006934:	d101      	bne.n	800693a <ff_req_grant+0x20>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
<<<<<<< HEAD
 8007676:	2301      	movs	r3, #1
 8007678:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800767a:	68fb      	ldr	r3, [r7, #12]
}
 800767c:	4618      	mov	r0, r3
 800767e:	3710      	adds	r7, #16
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}

08007684 <ff_rel_grant>:
=======
 8006936:	2301      	movs	r3, #1
 8006938:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800693a:	68fb      	ldr	r3, [r7, #12]
}
 800693c:	4618      	mov	r0, r3
 800693e:	3710      	adds	r7, #16
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}

08006944 <ff_rel_grant>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
<<<<<<< HEAD
 8007684:	b580      	push	{r7, lr}
 8007686:	b082      	sub	sp, #8
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
=======
 8006944:	b580      	push	{r7, lr}
 8006946:	b082      	sub	sp, #8
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
<<<<<<< HEAD
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f000 f8e3 	bl	8007858 <osSemaphoreRelease>
#endif
}
 8007692:	bf00      	nop
 8007694:	3708      	adds	r7, #8
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}

0800769a <makeFreeRtosPriority>:
=======
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 f8e3 	bl	8006b18 <osSemaphoreRelease>
#endif
}
 8006952:	bf00      	nop
 8006954:	3708      	adds	r7, #8
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}

0800695a <makeFreeRtosPriority>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
<<<<<<< HEAD
 800769a:	b480      	push	{r7}
 800769c:	b085      	sub	sp, #20
 800769e:	af00      	add	r7, sp, #0
 80076a0:	4603      	mov	r3, r0
 80076a2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80076a4:	2300      	movs	r3, #0
 80076a6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80076a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80076ac:	2b84      	cmp	r3, #132	@ 0x84
 80076ae:	d005      	beq.n	80076bc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80076b0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	4413      	add	r3, r2
 80076b8:	3303      	adds	r3, #3
 80076ba:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80076bc:	68fb      	ldr	r3, [r7, #12]
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3714      	adds	r7, #20
 80076c2:	46bd      	mov	sp, r7
 80076c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c8:	4770      	bx	lr

080076ca <inHandlerMode>:
=======
 800695a:	b480      	push	{r7}
 800695c:	b085      	sub	sp, #20
 800695e:	af00      	add	r7, sp, #0
 8006960:	4603      	mov	r3, r0
 8006962:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006964:	2300      	movs	r3, #0
 8006966:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006968:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800696c:	2b84      	cmp	r3, #132	@ 0x84
 800696e:	d005      	beq.n	800697c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006970:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	4413      	add	r3, r2
 8006978:	3303      	adds	r3, #3
 800697a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800697c:	68fb      	ldr	r3, [r7, #12]
}
 800697e:	4618      	mov	r0, r3
 8006980:	3714      	adds	r7, #20
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr

0800698a <inHandlerMode>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
<<<<<<< HEAD
 80076ca:	b480      	push	{r7}
 80076cc:	b083      	sub	sp, #12
 80076ce:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076d0:	f3ef 8305 	mrs	r3, IPSR
 80076d4:	607b      	str	r3, [r7, #4]
  return(result);
 80076d6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80076d8:	2b00      	cmp	r3, #0
 80076da:	bf14      	ite	ne
 80076dc:	2301      	movne	r3, #1
 80076de:	2300      	moveq	r3, #0
 80076e0:	b2db      	uxtb	r3, r3
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	370c      	adds	r7, #12
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr

080076ee <osKernelStart>:
=======
 800698a:	b480      	push	{r7}
 800698c:	b083      	sub	sp, #12
 800698e:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006990:	f3ef 8305 	mrs	r3, IPSR
 8006994:	607b      	str	r3, [r7, #4]
  return(result);
 8006996:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006998:	2b00      	cmp	r3, #0
 800699a:	bf14      	ite	ne
 800699c:	2301      	movne	r3, #1
 800699e:	2300      	moveq	r3, #0
 80069a0:	b2db      	uxtb	r3, r3
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	370c      	adds	r7, #12
 80069a6:	46bd      	mov	sp, r7
 80069a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ac:	4770      	bx	lr

080069ae <osKernelStart>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
<<<<<<< HEAD
 80076ee:	b580      	push	{r7, lr}
 80076f0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80076f2:	f000 ffdd 	bl	80086b0 <vTaskStartScheduler>
  
  return osOK;
 80076f6:	2300      	movs	r3, #0
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	bd80      	pop	{r7, pc}

080076fc <osThreadCreate>:
=======
 80069ae:	b580      	push	{r7, lr}
 80069b0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80069b2:	f000 ffdd 	bl	8007970 <vTaskStartScheduler>
  
  return osOK;
 80069b6:	2300      	movs	r3, #0
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	bd80      	pop	{r7, pc}

080069bc <osThreadCreate>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
<<<<<<< HEAD
 80076fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076fe:	b089      	sub	sp, #36	@ 0x24
 8007700:	af04      	add	r7, sp, #16
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	6039      	str	r1, [r7, #0]
=======
 80069bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069be:	b089      	sub	sp, #36	@ 0x24
 80069c0:	af04      	add	r7, sp, #16
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
<<<<<<< HEAD
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	695b      	ldr	r3, [r3, #20]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d020      	beq.n	8007750 <osThreadCreate+0x54>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	699b      	ldr	r3, [r3, #24]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d01c      	beq.n	8007750 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	685c      	ldr	r4, [r3, #4]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	691e      	ldr	r6, [r3, #16]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007728:	4618      	mov	r0, r3
 800772a:	f7ff ffb6 	bl	800769a <makeFreeRtosPriority>
 800772e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	695b      	ldr	r3, [r3, #20]
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007738:	9202      	str	r2, [sp, #8]
 800773a:	9301      	str	r3, [sp, #4]
 800773c:	9100      	str	r1, [sp, #0]
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	4632      	mov	r2, r6
 8007742:	4629      	mov	r1, r5
 8007744:	4620      	mov	r0, r4
 8007746:	f000 fddb 	bl	8008300 <xTaskCreateStatic>
 800774a:	4603      	mov	r3, r0
 800774c:	60fb      	str	r3, [r7, #12]
 800774e:	e01c      	b.n	800778a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	685c      	ldr	r4, [r3, #4]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800775c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007764:	4618      	mov	r0, r3
 8007766:	f7ff ff98 	bl	800769a <makeFreeRtosPriority>
 800776a:	4602      	mov	r2, r0
 800776c:	f107 030c 	add.w	r3, r7, #12
 8007770:	9301      	str	r3, [sp, #4]
 8007772:	9200      	str	r2, [sp, #0]
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	4632      	mov	r2, r6
 8007778:	4629      	mov	r1, r5
 800777a:	4620      	mov	r0, r4
 800777c:	f000 fe26 	bl	80083cc <xTaskCreate>
 8007780:	4603      	mov	r3, r0
 8007782:	2b01      	cmp	r3, #1
 8007784:	d001      	beq.n	800778a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007786:	2300      	movs	r3, #0
 8007788:	e000      	b.n	800778c <osThreadCreate+0x90>
=======
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	695b      	ldr	r3, [r3, #20]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d020      	beq.n	8006a10 <osThreadCreate+0x54>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	699b      	ldr	r3, [r3, #24]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d01c      	beq.n	8006a10 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	685c      	ldr	r4, [r3, #4]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	691e      	ldr	r6, [r3, #16]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80069e8:	4618      	mov	r0, r3
 80069ea:	f7ff ffb6 	bl	800695a <makeFreeRtosPriority>
 80069ee:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	695b      	ldr	r3, [r3, #20]
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80069f8:	9202      	str	r2, [sp, #8]
 80069fa:	9301      	str	r3, [sp, #4]
 80069fc:	9100      	str	r1, [sp, #0]
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	4632      	mov	r2, r6
 8006a02:	4629      	mov	r1, r5
 8006a04:	4620      	mov	r0, r4
 8006a06:	f000 fddb 	bl	80075c0 <xTaskCreateStatic>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	60fb      	str	r3, [r7, #12]
 8006a0e:	e01c      	b.n	8006a4a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	685c      	ldr	r4, [r3, #4]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a1c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a24:	4618      	mov	r0, r3
 8006a26:	f7ff ff98 	bl	800695a <makeFreeRtosPriority>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	f107 030c 	add.w	r3, r7, #12
 8006a30:	9301      	str	r3, [sp, #4]
 8006a32:	9200      	str	r2, [sp, #0]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	4632      	mov	r2, r6
 8006a38:	4629      	mov	r1, r5
 8006a3a:	4620      	mov	r0, r4
 8006a3c:	f000 fe26 	bl	800768c <xTaskCreate>
 8006a40:	4603      	mov	r3, r0
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d001      	beq.n	8006a4a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006a46:	2300      	movs	r3, #0
 8006a48:	e000      	b.n	8006a4c <osThreadCreate+0x90>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
<<<<<<< HEAD
 800778a:	68fb      	ldr	r3, [r7, #12]
}
 800778c:	4618      	mov	r0, r3
 800778e:	3714      	adds	r7, #20
 8007790:	46bd      	mov	sp, r7
 8007792:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007794 <osDelay>:
=======
 8006a4a:	68fb      	ldr	r3, [r7, #12]
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3714      	adds	r7, #20
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006a54 <osDelay>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
<<<<<<< HEAD
 8007794:	b580      	push	{r7, lr}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d001      	beq.n	80077aa <osDelay+0x16>
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	e000      	b.n	80077ac <osDelay+0x18>
 80077aa:	2301      	movs	r3, #1
 80077ac:	4618      	mov	r0, r3
 80077ae:	f000 ff47 	bl	8008640 <vTaskDelay>
  
  return osOK;
 80077b2:	2300      	movs	r3, #0
=======
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d001      	beq.n	8006a6a <osDelay+0x16>
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	e000      	b.n	8006a6c <osDelay+0x18>
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f000 ff47 	bl	8007900 <vTaskDelay>
  
  return osOK;
 8006a72:	2300      	movs	r3, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
<<<<<<< HEAD
 80077b4:	4618      	mov	r0, r3
 80077b6:	3710      	adds	r7, #16
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}

080077bc <osSemaphoreWait>:
=======
 8006a74:	4618      	mov	r0, r3
 8006a76:	3710      	adds	r7, #16
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}

08006a7c <osSemaphoreWait>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
<<<<<<< HEAD
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80077c6:	2300      	movs	r3, #0
 80077c8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d101      	bne.n	80077d4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80077d0:	2380      	movs	r3, #128	@ 0x80
 80077d2:	e03a      	b.n	800784a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80077d4:	2300      	movs	r3, #0
 80077d6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077de:	d103      	bne.n	80077e8 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80077e0:	f04f 33ff 	mov.w	r3, #4294967295
 80077e4:	60fb      	str	r3, [r7, #12]
 80077e6:	e009      	b.n	80077fc <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d006      	beq.n	80077fc <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d101      	bne.n	80077fc <osSemaphoreWait+0x40>
      ticks = 1;
 80077f8:	2301      	movs	r3, #1
 80077fa:	60fb      	str	r3, [r7, #12]
=======
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b084      	sub	sp, #16
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8006a86:	2300      	movs	r3, #0
 8006a88:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8006a90:	2380      	movs	r3, #128	@ 0x80
 8006a92:	e03a      	b.n	8006b0a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8006a94:	2300      	movs	r3, #0
 8006a96:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a9e:	d103      	bne.n	8006aa8 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8006aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8006aa4:	60fb      	str	r3, [r7, #12]
 8006aa6:	e009      	b.n	8006abc <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d006      	beq.n	8006abc <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d101      	bne.n	8006abc <osSemaphoreWait+0x40>
      ticks = 1;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }
  
  if (inHandlerMode()) {
<<<<<<< HEAD
 80077fc:	f7ff ff65 	bl	80076ca <inHandlerMode>
 8007800:	4603      	mov	r3, r0
 8007802:	2b00      	cmp	r3, #0
 8007804:	d017      	beq.n	8007836 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8007806:	f107 0308 	add.w	r3, r7, #8
 800780a:	461a      	mov	r2, r3
 800780c:	2100      	movs	r1, #0
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f000 fbc6 	bl	8007fa0 <xQueueReceiveFromISR>
 8007814:	4603      	mov	r3, r0
 8007816:	2b01      	cmp	r3, #1
 8007818:	d001      	beq.n	800781e <osSemaphoreWait+0x62>
      return osErrorOS;
 800781a:	23ff      	movs	r3, #255	@ 0xff
 800781c:	e015      	b.n	800784a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d011      	beq.n	8007848 <osSemaphoreWait+0x8c>
 8007824:	4b0b      	ldr	r3, [pc, #44]	@ (8007854 <osSemaphoreWait+0x98>)
 8007826:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800782a:	601a      	str	r2, [r3, #0]
 800782c:	f3bf 8f4f 	dsb	sy
 8007830:	f3bf 8f6f 	isb	sy
 8007834:	e008      	b.n	8007848 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8007836:	68f9      	ldr	r1, [r7, #12]
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 fa99 	bl	8007d70 <xQueueSemaphoreTake>
 800783e:	4603      	mov	r3, r0
 8007840:	2b01      	cmp	r3, #1
 8007842:	d001      	beq.n	8007848 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8007844:	23ff      	movs	r3, #255	@ 0xff
 8007846:	e000      	b.n	800784a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8007848:	2300      	movs	r3, #0
}
 800784a:	4618      	mov	r0, r3
 800784c:	3710      	adds	r7, #16
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	e000ed04 	.word	0xe000ed04

08007858 <osSemaphoreRelease>:
=======
 8006abc:	f7ff ff65 	bl	800698a <inHandlerMode>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d017      	beq.n	8006af6 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006ac6:	f107 0308 	add.w	r3, r7, #8
 8006aca:	461a      	mov	r2, r3
 8006acc:	2100      	movs	r1, #0
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 fbc6 	bl	8007260 <xQueueReceiveFromISR>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d001      	beq.n	8006ade <osSemaphoreWait+0x62>
      return osErrorOS;
 8006ada:	23ff      	movs	r3, #255	@ 0xff
 8006adc:	e015      	b.n	8006b0a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d011      	beq.n	8006b08 <osSemaphoreWait+0x8c>
 8006ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8006b14 <osSemaphoreWait+0x98>)
 8006ae6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006aea:	601a      	str	r2, [r3, #0]
 8006aec:	f3bf 8f4f 	dsb	sy
 8006af0:	f3bf 8f6f 	isb	sy
 8006af4:	e008      	b.n	8006b08 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8006af6:	68f9      	ldr	r1, [r7, #12]
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f000 fa99 	bl	8007030 <xQueueSemaphoreTake>
 8006afe:	4603      	mov	r3, r0
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d001      	beq.n	8006b08 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8006b04:	23ff      	movs	r3, #255	@ 0xff
 8006b06:	e000      	b.n	8006b0a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8006b08:	2300      	movs	r3, #0
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3710      	adds	r7, #16
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	e000ed04 	.word	0xe000ed04

08006b18 <osSemaphoreRelease>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
<<<<<<< HEAD
 8007858:	b580      	push	{r7, lr}
 800785a:	b084      	sub	sp, #16
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8007860:	2300      	movs	r3, #0
 8007862:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8007864:	2300      	movs	r3, #0
 8007866:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8007868:	f7ff ff2f 	bl	80076ca <inHandlerMode>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d016      	beq.n	80078a0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8007872:	f107 0308 	add.w	r3, r7, #8
 8007876:	4619      	mov	r1, r3
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f000 f9e1 	bl	8007c40 <xQueueGiveFromISR>
 800787e:	4603      	mov	r3, r0
 8007880:	2b01      	cmp	r3, #1
 8007882:	d001      	beq.n	8007888 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8007884:	23ff      	movs	r3, #255	@ 0xff
 8007886:	e017      	b.n	80078b8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d013      	beq.n	80078b6 <osSemaphoreRelease+0x5e>
 800788e:	4b0c      	ldr	r3, [pc, #48]	@ (80078c0 <osSemaphoreRelease+0x68>)
 8007890:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007894:	601a      	str	r2, [r3, #0]
 8007896:	f3bf 8f4f 	dsb	sy
 800789a:	f3bf 8f6f 	isb	sy
 800789e:	e00a      	b.n	80078b6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80078a0:	2300      	movs	r3, #0
 80078a2:	2200      	movs	r2, #0
 80078a4:	2100      	movs	r1, #0
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f000 f8c0 	bl	8007a2c <xQueueGenericSend>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d001      	beq.n	80078b6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80078b2:	23ff      	movs	r3, #255	@ 0xff
 80078b4:	60fb      	str	r3, [r7, #12]
=======
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006b20:	2300      	movs	r3, #0
 8006b22:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8006b24:	2300      	movs	r3, #0
 8006b26:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8006b28:	f7ff ff2f 	bl	800698a <inHandlerMode>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d016      	beq.n	8006b60 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006b32:	f107 0308 	add.w	r3, r7, #8
 8006b36:	4619      	mov	r1, r3
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 f9e1 	bl	8006f00 <xQueueGiveFromISR>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d001      	beq.n	8006b48 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8006b44:	23ff      	movs	r3, #255	@ 0xff
 8006b46:	e017      	b.n	8006b78 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d013      	beq.n	8006b76 <osSemaphoreRelease+0x5e>
 8006b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8006b80 <osSemaphoreRelease+0x68>)
 8006b50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b54:	601a      	str	r2, [r3, #0]
 8006b56:	f3bf 8f4f 	dsb	sy
 8006b5a:	f3bf 8f6f 	isb	sy
 8006b5e:	e00a      	b.n	8006b76 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8006b60:	2300      	movs	r3, #0
 8006b62:	2200      	movs	r2, #0
 8006b64:	2100      	movs	r1, #0
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f000 f8c0 	bl	8006cec <xQueueGenericSend>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d001      	beq.n	8006b76 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8006b72:	23ff      	movs	r3, #255	@ 0xff
 8006b74:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
    }
  }
  
  return result;
<<<<<<< HEAD
 80078b6:	68fb      	ldr	r3, [r7, #12]
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3710      	adds	r7, #16
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}
 80078c0:	e000ed04 	.word	0xe000ed04

080078c4 <vListInitialise>:
=======
 8006b76:	68fb      	ldr	r3, [r7, #12]
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3710      	adds	r7, #16
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	e000ed04 	.word	0xe000ed04

08006b84 <vListInitialise>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
<<<<<<< HEAD
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
=======
 8006b84:	b480      	push	{r7}
 8006b86:	b083      	sub	sp, #12
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
<<<<<<< HEAD
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f103 0208 	add.w	r2, r3, #8
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	605a      	str	r2, [r3, #4]
=======
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f103 0208 	add.w	r2, r3, #8
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	605a      	str	r2, [r3, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
<<<<<<< HEAD
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f04f 32ff 	mov.w	r2, #4294967295
 80078dc:	609a      	str	r2, [r3, #8]
=======
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f04f 32ff 	mov.w	r2, #4294967295
 8006b9c:	609a      	str	r2, [r3, #8]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
<<<<<<< HEAD
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f103 0208 	add.w	r2, r3, #8
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f103 0208 	add.w	r2, r3, #8
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2200      	movs	r2, #0
 80078f6:	601a      	str	r2, [r3, #0]
=======
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f103 0208 	add.w	r2, r3, #8
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f103 0208 	add.w	r2, r3, #8
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
<<<<<<< HEAD
 80078f8:	bf00      	nop
 80078fa:	370c      	adds	r7, #12
 80078fc:	46bd      	mov	sp, r7
 80078fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007902:	4770      	bx	lr

08007904 <vListInitialiseItem>:
=======
 8006bb8:	bf00      	nop
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <vListInitialiseItem>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
<<<<<<< HEAD
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	611a      	str	r2, [r3, #16]
=======
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	611a      	str	r2, [r3, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
<<<<<<< HEAD
 8007912:	bf00      	nop
 8007914:	370c      	adds	r7, #12
 8007916:	46bd      	mov	sp, r7
 8007918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791c:	4770      	bx	lr

0800791e <vListInsertEnd>:
=======
 8006bd2:	bf00      	nop
 8006bd4:	370c      	adds	r7, #12
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr

08006bde <vListInsertEnd>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
<<<<<<< HEAD
 800791e:	b480      	push	{r7}
 8007920:	b085      	sub	sp, #20
 8007922:	af00      	add	r7, sp, #0
 8007924:	6078      	str	r0, [r7, #4]
 8007926:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	60fb      	str	r3, [r7, #12]
=======
 8006bde:	b480      	push	{r7}
 8006be0:	b085      	sub	sp, #20
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
 8006be6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
<<<<<<< HEAD
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	68fa      	ldr	r2, [r7, #12]
 8007932:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	689a      	ldr	r2, [r3, #8]
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	609a      	str	r2, [r3, #8]
=======
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	68fa      	ldr	r2, [r7, #12]
 8006bf2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	689a      	ldr	r2, [r3, #8]
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	609a      	str	r2, [r3, #8]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
<<<<<<< HEAD
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	689b      	ldr	r3, [r3, #8]
 8007940:	683a      	ldr	r2, [r7, #0]
 8007942:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	683a      	ldr	r2, [r7, #0]
 8007948:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	687a      	ldr	r2, [r7, #4]
 800794e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	1c5a      	adds	r2, r3, #1
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	601a      	str	r2, [r3, #0]
}
 800795a:	bf00      	nop
 800795c:	3714      	adds	r7, #20
 800795e:	46bd      	mov	sp, r7
 8007960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007964:	4770      	bx	lr

08007966 <vListInsert>:
=======
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	683a      	ldr	r2, [r7, #0]
 8006c02:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	683a      	ldr	r2, [r7, #0]
 8006c08:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	687a      	ldr	r2, [r7, #4]
 8006c0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	1c5a      	adds	r2, r3, #1
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	601a      	str	r2, [r3, #0]
}
 8006c1a:	bf00      	nop
 8006c1c:	3714      	adds	r7, #20
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c24:	4770      	bx	lr

08006c26 <vListInsert>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
<<<<<<< HEAD
 8007966:	b480      	push	{r7}
 8007968:	b085      	sub	sp, #20
 800796a:	af00      	add	r7, sp, #0
 800796c:	6078      	str	r0, [r7, #4]
 800796e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	60bb      	str	r3, [r7, #8]
=======
 8006c26:	b480      	push	{r7}
 8006c28:	b085      	sub	sp, #20
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
 8006c2e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	60bb      	str	r3, [r7, #8]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
<<<<<<< HEAD
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800797c:	d103      	bne.n	8007986 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	691b      	ldr	r3, [r3, #16]
 8007982:	60fb      	str	r3, [r7, #12]
 8007984:	e00c      	b.n	80079a0 <vListInsert+0x3a>
=======
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c3c:	d103      	bne.n	8006c46 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	691b      	ldr	r3, [r3, #16]
 8006c42:	60fb      	str	r3, [r7, #12]
 8006c44:	e00c      	b.n	8006c60 <vListInsert+0x3a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
<<<<<<< HEAD
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	3308      	adds	r3, #8
 800798a:	60fb      	str	r3, [r7, #12]
 800798c:	e002      	b.n	8007994 <vListInsert+0x2e>
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	60fb      	str	r3, [r7, #12]
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	68ba      	ldr	r2, [r7, #8]
 800799c:	429a      	cmp	r2, r3
 800799e:	d2f6      	bcs.n	800798e <vListInsert+0x28>
=======
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	3308      	adds	r3, #8
 8006c4a:	60fb      	str	r3, [r7, #12]
 8006c4c:	e002      	b.n	8006c54 <vListInsert+0x2e>
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	60fb      	str	r3, [r7, #12]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	68ba      	ldr	r2, [r7, #8]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d2f6      	bcs.n	8006c4e <vListInsert+0x28>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
<<<<<<< HEAD
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	685a      	ldr	r2, [r3, #4]
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	683a      	ldr	r2, [r7, #0]
 80079ae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	683a      	ldr	r2, [r7, #0]
 80079ba:	605a      	str	r2, [r3, #4]
=======
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	685a      	ldr	r2, [r3, #4]
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	683a      	ldr	r2, [r7, #0]
 8006c6e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	683a      	ldr	r2, [r7, #0]
 8006c7a:	605a      	str	r2, [r3, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
<<<<<<< HEAD
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	687a      	ldr	r2, [r7, #4]
 80079c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	1c5a      	adds	r2, r3, #1
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	601a      	str	r2, [r3, #0]
}
 80079cc:	bf00      	nop
 80079ce:	3714      	adds	r7, #20
 80079d0:	46bd      	mov	sp, r7
 80079d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d6:	4770      	bx	lr

080079d8 <uxListRemove>:
=======
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	1c5a      	adds	r2, r3, #1
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	601a      	str	r2, [r3, #0]
}
 8006c8c:	bf00      	nop
 8006c8e:	3714      	adds	r7, #20
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <uxListRemove>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
<<<<<<< HEAD
 80079d8:	b480      	push	{r7}
 80079da:	b085      	sub	sp, #20
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	691b      	ldr	r3, [r3, #16]
 80079e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	6892      	ldr	r2, [r2, #8]
 80079ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	6852      	ldr	r2, [r2, #4]
 80079f8:	605a      	str	r2, [r3, #4]
=======
 8006c98:	b480      	push	{r7}
 8006c9a:	b085      	sub	sp, #20
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	691b      	ldr	r3, [r3, #16]
 8006ca4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	6892      	ldr	r2, [r2, #8]
 8006cae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	687a      	ldr	r2, [r7, #4]
 8006cb6:	6852      	ldr	r2, [r2, #4]
 8006cb8:	605a      	str	r2, [r3, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
<<<<<<< HEAD
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d103      	bne.n	8007a0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	689a      	ldr	r2, [r3, #8]
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	605a      	str	r2, [r3, #4]
=======
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	687a      	ldr	r2, [r7, #4]
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d103      	bne.n	8006ccc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	689a      	ldr	r2, [r3, #8]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	605a      	str	r2, [r3, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
<<<<<<< HEAD
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	1e5a      	subs	r2, r3, #1
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3714      	adds	r7, #20
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <xQueueGenericSend>:
=======
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	1e5a      	subs	r2, r3, #1
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3714      	adds	r7, #20
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <xQueueGenericSend>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
<<<<<<< HEAD
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b08e      	sub	sp, #56	@ 0x38
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60f8      	str	r0, [r7, #12]
 8007a34:	60b9      	str	r1, [r7, #8]
 8007a36:	607a      	str	r2, [r7, #4]
 8007a38:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d10d      	bne.n	8007a64 <xQueueGenericSend+0x38>
=======
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b08e      	sub	sp, #56	@ 0x38
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]
 8006cf8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d10d      	bne.n	8006d24 <xQueueGenericSend+0x38>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
<<<<<<< HEAD
 8007a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a4c:	b672      	cpsid	i
 8007a4e:	f383 8811 	msr	BASEPRI, r3
 8007a52:	f3bf 8f6f 	isb	sy
 8007a56:	f3bf 8f4f 	dsb	sy
 8007a5a:	b662      	cpsie	i
 8007a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
=======
 8006d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d0c:	b672      	cpsid	i
 8006d0e:	f383 8811 	msr	BASEPRI, r3
 8006d12:	f3bf 8f6f 	isb	sy
 8006d16:	f3bf 8f4f 	dsb	sy
 8006d1a:	b662      	cpsie	i
 8006d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
<<<<<<< HEAD
 8007a5e:	bf00      	nop
 8007a60:	bf00      	nop
 8007a62:	e7fd      	b.n	8007a60 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d103      	bne.n	8007a72 <xQueueGenericSend+0x46>
 8007a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d101      	bne.n	8007a76 <xQueueGenericSend+0x4a>
 8007a72:	2301      	movs	r3, #1
 8007a74:	e000      	b.n	8007a78 <xQueueGenericSend+0x4c>
 8007a76:	2300      	movs	r3, #0
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d10d      	bne.n	8007a98 <xQueueGenericSend+0x6c>
	__asm volatile
 8007a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a80:	b672      	cpsid	i
 8007a82:	f383 8811 	msr	BASEPRI, r3
 8007a86:	f3bf 8f6f 	isb	sy
 8007a8a:	f3bf 8f4f 	dsb	sy
 8007a8e:	b662      	cpsie	i
 8007a90:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007a92:	bf00      	nop
 8007a94:	bf00      	nop
 8007a96:	e7fd      	b.n	8007a94 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	2b02      	cmp	r3, #2
 8007a9c:	d103      	bne.n	8007aa6 <xQueueGenericSend+0x7a>
 8007a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d101      	bne.n	8007aaa <xQueueGenericSend+0x7e>
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	e000      	b.n	8007aac <xQueueGenericSend+0x80>
 8007aaa:	2300      	movs	r3, #0
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d10d      	bne.n	8007acc <xQueueGenericSend+0xa0>
	__asm volatile
 8007ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ab4:	b672      	cpsid	i
 8007ab6:	f383 8811 	msr	BASEPRI, r3
 8007aba:	f3bf 8f6f 	isb	sy
 8007abe:	f3bf 8f4f 	dsb	sy
 8007ac2:	b662      	cpsie	i
 8007ac4:	623b      	str	r3, [r7, #32]
}
 8007ac6:	bf00      	nop
 8007ac8:	bf00      	nop
 8007aca:	e7fd      	b.n	8007ac8 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007acc:	f001 fa0e 	bl	8008eec <xTaskGetSchedulerState>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d102      	bne.n	8007adc <xQueueGenericSend+0xb0>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d101      	bne.n	8007ae0 <xQueueGenericSend+0xb4>
 8007adc:	2301      	movs	r3, #1
 8007ade:	e000      	b.n	8007ae2 <xQueueGenericSend+0xb6>
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d10d      	bne.n	8007b02 <xQueueGenericSend+0xd6>
	__asm volatile
 8007ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aea:	b672      	cpsid	i
 8007aec:	f383 8811 	msr	BASEPRI, r3
 8007af0:	f3bf 8f6f 	isb	sy
 8007af4:	f3bf 8f4f 	dsb	sy
 8007af8:	b662      	cpsie	i
 8007afa:	61fb      	str	r3, [r7, #28]
}
 8007afc:	bf00      	nop
 8007afe:	bf00      	nop
 8007b00:	e7fd      	b.n	8007afe <xQueueGenericSend+0xd2>
=======
 8006d1e:	bf00      	nop
 8006d20:	bf00      	nop
 8006d22:	e7fd      	b.n	8006d20 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d103      	bne.n	8006d32 <xQueueGenericSend+0x46>
 8006d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d101      	bne.n	8006d36 <xQueueGenericSend+0x4a>
 8006d32:	2301      	movs	r3, #1
 8006d34:	e000      	b.n	8006d38 <xQueueGenericSend+0x4c>
 8006d36:	2300      	movs	r3, #0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10d      	bne.n	8006d58 <xQueueGenericSend+0x6c>
	__asm volatile
 8006d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d40:	b672      	cpsid	i
 8006d42:	f383 8811 	msr	BASEPRI, r3
 8006d46:	f3bf 8f6f 	isb	sy
 8006d4a:	f3bf 8f4f 	dsb	sy
 8006d4e:	b662      	cpsie	i
 8006d50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006d52:	bf00      	nop
 8006d54:	bf00      	nop
 8006d56:	e7fd      	b.n	8006d54 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	2b02      	cmp	r3, #2
 8006d5c:	d103      	bne.n	8006d66 <xQueueGenericSend+0x7a>
 8006d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d101      	bne.n	8006d6a <xQueueGenericSend+0x7e>
 8006d66:	2301      	movs	r3, #1
 8006d68:	e000      	b.n	8006d6c <xQueueGenericSend+0x80>
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d10d      	bne.n	8006d8c <xQueueGenericSend+0xa0>
	__asm volatile
 8006d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d74:	b672      	cpsid	i
 8006d76:	f383 8811 	msr	BASEPRI, r3
 8006d7a:	f3bf 8f6f 	isb	sy
 8006d7e:	f3bf 8f4f 	dsb	sy
 8006d82:	b662      	cpsie	i
 8006d84:	623b      	str	r3, [r7, #32]
}
 8006d86:	bf00      	nop
 8006d88:	bf00      	nop
 8006d8a:	e7fd      	b.n	8006d88 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006d8c:	f001 fa0e 	bl	80081ac <xTaskGetSchedulerState>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d102      	bne.n	8006d9c <xQueueGenericSend+0xb0>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d101      	bne.n	8006da0 <xQueueGenericSend+0xb4>
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e000      	b.n	8006da2 <xQueueGenericSend+0xb6>
 8006da0:	2300      	movs	r3, #0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d10d      	bne.n	8006dc2 <xQueueGenericSend+0xd6>
	__asm volatile
 8006da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006daa:	b672      	cpsid	i
 8006dac:	f383 8811 	msr	BASEPRI, r3
 8006db0:	f3bf 8f6f 	isb	sy
 8006db4:	f3bf 8f4f 	dsb	sy
 8006db8:	b662      	cpsie	i
 8006dba:	61fb      	str	r3, [r7, #28]
}
 8006dbc:	bf00      	nop
 8006dbe:	bf00      	nop
 8006dc0:	e7fd      	b.n	8006dbe <xQueueGenericSend+0xd2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
<<<<<<< HEAD
 8007b02:	f001 fd43 	bl	800958c <vPortEnterCritical>
=======
 8006dc2:	f001 fd43 	bl	800884c <vPortEnterCritical>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
<<<<<<< HEAD
 8007b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d302      	bcc.n	8007b18 <xQueueGenericSend+0xec>
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	2b02      	cmp	r3, #2
 8007b16:	d129      	bne.n	8007b6c <xQueueGenericSend+0x140>
=======
 8006dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d302      	bcc.n	8006dd8 <xQueueGenericSend+0xec>
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	2b02      	cmp	r3, #2
 8006dd6:	d129      	bne.n	8006e2c <xQueueGenericSend+0x140>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
<<<<<<< HEAD
 8007b18:	683a      	ldr	r2, [r7, #0]
 8007b1a:	68b9      	ldr	r1, [r7, #8]
 8007b1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b1e:	f000 fadf 	bl	80080e0 <prvCopyDataToQueue>
 8007b22:	62f8      	str	r0, [r7, #44]	@ 0x2c
=======
 8006dd8:	683a      	ldr	r2, [r7, #0]
 8006dda:	68b9      	ldr	r1, [r7, #8]
 8006ddc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006dde:	f000 fadf 	bl	80073a0 <prvCopyDataToQueue>
 8006de2:	62f8      	str	r0, [r7, #44]	@ 0x2c
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
<<<<<<< HEAD
 8007b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d010      	beq.n	8007b4e <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2e:	3324      	adds	r3, #36	@ 0x24
 8007b30:	4618      	mov	r0, r3
 8007b32:	f001 f813 	bl	8008b5c <xTaskRemoveFromEventList>
 8007b36:	4603      	mov	r3, r0
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d013      	beq.n	8007b64 <xQueueGenericSend+0x138>
=======
 8006de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d010      	beq.n	8006e0e <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dee:	3324      	adds	r3, #36	@ 0x24
 8006df0:	4618      	mov	r0, r3
 8006df2:	f001 f813 	bl	8007e1c <xTaskRemoveFromEventList>
 8006df6:	4603      	mov	r3, r0
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d013      	beq.n	8006e24 <xQueueGenericSend+0x138>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
<<<<<<< HEAD
 8007b3c:	4b3f      	ldr	r3, [pc, #252]	@ (8007c3c <xQueueGenericSend+0x210>)
 8007b3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b42:	601a      	str	r2, [r3, #0]
 8007b44:	f3bf 8f4f 	dsb	sy
 8007b48:	f3bf 8f6f 	isb	sy
 8007b4c:	e00a      	b.n	8007b64 <xQueueGenericSend+0x138>
=======
 8006dfc:	4b3f      	ldr	r3, [pc, #252]	@ (8006efc <xQueueGenericSend+0x210>)
 8006dfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e02:	601a      	str	r2, [r3, #0]
 8006e04:	f3bf 8f4f 	dsb	sy
 8006e08:	f3bf 8f6f 	isb	sy
 8006e0c:	e00a      	b.n	8006e24 <xQueueGenericSend+0x138>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
<<<<<<< HEAD
 8007b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d007      	beq.n	8007b64 <xQueueGenericSend+0x138>
=======
 8006e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d007      	beq.n	8006e24 <xQueueGenericSend+0x138>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
<<<<<<< HEAD
 8007b54:	4b39      	ldr	r3, [pc, #228]	@ (8007c3c <xQueueGenericSend+0x210>)
 8007b56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b5a:	601a      	str	r2, [r3, #0]
 8007b5c:	f3bf 8f4f 	dsb	sy
 8007b60:	f3bf 8f6f 	isb	sy
=======
 8006e14:	4b39      	ldr	r3, [pc, #228]	@ (8006efc <xQueueGenericSend+0x210>)
 8006e16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e1a:	601a      	str	r2, [r3, #0]
 8006e1c:	f3bf 8f4f 	dsb	sy
 8006e20:	f3bf 8f6f 	isb	sy
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
<<<<<<< HEAD
 8007b64:	f001 fd48 	bl	80095f8 <vPortExitCritical>
				return pdPASS;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	e063      	b.n	8007c34 <xQueueGenericSend+0x208>
=======
 8006e24:	f001 fd48 	bl	80088b8 <vPortExitCritical>
				return pdPASS;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	e063      	b.n	8006ef4 <xQueueGenericSend+0x208>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
<<<<<<< HEAD
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d103      	bne.n	8007b7a <xQueueGenericSend+0x14e>
=======
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d103      	bne.n	8006e3a <xQueueGenericSend+0x14e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
<<<<<<< HEAD
 8007b72:	f001 fd41 	bl	80095f8 <vPortExitCritical>
=======
 8006e32:	f001 fd41 	bl	80088b8 <vPortExitCritical>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
<<<<<<< HEAD
 8007b76:	2300      	movs	r3, #0
 8007b78:	e05c      	b.n	8007c34 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d106      	bne.n	8007b8e <xQueueGenericSend+0x162>
=======
 8006e36:	2300      	movs	r3, #0
 8006e38:	e05c      	b.n	8006ef4 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d106      	bne.n	8006e4e <xQueueGenericSend+0x162>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
<<<<<<< HEAD
 8007b80:	f107 0314 	add.w	r3, r7, #20
 8007b84:	4618      	mov	r0, r3
 8007b86:	f001 f84f 	bl	8008c28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	637b      	str	r3, [r7, #52]	@ 0x34
=======
 8006e40:	f107 0314 	add.w	r3, r7, #20
 8006e44:	4618      	mov	r0, r3
 8006e46:	f001 f84f 	bl	8007ee8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	637b      	str	r3, [r7, #52]	@ 0x34
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
<<<<<<< HEAD
 8007b8e:	f001 fd33 	bl	80095f8 <vPortExitCritical>
=======
 8006e4e:	f001 fd33 	bl	80088b8 <vPortExitCritical>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
<<<<<<< HEAD
 8007b92:	f000 fdf3 	bl	800877c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b96:	f001 fcf9 	bl	800958c <vPortEnterCritical>
 8007b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ba0:	b25b      	sxtb	r3, r3
 8007ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ba6:	d103      	bne.n	8007bb0 <xQueueGenericSend+0x184>
 8007ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007baa:	2200      	movs	r2, #0
 8007bac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007bb6:	b25b      	sxtb	r3, r3
 8007bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bbc:	d103      	bne.n	8007bc6 <xQueueGenericSend+0x19a>
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007bc6:	f001 fd17 	bl	80095f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007bca:	1d3a      	adds	r2, r7, #4
 8007bcc:	f107 0314 	add.w	r3, r7, #20
 8007bd0:	4611      	mov	r1, r2
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f001 f83e 	bl	8008c54 <xTaskCheckForTimeOut>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d124      	bne.n	8007c28 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007bde:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007be0:	f000 fb76 	bl	80082d0 <prvIsQueueFull>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d018      	beq.n	8007c1c <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bec:	3310      	adds	r3, #16
 8007bee:	687a      	ldr	r2, [r7, #4]
 8007bf0:	4611      	mov	r1, r2
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f000 ff8a 	bl	8008b0c <vTaskPlaceOnEventList>
=======
 8006e52:	f000 fdf3 	bl	8007a3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006e56:	f001 fcf9 	bl	800884c <vPortEnterCritical>
 8006e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e60:	b25b      	sxtb	r3, r3
 8006e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e66:	d103      	bne.n	8006e70 <xQueueGenericSend+0x184>
 8006e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e72:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e76:	b25b      	sxtb	r3, r3
 8006e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e7c:	d103      	bne.n	8006e86 <xQueueGenericSend+0x19a>
 8006e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e80:	2200      	movs	r2, #0
 8006e82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e86:	f001 fd17 	bl	80088b8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006e8a:	1d3a      	adds	r2, r7, #4
 8006e8c:	f107 0314 	add.w	r3, r7, #20
 8006e90:	4611      	mov	r1, r2
 8006e92:	4618      	mov	r0, r3
 8006e94:	f001 f83e 	bl	8007f14 <xTaskCheckForTimeOut>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d124      	bne.n	8006ee8 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006e9e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006ea0:	f000 fb76 	bl	8007590 <prvIsQueueFull>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d018      	beq.n	8006edc <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eac:	3310      	adds	r3, #16
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	4611      	mov	r1, r2
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f000 ff8a 	bl	8007dcc <vTaskPlaceOnEventList>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
<<<<<<< HEAD
 8007bf8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bfa:	f000 fb01 	bl	8008200 <prvUnlockQueue>
=======
 8006eb8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006eba:	f000 fb01 	bl	80074c0 <prvUnlockQueue>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
<<<<<<< HEAD
 8007bfe:	f000 fdcb 	bl	8008798 <xTaskResumeAll>
 8007c02:	4603      	mov	r3, r0
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f47f af7c 	bne.w	8007b02 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8007c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8007c3c <xQueueGenericSend+0x210>)
 8007c0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c10:	601a      	str	r2, [r3, #0]
 8007c12:	f3bf 8f4f 	dsb	sy
 8007c16:	f3bf 8f6f 	isb	sy
 8007c1a:	e772      	b.n	8007b02 <xQueueGenericSend+0xd6>
=======
 8006ebe:	f000 fdcb 	bl	8007a58 <xTaskResumeAll>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	f47f af7c 	bne.w	8006dc2 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8006eca:	4b0c      	ldr	r3, [pc, #48]	@ (8006efc <xQueueGenericSend+0x210>)
 8006ecc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ed0:	601a      	str	r2, [r3, #0]
 8006ed2:	f3bf 8f4f 	dsb	sy
 8006ed6:	f3bf 8f6f 	isb	sy
 8006eda:	e772      	b.n	8006dc2 <xQueueGenericSend+0xd6>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
<<<<<<< HEAD
 8007c1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c1e:	f000 faef 	bl	8008200 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007c22:	f000 fdb9 	bl	8008798 <xTaskResumeAll>
 8007c26:	e76c      	b.n	8007b02 <xQueueGenericSend+0xd6>
=======
 8006edc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006ede:	f000 faef 	bl	80074c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006ee2:	f000 fdb9 	bl	8007a58 <xTaskResumeAll>
 8006ee6:	e76c      	b.n	8006dc2 <xQueueGenericSend+0xd6>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
<<<<<<< HEAD
 8007c28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c2a:	f000 fae9 	bl	8008200 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007c2e:	f000 fdb3 	bl	8008798 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007c32:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3738      	adds	r7, #56	@ 0x38
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	e000ed04 	.word	0xe000ed04

08007c40 <xQueueGiveFromISR>:
=======
 8006ee8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006eea:	f000 fae9 	bl	80074c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006eee:	f000 fdb3 	bl	8007a58 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006ef2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3738      	adds	r7, #56	@ 0x38
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}
 8006efc:	e000ed04 	.word	0xe000ed04

08006f00 <xQueueGiveFromISR>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
<<<<<<< HEAD
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b08e      	sub	sp, #56	@ 0x38
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
 8007c48:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	633b      	str	r3, [r7, #48]	@ 0x30
=======
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b08e      	sub	sp, #56	@ 0x38
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	633b      	str	r3, [r7, #48]	@ 0x30
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
<<<<<<< HEAD
 8007c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d10d      	bne.n	8007c70 <xQueueGiveFromISR+0x30>
	__asm volatile
 8007c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c58:	b672      	cpsid	i
 8007c5a:	f383 8811 	msr	BASEPRI, r3
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f3bf 8f4f 	dsb	sy
 8007c66:	b662      	cpsie	i
 8007c68:	623b      	str	r3, [r7, #32]
}
 8007c6a:	bf00      	nop
 8007c6c:	bf00      	nop
 8007c6e:	e7fd      	b.n	8007c6c <xQueueGiveFromISR+0x2c>
=======
 8006f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d10d      	bne.n	8006f30 <xQueueGiveFromISR+0x30>
	__asm volatile
 8006f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f18:	b672      	cpsid	i
 8006f1a:	f383 8811 	msr	BASEPRI, r3
 8006f1e:	f3bf 8f6f 	isb	sy
 8006f22:	f3bf 8f4f 	dsb	sy
 8006f26:	b662      	cpsie	i
 8006f28:	623b      	str	r3, [r7, #32]
}
 8006f2a:	bf00      	nop
 8006f2c:	bf00      	nop
 8006f2e:	e7fd      	b.n	8006f2c <xQueueGiveFromISR+0x2c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
<<<<<<< HEAD
 8007c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d00d      	beq.n	8007c94 <xQueueGiveFromISR+0x54>
	__asm volatile
 8007c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7c:	b672      	cpsid	i
 8007c7e:	f383 8811 	msr	BASEPRI, r3
 8007c82:	f3bf 8f6f 	isb	sy
 8007c86:	f3bf 8f4f 	dsb	sy
 8007c8a:	b662      	cpsie	i
 8007c8c:	61fb      	str	r3, [r7, #28]
}
 8007c8e:	bf00      	nop
 8007c90:	bf00      	nop
 8007c92:	e7fd      	b.n	8007c90 <xQueueGiveFromISR+0x50>
=======
 8006f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d00d      	beq.n	8006f54 <xQueueGiveFromISR+0x54>
	__asm volatile
 8006f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f3c:	b672      	cpsid	i
 8006f3e:	f383 8811 	msr	BASEPRI, r3
 8006f42:	f3bf 8f6f 	isb	sy
 8006f46:	f3bf 8f4f 	dsb	sy
 8006f4a:	b662      	cpsie	i
 8006f4c:	61fb      	str	r3, [r7, #28]
}
 8006f4e:	bf00      	nop
 8006f50:	bf00      	nop
 8006f52:	e7fd      	b.n	8006f50 <xQueueGiveFromISR+0x50>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
<<<<<<< HEAD
 8007c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d103      	bne.n	8007ca4 <xQueueGiveFromISR+0x64>
 8007c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c9e:	689b      	ldr	r3, [r3, #8]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d101      	bne.n	8007ca8 <xQueueGiveFromISR+0x68>
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	e000      	b.n	8007caa <xQueueGiveFromISR+0x6a>
 8007ca8:	2300      	movs	r3, #0
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d10d      	bne.n	8007cca <xQueueGiveFromISR+0x8a>
	__asm volatile
 8007cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb2:	b672      	cpsid	i
 8007cb4:	f383 8811 	msr	BASEPRI, r3
 8007cb8:	f3bf 8f6f 	isb	sy
 8007cbc:	f3bf 8f4f 	dsb	sy
 8007cc0:	b662      	cpsie	i
 8007cc2:	61bb      	str	r3, [r7, #24]
}
 8007cc4:	bf00      	nop
 8007cc6:	bf00      	nop
 8007cc8:	e7fd      	b.n	8007cc6 <xQueueGiveFromISR+0x86>
=======
 8006f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d103      	bne.n	8006f64 <xQueueGiveFromISR+0x64>
 8006f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d101      	bne.n	8006f68 <xQueueGiveFromISR+0x68>
 8006f64:	2301      	movs	r3, #1
 8006f66:	e000      	b.n	8006f6a <xQueueGiveFromISR+0x6a>
 8006f68:	2300      	movs	r3, #0
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d10d      	bne.n	8006f8a <xQueueGiveFromISR+0x8a>
	__asm volatile
 8006f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f72:	b672      	cpsid	i
 8006f74:	f383 8811 	msr	BASEPRI, r3
 8006f78:	f3bf 8f6f 	isb	sy
 8006f7c:	f3bf 8f4f 	dsb	sy
 8006f80:	b662      	cpsie	i
 8006f82:	61bb      	str	r3, [r7, #24]
}
 8006f84:	bf00      	nop
 8006f86:	bf00      	nop
 8006f88:	e7fd      	b.n	8006f86 <xQueueGiveFromISR+0x86>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
<<<<<<< HEAD
 8007cca:	f001 fd47 	bl	800975c <vPortValidateInterruptPriority>
=======
 8006f8a:	f001 fd47 	bl	8008a1c <vPortValidateInterruptPriority>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
<<<<<<< HEAD
 8007cce:	f3ef 8211 	mrs	r2, BASEPRI
 8007cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd6:	b672      	cpsid	i
 8007cd8:	f383 8811 	msr	BASEPRI, r3
 8007cdc:	f3bf 8f6f 	isb	sy
 8007ce0:	f3bf 8f4f 	dsb	sy
 8007ce4:	b662      	cpsie	i
 8007ce6:	617a      	str	r2, [r7, #20]
 8007ce8:	613b      	str	r3, [r7, #16]
=======
 8006f8e:	f3ef 8211 	mrs	r2, BASEPRI
 8006f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f96:	b672      	cpsid	i
 8006f98:	f383 8811 	msr	BASEPRI, r3
 8006f9c:	f3bf 8f6f 	isb	sy
 8006fa0:	f3bf 8f4f 	dsb	sy
 8006fa4:	b662      	cpsie	i
 8006fa6:	617a      	str	r2, [r7, #20]
 8006fa8:	613b      	str	r3, [r7, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
<<<<<<< HEAD
 8007cea:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
=======
 8006faa:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
<<<<<<< HEAD
 8007cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cf8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d22b      	bcs.n	8007d56 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
=======
 8006fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d22b      	bcs.n	8007016 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006fc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
<<<<<<< HEAD
 8007d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d0a:	1c5a      	adds	r2, r3, #1
 8007d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0e:	639a      	str	r2, [r3, #56]	@ 0x38
=======
 8006fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fca:	1c5a      	adds	r2, r3, #1
 8006fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fce:	639a      	str	r2, [r3, #56]	@ 0x38
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
<<<<<<< HEAD
 8007d10:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d18:	d112      	bne.n	8007d40 <xQueueGiveFromISR+0x100>
=======
 8006fd0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd8:	d112      	bne.n	8007000 <xQueueGiveFromISR+0x100>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
<<<<<<< HEAD
 8007d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d016      	beq.n	8007d50 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d24:	3324      	adds	r3, #36	@ 0x24
 8007d26:	4618      	mov	r0, r3
 8007d28:	f000 ff18 	bl	8008b5c <xTaskRemoveFromEventList>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d00e      	beq.n	8007d50 <xQueueGiveFromISR+0x110>
=======
 8006fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d016      	beq.n	8007010 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe4:	3324      	adds	r3, #36	@ 0x24
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f000 ff18 	bl	8007e1c <xTaskRemoveFromEventList>
 8006fec:	4603      	mov	r3, r0
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d00e      	beq.n	8007010 <xQueueGiveFromISR+0x110>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
<<<<<<< HEAD
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d00b      	beq.n	8007d50 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	601a      	str	r2, [r3, #0]
 8007d3e:	e007      	b.n	8007d50 <xQueueGiveFromISR+0x110>
=======
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d00b      	beq.n	8007010 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	601a      	str	r2, [r3, #0]
 8006ffe:	e007      	b.n	8007010 <xQueueGiveFromISR+0x110>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
<<<<<<< HEAD
 8007d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d44:	3301      	adds	r3, #1
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	b25a      	sxtb	r2, r3
 8007d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007d50:	2301      	movs	r3, #1
 8007d52:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d54:	e001      	b.n	8007d5a <xQueueGiveFromISR+0x11a>
=======
 8007000:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007004:	3301      	adds	r3, #1
 8007006:	b2db      	uxtb	r3, r3
 8007008:	b25a      	sxtb	r2, r3
 800700a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800700c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007010:	2301      	movs	r3, #1
 8007012:	637b      	str	r3, [r7, #52]	@ 0x34
 8007014:	e001      	b.n	800701a <xQueueGiveFromISR+0x11a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
<<<<<<< HEAD
 8007d56:	2300      	movs	r3, #0
 8007d58:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d5c:	60fb      	str	r3, [r7, #12]
=======
 8007016:	2300      	movs	r3, #0
 8007018:	637b      	str	r3, [r7, #52]	@ 0x34
 800701a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800701c:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
<<<<<<< HEAD
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f383 8811 	msr	BASEPRI, r3
=======
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f383 8811 	msr	BASEPRI, r3
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
<<<<<<< HEAD
 8007d64:	bf00      	nop
=======
 8007024:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
<<<<<<< HEAD
 8007d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3738      	adds	r7, #56	@ 0x38
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}

08007d70 <xQueueSemaphoreTake>:
=======
 8007026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007028:	4618      	mov	r0, r3
 800702a:	3738      	adds	r7, #56	@ 0x38
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <xQueueSemaphoreTake>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
<<<<<<< HEAD
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b08e      	sub	sp, #56	@ 0x38
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007d82:	2300      	movs	r3, #0
 8007d84:	633b      	str	r3, [r7, #48]	@ 0x30
=======
 8007030:	b580      	push	{r7, lr}
 8007032:	b08e      	sub	sp, #56	@ 0x38
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800703a:	2300      	movs	r3, #0
 800703c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007042:	2300      	movs	r3, #0
 8007044:	633b      	str	r3, [r7, #48]	@ 0x30
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
<<<<<<< HEAD
 8007d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d10d      	bne.n	8007da8 <xQueueSemaphoreTake+0x38>
	__asm volatile
 8007d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d90:	b672      	cpsid	i
 8007d92:	f383 8811 	msr	BASEPRI, r3
 8007d96:	f3bf 8f6f 	isb	sy
 8007d9a:	f3bf 8f4f 	dsb	sy
 8007d9e:	b662      	cpsie	i
 8007da0:	623b      	str	r3, [r7, #32]
}
 8007da2:	bf00      	nop
 8007da4:	bf00      	nop
 8007da6:	e7fd      	b.n	8007da4 <xQueueSemaphoreTake+0x34>
=======
 8007046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10d      	bne.n	8007068 <xQueueSemaphoreTake+0x38>
	__asm volatile
 800704c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007050:	b672      	cpsid	i
 8007052:	f383 8811 	msr	BASEPRI, r3
 8007056:	f3bf 8f6f 	isb	sy
 800705a:	f3bf 8f4f 	dsb	sy
 800705e:	b662      	cpsie	i
 8007060:	623b      	str	r3, [r7, #32]
}
 8007062:	bf00      	nop
 8007064:	bf00      	nop
 8007066:	e7fd      	b.n	8007064 <xQueueSemaphoreTake+0x34>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
<<<<<<< HEAD
 8007da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d00d      	beq.n	8007dcc <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8007db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db4:	b672      	cpsid	i
 8007db6:	f383 8811 	msr	BASEPRI, r3
 8007dba:	f3bf 8f6f 	isb	sy
 8007dbe:	f3bf 8f4f 	dsb	sy
 8007dc2:	b662      	cpsie	i
 8007dc4:	61fb      	str	r3, [r7, #28]
}
 8007dc6:	bf00      	nop
 8007dc8:	bf00      	nop
 8007dca:	e7fd      	b.n	8007dc8 <xQueueSemaphoreTake+0x58>
=======
 8007068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800706a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800706c:	2b00      	cmp	r3, #0
 800706e:	d00d      	beq.n	800708c <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8007070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007074:	b672      	cpsid	i
 8007076:	f383 8811 	msr	BASEPRI, r3
 800707a:	f3bf 8f6f 	isb	sy
 800707e:	f3bf 8f4f 	dsb	sy
 8007082:	b662      	cpsie	i
 8007084:	61fb      	str	r3, [r7, #28]
}
 8007086:	bf00      	nop
 8007088:	bf00      	nop
 800708a:	e7fd      	b.n	8007088 <xQueueSemaphoreTake+0x58>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
<<<<<<< HEAD
 8007dcc:	f001 f88e 	bl	8008eec <xTaskGetSchedulerState>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d102      	bne.n	8007ddc <xQueueSemaphoreTake+0x6c>
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d101      	bne.n	8007de0 <xQueueSemaphoreTake+0x70>
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e000      	b.n	8007de2 <xQueueSemaphoreTake+0x72>
 8007de0:	2300      	movs	r3, #0
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d10d      	bne.n	8007e02 <xQueueSemaphoreTake+0x92>
	__asm volatile
 8007de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dea:	b672      	cpsid	i
 8007dec:	f383 8811 	msr	BASEPRI, r3
 8007df0:	f3bf 8f6f 	isb	sy
 8007df4:	f3bf 8f4f 	dsb	sy
 8007df8:	b662      	cpsie	i
 8007dfa:	61bb      	str	r3, [r7, #24]
}
 8007dfc:	bf00      	nop
 8007dfe:	bf00      	nop
 8007e00:	e7fd      	b.n	8007dfe <xQueueSemaphoreTake+0x8e>
=======
 800708c:	f001 f88e 	bl	80081ac <xTaskGetSchedulerState>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d102      	bne.n	800709c <xQueueSemaphoreTake+0x6c>
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d101      	bne.n	80070a0 <xQueueSemaphoreTake+0x70>
 800709c:	2301      	movs	r3, #1
 800709e:	e000      	b.n	80070a2 <xQueueSemaphoreTake+0x72>
 80070a0:	2300      	movs	r3, #0
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d10d      	bne.n	80070c2 <xQueueSemaphoreTake+0x92>
	__asm volatile
 80070a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070aa:	b672      	cpsid	i
 80070ac:	f383 8811 	msr	BASEPRI, r3
 80070b0:	f3bf 8f6f 	isb	sy
 80070b4:	f3bf 8f4f 	dsb	sy
 80070b8:	b662      	cpsie	i
 80070ba:	61bb      	str	r3, [r7, #24]
}
 80070bc:	bf00      	nop
 80070be:	bf00      	nop
 80070c0:	e7fd      	b.n	80070be <xQueueSemaphoreTake+0x8e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
<<<<<<< HEAD
 8007e02:	f001 fbc3 	bl	800958c <vPortEnterCritical>
=======
 80070c2:	f001 fbc3 	bl	800884c <vPortEnterCritical>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
<<<<<<< HEAD
 8007e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e0a:	62bb      	str	r3, [r7, #40]	@ 0x28
=======
 80070c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070ca:	62bb      	str	r3, [r7, #40]	@ 0x28
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
<<<<<<< HEAD
 8007e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d024      	beq.n	8007e5c <xQueueSemaphoreTake+0xec>
=======
 80070cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d024      	beq.n	800711c <xQueueSemaphoreTake+0xec>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
<<<<<<< HEAD
 8007e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e14:	1e5a      	subs	r2, r3, #1
 8007e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e18:	639a      	str	r2, [r3, #56]	@ 0x38
=======
 80070d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070d4:	1e5a      	subs	r2, r3, #1
 80070d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070d8:	639a      	str	r2, [r3, #56]	@ 0x38
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
<<<<<<< HEAD
 8007e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d104      	bne.n	8007e2c <xQueueSemaphoreTake+0xbc>
=======
 80070da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d104      	bne.n	80070ec <xQueueSemaphoreTake+0xbc>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
<<<<<<< HEAD
 8007e22:	f001 fa2d 	bl	8009280 <pvTaskIncrementMutexHeldCount>
 8007e26:	4602      	mov	r2, r0
 8007e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e2a:	609a      	str	r2, [r3, #8]
=======
 80070e2:	f001 fa2d 	bl	8008540 <pvTaskIncrementMutexHeldCount>
 80070e6:	4602      	mov	r2, r0
 80070e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ea:	609a      	str	r2, [r3, #8]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
<<<<<<< HEAD
 8007e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e2e:	691b      	ldr	r3, [r3, #16]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00f      	beq.n	8007e54 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e36:	3310      	adds	r3, #16
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f000 fe8f 	bl	8008b5c <xTaskRemoveFromEventList>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d007      	beq.n	8007e54 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007e44:	4b55      	ldr	r3, [pc, #340]	@ (8007f9c <xQueueSemaphoreTake+0x22c>)
 8007e46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e4a:	601a      	str	r2, [r3, #0]
 8007e4c:	f3bf 8f4f 	dsb	sy
 8007e50:	f3bf 8f6f 	isb	sy
=======
 80070ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ee:	691b      	ldr	r3, [r3, #16]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d00f      	beq.n	8007114 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070f6:	3310      	adds	r3, #16
 80070f8:	4618      	mov	r0, r3
 80070fa:	f000 fe8f 	bl	8007e1c <xTaskRemoveFromEventList>
 80070fe:	4603      	mov	r3, r0
 8007100:	2b00      	cmp	r3, #0
 8007102:	d007      	beq.n	8007114 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007104:	4b55      	ldr	r3, [pc, #340]	@ (800725c <xQueueSemaphoreTake+0x22c>)
 8007106:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800710a:	601a      	str	r2, [r3, #0]
 800710c:	f3bf 8f4f 	dsb	sy
 8007110:	f3bf 8f6f 	isb	sy
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
<<<<<<< HEAD
 8007e54:	f001 fbd0 	bl	80095f8 <vPortExitCritical>
				return pdPASS;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e09a      	b.n	8007f92 <xQueueSemaphoreTake+0x222>
=======
 8007114:	f001 fbd0 	bl	80088b8 <vPortExitCritical>
				return pdPASS;
 8007118:	2301      	movs	r3, #1
 800711a:	e09a      	b.n	8007252 <xQueueSemaphoreTake+0x222>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
<<<<<<< HEAD
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d114      	bne.n	8007e8c <xQueueSemaphoreTake+0x11c>
=======
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d114      	bne.n	800714c <xQueueSemaphoreTake+0x11c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
<<<<<<< HEAD
 8007e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d00d      	beq.n	8007e84 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8007e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e6c:	b672      	cpsid	i
 8007e6e:	f383 8811 	msr	BASEPRI, r3
 8007e72:	f3bf 8f6f 	isb	sy
 8007e76:	f3bf 8f4f 	dsb	sy
 8007e7a:	b662      	cpsie	i
 8007e7c:	617b      	str	r3, [r7, #20]
}
 8007e7e:	bf00      	nop
 8007e80:	bf00      	nop
 8007e82:	e7fd      	b.n	8007e80 <xQueueSemaphoreTake+0x110>
=======
 8007122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00d      	beq.n	8007144 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8007128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800712c:	b672      	cpsid	i
 800712e:	f383 8811 	msr	BASEPRI, r3
 8007132:	f3bf 8f6f 	isb	sy
 8007136:	f3bf 8f4f 	dsb	sy
 800713a:	b662      	cpsie	i
 800713c:	617b      	str	r3, [r7, #20]
}
 800713e:	bf00      	nop
 8007140:	bf00      	nop
 8007142:	e7fd      	b.n	8007140 <xQueueSemaphoreTake+0x110>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
<<<<<<< HEAD
 8007e84:	f001 fbb8 	bl	80095f8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	e082      	b.n	8007f92 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007e8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d106      	bne.n	8007ea0 <xQueueSemaphoreTake+0x130>
=======
 8007144:	f001 fbb8 	bl	80088b8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007148:	2300      	movs	r3, #0
 800714a:	e082      	b.n	8007252 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800714c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800714e:	2b00      	cmp	r3, #0
 8007150:	d106      	bne.n	8007160 <xQueueSemaphoreTake+0x130>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
<<<<<<< HEAD
 8007e92:	f107 030c 	add.w	r3, r7, #12
 8007e96:	4618      	mov	r0, r3
 8007e98:	f000 fec6 	bl	8008c28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	637b      	str	r3, [r7, #52]	@ 0x34
=======
 8007152:	f107 030c 	add.w	r3, r7, #12
 8007156:	4618      	mov	r0, r3
 8007158:	f000 fec6 	bl	8007ee8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800715c:	2301      	movs	r3, #1
 800715e:	637b      	str	r3, [r7, #52]	@ 0x34
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
<<<<<<< HEAD
 8007ea0:	f001 fbaa 	bl	80095f8 <vPortExitCritical>
=======
 8007160:	f001 fbaa 	bl	80088b8 <vPortExitCritical>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
<<<<<<< HEAD
 8007ea4:	f000 fc6a 	bl	800877c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007ea8:	f001 fb70 	bl	800958c <vPortEnterCritical>
 8007eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007eb2:	b25b      	sxtb	r3, r3
 8007eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eb8:	d103      	bne.n	8007ec2 <xQueueSemaphoreTake+0x152>
 8007eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ec4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ec8:	b25b      	sxtb	r3, r3
 8007eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ece:	d103      	bne.n	8007ed8 <xQueueSemaphoreTake+0x168>
 8007ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ed8:	f001 fb8e 	bl	80095f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007edc:	463a      	mov	r2, r7
 8007ede:	f107 030c 	add.w	r3, r7, #12
 8007ee2:	4611      	mov	r1, r2
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	f000 feb5 	bl	8008c54 <xTaskCheckForTimeOut>
 8007eea:	4603      	mov	r3, r0
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d132      	bne.n	8007f56 <xQueueSemaphoreTake+0x1e6>
=======
 8007164:	f000 fc6a 	bl	8007a3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007168:	f001 fb70 	bl	800884c <vPortEnterCritical>
 800716c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800716e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007172:	b25b      	sxtb	r3, r3
 8007174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007178:	d103      	bne.n	8007182 <xQueueSemaphoreTake+0x152>
 800717a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800717c:	2200      	movs	r2, #0
 800717e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007184:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007188:	b25b      	sxtb	r3, r3
 800718a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800718e:	d103      	bne.n	8007198 <xQueueSemaphoreTake+0x168>
 8007190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007192:	2200      	movs	r2, #0
 8007194:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007198:	f001 fb8e 	bl	80088b8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800719c:	463a      	mov	r2, r7
 800719e:	f107 030c 	add.w	r3, r7, #12
 80071a2:	4611      	mov	r1, r2
 80071a4:	4618      	mov	r0, r3
 80071a6:	f000 feb5 	bl	8007f14 <xTaskCheckForTimeOut>
 80071aa:	4603      	mov	r3, r0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d132      	bne.n	8007216 <xQueueSemaphoreTake+0x1e6>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
<<<<<<< HEAD
 8007ef0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007ef2:	f000 f9d7 	bl	80082a4 <prvIsQueueEmpty>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d026      	beq.n	8007f4a <xQueueSemaphoreTake+0x1da>
=======
 80071b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80071b2:	f000 f9d7 	bl	8007564 <prvIsQueueEmpty>
 80071b6:	4603      	mov	r3, r0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d026      	beq.n	800720a <xQueueSemaphoreTake+0x1da>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
<<<<<<< HEAD
 8007efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d109      	bne.n	8007f18 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8007f04:	f001 fb42 	bl	800958c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f0a:	689b      	ldr	r3, [r3, #8]
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f001 f80b 	bl	8008f28 <xTaskPriorityInherit>
 8007f12:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007f14:	f001 fb70 	bl	80095f8 <vPortExitCritical>
=======
 80071bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d109      	bne.n	80071d8 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 80071c4:	f001 fb42 	bl	800884c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80071c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	4618      	mov	r0, r3
 80071ce:	f001 f80b 	bl	80081e8 <xTaskPriorityInherit>
 80071d2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80071d4:	f001 fb70 	bl	80088b8 <vPortExitCritical>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
<<<<<<< HEAD
 8007f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f1a:	3324      	adds	r3, #36	@ 0x24
 8007f1c:	683a      	ldr	r2, [r7, #0]
 8007f1e:	4611      	mov	r1, r2
 8007f20:	4618      	mov	r0, r3
 8007f22:	f000 fdf3 	bl	8008b0c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007f26:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007f28:	f000 f96a 	bl	8008200 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007f2c:	f000 fc34 	bl	8008798 <xTaskResumeAll>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	f47f af65 	bne.w	8007e02 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8007f38:	4b18      	ldr	r3, [pc, #96]	@ (8007f9c <xQueueSemaphoreTake+0x22c>)
 8007f3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f3e:	601a      	str	r2, [r3, #0]
 8007f40:	f3bf 8f4f 	dsb	sy
 8007f44:	f3bf 8f6f 	isb	sy
 8007f48:	e75b      	b.n	8007e02 <xQueueSemaphoreTake+0x92>
=======
 80071d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071da:	3324      	adds	r3, #36	@ 0x24
 80071dc:	683a      	ldr	r2, [r7, #0]
 80071de:	4611      	mov	r1, r2
 80071e0:	4618      	mov	r0, r3
 80071e2:	f000 fdf3 	bl	8007dcc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80071e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80071e8:	f000 f96a 	bl	80074c0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80071ec:	f000 fc34 	bl	8007a58 <xTaskResumeAll>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	f47f af65 	bne.w	80070c2 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 80071f8:	4b18      	ldr	r3, [pc, #96]	@ (800725c <xQueueSemaphoreTake+0x22c>)
 80071fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071fe:	601a      	str	r2, [r3, #0]
 8007200:	f3bf 8f4f 	dsb	sy
 8007204:	f3bf 8f6f 	isb	sy
 8007208:	e75b      	b.n	80070c2 <xQueueSemaphoreTake+0x92>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
<<<<<<< HEAD
 8007f4a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007f4c:	f000 f958 	bl	8008200 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f50:	f000 fc22 	bl	8008798 <xTaskResumeAll>
 8007f54:	e755      	b.n	8007e02 <xQueueSemaphoreTake+0x92>
=======
 800720a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800720c:	f000 f958 	bl	80074c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007210:	f000 fc22 	bl	8007a58 <xTaskResumeAll>
 8007214:	e755      	b.n	80070c2 <xQueueSemaphoreTake+0x92>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
<<<<<<< HEAD
 8007f56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007f58:	f000 f952 	bl	8008200 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007f5c:	f000 fc1c 	bl	8008798 <xTaskResumeAll>
=======
 8007216:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007218:	f000 f952 	bl	80074c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800721c:	f000 fc1c 	bl	8007a58 <xTaskResumeAll>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
<<<<<<< HEAD
 8007f60:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007f62:	f000 f99f 	bl	80082a4 <prvIsQueueEmpty>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	f43f af4a 	beq.w	8007e02 <xQueueSemaphoreTake+0x92>
=======
 8007220:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007222:	f000 f99f 	bl	8007564 <prvIsQueueEmpty>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	f43f af4a 	beq.w	80070c2 <xQueueSemaphoreTake+0x92>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
<<<<<<< HEAD
 8007f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d00d      	beq.n	8007f90 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8007f74:	f001 fb0a 	bl	800958c <vPortEnterCritical>
=======
 800722e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00d      	beq.n	8007250 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8007234:	f001 fb0a 	bl	800884c <vPortEnterCritical>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
<<<<<<< HEAD
 8007f78:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007f7a:	f000 f899 	bl	80080b0 <prvGetDisinheritPriorityAfterTimeout>
 8007f7e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007f86:	4618      	mov	r0, r3
 8007f88:	f001 f8da 	bl	8009140 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007f8c:	f001 fb34 	bl	80095f8 <vPortExitCritical>
=======
 8007238:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800723a:	f000 f899 	bl	8007370 <prvGetDisinheritPriorityAfterTimeout>
 800723e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007246:	4618      	mov	r0, r3
 8007248:	f001 f8da 	bl	8008400 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800724c:	f001 fb34 	bl	80088b8 <vPortExitCritical>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
<<<<<<< HEAD
 8007f90:	2300      	movs	r3, #0
=======
 8007250:	2300      	movs	r3, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
<<<<<<< HEAD
 8007f92:	4618      	mov	r0, r3
 8007f94:	3738      	adds	r7, #56	@ 0x38
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
 8007f9a:	bf00      	nop
 8007f9c:	e000ed04 	.word	0xe000ed04

08007fa0 <xQueueReceiveFromISR>:
=======
 8007252:	4618      	mov	r0, r3
 8007254:	3738      	adds	r7, #56	@ 0x38
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}
 800725a:	bf00      	nop
 800725c:	e000ed04 	.word	0xe000ed04

08007260 <xQueueReceiveFromISR>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
<<<<<<< HEAD
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b08e      	sub	sp, #56	@ 0x38
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	60b9      	str	r1, [r7, #8]
 8007faa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d10d      	bne.n	8007fd2 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8007fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fba:	b672      	cpsid	i
 8007fbc:	f383 8811 	msr	BASEPRI, r3
 8007fc0:	f3bf 8f6f 	isb	sy
 8007fc4:	f3bf 8f4f 	dsb	sy
 8007fc8:	b662      	cpsie	i
 8007fca:	623b      	str	r3, [r7, #32]
}
 8007fcc:	bf00      	nop
 8007fce:	bf00      	nop
 8007fd0:	e7fd      	b.n	8007fce <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d103      	bne.n	8007fe0 <xQueueReceiveFromISR+0x40>
 8007fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d101      	bne.n	8007fe4 <xQueueReceiveFromISR+0x44>
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e000      	b.n	8007fe6 <xQueueReceiveFromISR+0x46>
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10d      	bne.n	8008006 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8007fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fee:	b672      	cpsid	i
 8007ff0:	f383 8811 	msr	BASEPRI, r3
 8007ff4:	f3bf 8f6f 	isb	sy
 8007ff8:	f3bf 8f4f 	dsb	sy
 8007ffc:	b662      	cpsie	i
 8007ffe:	61fb      	str	r3, [r7, #28]
}
 8008000:	bf00      	nop
 8008002:	bf00      	nop
 8008004:	e7fd      	b.n	8008002 <xQueueReceiveFromISR+0x62>
=======
 8007260:	b580      	push	{r7, lr}
 8007262:	b08e      	sub	sp, #56	@ 0x38
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007272:	2b00      	cmp	r3, #0
 8007274:	d10d      	bne.n	8007292 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8007276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727a:	b672      	cpsid	i
 800727c:	f383 8811 	msr	BASEPRI, r3
 8007280:	f3bf 8f6f 	isb	sy
 8007284:	f3bf 8f4f 	dsb	sy
 8007288:	b662      	cpsie	i
 800728a:	623b      	str	r3, [r7, #32]
}
 800728c:	bf00      	nop
 800728e:	bf00      	nop
 8007290:	e7fd      	b.n	800728e <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d103      	bne.n	80072a0 <xQueueReceiveFromISR+0x40>
 8007298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800729a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800729c:	2b00      	cmp	r3, #0
 800729e:	d101      	bne.n	80072a4 <xQueueReceiveFromISR+0x44>
 80072a0:	2301      	movs	r3, #1
 80072a2:	e000      	b.n	80072a6 <xQueueReceiveFromISR+0x46>
 80072a4:	2300      	movs	r3, #0
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d10d      	bne.n	80072c6 <xQueueReceiveFromISR+0x66>
	__asm volatile
 80072aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ae:	b672      	cpsid	i
 80072b0:	f383 8811 	msr	BASEPRI, r3
 80072b4:	f3bf 8f6f 	isb	sy
 80072b8:	f3bf 8f4f 	dsb	sy
 80072bc:	b662      	cpsie	i
 80072be:	61fb      	str	r3, [r7, #28]
}
 80072c0:	bf00      	nop
 80072c2:	bf00      	nop
 80072c4:	e7fd      	b.n	80072c2 <xQueueReceiveFromISR+0x62>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
<<<<<<< HEAD
 8008006:	f001 fba9 	bl	800975c <vPortValidateInterruptPriority>
	__asm volatile
 800800a:	f3ef 8211 	mrs	r2, BASEPRI
 800800e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008012:	b672      	cpsid	i
 8008014:	f383 8811 	msr	BASEPRI, r3
 8008018:	f3bf 8f6f 	isb	sy
 800801c:	f3bf 8f4f 	dsb	sy
 8008020:	b662      	cpsie	i
 8008022:	61ba      	str	r2, [r7, #24]
 8008024:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008026:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008028:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800802a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800802e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008032:	2b00      	cmp	r3, #0
 8008034:	d02f      	beq.n	8008096 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008038:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800803c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
=======
 80072c6:	f001 fba9 	bl	8008a1c <vPortValidateInterruptPriority>
	__asm volatile
 80072ca:	f3ef 8211 	mrs	r2, BASEPRI
 80072ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d2:	b672      	cpsid	i
 80072d4:	f383 8811 	msr	BASEPRI, r3
 80072d8:	f3bf 8f6f 	isb	sy
 80072dc:	f3bf 8f4f 	dsb	sy
 80072e0:	b662      	cpsie	i
 80072e2:	61ba      	str	r2, [r7, #24]
 80072e4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80072e6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80072e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80072ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ee:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80072f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d02f      	beq.n	8007356 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80072f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80072fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
<<<<<<< HEAD
 8008040:	68b9      	ldr	r1, [r7, #8]
 8008042:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008044:	f000 f8b6 	bl	80081b4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800804a:	1e5a      	subs	r2, r3, #1
 800804c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800804e:	639a      	str	r2, [r3, #56]	@ 0x38
=======
 8007300:	68b9      	ldr	r1, [r7, #8]
 8007302:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007304:	f000 f8b6 	bl	8007474 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800730a:	1e5a      	subs	r2, r3, #1
 800730c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800730e:	639a      	str	r2, [r3, #56]	@ 0x38
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
<<<<<<< HEAD
 8008050:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008058:	d112      	bne.n	8008080 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800805a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800805c:	691b      	ldr	r3, [r3, #16]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d016      	beq.n	8008090 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008064:	3310      	adds	r3, #16
 8008066:	4618      	mov	r0, r3
 8008068:	f000 fd78 	bl	8008b5c <xTaskRemoveFromEventList>
 800806c:	4603      	mov	r3, r0
 800806e:	2b00      	cmp	r3, #0
 8008070:	d00e      	beq.n	8008090 <xQueueReceiveFromISR+0xf0>
=======
 8007310:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007318:	d112      	bne.n	8007340 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800731a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731c:	691b      	ldr	r3, [r3, #16]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d016      	beq.n	8007350 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007324:	3310      	adds	r3, #16
 8007326:	4618      	mov	r0, r3
 8007328:	f000 fd78 	bl	8007e1c <xTaskRemoveFromEventList>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	d00e      	beq.n	8007350 <xQueueReceiveFromISR+0xf0>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
<<<<<<< HEAD
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d00b      	beq.n	8008090 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2201      	movs	r2, #1
 800807c:	601a      	str	r2, [r3, #0]
 800807e:	e007      	b.n	8008090 <xQueueReceiveFromISR+0xf0>
=======
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d00b      	beq.n	8007350 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2201      	movs	r2, #1
 800733c:	601a      	str	r2, [r3, #0]
 800733e:	e007      	b.n	8007350 <xQueueReceiveFromISR+0xf0>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
<<<<<<< HEAD
 8008080:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008084:	3301      	adds	r3, #1
 8008086:	b2db      	uxtb	r3, r3
 8008088:	b25a      	sxtb	r2, r3
 800808a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800808c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008090:	2301      	movs	r3, #1
 8008092:	637b      	str	r3, [r7, #52]	@ 0x34
 8008094:	e001      	b.n	800809a <xQueueReceiveFromISR+0xfa>
=======
 8007340:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007344:	3301      	adds	r3, #1
 8007346:	b2db      	uxtb	r3, r3
 8007348:	b25a      	sxtb	r2, r3
 800734a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007350:	2301      	movs	r3, #1
 8007352:	637b      	str	r3, [r7, #52]	@ 0x34
 8007354:	e001      	b.n	800735a <xQueueReceiveFromISR+0xfa>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			xReturn = pdFAIL;
<<<<<<< HEAD
 8008096:	2300      	movs	r3, #0
 8008098:	637b      	str	r3, [r7, #52]	@ 0x34
 800809a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800809c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	f383 8811 	msr	BASEPRI, r3
}
 80080a4:	bf00      	nop
=======
 8007356:	2300      	movs	r3, #0
 8007358:	637b      	str	r3, [r7, #52]	@ 0x34
 800735a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800735c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	f383 8811 	msr	BASEPRI, r3
}
 8007364:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
<<<<<<< HEAD
 80080a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3738      	adds	r7, #56	@ 0x38
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <prvGetDisinheritPriorityAfterTimeout>:
=======
 8007366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007368:	4618      	mov	r0, r3
 800736a:	3738      	adds	r7, #56	@ 0x38
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <prvGetDisinheritPriorityAfterTimeout>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
<<<<<<< HEAD
 80080b0:	b480      	push	{r7}
 80080b2:	b085      	sub	sp, #20
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
=======
 8007370:	b480      	push	{r7}
 8007372:	b085      	sub	sp, #20
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
<<<<<<< HEAD
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d006      	beq.n	80080ce <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f1c3 0307 	rsb	r3, r3, #7
 80080ca:	60fb      	str	r3, [r7, #12]
 80080cc:	e001      	b.n	80080d2 <prvGetDisinheritPriorityAfterTimeout+0x22>
=======
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800737c:	2b00      	cmp	r3, #0
 800737e:	d006      	beq.n	800738e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f1c3 0307 	rsb	r3, r3, #7
 800738a:	60fb      	str	r3, [r7, #12]
 800738c:	e001      	b.n	8007392 <prvGetDisinheritPriorityAfterTimeout+0x22>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
<<<<<<< HEAD
 80080ce:	2300      	movs	r3, #0
 80080d0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80080d2:	68fb      	ldr	r3, [r7, #12]
	}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3714      	adds	r7, #20
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	4770      	bx	lr

080080e0 <prvCopyDataToQueue>:
=======
 800738e:	2300      	movs	r3, #0
 8007390:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007392:	68fb      	ldr	r3, [r7, #12]
	}
 8007394:	4618      	mov	r0, r3
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <prvCopyDataToQueue>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
<<<<<<< HEAD
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b086      	sub	sp, #24
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	60b9      	str	r1, [r7, #8]
 80080ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80080ec:	2300      	movs	r3, #0
 80080ee:	617b      	str	r3, [r7, #20]
=======
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b086      	sub	sp, #24
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	60f8      	str	r0, [r7, #12]
 80073a8:	60b9      	str	r1, [r7, #8]
 80073aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80073ac:	2300      	movs	r3, #0
 80073ae:	617b      	str	r3, [r7, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
<<<<<<< HEAD
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d10d      	bne.n	800811a <prvCopyDataToQueue+0x3a>
=======
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d10d      	bne.n	80073da <prvCopyDataToQueue+0x3a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
<<<<<<< HEAD
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d14d      	bne.n	80081a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	689b      	ldr	r3, [r3, #8]
 800810a:	4618      	mov	r0, r3
 800810c:	f000 ff8c 	bl	8009028 <xTaskPriorityDisinherit>
 8008110:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2200      	movs	r2, #0
 8008116:	609a      	str	r2, [r3, #8]
 8008118:	e043      	b.n	80081a2 <prvCopyDataToQueue+0xc2>
=======
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d14d      	bne.n	8007462 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	4618      	mov	r0, r3
 80073cc:	f000 ff8c 	bl	80082e8 <xTaskPriorityDisinherit>
 80073d0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2200      	movs	r2, #0
 80073d6:	609a      	str	r2, [r3, #8]
 80073d8:	e043      	b.n	8007462 <prvCopyDataToQueue+0xc2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
<<<<<<< HEAD
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d119      	bne.n	8008154 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	6858      	ldr	r0, [r3, #4]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008128:	461a      	mov	r2, r3
 800812a:	68b9      	ldr	r1, [r7, #8]
 800812c:	f001 fd9c 	bl	8009c68 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	685a      	ldr	r2, [r3, #4]
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008138:	441a      	add	r2, r3
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	685a      	ldr	r2, [r3, #4]
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	429a      	cmp	r2, r3
 8008148:	d32b      	bcc.n	80081a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	605a      	str	r2, [r3, #4]
 8008152:	e026      	b.n	80081a2 <prvCopyDataToQueue+0xc2>
=======
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d119      	bne.n	8007414 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6858      	ldr	r0, [r3, #4]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e8:	461a      	mov	r2, r3
 80073ea:	68b9      	ldr	r1, [r7, #8]
 80073ec:	f001 fd9c 	bl	8008f28 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	685a      	ldr	r2, [r3, #4]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073f8:	441a      	add	r2, r3
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	685a      	ldr	r2, [r3, #4]
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	429a      	cmp	r2, r3
 8007408:	d32b      	bcc.n	8007462 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	605a      	str	r2, [r3, #4]
 8007412:	e026      	b.n	8007462 <prvCopyDataToQueue+0xc2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
<<<<<<< HEAD
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	68d8      	ldr	r0, [r3, #12]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800815c:	461a      	mov	r2, r3
 800815e:	68b9      	ldr	r1, [r7, #8]
 8008160:	f001 fd82 	bl	8009c68 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	68da      	ldr	r2, [r3, #12]
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800816c:	425b      	negs	r3, r3
 800816e:	441a      	add	r2, r3
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	68da      	ldr	r2, [r3, #12]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	429a      	cmp	r2, r3
 800817e:	d207      	bcs.n	8008190 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	689a      	ldr	r2, [r3, #8]
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008188:	425b      	negs	r3, r3
 800818a:	441a      	add	r2, r3
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	60da      	str	r2, [r3, #12]
=======
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	68d8      	ldr	r0, [r3, #12]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800741c:	461a      	mov	r2, r3
 800741e:	68b9      	ldr	r1, [r7, #8]
 8007420:	f001 fd82 	bl	8008f28 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	68da      	ldr	r2, [r3, #12]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800742c:	425b      	negs	r3, r3
 800742e:	441a      	add	r2, r3
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	68da      	ldr	r2, [r3, #12]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	429a      	cmp	r2, r3
 800743e:	d207      	bcs.n	8007450 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	689a      	ldr	r2, [r3, #8]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007448:	425b      	negs	r3, r3
 800744a:	441a      	add	r2, r3
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	60da      	str	r2, [r3, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
<<<<<<< HEAD
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2b02      	cmp	r3, #2
 8008194:	d105      	bne.n	80081a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d002      	beq.n	80081a2 <prvCopyDataToQueue+0xc2>
=======
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2b02      	cmp	r3, #2
 8007454:	d105      	bne.n	8007462 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d002      	beq.n	8007462 <prvCopyDataToQueue+0xc2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
<<<<<<< HEAD
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	3b01      	subs	r3, #1
 80081a0:	613b      	str	r3, [r7, #16]
=======
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	3b01      	subs	r3, #1
 8007460:	613b      	str	r3, [r7, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
<<<<<<< HEAD
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	1c5a      	adds	r2, r3, #1
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80081aa:	697b      	ldr	r3, [r7, #20]
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3718      	adds	r7, #24
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}

080081b4 <prvCopyDataFromQueue>:
=======
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	1c5a      	adds	r2, r3, #1
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800746a:	697b      	ldr	r3, [r7, #20]
}
 800746c:	4618      	mov	r0, r3
 800746e:	3718      	adds	r7, #24
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <prvCopyDataFromQueue>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
<<<<<<< HEAD
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b082      	sub	sp, #8
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
 80081bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d018      	beq.n	80081f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	68da      	ldr	r2, [r3, #12]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081ce:	441a      	add	r2, r3
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	68da      	ldr	r2, [r3, #12]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	689b      	ldr	r3, [r3, #8]
 80081dc:	429a      	cmp	r2, r3
 80081de:	d303      	bcc.n	80081e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681a      	ldr	r2, [r3, #0]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	60da      	str	r2, [r3, #12]
=======
 8007474:	b580      	push	{r7, lr}
 8007476:	b082      	sub	sp, #8
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
 800747c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007482:	2b00      	cmp	r3, #0
 8007484:	d018      	beq.n	80074b8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	68da      	ldr	r2, [r3, #12]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800748e:	441a      	add	r2, r3
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	68da      	ldr	r2, [r3, #12]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	429a      	cmp	r2, r3
 800749e:	d303      	bcc.n	80074a8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	60da      	str	r2, [r3, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
<<<<<<< HEAD
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	68d9      	ldr	r1, [r3, #12]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081f0:	461a      	mov	r2, r3
 80081f2:	6838      	ldr	r0, [r7, #0]
 80081f4:	f001 fd38 	bl	8009c68 <memcpy>
	}
}
 80081f8:	bf00      	nop
 80081fa:	3708      	adds	r7, #8
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <prvUnlockQueue>:
=======
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	68d9      	ldr	r1, [r3, #12]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074b0:	461a      	mov	r2, r3
 80074b2:	6838      	ldr	r0, [r7, #0]
 80074b4:	f001 fd38 	bl	8008f28 <memcpy>
	}
}
 80074b8:	bf00      	nop
 80074ba:	3708      	adds	r7, #8
 80074bc:	46bd      	mov	sp, r7
 80074be:	bd80      	pop	{r7, pc}

080074c0 <prvUnlockQueue>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
<<<<<<< HEAD
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
=======
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b084      	sub	sp, #16
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
<<<<<<< HEAD
 8008208:	f001 f9c0 	bl	800958c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008212:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008214:	e011      	b.n	800823a <prvUnlockQueue+0x3a>
=======
 80074c8:	f001 f9c0 	bl	800884c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80074d2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80074d4:	e011      	b.n	80074fa <prvUnlockQueue+0x3a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
<<<<<<< HEAD
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800821a:	2b00      	cmp	r3, #0
 800821c:	d012      	beq.n	8008244 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	3324      	adds	r3, #36	@ 0x24
 8008222:	4618      	mov	r0, r3
 8008224:	f000 fc9a 	bl	8008b5c <xTaskRemoveFromEventList>
 8008228:	4603      	mov	r3, r0
 800822a:	2b00      	cmp	r3, #0
 800822c:	d001      	beq.n	8008232 <prvUnlockQueue+0x32>
=======
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d012      	beq.n	8007504 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	3324      	adds	r3, #36	@ 0x24
 80074e2:	4618      	mov	r0, r3
 80074e4:	f000 fc9a 	bl	8007e1c <xTaskRemoveFromEventList>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d001      	beq.n	80074f2 <prvUnlockQueue+0x32>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
<<<<<<< HEAD
 800822e:	f000 fd79 	bl	8008d24 <vTaskMissedYield>
=======
 80074ee:	f000 fd79 	bl	8007fe4 <vTaskMissedYield>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
<<<<<<< HEAD
 8008232:	7bfb      	ldrb	r3, [r7, #15]
 8008234:	3b01      	subs	r3, #1
 8008236:	b2db      	uxtb	r3, r3
 8008238:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800823a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800823e:	2b00      	cmp	r3, #0
 8008240:	dce9      	bgt.n	8008216 <prvUnlockQueue+0x16>
 8008242:	e000      	b.n	8008246 <prvUnlockQueue+0x46>
					break;
 8008244:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	22ff      	movs	r2, #255	@ 0xff
 800824a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800824e:	f001 f9d3 	bl	80095f8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008252:	f001 f99b 	bl	800958c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800825c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800825e:	e011      	b.n	8008284 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	691b      	ldr	r3, [r3, #16]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d012      	beq.n	800828e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	3310      	adds	r3, #16
 800826c:	4618      	mov	r0, r3
 800826e:	f000 fc75 	bl	8008b5c <xTaskRemoveFromEventList>
 8008272:	4603      	mov	r3, r0
 8008274:	2b00      	cmp	r3, #0
 8008276:	d001      	beq.n	800827c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008278:	f000 fd54 	bl	8008d24 <vTaskMissedYield>
=======
 80074f2:	7bfb      	ldrb	r3, [r7, #15]
 80074f4:	3b01      	subs	r3, #1
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80074fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	dce9      	bgt.n	80074d6 <prvUnlockQueue+0x16>
 8007502:	e000      	b.n	8007506 <prvUnlockQueue+0x46>
					break;
 8007504:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	22ff      	movs	r2, #255	@ 0xff
 800750a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800750e:	f001 f9d3 	bl	80088b8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007512:	f001 f99b 	bl	800884c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800751c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800751e:	e011      	b.n	8007544 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	691b      	ldr	r3, [r3, #16]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d012      	beq.n	800754e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	3310      	adds	r3, #16
 800752c:	4618      	mov	r0, r3
 800752e:	f000 fc75 	bl	8007e1c <xTaskRemoveFromEventList>
 8007532:	4603      	mov	r3, r0
 8007534:	2b00      	cmp	r3, #0
 8007536:	d001      	beq.n	800753c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007538:	f000 fd54 	bl	8007fe4 <vTaskMissedYield>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
<<<<<<< HEAD
 800827c:	7bbb      	ldrb	r3, [r7, #14]
 800827e:	3b01      	subs	r3, #1
 8008280:	b2db      	uxtb	r3, r3
 8008282:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008284:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008288:	2b00      	cmp	r3, #0
 800828a:	dce9      	bgt.n	8008260 <prvUnlockQueue+0x60>
 800828c:	e000      	b.n	8008290 <prvUnlockQueue+0x90>
=======
 800753c:	7bbb      	ldrb	r3, [r7, #14]
 800753e:	3b01      	subs	r3, #1
 8007540:	b2db      	uxtb	r3, r3
 8007542:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007544:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007548:	2b00      	cmp	r3, #0
 800754a:	dce9      	bgt.n	8007520 <prvUnlockQueue+0x60>
 800754c:	e000      	b.n	8007550 <prvUnlockQueue+0x90>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			else
			{
				break;
<<<<<<< HEAD
 800828e:	bf00      	nop
=======
 800754e:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
<<<<<<< HEAD
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	22ff      	movs	r2, #255	@ 0xff
 8008294:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008298:	f001 f9ae 	bl	80095f8 <vPortExitCritical>
}
 800829c:	bf00      	nop
 800829e:	3710      	adds	r7, #16
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}

080082a4 <prvIsQueueEmpty>:
=======
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	22ff      	movs	r2, #255	@ 0xff
 8007554:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007558:	f001 f9ae 	bl	80088b8 <vPortExitCritical>
}
 800755c:	bf00      	nop
 800755e:	3710      	adds	r7, #16
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}

08007564 <prvIsQueueEmpty>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
<<<<<<< HEAD
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b084      	sub	sp, #16
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80082ac:	f001 f96e 	bl	800958c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d102      	bne.n	80082be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80082b8:	2301      	movs	r3, #1
 80082ba:	60fb      	str	r3, [r7, #12]
 80082bc:	e001      	b.n	80082c2 <prvIsQueueEmpty+0x1e>
=======
 8007564:	b580      	push	{r7, lr}
 8007566:	b084      	sub	sp, #16
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800756c:	f001 f96e 	bl	800884c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007574:	2b00      	cmp	r3, #0
 8007576:	d102      	bne.n	800757e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007578:	2301      	movs	r3, #1
 800757a:	60fb      	str	r3, [r7, #12]
 800757c:	e001      	b.n	8007582 <prvIsQueueEmpty+0x1e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			xReturn = pdFALSE;
<<<<<<< HEAD
 80082be:	2300      	movs	r3, #0
 80082c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80082c2:	f001 f999 	bl	80095f8 <vPortExitCritical>

	return xReturn;
 80082c6:	68fb      	ldr	r3, [r7, #12]
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3710      	adds	r7, #16
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}

080082d0 <prvIsQueueFull>:
=======
 800757e:	2300      	movs	r3, #0
 8007580:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007582:	f001 f999 	bl	80088b8 <vPortExitCritical>

	return xReturn;
 8007586:	68fb      	ldr	r3, [r7, #12]
}
 8007588:	4618      	mov	r0, r3
 800758a:	3710      	adds	r7, #16
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <prvIsQueueFull>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
<<<<<<< HEAD
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b084      	sub	sp, #16
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80082d8:	f001 f958 	bl	800958c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d102      	bne.n	80082ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80082e8:	2301      	movs	r3, #1
 80082ea:	60fb      	str	r3, [r7, #12]
 80082ec:	e001      	b.n	80082f2 <prvIsQueueFull+0x22>
=======
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007598:	f001 f958 	bl	800884c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d102      	bne.n	80075ae <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80075a8:	2301      	movs	r3, #1
 80075aa:	60fb      	str	r3, [r7, #12]
 80075ac:	e001      	b.n	80075b2 <prvIsQueueFull+0x22>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			xReturn = pdFALSE;
<<<<<<< HEAD
 80082ee:	2300      	movs	r3, #0
 80082f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80082f2:	f001 f981 	bl	80095f8 <vPortExitCritical>

	return xReturn;
 80082f6:	68fb      	ldr	r3, [r7, #12]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3710      	adds	r7, #16
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}

08008300 <xTaskCreateStatic>:
=======
 80075ae:	2300      	movs	r3, #0
 80075b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80075b2:	f001 f981 	bl	80088b8 <vPortExitCritical>

	return xReturn;
 80075b6:	68fb      	ldr	r3, [r7, #12]
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <xTaskCreateStatic>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
<<<<<<< HEAD
 8008300:	b580      	push	{r7, lr}
 8008302:	b08e      	sub	sp, #56	@ 0x38
 8008304:	af04      	add	r7, sp, #16
 8008306:	60f8      	str	r0, [r7, #12]
 8008308:	60b9      	str	r1, [r7, #8]
 800830a:	607a      	str	r2, [r7, #4]
 800830c:	603b      	str	r3, [r7, #0]
=======
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b08e      	sub	sp, #56	@ 0x38
 80075c4:	af04      	add	r7, sp, #16
 80075c6:	60f8      	str	r0, [r7, #12]
 80075c8:	60b9      	str	r1, [r7, #8]
 80075ca:	607a      	str	r2, [r7, #4]
 80075cc:	603b      	str	r3, [r7, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
<<<<<<< HEAD
 800830e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008310:	2b00      	cmp	r3, #0
 8008312:	d10d      	bne.n	8008330 <xTaskCreateStatic+0x30>
	__asm volatile
 8008314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008318:	b672      	cpsid	i
 800831a:	f383 8811 	msr	BASEPRI, r3
 800831e:	f3bf 8f6f 	isb	sy
 8008322:	f3bf 8f4f 	dsb	sy
 8008326:	b662      	cpsie	i
 8008328:	623b      	str	r3, [r7, #32]
}
 800832a:	bf00      	nop
 800832c:	bf00      	nop
 800832e:	e7fd      	b.n	800832c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8008330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008332:	2b00      	cmp	r3, #0
 8008334:	d10d      	bne.n	8008352 <xTaskCreateStatic+0x52>
	__asm volatile
 8008336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800833a:	b672      	cpsid	i
 800833c:	f383 8811 	msr	BASEPRI, r3
 8008340:	f3bf 8f6f 	isb	sy
 8008344:	f3bf 8f4f 	dsb	sy
 8008348:	b662      	cpsie	i
 800834a:	61fb      	str	r3, [r7, #28]
}
 800834c:	bf00      	nop
 800834e:	bf00      	nop
 8008350:	e7fd      	b.n	800834e <xTaskCreateStatic+0x4e>
=======
 80075ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d10d      	bne.n	80075f0 <xTaskCreateStatic+0x30>
	__asm volatile
 80075d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d8:	b672      	cpsid	i
 80075da:	f383 8811 	msr	BASEPRI, r3
 80075de:	f3bf 8f6f 	isb	sy
 80075e2:	f3bf 8f4f 	dsb	sy
 80075e6:	b662      	cpsie	i
 80075e8:	623b      	str	r3, [r7, #32]
}
 80075ea:	bf00      	nop
 80075ec:	bf00      	nop
 80075ee:	e7fd      	b.n	80075ec <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80075f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d10d      	bne.n	8007612 <xTaskCreateStatic+0x52>
	__asm volatile
 80075f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075fa:	b672      	cpsid	i
 80075fc:	f383 8811 	msr	BASEPRI, r3
 8007600:	f3bf 8f6f 	isb	sy
 8007604:	f3bf 8f4f 	dsb	sy
 8007608:	b662      	cpsie	i
 800760a:	61fb      	str	r3, [r7, #28]
}
 800760c:	bf00      	nop
 800760e:	bf00      	nop
 8007610:	e7fd      	b.n	800760e <xTaskCreateStatic+0x4e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
<<<<<<< HEAD
 8008352:	2354      	movs	r3, #84	@ 0x54
 8008354:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	2b54      	cmp	r3, #84	@ 0x54
 800835a:	d00d      	beq.n	8008378 <xTaskCreateStatic+0x78>
	__asm volatile
 800835c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008360:	b672      	cpsid	i
 8008362:	f383 8811 	msr	BASEPRI, r3
 8008366:	f3bf 8f6f 	isb	sy
 800836a:	f3bf 8f4f 	dsb	sy
 800836e:	b662      	cpsie	i
 8008370:	61bb      	str	r3, [r7, #24]
}
 8008372:	bf00      	nop
 8008374:	bf00      	nop
 8008376:	e7fd      	b.n	8008374 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008378:	693b      	ldr	r3, [r7, #16]
=======
 8007612:	2354      	movs	r3, #84	@ 0x54
 8007614:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	2b54      	cmp	r3, #84	@ 0x54
 800761a:	d00d      	beq.n	8007638 <xTaskCreateStatic+0x78>
	__asm volatile
 800761c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007620:	b672      	cpsid	i
 8007622:	f383 8811 	msr	BASEPRI, r3
 8007626:	f3bf 8f6f 	isb	sy
 800762a:	f3bf 8f4f 	dsb	sy
 800762e:	b662      	cpsie	i
 8007630:	61bb      	str	r3, [r7, #24]
}
 8007632:	bf00      	nop
 8007634:	bf00      	nop
 8007636:	e7fd      	b.n	8007634 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007638:	693b      	ldr	r3, [r7, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
<<<<<<< HEAD
 800837a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800837c:	2b00      	cmp	r3, #0
 800837e:	d01e      	beq.n	80083be <xTaskCreateStatic+0xbe>
 8008380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008382:	2b00      	cmp	r3, #0
 8008384:	d01b      	beq.n	80083be <xTaskCreateStatic+0xbe>
=======
 800763a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800763c:	2b00      	cmp	r3, #0
 800763e:	d01e      	beq.n	800767e <xTaskCreateStatic+0xbe>
 8007640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007642:	2b00      	cmp	r3, #0
 8007644:	d01b      	beq.n	800767e <xTaskCreateStatic+0xbe>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
<<<<<<< HEAD
 8008386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008388:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800838a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800838c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800838e:	631a      	str	r2, [r3, #48]	@ 0x30
=======
 8007646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007648:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800764a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800764e:	631a      	str	r2, [r3, #48]	@ 0x30
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
<<<<<<< HEAD
 8008390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008392:	2202      	movs	r2, #2
 8008394:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
=======
 8007650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007652:	2202      	movs	r2, #2
 8007654:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
<<<<<<< HEAD
 8008398:	2300      	movs	r3, #0
 800839a:	9303      	str	r3, [sp, #12]
 800839c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839e:	9302      	str	r3, [sp, #8]
 80083a0:	f107 0314 	add.w	r3, r7, #20
 80083a4:	9301      	str	r3, [sp, #4]
 80083a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a8:	9300      	str	r3, [sp, #0]
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	687a      	ldr	r2, [r7, #4]
 80083ae:	68b9      	ldr	r1, [r7, #8]
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f000 f850 	bl	8008456 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80083b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80083b8:	f000 f8d8 	bl	800856c <prvAddNewTaskToReadyList>
 80083bc:	e001      	b.n	80083c2 <xTaskCreateStatic+0xc2>
=======
 8007658:	2300      	movs	r3, #0
 800765a:	9303      	str	r3, [sp, #12]
 800765c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800765e:	9302      	str	r3, [sp, #8]
 8007660:	f107 0314 	add.w	r3, r7, #20
 8007664:	9301      	str	r3, [sp, #4]
 8007666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007668:	9300      	str	r3, [sp, #0]
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	68b9      	ldr	r1, [r7, #8]
 8007670:	68f8      	ldr	r0, [r7, #12]
 8007672:	f000 f850 	bl	8007716 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007676:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007678:	f000 f8d8 	bl	800782c <prvAddNewTaskToReadyList>
 800767c:	e001      	b.n	8007682 <xTaskCreateStatic+0xc2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			xReturn = NULL;
<<<<<<< HEAD
 80083be:	2300      	movs	r3, #0
 80083c0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80083c2:	697b      	ldr	r3, [r7, #20]
	}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3728      	adds	r7, #40	@ 0x28
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}

080083cc <xTaskCreate>:
=======
 800767e:	2300      	movs	r3, #0
 8007680:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007682:	697b      	ldr	r3, [r7, #20]
	}
 8007684:	4618      	mov	r0, r3
 8007686:	3728      	adds	r7, #40	@ 0x28
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}

0800768c <xTaskCreate>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
<<<<<<< HEAD
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b08c      	sub	sp, #48	@ 0x30
 80083d0:	af04      	add	r7, sp, #16
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	60b9      	str	r1, [r7, #8]
 80083d6:	603b      	str	r3, [r7, #0]
 80083d8:	4613      	mov	r3, r2
 80083da:	80fb      	strh	r3, [r7, #6]
=======
 800768c:	b580      	push	{r7, lr}
 800768e:	b08c      	sub	sp, #48	@ 0x30
 8007690:	af04      	add	r7, sp, #16
 8007692:	60f8      	str	r0, [r7, #12]
 8007694:	60b9      	str	r1, [r7, #8]
 8007696:	603b      	str	r3, [r7, #0]
 8007698:	4613      	mov	r3, r2
 800769a:	80fb      	strh	r3, [r7, #6]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
<<<<<<< HEAD
 80083dc:	88fb      	ldrh	r3, [r7, #6]
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	4618      	mov	r0, r3
 80083e2:	f001 fa01 	bl	80097e8 <pvPortMalloc>
 80083e6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d00e      	beq.n	800840c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80083ee:	2054      	movs	r0, #84	@ 0x54
 80083f0:	f001 f9fa 	bl	80097e8 <pvPortMalloc>
 80083f4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80083f6:	69fb      	ldr	r3, [r7, #28]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d003      	beq.n	8008404 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80083fc:	69fb      	ldr	r3, [r7, #28]
 80083fe:	697a      	ldr	r2, [r7, #20]
 8008400:	631a      	str	r2, [r3, #48]	@ 0x30
 8008402:	e005      	b.n	8008410 <xTaskCreate+0x44>
=======
 800769c:	88fb      	ldrh	r3, [r7, #6]
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	4618      	mov	r0, r3
 80076a2:	f001 fa01 	bl	8008aa8 <pvPortMalloc>
 80076a6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d00e      	beq.n	80076cc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80076ae:	2054      	movs	r0, #84	@ 0x54
 80076b0:	f001 f9fa 	bl	8008aa8 <pvPortMalloc>
 80076b4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80076b6:	69fb      	ldr	r3, [r7, #28]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d003      	beq.n	80076c4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	697a      	ldr	r2, [r7, #20]
 80076c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80076c2:	e005      	b.n	80076d0 <xTaskCreate+0x44>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
<<<<<<< HEAD
 8008404:	6978      	ldr	r0, [r7, #20]
 8008406:	f001 fabd 	bl	8009984 <vPortFree>
 800840a:	e001      	b.n	8008410 <xTaskCreate+0x44>
=======
 80076c4:	6978      	ldr	r0, [r7, #20]
 80076c6:	f001 fabd 	bl	8008c44 <vPortFree>
 80076ca:	e001      	b.n	80076d0 <xTaskCreate+0x44>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				}
			}
			else
			{
				pxNewTCB = NULL;
<<<<<<< HEAD
 800840c:	2300      	movs	r3, #0
 800840e:	61fb      	str	r3, [r7, #28]
=======
 80076cc:	2300      	movs	r3, #0
 80076ce:	61fb      	str	r3, [r7, #28]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
<<<<<<< HEAD
 8008410:	69fb      	ldr	r3, [r7, #28]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d017      	beq.n	8008446 <xTaskCreate+0x7a>
=======
 80076d0:	69fb      	ldr	r3, [r7, #28]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d017      	beq.n	8007706 <xTaskCreate+0x7a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
<<<<<<< HEAD
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	2200      	movs	r2, #0
 800841a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
=======
 80076d6:	69fb      	ldr	r3, [r7, #28]
 80076d8:	2200      	movs	r2, #0
 80076da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
<<<<<<< HEAD
 800841e:	88fa      	ldrh	r2, [r7, #6]
 8008420:	2300      	movs	r3, #0
 8008422:	9303      	str	r3, [sp, #12]
 8008424:	69fb      	ldr	r3, [r7, #28]
 8008426:	9302      	str	r3, [sp, #8]
 8008428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800842a:	9301      	str	r3, [sp, #4]
 800842c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800842e:	9300      	str	r3, [sp, #0]
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	68b9      	ldr	r1, [r7, #8]
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f000 f80e 	bl	8008456 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800843a:	69f8      	ldr	r0, [r7, #28]
 800843c:	f000 f896 	bl	800856c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008440:	2301      	movs	r3, #1
 8008442:	61bb      	str	r3, [r7, #24]
 8008444:	e002      	b.n	800844c <xTaskCreate+0x80>
=======
 80076de:	88fa      	ldrh	r2, [r7, #6]
 80076e0:	2300      	movs	r3, #0
 80076e2:	9303      	str	r3, [sp, #12]
 80076e4:	69fb      	ldr	r3, [r7, #28]
 80076e6:	9302      	str	r3, [sp, #8]
 80076e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ea:	9301      	str	r3, [sp, #4]
 80076ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ee:	9300      	str	r3, [sp, #0]
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	68b9      	ldr	r1, [r7, #8]
 80076f4:	68f8      	ldr	r0, [r7, #12]
 80076f6:	f000 f80e 	bl	8007716 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076fa:	69f8      	ldr	r0, [r7, #28]
 80076fc:	f000 f896 	bl	800782c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007700:	2301      	movs	r3, #1
 8007702:	61bb      	str	r3, [r7, #24]
 8007704:	e002      	b.n	800770c <xTaskCreate+0x80>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
<<<<<<< HEAD
 8008446:	f04f 33ff 	mov.w	r3, #4294967295
 800844a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800844c:	69bb      	ldr	r3, [r7, #24]
	}
 800844e:	4618      	mov	r0, r3
 8008450:	3720      	adds	r7, #32
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}

08008456 <prvInitialiseNewTask>:
=======
 8007706:	f04f 33ff 	mov.w	r3, #4294967295
 800770a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800770c:	69bb      	ldr	r3, [r7, #24]
	}
 800770e:	4618      	mov	r0, r3
 8007710:	3720      	adds	r7, #32
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <prvInitialiseNewTask>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
<<<<<<< HEAD
 8008456:	b580      	push	{r7, lr}
 8008458:	b088      	sub	sp, #32
 800845a:	af00      	add	r7, sp, #0
 800845c:	60f8      	str	r0, [r7, #12]
 800845e:	60b9      	str	r1, [r7, #8]
 8008460:	607a      	str	r2, [r7, #4]
 8008462:	603b      	str	r3, [r7, #0]
=======
 8007716:	b580      	push	{r7, lr}
 8007718:	b088      	sub	sp, #32
 800771a:	af00      	add	r7, sp, #0
 800771c:	60f8      	str	r0, [r7, #12]
 800771e:	60b9      	str	r1, [r7, #8]
 8007720:	607a      	str	r2, [r7, #4]
 8007722:	603b      	str	r3, [r7, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
<<<<<<< HEAD
 8008464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008466:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008468:	6879      	ldr	r1, [r7, #4]
 800846a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800846e:	440b      	add	r3, r1
 8008470:	009b      	lsls	r3, r3, #2
 8008472:	4413      	add	r3, r2
 8008474:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008476:	69bb      	ldr	r3, [r7, #24]
 8008478:	f023 0307 	bic.w	r3, r3, #7
 800847c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800847e:	69bb      	ldr	r3, [r7, #24]
 8008480:	f003 0307 	and.w	r3, r3, #7
 8008484:	2b00      	cmp	r3, #0
 8008486:	d00d      	beq.n	80084a4 <prvInitialiseNewTask+0x4e>
	__asm volatile
 8008488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800848c:	b672      	cpsid	i
 800848e:	f383 8811 	msr	BASEPRI, r3
 8008492:	f3bf 8f6f 	isb	sy
 8008496:	f3bf 8f4f 	dsb	sy
 800849a:	b662      	cpsie	i
 800849c:	617b      	str	r3, [r7, #20]
}
 800849e:	bf00      	nop
 80084a0:	bf00      	nop
 80084a2:	e7fd      	b.n	80084a0 <prvInitialiseNewTask+0x4a>
=======
 8007724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007726:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007728:	6879      	ldr	r1, [r7, #4]
 800772a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800772e:	440b      	add	r3, r1
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	4413      	add	r3, r2
 8007734:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007736:	69bb      	ldr	r3, [r7, #24]
 8007738:	f023 0307 	bic.w	r3, r3, #7
 800773c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	f003 0307 	and.w	r3, r3, #7
 8007744:	2b00      	cmp	r3, #0
 8007746:	d00d      	beq.n	8007764 <prvInitialiseNewTask+0x4e>
	__asm volatile
 8007748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800774c:	b672      	cpsid	i
 800774e:	f383 8811 	msr	BASEPRI, r3
 8007752:	f3bf 8f6f 	isb	sy
 8007756:	f3bf 8f4f 	dsb	sy
 800775a:	b662      	cpsie	i
 800775c:	617b      	str	r3, [r7, #20]
}
 800775e:	bf00      	nop
 8007760:	bf00      	nop
 8007762:	e7fd      	b.n	8007760 <prvInitialiseNewTask+0x4a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
<<<<<<< HEAD
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d01f      	beq.n	80084ea <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80084aa:	2300      	movs	r3, #0
 80084ac:	61fb      	str	r3, [r7, #28]
 80084ae:	e012      	b.n	80084d6 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80084b0:	68ba      	ldr	r2, [r7, #8]
 80084b2:	69fb      	ldr	r3, [r7, #28]
 80084b4:	4413      	add	r3, r2
 80084b6:	7819      	ldrb	r1, [r3, #0]
 80084b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084ba:	69fb      	ldr	r3, [r7, #28]
 80084bc:	4413      	add	r3, r2
 80084be:	3334      	adds	r3, #52	@ 0x34
 80084c0:	460a      	mov	r2, r1
 80084c2:	701a      	strb	r2, [r3, #0]
=======
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d01f      	beq.n	80077aa <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800776a:	2300      	movs	r3, #0
 800776c:	61fb      	str	r3, [r7, #28]
 800776e:	e012      	b.n	8007796 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007770:	68ba      	ldr	r2, [r7, #8]
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	4413      	add	r3, r2
 8007776:	7819      	ldrb	r1, [r3, #0]
 8007778:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	4413      	add	r3, r2
 800777e:	3334      	adds	r3, #52	@ 0x34
 8007780:	460a      	mov	r2, r1
 8007782:	701a      	strb	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
<<<<<<< HEAD
 80084c4:	68ba      	ldr	r2, [r7, #8]
 80084c6:	69fb      	ldr	r3, [r7, #28]
 80084c8:	4413      	add	r3, r2
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d006      	beq.n	80084de <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80084d0:	69fb      	ldr	r3, [r7, #28]
 80084d2:	3301      	adds	r3, #1
 80084d4:	61fb      	str	r3, [r7, #28]
 80084d6:	69fb      	ldr	r3, [r7, #28]
 80084d8:	2b0f      	cmp	r3, #15
 80084da:	d9e9      	bls.n	80084b0 <prvInitialiseNewTask+0x5a>
 80084dc:	e000      	b.n	80084e0 <prvInitialiseNewTask+0x8a>
			{
				break;
 80084de:	bf00      	nop
=======
 8007784:	68ba      	ldr	r2, [r7, #8]
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	4413      	add	r3, r2
 800778a:	781b      	ldrb	r3, [r3, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d006      	beq.n	800779e <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007790:	69fb      	ldr	r3, [r7, #28]
 8007792:	3301      	adds	r3, #1
 8007794:	61fb      	str	r3, [r7, #28]
 8007796:	69fb      	ldr	r3, [r7, #28]
 8007798:	2b0f      	cmp	r3, #15
 800779a:	d9e9      	bls.n	8007770 <prvInitialiseNewTask+0x5a>
 800779c:	e000      	b.n	80077a0 <prvInitialiseNewTask+0x8a>
			{
				break;
 800779e:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
<<<<<<< HEAD
 80084e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e2:	2200      	movs	r2, #0
 80084e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80084e8:	e003      	b.n	80084f2 <prvInitialiseNewTask+0x9c>
=======
 80077a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a2:	2200      	movs	r2, #0
 80077a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80077a8:	e003      	b.n	80077b2 <prvInitialiseNewTask+0x9c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
<<<<<<< HEAD
 80084ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ec:	2200      	movs	r2, #0
 80084ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
=======
 80077aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ac:	2200      	movs	r2, #0
 80077ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
<<<<<<< HEAD
 80084f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084f4:	2b06      	cmp	r3, #6
 80084f6:	d901      	bls.n	80084fc <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80084f8:	2306      	movs	r3, #6
 80084fa:	62bb      	str	r3, [r7, #40]	@ 0x28
=======
 80077b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b4:	2b06      	cmp	r3, #6
 80077b6:	d901      	bls.n	80077bc <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80077b8:	2306      	movs	r3, #6
 80077ba:	62bb      	str	r3, [r7, #40]	@ 0x28
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
<<<<<<< HEAD
 80084fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008500:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008504:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008506:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800850a:	2200      	movs	r2, #0
 800850c:	649a      	str	r2, [r3, #72]	@ 0x48
=======
 80077bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077c0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80077c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077c6:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80077c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ca:	2200      	movs	r2, #0
 80077cc:	649a      	str	r2, [r3, #72]	@ 0x48
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
<<<<<<< HEAD
 800850e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008510:	3304      	adds	r3, #4
 8008512:	4618      	mov	r0, r3
 8008514:	f7ff f9f6 	bl	8007904 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800851a:	3318      	adds	r3, #24
 800851c:	4618      	mov	r0, r3
 800851e:	f7ff f9f1 	bl	8007904 <vListInitialiseItem>
=======
 80077ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d0:	3304      	adds	r3, #4
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7ff f9f6 	bl	8006bc4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80077d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077da:	3318      	adds	r3, #24
 80077dc:	4618      	mov	r0, r3
 80077de:	f7ff f9f1 	bl	8006bc4 <vListInitialiseItem>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
<<<<<<< HEAD
 8008522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008524:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008526:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800852a:	f1c3 0207 	rsb	r2, r3, #7
 800852e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008530:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008534:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008536:	625a      	str	r2, [r3, #36]	@ 0x24
=======
 80077e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ea:	f1c3 0207 	rsb	r2, r3, #7
 80077ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80077f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077f6:	625a      	str	r2, [r3, #36]	@ 0x24
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
<<<<<<< HEAD
 8008538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800853a:	2200      	movs	r2, #0
 800853c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800853e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008540:	2200      	movs	r2, #0
 8008542:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
=======
 80077f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077fa:	2200      	movs	r2, #0
 80077fc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80077fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007800:	2200      	movs	r2, #0
 8007802:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
<<<<<<< HEAD
 8008546:	683a      	ldr	r2, [r7, #0]
 8008548:	68f9      	ldr	r1, [r7, #12]
 800854a:	69b8      	ldr	r0, [r7, #24]
 800854c:	f000 ff12 	bl	8009374 <pxPortInitialiseStack>
 8008550:	4602      	mov	r2, r0
 8008552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008554:	601a      	str	r2, [r3, #0]
=======
 8007806:	683a      	ldr	r2, [r7, #0]
 8007808:	68f9      	ldr	r1, [r7, #12]
 800780a:	69b8      	ldr	r0, [r7, #24]
 800780c:	f000 ff12 	bl	8008634 <pxPortInitialiseStack>
 8007810:	4602      	mov	r2, r0
 8007812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007814:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
<<<<<<< HEAD
 8008556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008558:	2b00      	cmp	r3, #0
 800855a:	d002      	beq.n	8008562 <prvInitialiseNewTask+0x10c>
=======
 8007816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007818:	2b00      	cmp	r3, #0
 800781a:	d002      	beq.n	8007822 <prvInitialiseNewTask+0x10c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
<<<<<<< HEAD
 800855c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800855e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008560:	601a      	str	r2, [r3, #0]
=======
 800781c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800781e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007820:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
<<<<<<< HEAD
 8008562:	bf00      	nop
 8008564:	3720      	adds	r7, #32
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
	...

0800856c <prvAddNewTaskToReadyList>:
=======
 8007822:	bf00      	nop
 8007824:	3720      	adds	r7, #32
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}
	...

0800782c <prvAddNewTaskToReadyList>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
<<<<<<< HEAD
 800856c:	b580      	push	{r7, lr}
 800856e:	b082      	sub	sp, #8
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008574:	f001 f80a 	bl	800958c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008578:	4b2a      	ldr	r3, [pc, #168]	@ (8008624 <prvAddNewTaskToReadyList+0xb8>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	3301      	adds	r3, #1
 800857e:	4a29      	ldr	r2, [pc, #164]	@ (8008624 <prvAddNewTaskToReadyList+0xb8>)
 8008580:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008582:	4b29      	ldr	r3, [pc, #164]	@ (8008628 <prvAddNewTaskToReadyList+0xbc>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d109      	bne.n	800859e <prvAddNewTaskToReadyList+0x32>
=======
 800782c:	b580      	push	{r7, lr}
 800782e:	b082      	sub	sp, #8
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007834:	f001 f80a 	bl	800884c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007838:	4b2a      	ldr	r3, [pc, #168]	@ (80078e4 <prvAddNewTaskToReadyList+0xb8>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	3301      	adds	r3, #1
 800783e:	4a29      	ldr	r2, [pc, #164]	@ (80078e4 <prvAddNewTaskToReadyList+0xb8>)
 8007840:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007842:	4b29      	ldr	r3, [pc, #164]	@ (80078e8 <prvAddNewTaskToReadyList+0xbc>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d109      	bne.n	800785e <prvAddNewTaskToReadyList+0x32>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
<<<<<<< HEAD
 800858a:	4a27      	ldr	r2, [pc, #156]	@ (8008628 <prvAddNewTaskToReadyList+0xbc>)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008590:	4b24      	ldr	r3, [pc, #144]	@ (8008624 <prvAddNewTaskToReadyList+0xb8>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	2b01      	cmp	r3, #1
 8008596:	d110      	bne.n	80085ba <prvAddNewTaskToReadyList+0x4e>
=======
 800784a:	4a27      	ldr	r2, [pc, #156]	@ (80078e8 <prvAddNewTaskToReadyList+0xbc>)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007850:	4b24      	ldr	r3, [pc, #144]	@ (80078e4 <prvAddNewTaskToReadyList+0xb8>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	2b01      	cmp	r3, #1
 8007856:	d110      	bne.n	800787a <prvAddNewTaskToReadyList+0x4e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
<<<<<<< HEAD
 8008598:	f000 fbe8 	bl	8008d6c <prvInitialiseTaskLists>
 800859c:	e00d      	b.n	80085ba <prvAddNewTaskToReadyList+0x4e>
=======
 8007858:	f000 fbe8 	bl	800802c <prvInitialiseTaskLists>
 800785c:	e00d      	b.n	800787a <prvAddNewTaskToReadyList+0x4e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
<<<<<<< HEAD
 800859e:	4b23      	ldr	r3, [pc, #140]	@ (800862c <prvAddNewTaskToReadyList+0xc0>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d109      	bne.n	80085ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80085a6:	4b20      	ldr	r3, [pc, #128]	@ (8008628 <prvAddNewTaskToReadyList+0xbc>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085b0:	429a      	cmp	r2, r3
 80085b2:	d802      	bhi.n	80085ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80085b4:	4a1c      	ldr	r2, [pc, #112]	@ (8008628 <prvAddNewTaskToReadyList+0xbc>)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6013      	str	r3, [r2, #0]
=======
 800785e:	4b23      	ldr	r3, [pc, #140]	@ (80078ec <prvAddNewTaskToReadyList+0xc0>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d109      	bne.n	800787a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007866:	4b20      	ldr	r3, [pc, #128]	@ (80078e8 <prvAddNewTaskToReadyList+0xbc>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007870:	429a      	cmp	r2, r3
 8007872:	d802      	bhi.n	800787a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007874:	4a1c      	ldr	r2, [pc, #112]	@ (80078e8 <prvAddNewTaskToReadyList+0xbc>)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
<<<<<<< HEAD
 80085ba:	4b1d      	ldr	r3, [pc, #116]	@ (8008630 <prvAddNewTaskToReadyList+0xc4>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	3301      	adds	r3, #1
 80085c0:	4a1b      	ldr	r2, [pc, #108]	@ (8008630 <prvAddNewTaskToReadyList+0xc4>)
 80085c2:	6013      	str	r3, [r2, #0]
=======
 800787a:	4b1d      	ldr	r3, [pc, #116]	@ (80078f0 <prvAddNewTaskToReadyList+0xc4>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	3301      	adds	r3, #1
 8007880:	4a1b      	ldr	r2, [pc, #108]	@ (80078f0 <prvAddNewTaskToReadyList+0xc4>)
 8007882:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
<<<<<<< HEAD
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c8:	2201      	movs	r2, #1
 80085ca:	409a      	lsls	r2, r3
 80085cc:	4b19      	ldr	r3, [pc, #100]	@ (8008634 <prvAddNewTaskToReadyList+0xc8>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4313      	orrs	r3, r2
 80085d2:	4a18      	ldr	r2, [pc, #96]	@ (8008634 <prvAddNewTaskToReadyList+0xc8>)
 80085d4:	6013      	str	r3, [r2, #0]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085da:	4613      	mov	r3, r2
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	4413      	add	r3, r2
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	4a15      	ldr	r2, [pc, #84]	@ (8008638 <prvAddNewTaskToReadyList+0xcc>)
 80085e4:	441a      	add	r2, r3
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	3304      	adds	r3, #4
 80085ea:	4619      	mov	r1, r3
 80085ec:	4610      	mov	r0, r2
 80085ee:	f7ff f996 	bl	800791e <vListInsertEnd>
=======
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007888:	2201      	movs	r2, #1
 800788a:	409a      	lsls	r2, r3
 800788c:	4b19      	ldr	r3, [pc, #100]	@ (80078f4 <prvAddNewTaskToReadyList+0xc8>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4313      	orrs	r3, r2
 8007892:	4a18      	ldr	r2, [pc, #96]	@ (80078f4 <prvAddNewTaskToReadyList+0xc8>)
 8007894:	6013      	str	r3, [r2, #0]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800789a:	4613      	mov	r3, r2
 800789c:	009b      	lsls	r3, r3, #2
 800789e:	4413      	add	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	4a15      	ldr	r2, [pc, #84]	@ (80078f8 <prvAddNewTaskToReadyList+0xcc>)
 80078a4:	441a      	add	r2, r3
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	3304      	adds	r3, #4
 80078aa:	4619      	mov	r1, r3
 80078ac:	4610      	mov	r0, r2
 80078ae:	f7ff f996 	bl	8006bde <vListInsertEnd>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
<<<<<<< HEAD
 80085f2:	f001 f801 	bl	80095f8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80085f6:	4b0d      	ldr	r3, [pc, #52]	@ (800862c <prvAddNewTaskToReadyList+0xc0>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d00e      	beq.n	800861c <prvAddNewTaskToReadyList+0xb0>
=======
 80078b2:	f001 f801 	bl	80088b8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80078b6:	4b0d      	ldr	r3, [pc, #52]	@ (80078ec <prvAddNewTaskToReadyList+0xc0>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d00e      	beq.n	80078dc <prvAddNewTaskToReadyList+0xb0>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
<<<<<<< HEAD
 80085fe:	4b0a      	ldr	r3, [pc, #40]	@ (8008628 <prvAddNewTaskToReadyList+0xbc>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008608:	429a      	cmp	r2, r3
 800860a:	d207      	bcs.n	800861c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800860c:	4b0b      	ldr	r3, [pc, #44]	@ (800863c <prvAddNewTaskToReadyList+0xd0>)
 800860e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008612:	601a      	str	r2, [r3, #0]
 8008614:	f3bf 8f4f 	dsb	sy
 8008618:	f3bf 8f6f 	isb	sy
=======
 80078be:	4b0a      	ldr	r3, [pc, #40]	@ (80078e8 <prvAddNewTaskToReadyList+0xbc>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d207      	bcs.n	80078dc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80078cc:	4b0b      	ldr	r3, [pc, #44]	@ (80078fc <prvAddNewTaskToReadyList+0xd0>)
 80078ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078d2:	601a      	str	r2, [r3, #0]
 80078d4:	f3bf 8f4f 	dsb	sy
 80078d8:	f3bf 8f6f 	isb	sy
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
<<<<<<< HEAD
 800861c:	bf00      	nop
 800861e:	3708      	adds	r7, #8
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}
 8008624:	20001f48 	.word	0x20001f48
 8008628:	20001e48 	.word	0x20001e48
 800862c:	20001f54 	.word	0x20001f54
 8008630:	20001f64 	.word	0x20001f64
 8008634:	20001f50 	.word	0x20001f50
 8008638:	20001e4c 	.word	0x20001e4c
 800863c:	e000ed04 	.word	0xe000ed04

08008640 <vTaskDelay>:
=======
 80078dc:	bf00      	nop
 80078de:	3708      	adds	r7, #8
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}
 80078e4:	20001f24 	.word	0x20001f24
 80078e8:	20001e24 	.word	0x20001e24
 80078ec:	20001f30 	.word	0x20001f30
 80078f0:	20001f40 	.word	0x20001f40
 80078f4:	20001f2c 	.word	0x20001f2c
 80078f8:	20001e28 	.word	0x20001e28
 80078fc:	e000ed04 	.word	0xe000ed04

08007900 <vTaskDelay>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
<<<<<<< HEAD
 8008640:	b580      	push	{r7, lr}
 8008642:	b084      	sub	sp, #16
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008648:	2300      	movs	r3, #0
 800864a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d01a      	beq.n	8008688 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008652:	4b15      	ldr	r3, [pc, #84]	@ (80086a8 <vTaskDelay+0x68>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d00d      	beq.n	8008676 <vTaskDelay+0x36>
	__asm volatile
 800865a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800865e:	b672      	cpsid	i
 8008660:	f383 8811 	msr	BASEPRI, r3
 8008664:	f3bf 8f6f 	isb	sy
 8008668:	f3bf 8f4f 	dsb	sy
 800866c:	b662      	cpsie	i
 800866e:	60bb      	str	r3, [r7, #8]
}
 8008670:	bf00      	nop
 8008672:	bf00      	nop
 8008674:	e7fd      	b.n	8008672 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8008676:	f000 f881 	bl	800877c <vTaskSuspendAll>
=======
 8007900:	b580      	push	{r7, lr}
 8007902:	b084      	sub	sp, #16
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007908:	2300      	movs	r3, #0
 800790a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d01a      	beq.n	8007948 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007912:	4b15      	ldr	r3, [pc, #84]	@ (8007968 <vTaskDelay+0x68>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d00d      	beq.n	8007936 <vTaskDelay+0x36>
	__asm volatile
 800791a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800791e:	b672      	cpsid	i
 8007920:	f383 8811 	msr	BASEPRI, r3
 8007924:	f3bf 8f6f 	isb	sy
 8007928:	f3bf 8f4f 	dsb	sy
 800792c:	b662      	cpsie	i
 800792e:	60bb      	str	r3, [r7, #8]
}
 8007930:	bf00      	nop
 8007932:	bf00      	nop
 8007934:	e7fd      	b.n	8007932 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8007936:	f000 f881 	bl	8007a3c <vTaskSuspendAll>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
<<<<<<< HEAD
 800867a:	2100      	movs	r1, #0
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f000 fe13 	bl	80092a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008682:	f000 f889 	bl	8008798 <xTaskResumeAll>
 8008686:	60f8      	str	r0, [r7, #12]
=======
 800793a:	2100      	movs	r1, #0
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f000 fe13 	bl	8008568 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007942:	f000 f889 	bl	8007a58 <xTaskResumeAll>
 8007946:	60f8      	str	r0, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
<<<<<<< HEAD
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d107      	bne.n	800869e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800868e:	4b07      	ldr	r3, [pc, #28]	@ (80086ac <vTaskDelay+0x6c>)
 8008690:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008694:	601a      	str	r2, [r3, #0]
 8008696:	f3bf 8f4f 	dsb	sy
 800869a:	f3bf 8f6f 	isb	sy
=======
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d107      	bne.n	800795e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800794e:	4b07      	ldr	r3, [pc, #28]	@ (800796c <vTaskDelay+0x6c>)
 8007950:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007954:	601a      	str	r2, [r3, #0]
 8007956:	f3bf 8f4f 	dsb	sy
 800795a:	f3bf 8f6f 	isb	sy
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
<<<<<<< HEAD
 800869e:	bf00      	nop
 80086a0:	3710      	adds	r7, #16
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}
 80086a6:	bf00      	nop
 80086a8:	20001f70 	.word	0x20001f70
 80086ac:	e000ed04 	.word	0xe000ed04

080086b0 <vTaskStartScheduler>:
=======
 800795e:	bf00      	nop
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	20001f4c 	.word	0x20001f4c
 800796c:	e000ed04 	.word	0xe000ed04

08007970 <vTaskStartScheduler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
<<<<<<< HEAD
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b08a      	sub	sp, #40	@ 0x28
 80086b4:	af04      	add	r7, sp, #16
=======
 8007970:	b580      	push	{r7, lr}
 8007972:	b08a      	sub	sp, #40	@ 0x28
 8007974:	af04      	add	r7, sp, #16
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
<<<<<<< HEAD
 80086b6:	2300      	movs	r3, #0
 80086b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80086ba:	2300      	movs	r3, #0
 80086bc:	607b      	str	r3, [r7, #4]
=======
 8007976:	2300      	movs	r3, #0
 8007978:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800797a:	2300      	movs	r3, #0
 800797c:	607b      	str	r3, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
<<<<<<< HEAD
 80086be:	463a      	mov	r2, r7
 80086c0:	1d39      	adds	r1, r7, #4
 80086c2:	f107 0308 	add.w	r3, r7, #8
 80086c6:	4618      	mov	r0, r3
 80086c8:	f7f8 fbce 	bl	8000e68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80086cc:	6839      	ldr	r1, [r7, #0]
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	68ba      	ldr	r2, [r7, #8]
 80086d2:	9202      	str	r2, [sp, #8]
 80086d4:	9301      	str	r3, [sp, #4]
 80086d6:	2300      	movs	r3, #0
 80086d8:	9300      	str	r3, [sp, #0]
 80086da:	2300      	movs	r3, #0
 80086dc:	460a      	mov	r2, r1
 80086de:	4921      	ldr	r1, [pc, #132]	@ (8008764 <vTaskStartScheduler+0xb4>)
 80086e0:	4821      	ldr	r0, [pc, #132]	@ (8008768 <vTaskStartScheduler+0xb8>)
 80086e2:	f7ff fe0d 	bl	8008300 <xTaskCreateStatic>
 80086e6:	4603      	mov	r3, r0
 80086e8:	4a20      	ldr	r2, [pc, #128]	@ (800876c <vTaskStartScheduler+0xbc>)
 80086ea:	6013      	str	r3, [r2, #0]
=======
 800797e:	463a      	mov	r2, r7
 8007980:	1d39      	adds	r1, r7, #4
 8007982:	f107 0308 	add.w	r3, r7, #8
 8007986:	4618      	mov	r0, r3
 8007988:	f7f9 fa6e 	bl	8000e68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800798c:	6839      	ldr	r1, [r7, #0]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	68ba      	ldr	r2, [r7, #8]
 8007992:	9202      	str	r2, [sp, #8]
 8007994:	9301      	str	r3, [sp, #4]
 8007996:	2300      	movs	r3, #0
 8007998:	9300      	str	r3, [sp, #0]
 800799a:	2300      	movs	r3, #0
 800799c:	460a      	mov	r2, r1
 800799e:	4921      	ldr	r1, [pc, #132]	@ (8007a24 <vTaskStartScheduler+0xb4>)
 80079a0:	4821      	ldr	r0, [pc, #132]	@ (8007a28 <vTaskStartScheduler+0xb8>)
 80079a2:	f7ff fe0d 	bl	80075c0 <xTaskCreateStatic>
 80079a6:	4603      	mov	r3, r0
 80079a8:	4a20      	ldr	r2, [pc, #128]	@ (8007a2c <vTaskStartScheduler+0xbc>)
 80079aa:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
<<<<<<< HEAD
 80086ec:	4b1f      	ldr	r3, [pc, #124]	@ (800876c <vTaskStartScheduler+0xbc>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d002      	beq.n	80086fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80086f4:	2301      	movs	r3, #1
 80086f6:	617b      	str	r3, [r7, #20]
 80086f8:	e001      	b.n	80086fe <vTaskStartScheduler+0x4e>
=======
 80079ac:	4b1f      	ldr	r3, [pc, #124]	@ (8007a2c <vTaskStartScheduler+0xbc>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d002      	beq.n	80079ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80079b4:	2301      	movs	r3, #1
 80079b6:	617b      	str	r3, [r7, #20]
 80079b8:	e001      	b.n	80079be <vTaskStartScheduler+0x4e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			xReturn = pdFAIL;
<<<<<<< HEAD
 80086fa:	2300      	movs	r3, #0
 80086fc:	617b      	str	r3, [r7, #20]
=======
 80079ba:	2300      	movs	r3, #0
 80079bc:	617b      	str	r3, [r7, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
<<<<<<< HEAD
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	2b01      	cmp	r3, #1
 8008702:	d118      	bne.n	8008736 <vTaskStartScheduler+0x86>
	__asm volatile
 8008704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008708:	b672      	cpsid	i
 800870a:	f383 8811 	msr	BASEPRI, r3
 800870e:	f3bf 8f6f 	isb	sy
 8008712:	f3bf 8f4f 	dsb	sy
 8008716:	b662      	cpsie	i
 8008718:	613b      	str	r3, [r7, #16]
}
 800871a:	bf00      	nop
=======
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d118      	bne.n	80079f6 <vTaskStartScheduler+0x86>
	__asm volatile
 80079c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079c8:	b672      	cpsid	i
 80079ca:	f383 8811 	msr	BASEPRI, r3
 80079ce:	f3bf 8f6f 	isb	sy
 80079d2:	f3bf 8f4f 	dsb	sy
 80079d6:	b662      	cpsie	i
 80079d8:	613b      	str	r3, [r7, #16]
}
 80079da:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
<<<<<<< HEAD
 800871c:	4b14      	ldr	r3, [pc, #80]	@ (8008770 <vTaskStartScheduler+0xc0>)
 800871e:	f04f 32ff 	mov.w	r2, #4294967295
 8008722:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008724:	4b13      	ldr	r3, [pc, #76]	@ (8008774 <vTaskStartScheduler+0xc4>)
 8008726:	2201      	movs	r2, #1
 8008728:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800872a:	4b13      	ldr	r3, [pc, #76]	@ (8008778 <vTaskStartScheduler+0xc8>)
 800872c:	2200      	movs	r2, #0
 800872e:	601a      	str	r2, [r3, #0]
=======
 80079dc:	4b14      	ldr	r3, [pc, #80]	@ (8007a30 <vTaskStartScheduler+0xc0>)
 80079de:	f04f 32ff 	mov.w	r2, #4294967295
 80079e2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80079e4:	4b13      	ldr	r3, [pc, #76]	@ (8007a34 <vTaskStartScheduler+0xc4>)
 80079e6:	2201      	movs	r2, #1
 80079e8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80079ea:	4b13      	ldr	r3, [pc, #76]	@ (8007a38 <vTaskStartScheduler+0xc8>)
 80079ec:	2200      	movs	r2, #0
 80079ee:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
<<<<<<< HEAD
 8008730:	f000 feae 	bl	8009490 <xPortStartScheduler>
=======
 80079f0:	f000 feae 	bl	8008750 <xPortStartScheduler>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
<<<<<<< HEAD
 8008734:	e011      	b.n	800875a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800873c:	d10d      	bne.n	800875a <vTaskStartScheduler+0xaa>
	__asm volatile
 800873e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008742:	b672      	cpsid	i
 8008744:	f383 8811 	msr	BASEPRI, r3
 8008748:	f3bf 8f6f 	isb	sy
 800874c:	f3bf 8f4f 	dsb	sy
 8008750:	b662      	cpsie	i
 8008752:	60fb      	str	r3, [r7, #12]
}
 8008754:	bf00      	nop
 8008756:	bf00      	nop
 8008758:	e7fd      	b.n	8008756 <vTaskStartScheduler+0xa6>
}
 800875a:	bf00      	nop
 800875c:	3718      	adds	r7, #24
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}
 8008762:	bf00      	nop
 8008764:	0800a5cc 	.word	0x0800a5cc
 8008768:	08008d3d 	.word	0x08008d3d
 800876c:	20001f6c 	.word	0x20001f6c
 8008770:	20001f68 	.word	0x20001f68
 8008774:	20001f54 	.word	0x20001f54
 8008778:	20001f4c 	.word	0x20001f4c

0800877c <vTaskSuspendAll>:
=======
 80079f4:	e011      	b.n	8007a1a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079fc:	d10d      	bne.n	8007a1a <vTaskStartScheduler+0xaa>
	__asm volatile
 80079fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a02:	b672      	cpsid	i
 8007a04:	f383 8811 	msr	BASEPRI, r3
 8007a08:	f3bf 8f6f 	isb	sy
 8007a0c:	f3bf 8f4f 	dsb	sy
 8007a10:	b662      	cpsie	i
 8007a12:	60fb      	str	r3, [r7, #12]
}
 8007a14:	bf00      	nop
 8007a16:	bf00      	nop
 8007a18:	e7fd      	b.n	8007a16 <vTaskStartScheduler+0xa6>
}
 8007a1a:	bf00      	nop
 8007a1c:	3718      	adds	r7, #24
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}
 8007a22:	bf00      	nop
 8007a24:	0800988c 	.word	0x0800988c
 8007a28:	08007ffd 	.word	0x08007ffd
 8007a2c:	20001f48 	.word	0x20001f48
 8007a30:	20001f44 	.word	0x20001f44
 8007a34:	20001f30 	.word	0x20001f30
 8007a38:	20001f28 	.word	0x20001f28

08007a3c <vTaskSuspendAll>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
<<<<<<< HEAD
 800877c:	b480      	push	{r7}
 800877e:	af00      	add	r7, sp, #0
=======
 8007a3c:	b480      	push	{r7}
 8007a3e:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
<<<<<<< HEAD
 8008780:	4b04      	ldr	r3, [pc, #16]	@ (8008794 <vTaskSuspendAll+0x18>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	3301      	adds	r3, #1
 8008786:	4a03      	ldr	r2, [pc, #12]	@ (8008794 <vTaskSuspendAll+0x18>)
 8008788:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800878a:	bf00      	nop
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr
 8008794:	20001f70 	.word	0x20001f70

08008798 <xTaskResumeAll>:
=======
 8007a40:	4b04      	ldr	r3, [pc, #16]	@ (8007a54 <vTaskSuspendAll+0x18>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	3301      	adds	r3, #1
 8007a46:	4a03      	ldr	r2, [pc, #12]	@ (8007a54 <vTaskSuspendAll+0x18>)
 8007a48:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007a4a:	bf00      	nop
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr
 8007a54:	20001f4c 	.word	0x20001f4c

08007a58 <xTaskResumeAll>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
<<<<<<< HEAD
 8008798:	b580      	push	{r7, lr}
 800879a:	b084      	sub	sp, #16
 800879c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800879e:	2300      	movs	r3, #0
 80087a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80087a2:	2300      	movs	r3, #0
 80087a4:	60bb      	str	r3, [r7, #8]
=======
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b084      	sub	sp, #16
 8007a5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007a62:	2300      	movs	r3, #0
 8007a64:	60bb      	str	r3, [r7, #8]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
<<<<<<< HEAD
 80087a6:	4b43      	ldr	r3, [pc, #268]	@ (80088b4 <xTaskResumeAll+0x11c>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d10d      	bne.n	80087ca <xTaskResumeAll+0x32>
	__asm volatile
 80087ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b2:	b672      	cpsid	i
 80087b4:	f383 8811 	msr	BASEPRI, r3
 80087b8:	f3bf 8f6f 	isb	sy
 80087bc:	f3bf 8f4f 	dsb	sy
 80087c0:	b662      	cpsie	i
 80087c2:	603b      	str	r3, [r7, #0]
}
 80087c4:	bf00      	nop
 80087c6:	bf00      	nop
 80087c8:	e7fd      	b.n	80087c6 <xTaskResumeAll+0x2e>
=======
 8007a66:	4b43      	ldr	r3, [pc, #268]	@ (8007b74 <xTaskResumeAll+0x11c>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d10d      	bne.n	8007a8a <xTaskResumeAll+0x32>
	__asm volatile
 8007a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a72:	b672      	cpsid	i
 8007a74:	f383 8811 	msr	BASEPRI, r3
 8007a78:	f3bf 8f6f 	isb	sy
 8007a7c:	f3bf 8f4f 	dsb	sy
 8007a80:	b662      	cpsie	i
 8007a82:	603b      	str	r3, [r7, #0]
}
 8007a84:	bf00      	nop
 8007a86:	bf00      	nop
 8007a88:	e7fd      	b.n	8007a86 <xTaskResumeAll+0x2e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
<<<<<<< HEAD
 80087ca:	f000 fedf 	bl	800958c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80087ce:	4b39      	ldr	r3, [pc, #228]	@ (80088b4 <xTaskResumeAll+0x11c>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	3b01      	subs	r3, #1
 80087d4:	4a37      	ldr	r2, [pc, #220]	@ (80088b4 <xTaskResumeAll+0x11c>)
 80087d6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087d8:	4b36      	ldr	r3, [pc, #216]	@ (80088b4 <xTaskResumeAll+0x11c>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d161      	bne.n	80088a4 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80087e0:	4b35      	ldr	r3, [pc, #212]	@ (80088b8 <xTaskResumeAll+0x120>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d05d      	beq.n	80088a4 <xTaskResumeAll+0x10c>
=======
 8007a8a:	f000 fedf 	bl	800884c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007a8e:	4b39      	ldr	r3, [pc, #228]	@ (8007b74 <xTaskResumeAll+0x11c>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	3b01      	subs	r3, #1
 8007a94:	4a37      	ldr	r2, [pc, #220]	@ (8007b74 <xTaskResumeAll+0x11c>)
 8007a96:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a98:	4b36      	ldr	r3, [pc, #216]	@ (8007b74 <xTaskResumeAll+0x11c>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d161      	bne.n	8007b64 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007aa0:	4b35      	ldr	r3, [pc, #212]	@ (8007b78 <xTaskResumeAll+0x120>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d05d      	beq.n	8007b64 <xTaskResumeAll+0x10c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
<<<<<<< HEAD
 80087e8:	e02e      	b.n	8008848 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087ea:	4b34      	ldr	r3, [pc, #208]	@ (80088bc <xTaskResumeAll+0x124>)
 80087ec:	68db      	ldr	r3, [r3, #12]
 80087ee:	68db      	ldr	r3, [r3, #12]
 80087f0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	3318      	adds	r3, #24
 80087f6:	4618      	mov	r0, r3
 80087f8:	f7ff f8ee 	bl	80079d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	3304      	adds	r3, #4
 8008800:	4618      	mov	r0, r3
 8008802:	f7ff f8e9 	bl	80079d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800880a:	2201      	movs	r2, #1
 800880c:	409a      	lsls	r2, r3
 800880e:	4b2c      	ldr	r3, [pc, #176]	@ (80088c0 <xTaskResumeAll+0x128>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4313      	orrs	r3, r2
 8008814:	4a2a      	ldr	r2, [pc, #168]	@ (80088c0 <xTaskResumeAll+0x128>)
 8008816:	6013      	str	r3, [r2, #0]
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800881c:	4613      	mov	r3, r2
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	4413      	add	r3, r2
 8008822:	009b      	lsls	r3, r3, #2
 8008824:	4a27      	ldr	r2, [pc, #156]	@ (80088c4 <xTaskResumeAll+0x12c>)
 8008826:	441a      	add	r2, r3
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	3304      	adds	r3, #4
 800882c:	4619      	mov	r1, r3
 800882e:	4610      	mov	r0, r2
 8008830:	f7ff f875 	bl	800791e <vListInsertEnd>
=======
 8007aa8:	e02e      	b.n	8007b08 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007aaa:	4b34      	ldr	r3, [pc, #208]	@ (8007b7c <xTaskResumeAll+0x124>)
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	3318      	adds	r3, #24
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f7ff f8ee 	bl	8006c98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	3304      	adds	r3, #4
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	f7ff f8e9 	bl	8006c98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aca:	2201      	movs	r2, #1
 8007acc:	409a      	lsls	r2, r3
 8007ace:	4b2c      	ldr	r3, [pc, #176]	@ (8007b80 <xTaskResumeAll+0x128>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	4a2a      	ldr	r2, [pc, #168]	@ (8007b80 <xTaskResumeAll+0x128>)
 8007ad6:	6013      	str	r3, [r2, #0]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007adc:	4613      	mov	r3, r2
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	4413      	add	r3, r2
 8007ae2:	009b      	lsls	r3, r3, #2
 8007ae4:	4a27      	ldr	r2, [pc, #156]	@ (8007b84 <xTaskResumeAll+0x12c>)
 8007ae6:	441a      	add	r2, r3
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	3304      	adds	r3, #4
 8007aec:	4619      	mov	r1, r3
 8007aee:	4610      	mov	r0, r2
 8007af0:	f7ff f875 	bl	8006bde <vListInsertEnd>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
<<<<<<< HEAD
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008838:	4b23      	ldr	r3, [pc, #140]	@ (80088c8 <xTaskResumeAll+0x130>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800883e:	429a      	cmp	r2, r3
 8008840:	d302      	bcc.n	8008848 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8008842:	4b22      	ldr	r3, [pc, #136]	@ (80088cc <xTaskResumeAll+0x134>)
 8008844:	2201      	movs	r2, #1
 8008846:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008848:	4b1c      	ldr	r3, [pc, #112]	@ (80088bc <xTaskResumeAll+0x124>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d1cc      	bne.n	80087ea <xTaskResumeAll+0x52>
=======
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007af8:	4b23      	ldr	r3, [pc, #140]	@ (8007b88 <xTaskResumeAll+0x130>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d302      	bcc.n	8007b08 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8007b02:	4b22      	ldr	r3, [pc, #136]	@ (8007b8c <xTaskResumeAll+0x134>)
 8007b04:	2201      	movs	r2, #1
 8007b06:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b08:	4b1c      	ldr	r3, [pc, #112]	@ (8007b7c <xTaskResumeAll+0x124>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d1cc      	bne.n	8007aaa <xTaskResumeAll+0x52>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
<<<<<<< HEAD
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d001      	beq.n	800885a <xTaskResumeAll+0xc2>
=======
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d001      	beq.n	8007b1a <xTaskResumeAll+0xc2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
<<<<<<< HEAD
 8008856:	f000 fb29 	bl	8008eac <prvResetNextTaskUnblockTime>
=======
 8007b16:	f000 fb29 	bl	800816c <prvResetNextTaskUnblockTime>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
<<<<<<< HEAD
 800885a:	4b1d      	ldr	r3, [pc, #116]	@ (80088d0 <xTaskResumeAll+0x138>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d010      	beq.n	8008888 <xTaskResumeAll+0xf0>
=======
 8007b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8007b90 <xTaskResumeAll+0x138>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d010      	beq.n	8007b48 <xTaskResumeAll+0xf0>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
<<<<<<< HEAD
 8008866:	f000 f837 	bl	80088d8 <xTaskIncrementTick>
 800886a:	4603      	mov	r3, r0
 800886c:	2b00      	cmp	r3, #0
 800886e:	d002      	beq.n	8008876 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8008870:	4b16      	ldr	r3, [pc, #88]	@ (80088cc <xTaskResumeAll+0x134>)
 8008872:	2201      	movs	r2, #1
 8008874:	601a      	str	r2, [r3, #0]
=======
 8007b26:	f000 f837 	bl	8007b98 <xTaskIncrementTick>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d002      	beq.n	8007b36 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8007b30:	4b16      	ldr	r3, [pc, #88]	@ (8007b8c <xTaskResumeAll+0x134>)
 8007b32:	2201      	movs	r2, #1
 8007b34:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
<<<<<<< HEAD
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	3b01      	subs	r3, #1
 800887a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d1f1      	bne.n	8008866 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8008882:	4b13      	ldr	r3, [pc, #76]	@ (80088d0 <xTaskResumeAll+0x138>)
 8008884:	2200      	movs	r2, #0
 8008886:	601a      	str	r2, [r3, #0]
=======
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d1f1      	bne.n	8007b26 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8007b42:	4b13      	ldr	r3, [pc, #76]	@ (8007b90 <xTaskResumeAll+0x138>)
 8007b44:	2200      	movs	r2, #0
 8007b46:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
<<<<<<< HEAD
 8008888:	4b10      	ldr	r3, [pc, #64]	@ (80088cc <xTaskResumeAll+0x134>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d009      	beq.n	80088a4 <xTaskResumeAll+0x10c>
=======
 8007b48:	4b10      	ldr	r3, [pc, #64]	@ (8007b8c <xTaskResumeAll+0x134>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d009      	beq.n	8007b64 <xTaskResumeAll+0x10c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
<<<<<<< HEAD
 8008890:	2301      	movs	r3, #1
 8008892:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008894:	4b0f      	ldr	r3, [pc, #60]	@ (80088d4 <xTaskResumeAll+0x13c>)
 8008896:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800889a:	601a      	str	r2, [r3, #0]
 800889c:	f3bf 8f4f 	dsb	sy
 80088a0:	f3bf 8f6f 	isb	sy
=======
 8007b50:	2301      	movs	r3, #1
 8007b52:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007b54:	4b0f      	ldr	r3, [pc, #60]	@ (8007b94 <xTaskResumeAll+0x13c>)
 8007b56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b5a:	601a      	str	r2, [r3, #0]
 8007b5c:	f3bf 8f4f 	dsb	sy
 8007b60:	f3bf 8f6f 	isb	sy
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
<<<<<<< HEAD
 80088a4:	f000 fea8 	bl	80095f8 <vPortExitCritical>

	return xAlreadyYielded;
 80088a8:	68bb      	ldr	r3, [r7, #8]
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3710      	adds	r7, #16
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	20001f70 	.word	0x20001f70
 80088b8:	20001f48 	.word	0x20001f48
 80088bc:	20001f08 	.word	0x20001f08
 80088c0:	20001f50 	.word	0x20001f50
 80088c4:	20001e4c 	.word	0x20001e4c
 80088c8:	20001e48 	.word	0x20001e48
 80088cc:	20001f5c 	.word	0x20001f5c
 80088d0:	20001f58 	.word	0x20001f58
 80088d4:	e000ed04 	.word	0xe000ed04

080088d8 <xTaskIncrementTick>:
=======
 8007b64:	f000 fea8 	bl	80088b8 <vPortExitCritical>

	return xAlreadyYielded;
 8007b68:	68bb      	ldr	r3, [r7, #8]
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3710      	adds	r7, #16
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	bf00      	nop
 8007b74:	20001f4c 	.word	0x20001f4c
 8007b78:	20001f24 	.word	0x20001f24
 8007b7c:	20001ee4 	.word	0x20001ee4
 8007b80:	20001f2c 	.word	0x20001f2c
 8007b84:	20001e28 	.word	0x20001e28
 8007b88:	20001e24 	.word	0x20001e24
 8007b8c:	20001f38 	.word	0x20001f38
 8007b90:	20001f34 	.word	0x20001f34
 8007b94:	e000ed04 	.word	0xe000ed04

08007b98 <xTaskIncrementTick>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
<<<<<<< HEAD
 80088d8:	b580      	push	{r7, lr}
 80088da:	b086      	sub	sp, #24
 80088dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80088de:	2300      	movs	r3, #0
 80088e0:	617b      	str	r3, [r7, #20]
=======
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b086      	sub	sp, #24
 8007b9c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	617b      	str	r3, [r7, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
<<<<<<< HEAD
 80088e2:	4b50      	ldr	r3, [pc, #320]	@ (8008a24 <xTaskIncrementTick+0x14c>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	f040 808b 	bne.w	8008a02 <xTaskIncrementTick+0x12a>
=======
 8007ba2:	4b50      	ldr	r3, [pc, #320]	@ (8007ce4 <xTaskIncrementTick+0x14c>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	f040 808b 	bne.w	8007cc2 <xTaskIncrementTick+0x12a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
<<<<<<< HEAD
 80088ec:	4b4e      	ldr	r3, [pc, #312]	@ (8008a28 <xTaskIncrementTick+0x150>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	3301      	adds	r3, #1
 80088f2:	613b      	str	r3, [r7, #16]
=======
 8007bac:	4b4e      	ldr	r3, [pc, #312]	@ (8007ce8 <xTaskIncrementTick+0x150>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	3301      	adds	r3, #1
 8007bb2:	613b      	str	r3, [r7, #16]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
<<<<<<< HEAD
 80088f4:	4a4c      	ldr	r2, [pc, #304]	@ (8008a28 <xTaskIncrementTick+0x150>)
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d123      	bne.n	8008948 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8008900:	4b4a      	ldr	r3, [pc, #296]	@ (8008a2c <xTaskIncrementTick+0x154>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d00d      	beq.n	8008926 <xTaskIncrementTick+0x4e>
	__asm volatile
 800890a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800890e:	b672      	cpsid	i
 8008910:	f383 8811 	msr	BASEPRI, r3
 8008914:	f3bf 8f6f 	isb	sy
 8008918:	f3bf 8f4f 	dsb	sy
 800891c:	b662      	cpsie	i
 800891e:	603b      	str	r3, [r7, #0]
}
 8008920:	bf00      	nop
 8008922:	bf00      	nop
 8008924:	e7fd      	b.n	8008922 <xTaskIncrementTick+0x4a>
 8008926:	4b41      	ldr	r3, [pc, #260]	@ (8008a2c <xTaskIncrementTick+0x154>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	60fb      	str	r3, [r7, #12]
 800892c:	4b40      	ldr	r3, [pc, #256]	@ (8008a30 <xTaskIncrementTick+0x158>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a3e      	ldr	r2, [pc, #248]	@ (8008a2c <xTaskIncrementTick+0x154>)
 8008932:	6013      	str	r3, [r2, #0]
 8008934:	4a3e      	ldr	r2, [pc, #248]	@ (8008a30 <xTaskIncrementTick+0x158>)
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	6013      	str	r3, [r2, #0]
 800893a:	4b3e      	ldr	r3, [pc, #248]	@ (8008a34 <xTaskIncrementTick+0x15c>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	3301      	adds	r3, #1
 8008940:	4a3c      	ldr	r2, [pc, #240]	@ (8008a34 <xTaskIncrementTick+0x15c>)
 8008942:	6013      	str	r3, [r2, #0]
 8008944:	f000 fab2 	bl	8008eac <prvResetNextTaskUnblockTime>
=======
 8007bb4:	4a4c      	ldr	r2, [pc, #304]	@ (8007ce8 <xTaskIncrementTick+0x150>)
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007bba:	693b      	ldr	r3, [r7, #16]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d123      	bne.n	8007c08 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8007bc0:	4b4a      	ldr	r3, [pc, #296]	@ (8007cec <xTaskIncrementTick+0x154>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d00d      	beq.n	8007be6 <xTaskIncrementTick+0x4e>
	__asm volatile
 8007bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bce:	b672      	cpsid	i
 8007bd0:	f383 8811 	msr	BASEPRI, r3
 8007bd4:	f3bf 8f6f 	isb	sy
 8007bd8:	f3bf 8f4f 	dsb	sy
 8007bdc:	b662      	cpsie	i
 8007bde:	603b      	str	r3, [r7, #0]
}
 8007be0:	bf00      	nop
 8007be2:	bf00      	nop
 8007be4:	e7fd      	b.n	8007be2 <xTaskIncrementTick+0x4a>
 8007be6:	4b41      	ldr	r3, [pc, #260]	@ (8007cec <xTaskIncrementTick+0x154>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	60fb      	str	r3, [r7, #12]
 8007bec:	4b40      	ldr	r3, [pc, #256]	@ (8007cf0 <xTaskIncrementTick+0x158>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a3e      	ldr	r2, [pc, #248]	@ (8007cec <xTaskIncrementTick+0x154>)
 8007bf2:	6013      	str	r3, [r2, #0]
 8007bf4:	4a3e      	ldr	r2, [pc, #248]	@ (8007cf0 <xTaskIncrementTick+0x158>)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6013      	str	r3, [r2, #0]
 8007bfa:	4b3e      	ldr	r3, [pc, #248]	@ (8007cf4 <xTaskIncrementTick+0x15c>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	3301      	adds	r3, #1
 8007c00:	4a3c      	ldr	r2, [pc, #240]	@ (8007cf4 <xTaskIncrementTick+0x15c>)
 8007c02:	6013      	str	r3, [r2, #0]
 8007c04:	f000 fab2 	bl	800816c <prvResetNextTaskUnblockTime>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
<<<<<<< HEAD
 8008948:	4b3b      	ldr	r3, [pc, #236]	@ (8008a38 <xTaskIncrementTick+0x160>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	693a      	ldr	r2, [r7, #16]
 800894e:	429a      	cmp	r2, r3
 8008950:	d348      	bcc.n	80089e4 <xTaskIncrementTick+0x10c>
=======
 8007c08:	4b3b      	ldr	r3, [pc, #236]	@ (8007cf8 <xTaskIncrementTick+0x160>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	693a      	ldr	r2, [r7, #16]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d348      	bcc.n	8007ca4 <xTaskIncrementTick+0x10c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
<<<<<<< HEAD
 8008952:	4b36      	ldr	r3, [pc, #216]	@ (8008a2c <xTaskIncrementTick+0x154>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d104      	bne.n	8008966 <xTaskIncrementTick+0x8e>
=======
 8007c12:	4b36      	ldr	r3, [pc, #216]	@ (8007cec <xTaskIncrementTick+0x154>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d104      	bne.n	8007c26 <xTaskIncrementTick+0x8e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
<<<<<<< HEAD
 800895c:	4b36      	ldr	r3, [pc, #216]	@ (8008a38 <xTaskIncrementTick+0x160>)
 800895e:	f04f 32ff 	mov.w	r2, #4294967295
 8008962:	601a      	str	r2, [r3, #0]
					break;
 8008964:	e03e      	b.n	80089e4 <xTaskIncrementTick+0x10c>
=======
 8007c1c:	4b36      	ldr	r3, [pc, #216]	@ (8007cf8 <xTaskIncrementTick+0x160>)
 8007c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c22:	601a      	str	r2, [r3, #0]
					break;
 8007c24:	e03e      	b.n	8007ca4 <xTaskIncrementTick+0x10c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
<<<<<<< HEAD
 8008966:	4b31      	ldr	r3, [pc, #196]	@ (8008a2c <xTaskIncrementTick+0x154>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	68db      	ldr	r3, [r3, #12]
 800896c:	68db      	ldr	r3, [r3, #12]
 800896e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	685b      	ldr	r3, [r3, #4]
 8008974:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008976:	693a      	ldr	r2, [r7, #16]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	429a      	cmp	r2, r3
 800897c:	d203      	bcs.n	8008986 <xTaskIncrementTick+0xae>
=======
 8007c26:	4b31      	ldr	r3, [pc, #196]	@ (8007cec <xTaskIncrementTick+0x154>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	68db      	ldr	r3, [r3, #12]
 8007c2e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007c36:	693a      	ldr	r2, [r7, #16]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d203      	bcs.n	8007c46 <xTaskIncrementTick+0xae>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
<<<<<<< HEAD
 800897e:	4a2e      	ldr	r2, [pc, #184]	@ (8008a38 <xTaskIncrementTick+0x160>)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008984:	e02e      	b.n	80089e4 <xTaskIncrementTick+0x10c>
=======
 8007c3e:	4a2e      	ldr	r2, [pc, #184]	@ (8007cf8 <xTaskIncrementTick+0x160>)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007c44:	e02e      	b.n	8007ca4 <xTaskIncrementTick+0x10c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
<<<<<<< HEAD
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	3304      	adds	r3, #4
 800898a:	4618      	mov	r0, r3
 800898c:	f7ff f824 	bl	80079d8 <uxListRemove>
=======
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	3304      	adds	r3, #4
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f7ff f824 	bl	8006c98 <uxListRemove>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
<<<<<<< HEAD
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008994:	2b00      	cmp	r3, #0
 8008996:	d004      	beq.n	80089a2 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	3318      	adds	r3, #24
 800899c:	4618      	mov	r0, r3
 800899e:	f7ff f81b 	bl	80079d8 <uxListRemove>
=======
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d004      	beq.n	8007c62 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	3318      	adds	r3, #24
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f7ff f81b 	bl	8006c98 <uxListRemove>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
<<<<<<< HEAD
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089a6:	2201      	movs	r2, #1
 80089a8:	409a      	lsls	r2, r3
 80089aa:	4b24      	ldr	r3, [pc, #144]	@ (8008a3c <xTaskIncrementTick+0x164>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4313      	orrs	r3, r2
 80089b0:	4a22      	ldr	r2, [pc, #136]	@ (8008a3c <xTaskIncrementTick+0x164>)
 80089b2:	6013      	str	r3, [r2, #0]
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089b8:	4613      	mov	r3, r2
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	4413      	add	r3, r2
 80089be:	009b      	lsls	r3, r3, #2
 80089c0:	4a1f      	ldr	r2, [pc, #124]	@ (8008a40 <xTaskIncrementTick+0x168>)
 80089c2:	441a      	add	r2, r3
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	3304      	adds	r3, #4
 80089c8:	4619      	mov	r1, r3
 80089ca:	4610      	mov	r0, r2
 80089cc:	f7fe ffa7 	bl	800791e <vListInsertEnd>
=======
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c66:	2201      	movs	r2, #1
 8007c68:	409a      	lsls	r2, r3
 8007c6a:	4b24      	ldr	r3, [pc, #144]	@ (8007cfc <xTaskIncrementTick+0x164>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	4a22      	ldr	r2, [pc, #136]	@ (8007cfc <xTaskIncrementTick+0x164>)
 8007c72:	6013      	str	r3, [r2, #0]
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c78:	4613      	mov	r3, r2
 8007c7a:	009b      	lsls	r3, r3, #2
 8007c7c:	4413      	add	r3, r2
 8007c7e:	009b      	lsls	r3, r3, #2
 8007c80:	4a1f      	ldr	r2, [pc, #124]	@ (8007d00 <xTaskIncrementTick+0x168>)
 8007c82:	441a      	add	r2, r3
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	3304      	adds	r3, #4
 8007c88:	4619      	mov	r1, r3
 8007c8a:	4610      	mov	r0, r2
 8007c8c:	f7fe ffa7 	bl	8006bde <vListInsertEnd>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
<<<<<<< HEAD
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089d4:	4b1b      	ldr	r3, [pc, #108]	@ (8008a44 <xTaskIncrementTick+0x16c>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089da:	429a      	cmp	r2, r3
 80089dc:	d3b9      	bcc.n	8008952 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80089de:	2301      	movs	r3, #1
 80089e0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80089e2:	e7b6      	b.n	8008952 <xTaskIncrementTick+0x7a>
=======
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c94:	4b1b      	ldr	r3, [pc, #108]	@ (8007d04 <xTaskIncrementTick+0x16c>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d3b9      	bcc.n	8007c12 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ca2:	e7b6      	b.n	8007c12 <xTaskIncrementTick+0x7a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
<<<<<<< HEAD
 80089e4:	4b17      	ldr	r3, [pc, #92]	@ (8008a44 <xTaskIncrementTick+0x16c>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089ea:	4915      	ldr	r1, [pc, #84]	@ (8008a40 <xTaskIncrementTick+0x168>)
 80089ec:	4613      	mov	r3, r2
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	4413      	add	r3, r2
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	440b      	add	r3, r1
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d907      	bls.n	8008a0c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 80089fc:	2301      	movs	r3, #1
 80089fe:	617b      	str	r3, [r7, #20]
 8008a00:	e004      	b.n	8008a0c <xTaskIncrementTick+0x134>
=======
 8007ca4:	4b17      	ldr	r3, [pc, #92]	@ (8007d04 <xTaskIncrementTick+0x16c>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007caa:	4915      	ldr	r1, [pc, #84]	@ (8007d00 <xTaskIncrementTick+0x168>)
 8007cac:	4613      	mov	r3, r2
 8007cae:	009b      	lsls	r3, r3, #2
 8007cb0:	4413      	add	r3, r2
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	440b      	add	r3, r1
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d907      	bls.n	8007ccc <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	617b      	str	r3, [r7, #20]
 8007cc0:	e004      	b.n	8007ccc <xTaskIncrementTick+0x134>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
<<<<<<< HEAD
 8008a02:	4b11      	ldr	r3, [pc, #68]	@ (8008a48 <xTaskIncrementTick+0x170>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	3301      	adds	r3, #1
 8008a08:	4a0f      	ldr	r2, [pc, #60]	@ (8008a48 <xTaskIncrementTick+0x170>)
 8008a0a:	6013      	str	r3, [r2, #0]
=======
 8007cc2:	4b11      	ldr	r3, [pc, #68]	@ (8007d08 <xTaskIncrementTick+0x170>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	4a0f      	ldr	r2, [pc, #60]	@ (8007d08 <xTaskIncrementTick+0x170>)
 8007cca:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
<<<<<<< HEAD
 8008a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8008a4c <xTaskIncrementTick+0x174>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d001      	beq.n	8008a18 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8008a14:	2301      	movs	r3, #1
 8008a16:	617b      	str	r3, [r7, #20]
=======
 8007ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8007d0c <xTaskIncrementTick+0x174>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d001      	beq.n	8007cd8 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	617b      	str	r3, [r7, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
<<<<<<< HEAD
 8008a18:	697b      	ldr	r3, [r7, #20]
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	3718      	adds	r7, #24
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}
 8008a22:	bf00      	nop
 8008a24:	20001f70 	.word	0x20001f70
 8008a28:	20001f4c 	.word	0x20001f4c
 8008a2c:	20001f00 	.word	0x20001f00
 8008a30:	20001f04 	.word	0x20001f04
 8008a34:	20001f60 	.word	0x20001f60
 8008a38:	20001f68 	.word	0x20001f68
 8008a3c:	20001f50 	.word	0x20001f50
 8008a40:	20001e4c 	.word	0x20001e4c
 8008a44:	20001e48 	.word	0x20001e48
 8008a48:	20001f58 	.word	0x20001f58
 8008a4c:	20001f5c 	.word	0x20001f5c

08008a50 <vTaskSwitchContext>:
=======
 8007cd8:	697b      	ldr	r3, [r7, #20]
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3718      	adds	r7, #24
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	20001f4c 	.word	0x20001f4c
 8007ce8:	20001f28 	.word	0x20001f28
 8007cec:	20001edc 	.word	0x20001edc
 8007cf0:	20001ee0 	.word	0x20001ee0
 8007cf4:	20001f3c 	.word	0x20001f3c
 8007cf8:	20001f44 	.word	0x20001f44
 8007cfc:	20001f2c 	.word	0x20001f2c
 8007d00:	20001e28 	.word	0x20001e28
 8007d04:	20001e24 	.word	0x20001e24
 8007d08:	20001f34 	.word	0x20001f34
 8007d0c:	20001f38 	.word	0x20001f38

08007d10 <vTaskSwitchContext>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
<<<<<<< HEAD
 8008a50:	b480      	push	{r7}
 8008a52:	b087      	sub	sp, #28
 8008a54:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008a56:	4b28      	ldr	r3, [pc, #160]	@ (8008af8 <vTaskSwitchContext+0xa8>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d003      	beq.n	8008a66 <vTaskSwitchContext+0x16>
=======
 8007d10:	b480      	push	{r7}
 8007d12:	b087      	sub	sp, #28
 8007d14:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007d16:	4b28      	ldr	r3, [pc, #160]	@ (8007db8 <vTaskSwitchContext+0xa8>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d003      	beq.n	8007d26 <vTaskSwitchContext+0x16>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
<<<<<<< HEAD
 8008a5e:	4b27      	ldr	r3, [pc, #156]	@ (8008afc <vTaskSwitchContext+0xac>)
 8008a60:	2201      	movs	r2, #1
 8008a62:	601a      	str	r2, [r3, #0]
=======
 8007d1e:	4b27      	ldr	r3, [pc, #156]	@ (8007dbc <vTaskSwitchContext+0xac>)
 8007d20:	2201      	movs	r2, #1
 8007d22:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
<<<<<<< HEAD
 8008a64:	e042      	b.n	8008aec <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008a66:	4b25      	ldr	r3, [pc, #148]	@ (8008afc <vTaskSwitchContext+0xac>)
 8008a68:	2200      	movs	r2, #0
 8008a6a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a6c:	4b24      	ldr	r3, [pc, #144]	@ (8008b00 <vTaskSwitchContext+0xb0>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	fab3 f383 	clz	r3, r3
 8008a78:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008a7a:	7afb      	ldrb	r3, [r7, #11]
 8008a7c:	f1c3 031f 	rsb	r3, r3, #31
 8008a80:	617b      	str	r3, [r7, #20]
 8008a82:	4920      	ldr	r1, [pc, #128]	@ (8008b04 <vTaskSwitchContext+0xb4>)
 8008a84:	697a      	ldr	r2, [r7, #20]
 8008a86:	4613      	mov	r3, r2
 8008a88:	009b      	lsls	r3, r3, #2
 8008a8a:	4413      	add	r3, r2
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	440b      	add	r3, r1
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d10d      	bne.n	8008ab2 <vTaskSwitchContext+0x62>
	__asm volatile
 8008a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a9a:	b672      	cpsid	i
 8008a9c:	f383 8811 	msr	BASEPRI, r3
 8008aa0:	f3bf 8f6f 	isb	sy
 8008aa4:	f3bf 8f4f 	dsb	sy
 8008aa8:	b662      	cpsie	i
 8008aaa:	607b      	str	r3, [r7, #4]
}
 8008aac:	bf00      	nop
 8008aae:	bf00      	nop
 8008ab0:	e7fd      	b.n	8008aae <vTaskSwitchContext+0x5e>
 8008ab2:	697a      	ldr	r2, [r7, #20]
 8008ab4:	4613      	mov	r3, r2
 8008ab6:	009b      	lsls	r3, r3, #2
 8008ab8:	4413      	add	r3, r2
 8008aba:	009b      	lsls	r3, r3, #2
 8008abc:	4a11      	ldr	r2, [pc, #68]	@ (8008b04 <vTaskSwitchContext+0xb4>)
 8008abe:	4413      	add	r3, r2
 8008ac0:	613b      	str	r3, [r7, #16]
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	685a      	ldr	r2, [r3, #4]
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	605a      	str	r2, [r3, #4]
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	685a      	ldr	r2, [r3, #4]
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	3308      	adds	r3, #8
 8008ad4:	429a      	cmp	r2, r3
 8008ad6:	d104      	bne.n	8008ae2 <vTaskSwitchContext+0x92>
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	685a      	ldr	r2, [r3, #4]
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	605a      	str	r2, [r3, #4]
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	68db      	ldr	r3, [r3, #12]
 8008ae8:	4a07      	ldr	r2, [pc, #28]	@ (8008b08 <vTaskSwitchContext+0xb8>)
 8008aea:	6013      	str	r3, [r2, #0]
}
 8008aec:	bf00      	nop
 8008aee:	371c      	adds	r7, #28
 8008af0:	46bd      	mov	sp, r7
 8008af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af6:	4770      	bx	lr
 8008af8:	20001f70 	.word	0x20001f70
 8008afc:	20001f5c 	.word	0x20001f5c
 8008b00:	20001f50 	.word	0x20001f50
 8008b04:	20001e4c 	.word	0x20001e4c
 8008b08:	20001e48 	.word	0x20001e48

08008b0c <vTaskPlaceOnEventList>:
=======
 8007d24:	e042      	b.n	8007dac <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8007d26:	4b25      	ldr	r3, [pc, #148]	@ (8007dbc <vTaskSwitchContext+0xac>)
 8007d28:	2200      	movs	r2, #0
 8007d2a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d2c:	4b24      	ldr	r3, [pc, #144]	@ (8007dc0 <vTaskSwitchContext+0xb0>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	fab3 f383 	clz	r3, r3
 8007d38:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007d3a:	7afb      	ldrb	r3, [r7, #11]
 8007d3c:	f1c3 031f 	rsb	r3, r3, #31
 8007d40:	617b      	str	r3, [r7, #20]
 8007d42:	4920      	ldr	r1, [pc, #128]	@ (8007dc4 <vTaskSwitchContext+0xb4>)
 8007d44:	697a      	ldr	r2, [r7, #20]
 8007d46:	4613      	mov	r3, r2
 8007d48:	009b      	lsls	r3, r3, #2
 8007d4a:	4413      	add	r3, r2
 8007d4c:	009b      	lsls	r3, r3, #2
 8007d4e:	440b      	add	r3, r1
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d10d      	bne.n	8007d72 <vTaskSwitchContext+0x62>
	__asm volatile
 8007d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d5a:	b672      	cpsid	i
 8007d5c:	f383 8811 	msr	BASEPRI, r3
 8007d60:	f3bf 8f6f 	isb	sy
 8007d64:	f3bf 8f4f 	dsb	sy
 8007d68:	b662      	cpsie	i
 8007d6a:	607b      	str	r3, [r7, #4]
}
 8007d6c:	bf00      	nop
 8007d6e:	bf00      	nop
 8007d70:	e7fd      	b.n	8007d6e <vTaskSwitchContext+0x5e>
 8007d72:	697a      	ldr	r2, [r7, #20]
 8007d74:	4613      	mov	r3, r2
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	4413      	add	r3, r2
 8007d7a:	009b      	lsls	r3, r3, #2
 8007d7c:	4a11      	ldr	r2, [pc, #68]	@ (8007dc4 <vTaskSwitchContext+0xb4>)
 8007d7e:	4413      	add	r3, r2
 8007d80:	613b      	str	r3, [r7, #16]
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	685a      	ldr	r2, [r3, #4]
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	605a      	str	r2, [r3, #4]
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	685a      	ldr	r2, [r3, #4]
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	3308      	adds	r3, #8
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d104      	bne.n	8007da2 <vTaskSwitchContext+0x92>
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	685a      	ldr	r2, [r3, #4]
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	605a      	str	r2, [r3, #4]
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	68db      	ldr	r3, [r3, #12]
 8007da8:	4a07      	ldr	r2, [pc, #28]	@ (8007dc8 <vTaskSwitchContext+0xb8>)
 8007daa:	6013      	str	r3, [r2, #0]
}
 8007dac:	bf00      	nop
 8007dae:	371c      	adds	r7, #28
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr
 8007db8:	20001f4c 	.word	0x20001f4c
 8007dbc:	20001f38 	.word	0x20001f38
 8007dc0:	20001f2c 	.word	0x20001f2c
 8007dc4:	20001e28 	.word	0x20001e28
 8007dc8:	20001e24 	.word	0x20001e24

08007dcc <vTaskPlaceOnEventList>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
<<<<<<< HEAD
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b084      	sub	sp, #16
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d10d      	bne.n	8008b38 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8008b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b20:	b672      	cpsid	i
 8008b22:	f383 8811 	msr	BASEPRI, r3
 8008b26:	f3bf 8f6f 	isb	sy
 8008b2a:	f3bf 8f4f 	dsb	sy
 8008b2e:	b662      	cpsie	i
 8008b30:	60fb      	str	r3, [r7, #12]
}
 8008b32:	bf00      	nop
 8008b34:	bf00      	nop
 8008b36:	e7fd      	b.n	8008b34 <vTaskPlaceOnEventList+0x28>
=======
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d10d      	bne.n	8007df8 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8007ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de0:	b672      	cpsid	i
 8007de2:	f383 8811 	msr	BASEPRI, r3
 8007de6:	f3bf 8f6f 	isb	sy
 8007dea:	f3bf 8f4f 	dsb	sy
 8007dee:	b662      	cpsie	i
 8007df0:	60fb      	str	r3, [r7, #12]
}
 8007df2:	bf00      	nop
 8007df4:	bf00      	nop
 8007df6:	e7fd      	b.n	8007df4 <vTaskPlaceOnEventList+0x28>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
<<<<<<< HEAD
 8008b38:	4b07      	ldr	r3, [pc, #28]	@ (8008b58 <vTaskPlaceOnEventList+0x4c>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	3318      	adds	r3, #24
 8008b3e:	4619      	mov	r1, r3
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f7fe ff10 	bl	8007966 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008b46:	2101      	movs	r1, #1
 8008b48:	6838      	ldr	r0, [r7, #0]
 8008b4a:	f000 fbad 	bl	80092a8 <prvAddCurrentTaskToDelayedList>
}
 8008b4e:	bf00      	nop
 8008b50:	3710      	adds	r7, #16
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}
 8008b56:	bf00      	nop
 8008b58:	20001e48 	.word	0x20001e48

08008b5c <xTaskRemoveFromEventList>:
=======
 8007df8:	4b07      	ldr	r3, [pc, #28]	@ (8007e18 <vTaskPlaceOnEventList+0x4c>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	3318      	adds	r3, #24
 8007dfe:	4619      	mov	r1, r3
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f7fe ff10 	bl	8006c26 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007e06:	2101      	movs	r1, #1
 8007e08:	6838      	ldr	r0, [r7, #0]
 8007e0a:	f000 fbad 	bl	8008568 <prvAddCurrentTaskToDelayedList>
}
 8007e0e:	bf00      	nop
 8007e10:	3710      	adds	r7, #16
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	bf00      	nop
 8007e18:	20001e24 	.word	0x20001e24

08007e1c <xTaskRemoveFromEventList>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
<<<<<<< HEAD
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b086      	sub	sp, #24
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
=======
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b086      	sub	sp, #24
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
<<<<<<< HEAD
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	68db      	ldr	r3, [r3, #12]
 8008b68:	68db      	ldr	r3, [r3, #12]
 8008b6a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008b6c:	693b      	ldr	r3, [r7, #16]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d10d      	bne.n	8008b8e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8008b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b76:	b672      	cpsid	i
 8008b78:	f383 8811 	msr	BASEPRI, r3
 8008b7c:	f3bf 8f6f 	isb	sy
 8008b80:	f3bf 8f4f 	dsb	sy
 8008b84:	b662      	cpsie	i
 8008b86:	60fb      	str	r3, [r7, #12]
}
 8008b88:	bf00      	nop
 8008b8a:	bf00      	nop
 8008b8c:	e7fd      	b.n	8008b8a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	3318      	adds	r3, #24
 8008b92:	4618      	mov	r0, r3
 8008b94:	f7fe ff20 	bl	80079d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b98:	4b1d      	ldr	r3, [pc, #116]	@ (8008c10 <xTaskRemoveFromEventList+0xb4>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d11c      	bne.n	8008bda <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	3304      	adds	r3, #4
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f7fe ff17 	bl	80079d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008baa:	693b      	ldr	r3, [r7, #16]
 8008bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bae:	2201      	movs	r2, #1
 8008bb0:	409a      	lsls	r2, r3
 8008bb2:	4b18      	ldr	r3, [pc, #96]	@ (8008c14 <xTaskRemoveFromEventList+0xb8>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	4313      	orrs	r3, r2
 8008bb8:	4a16      	ldr	r2, [pc, #88]	@ (8008c14 <xTaskRemoveFromEventList+0xb8>)
 8008bba:	6013      	str	r3, [r2, #0]
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bc0:	4613      	mov	r3, r2
 8008bc2:	009b      	lsls	r3, r3, #2
 8008bc4:	4413      	add	r3, r2
 8008bc6:	009b      	lsls	r3, r3, #2
 8008bc8:	4a13      	ldr	r2, [pc, #76]	@ (8008c18 <xTaskRemoveFromEventList+0xbc>)
 8008bca:	441a      	add	r2, r3
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	3304      	adds	r3, #4
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	4610      	mov	r0, r2
 8008bd4:	f7fe fea3 	bl	800791e <vListInsertEnd>
 8008bd8:	e005      	b.n	8008be6 <xTaskRemoveFromEventList+0x8a>
=======
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	68db      	ldr	r3, [r3, #12]
 8007e28:	68db      	ldr	r3, [r3, #12]
 8007e2a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007e2c:	693b      	ldr	r3, [r7, #16]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d10d      	bne.n	8007e4e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8007e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e36:	b672      	cpsid	i
 8007e38:	f383 8811 	msr	BASEPRI, r3
 8007e3c:	f3bf 8f6f 	isb	sy
 8007e40:	f3bf 8f4f 	dsb	sy
 8007e44:	b662      	cpsie	i
 8007e46:	60fb      	str	r3, [r7, #12]
}
 8007e48:	bf00      	nop
 8007e4a:	bf00      	nop
 8007e4c:	e7fd      	b.n	8007e4a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	3318      	adds	r3, #24
 8007e52:	4618      	mov	r0, r3
 8007e54:	f7fe ff20 	bl	8006c98 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e58:	4b1d      	ldr	r3, [pc, #116]	@ (8007ed0 <xTaskRemoveFromEventList+0xb4>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d11c      	bne.n	8007e9a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007e60:	693b      	ldr	r3, [r7, #16]
 8007e62:	3304      	adds	r3, #4
 8007e64:	4618      	mov	r0, r3
 8007e66:	f7fe ff17 	bl	8006c98 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e6e:	2201      	movs	r2, #1
 8007e70:	409a      	lsls	r2, r3
 8007e72:	4b18      	ldr	r3, [pc, #96]	@ (8007ed4 <xTaskRemoveFromEventList+0xb8>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4313      	orrs	r3, r2
 8007e78:	4a16      	ldr	r2, [pc, #88]	@ (8007ed4 <xTaskRemoveFromEventList+0xb8>)
 8007e7a:	6013      	str	r3, [r2, #0]
 8007e7c:	693b      	ldr	r3, [r7, #16]
 8007e7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e80:	4613      	mov	r3, r2
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	4413      	add	r3, r2
 8007e86:	009b      	lsls	r3, r3, #2
 8007e88:	4a13      	ldr	r2, [pc, #76]	@ (8007ed8 <xTaskRemoveFromEventList+0xbc>)
 8007e8a:	441a      	add	r2, r3
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	3304      	adds	r3, #4
 8007e90:	4619      	mov	r1, r3
 8007e92:	4610      	mov	r0, r2
 8007e94:	f7fe fea3 	bl	8006bde <vListInsertEnd>
 8007e98:	e005      	b.n	8007ea6 <xTaskRemoveFromEventList+0x8a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
<<<<<<< HEAD
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	3318      	adds	r3, #24
 8008bde:	4619      	mov	r1, r3
 8008be0:	480e      	ldr	r0, [pc, #56]	@ (8008c1c <xTaskRemoveFromEventList+0xc0>)
 8008be2:	f7fe fe9c 	bl	800791e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bea:	4b0d      	ldr	r3, [pc, #52]	@ (8008c20 <xTaskRemoveFromEventList+0xc4>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bf0:	429a      	cmp	r2, r3
 8008bf2:	d905      	bls.n	8008c00 <xTaskRemoveFromEventList+0xa4>
=======
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	3318      	adds	r3, #24
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	480e      	ldr	r0, [pc, #56]	@ (8007edc <xTaskRemoveFromEventList+0xc0>)
 8007ea2:	f7fe fe9c 	bl	8006bde <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8007ee0 <xTaskRemoveFromEventList+0xc4>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d905      	bls.n	8007ec0 <xTaskRemoveFromEventList+0xa4>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
<<<<<<< HEAD
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	617b      	str	r3, [r7, #20]
=======
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	617b      	str	r3, [r7, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
<<<<<<< HEAD
 8008bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8008c24 <xTaskRemoveFromEventList+0xc8>)
 8008bfa:	2201      	movs	r2, #1
 8008bfc:	601a      	str	r2, [r3, #0]
 8008bfe:	e001      	b.n	8008c04 <xTaskRemoveFromEventList+0xa8>
=======
 8007eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8007ee4 <xTaskRemoveFromEventList+0xc8>)
 8007eba:	2201      	movs	r2, #1
 8007ebc:	601a      	str	r2, [r3, #0]
 8007ebe:	e001      	b.n	8007ec4 <xTaskRemoveFromEventList+0xa8>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
	else
	{
		xReturn = pdFALSE;
<<<<<<< HEAD
 8008c00:	2300      	movs	r3, #0
 8008c02:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008c04:	697b      	ldr	r3, [r7, #20]
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3718      	adds	r7, #24
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
 8008c0e:	bf00      	nop
 8008c10:	20001f70 	.word	0x20001f70
 8008c14:	20001f50 	.word	0x20001f50
 8008c18:	20001e4c 	.word	0x20001e4c
 8008c1c:	20001f08 	.word	0x20001f08
 8008c20:	20001e48 	.word	0x20001e48
 8008c24:	20001f5c 	.word	0x20001f5c

08008c28 <vTaskInternalSetTimeOutState>:
=======
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007ec4:	697b      	ldr	r3, [r7, #20]
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3718      	adds	r7, #24
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}
 8007ece:	bf00      	nop
 8007ed0:	20001f4c 	.word	0x20001f4c
 8007ed4:	20001f2c 	.word	0x20001f2c
 8007ed8:	20001e28 	.word	0x20001e28
 8007edc:	20001ee4 	.word	0x20001ee4
 8007ee0:	20001e24 	.word	0x20001e24
 8007ee4:	20001f38 	.word	0x20001f38

08007ee8 <vTaskInternalSetTimeOutState>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
<<<<<<< HEAD
 8008c28:	b480      	push	{r7}
 8008c2a:	b083      	sub	sp, #12
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008c30:	4b06      	ldr	r3, [pc, #24]	@ (8008c4c <vTaskInternalSetTimeOutState+0x24>)
 8008c32:	681a      	ldr	r2, [r3, #0]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008c38:	4b05      	ldr	r3, [pc, #20]	@ (8008c50 <vTaskInternalSetTimeOutState+0x28>)
 8008c3a:	681a      	ldr	r2, [r3, #0]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	605a      	str	r2, [r3, #4]
}
 8008c40:	bf00      	nop
 8008c42:	370c      	adds	r7, #12
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr
 8008c4c:	20001f60 	.word	0x20001f60
 8008c50:	20001f4c 	.word	0x20001f4c

08008c54 <xTaskCheckForTimeOut>:
=======
 8007ee8:	b480      	push	{r7}
 8007eea:	b083      	sub	sp, #12
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007ef0:	4b06      	ldr	r3, [pc, #24]	@ (8007f0c <vTaskInternalSetTimeOutState+0x24>)
 8007ef2:	681a      	ldr	r2, [r3, #0]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007ef8:	4b05      	ldr	r3, [pc, #20]	@ (8007f10 <vTaskInternalSetTimeOutState+0x28>)
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	605a      	str	r2, [r3, #4]
}
 8007f00:	bf00      	nop
 8007f02:	370c      	adds	r7, #12
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr
 8007f0c:	20001f3c 	.word	0x20001f3c
 8007f10:	20001f28 	.word	0x20001f28

08007f14 <xTaskCheckForTimeOut>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
<<<<<<< HEAD
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b088      	sub	sp, #32
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d10d      	bne.n	8008c80 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8008c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c68:	b672      	cpsid	i
 8008c6a:	f383 8811 	msr	BASEPRI, r3
 8008c6e:	f3bf 8f6f 	isb	sy
 8008c72:	f3bf 8f4f 	dsb	sy
 8008c76:	b662      	cpsie	i
 8008c78:	613b      	str	r3, [r7, #16]
}
 8008c7a:	bf00      	nop
 8008c7c:	bf00      	nop
 8008c7e:	e7fd      	b.n	8008c7c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d10d      	bne.n	8008ca2 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8008c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c8a:	b672      	cpsid	i
 8008c8c:	f383 8811 	msr	BASEPRI, r3
 8008c90:	f3bf 8f6f 	isb	sy
 8008c94:	f3bf 8f4f 	dsb	sy
 8008c98:	b662      	cpsie	i
 8008c9a:	60fb      	str	r3, [r7, #12]
}
 8008c9c:	bf00      	nop
 8008c9e:	bf00      	nop
 8008ca0:	e7fd      	b.n	8008c9e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8008ca2:	f000 fc73 	bl	800958c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008ca6:	4b1d      	ldr	r3, [pc, #116]	@ (8008d1c <xTaskCheckForTimeOut+0xc8>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	69ba      	ldr	r2, [r7, #24]
 8008cb2:	1ad3      	subs	r3, r2, r3
 8008cb4:	617b      	str	r3, [r7, #20]
=======
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b088      	sub	sp, #32
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d10d      	bne.n	8007f40 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8007f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f28:	b672      	cpsid	i
 8007f2a:	f383 8811 	msr	BASEPRI, r3
 8007f2e:	f3bf 8f6f 	isb	sy
 8007f32:	f3bf 8f4f 	dsb	sy
 8007f36:	b662      	cpsie	i
 8007f38:	613b      	str	r3, [r7, #16]
}
 8007f3a:	bf00      	nop
 8007f3c:	bf00      	nop
 8007f3e:	e7fd      	b.n	8007f3c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d10d      	bne.n	8007f62 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8007f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f4a:	b672      	cpsid	i
 8007f4c:	f383 8811 	msr	BASEPRI, r3
 8007f50:	f3bf 8f6f 	isb	sy
 8007f54:	f3bf 8f4f 	dsb	sy
 8007f58:	b662      	cpsie	i
 8007f5a:	60fb      	str	r3, [r7, #12]
}
 8007f5c:	bf00      	nop
 8007f5e:	bf00      	nop
 8007f60:	e7fd      	b.n	8007f5e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8007f62:	f000 fc73 	bl	800884c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007f66:	4b1d      	ldr	r3, [pc, #116]	@ (8007fdc <xTaskCheckForTimeOut+0xc8>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	69ba      	ldr	r2, [r7, #24]
 8007f72:	1ad3      	subs	r3, r2, r3
 8007f74:	617b      	str	r3, [r7, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
<<<<<<< HEAD
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cbe:	d102      	bne.n	8008cc6 <xTaskCheckForTimeOut+0x72>
=======
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f7e:	d102      	bne.n	8007f86 <xTaskCheckForTimeOut+0x72>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
<<<<<<< HEAD
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	61fb      	str	r3, [r7, #28]
 8008cc4:	e023      	b.n	8008d0e <xTaskCheckForTimeOut+0xba>
=======
 8007f80:	2300      	movs	r3, #0
 8007f82:	61fb      	str	r3, [r7, #28]
 8007f84:	e023      	b.n	8007fce <xTaskCheckForTimeOut+0xba>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
<<<<<<< HEAD
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681a      	ldr	r2, [r3, #0]
 8008cca:	4b15      	ldr	r3, [pc, #84]	@ (8008d20 <xTaskCheckForTimeOut+0xcc>)
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	d007      	beq.n	8008ce2 <xTaskCheckForTimeOut+0x8e>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	685b      	ldr	r3, [r3, #4]
 8008cd6:	69ba      	ldr	r2, [r7, #24]
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d302      	bcc.n	8008ce2 <xTaskCheckForTimeOut+0x8e>
=======
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	4b15      	ldr	r3, [pc, #84]	@ (8007fe0 <xTaskCheckForTimeOut+0xcc>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d007      	beq.n	8007fa2 <xTaskCheckForTimeOut+0x8e>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	69ba      	ldr	r2, [r7, #24]
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	d302      	bcc.n	8007fa2 <xTaskCheckForTimeOut+0x8e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
<<<<<<< HEAD
 8008cdc:	2301      	movs	r3, #1
 8008cde:	61fb      	str	r3, [r7, #28]
 8008ce0:	e015      	b.n	8008d0e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	697a      	ldr	r2, [r7, #20]
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	d20b      	bcs.n	8008d04 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	681a      	ldr	r2, [r3, #0]
 8008cf0:	697b      	ldr	r3, [r7, #20]
 8008cf2:	1ad2      	subs	r2, r2, r3
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f7ff ff95 	bl	8008c28 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008cfe:	2300      	movs	r3, #0
 8008d00:	61fb      	str	r3, [r7, #28]
 8008d02:	e004      	b.n	8008d0e <xTaskCheckForTimeOut+0xba>
=======
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	61fb      	str	r3, [r7, #28]
 8007fa0:	e015      	b.n	8007fce <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	697a      	ldr	r2, [r7, #20]
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d20b      	bcs.n	8007fc4 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	681a      	ldr	r2, [r3, #0]
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	1ad2      	subs	r2, r2, r3
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f7ff ff95 	bl	8007ee8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	61fb      	str	r3, [r7, #28]
 8007fc2:	e004      	b.n	8007fce <xTaskCheckForTimeOut+0xba>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			*pxTicksToWait = 0;
<<<<<<< HEAD
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	2200      	movs	r2, #0
 8008d08:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008d0e:	f000 fc73 	bl	80095f8 <vPortExitCritical>

	return xReturn;
 8008d12:	69fb      	ldr	r3, [r7, #28]
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3720      	adds	r7, #32
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}
 8008d1c:	20001f4c 	.word	0x20001f4c
 8008d20:	20001f60 	.word	0x20001f60

08008d24 <vTaskMissedYield>:
=======
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007fce:	f000 fc73 	bl	80088b8 <vPortExitCritical>

	return xReturn;
 8007fd2:	69fb      	ldr	r3, [r7, #28]
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3720      	adds	r7, #32
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}
 8007fdc:	20001f28 	.word	0x20001f28
 8007fe0:	20001f3c 	.word	0x20001f3c

08007fe4 <vTaskMissedYield>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
<<<<<<< HEAD
 8008d24:	b480      	push	{r7}
 8008d26:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008d28:	4b03      	ldr	r3, [pc, #12]	@ (8008d38 <vTaskMissedYield+0x14>)
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	601a      	str	r2, [r3, #0]
}
 8008d2e:	bf00      	nop
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr
 8008d38:	20001f5c 	.word	0x20001f5c

08008d3c <prvIdleTask>:
=======
 8007fe4:	b480      	push	{r7}
 8007fe6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007fe8:	4b03      	ldr	r3, [pc, #12]	@ (8007ff8 <vTaskMissedYield+0x14>)
 8007fea:	2201      	movs	r2, #1
 8007fec:	601a      	str	r2, [r3, #0]
}
 8007fee:	bf00      	nop
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr
 8007ff8:	20001f38 	.word	0x20001f38

08007ffc <prvIdleTask>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
<<<<<<< HEAD
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b082      	sub	sp, #8
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
=======
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b082      	sub	sp, #8
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
<<<<<<< HEAD
 8008d44:	f000 f852 	bl	8008dec <prvCheckTasksWaitingTermination>
=======
 8008004:	f000 f852 	bl	80080ac <prvCheckTasksWaitingTermination>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
<<<<<<< HEAD
 8008d48:	4b06      	ldr	r3, [pc, #24]	@ (8008d64 <prvIdleTask+0x28>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	2b01      	cmp	r3, #1
 8008d4e:	d9f9      	bls.n	8008d44 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008d50:	4b05      	ldr	r3, [pc, #20]	@ (8008d68 <prvIdleTask+0x2c>)
 8008d52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d56:	601a      	str	r2, [r3, #0]
 8008d58:	f3bf 8f4f 	dsb	sy
 8008d5c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008d60:	e7f0      	b.n	8008d44 <prvIdleTask+0x8>
 8008d62:	bf00      	nop
 8008d64:	20001e4c 	.word	0x20001e4c
 8008d68:	e000ed04 	.word	0xe000ed04

08008d6c <prvInitialiseTaskLists>:
=======
 8008008:	4b06      	ldr	r3, [pc, #24]	@ (8008024 <prvIdleTask+0x28>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	2b01      	cmp	r3, #1
 800800e:	d9f9      	bls.n	8008004 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008010:	4b05      	ldr	r3, [pc, #20]	@ (8008028 <prvIdleTask+0x2c>)
 8008012:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008016:	601a      	str	r2, [r3, #0]
 8008018:	f3bf 8f4f 	dsb	sy
 800801c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008020:	e7f0      	b.n	8008004 <prvIdleTask+0x8>
 8008022:	bf00      	nop
 8008024:	20001e28 	.word	0x20001e28
 8008028:	e000ed04 	.word	0xe000ed04

0800802c <prvInitialiseTaskLists>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
<<<<<<< HEAD
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b082      	sub	sp, #8
 8008d70:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008d72:	2300      	movs	r3, #0
 8008d74:	607b      	str	r3, [r7, #4]
 8008d76:	e00c      	b.n	8008d92 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008d78:	687a      	ldr	r2, [r7, #4]
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	009b      	lsls	r3, r3, #2
 8008d7e:	4413      	add	r3, r2
 8008d80:	009b      	lsls	r3, r3, #2
 8008d82:	4a12      	ldr	r2, [pc, #72]	@ (8008dcc <prvInitialiseTaskLists+0x60>)
 8008d84:	4413      	add	r3, r2
 8008d86:	4618      	mov	r0, r3
 8008d88:	f7fe fd9c 	bl	80078c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	3301      	adds	r3, #1
 8008d90:	607b      	str	r3, [r7, #4]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2b06      	cmp	r3, #6
 8008d96:	d9ef      	bls.n	8008d78 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008d98:	480d      	ldr	r0, [pc, #52]	@ (8008dd0 <prvInitialiseTaskLists+0x64>)
 8008d9a:	f7fe fd93 	bl	80078c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008d9e:	480d      	ldr	r0, [pc, #52]	@ (8008dd4 <prvInitialiseTaskLists+0x68>)
 8008da0:	f7fe fd90 	bl	80078c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008da4:	480c      	ldr	r0, [pc, #48]	@ (8008dd8 <prvInitialiseTaskLists+0x6c>)
 8008da6:	f7fe fd8d 	bl	80078c4 <vListInitialise>
=======
 800802c:	b580      	push	{r7, lr}
 800802e:	b082      	sub	sp, #8
 8008030:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008032:	2300      	movs	r3, #0
 8008034:	607b      	str	r3, [r7, #4]
 8008036:	e00c      	b.n	8008052 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	4613      	mov	r3, r2
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	4413      	add	r3, r2
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	4a12      	ldr	r2, [pc, #72]	@ (800808c <prvInitialiseTaskLists+0x60>)
 8008044:	4413      	add	r3, r2
 8008046:	4618      	mov	r0, r3
 8008048:	f7fe fd9c 	bl	8006b84 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	3301      	adds	r3, #1
 8008050:	607b      	str	r3, [r7, #4]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2b06      	cmp	r3, #6
 8008056:	d9ef      	bls.n	8008038 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008058:	480d      	ldr	r0, [pc, #52]	@ (8008090 <prvInitialiseTaskLists+0x64>)
 800805a:	f7fe fd93 	bl	8006b84 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800805e:	480d      	ldr	r0, [pc, #52]	@ (8008094 <prvInitialiseTaskLists+0x68>)
 8008060:	f7fe fd90 	bl	8006b84 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008064:	480c      	ldr	r0, [pc, #48]	@ (8008098 <prvInitialiseTaskLists+0x6c>)
 8008066:	f7fe fd8d 	bl	8006b84 <vListInitialise>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
<<<<<<< HEAD
 8008daa:	480c      	ldr	r0, [pc, #48]	@ (8008ddc <prvInitialiseTaskLists+0x70>)
 8008dac:	f7fe fd8a 	bl	80078c4 <vListInitialise>
=======
 800806a:	480c      	ldr	r0, [pc, #48]	@ (800809c <prvInitialiseTaskLists+0x70>)
 800806c:	f7fe fd8a 	bl	8006b84 <vListInitialise>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
<<<<<<< HEAD
 8008db0:	480b      	ldr	r0, [pc, #44]	@ (8008de0 <prvInitialiseTaskLists+0x74>)
 8008db2:	f7fe fd87 	bl	80078c4 <vListInitialise>
=======
 8008070:	480b      	ldr	r0, [pc, #44]	@ (80080a0 <prvInitialiseTaskLists+0x74>)
 8008072:	f7fe fd87 	bl	8006b84 <vListInitialise>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
<<<<<<< HEAD
 8008db6:	4b0b      	ldr	r3, [pc, #44]	@ (8008de4 <prvInitialiseTaskLists+0x78>)
 8008db8:	4a05      	ldr	r2, [pc, #20]	@ (8008dd0 <prvInitialiseTaskLists+0x64>)
 8008dba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8008de8 <prvInitialiseTaskLists+0x7c>)
 8008dbe:	4a05      	ldr	r2, [pc, #20]	@ (8008dd4 <prvInitialiseTaskLists+0x68>)
 8008dc0:	601a      	str	r2, [r3, #0]
}
 8008dc2:	bf00      	nop
 8008dc4:	3708      	adds	r7, #8
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	bf00      	nop
 8008dcc:	20001e4c 	.word	0x20001e4c
 8008dd0:	20001ed8 	.word	0x20001ed8
 8008dd4:	20001eec 	.word	0x20001eec
 8008dd8:	20001f08 	.word	0x20001f08
 8008ddc:	20001f1c 	.word	0x20001f1c
 8008de0:	20001f34 	.word	0x20001f34
 8008de4:	20001f00 	.word	0x20001f00
 8008de8:	20001f04 	.word	0x20001f04

08008dec <prvCheckTasksWaitingTermination>:
=======
 8008076:	4b0b      	ldr	r3, [pc, #44]	@ (80080a4 <prvInitialiseTaskLists+0x78>)
 8008078:	4a05      	ldr	r2, [pc, #20]	@ (8008090 <prvInitialiseTaskLists+0x64>)
 800807a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800807c:	4b0a      	ldr	r3, [pc, #40]	@ (80080a8 <prvInitialiseTaskLists+0x7c>)
 800807e:	4a05      	ldr	r2, [pc, #20]	@ (8008094 <prvInitialiseTaskLists+0x68>)
 8008080:	601a      	str	r2, [r3, #0]
}
 8008082:	bf00      	nop
 8008084:	3708      	adds	r7, #8
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}
 800808a:	bf00      	nop
 800808c:	20001e28 	.word	0x20001e28
 8008090:	20001eb4 	.word	0x20001eb4
 8008094:	20001ec8 	.word	0x20001ec8
 8008098:	20001ee4 	.word	0x20001ee4
 800809c:	20001ef8 	.word	0x20001ef8
 80080a0:	20001f10 	.word	0x20001f10
 80080a4:	20001edc 	.word	0x20001edc
 80080a8:	20001ee0 	.word	0x20001ee0

080080ac <prvCheckTasksWaitingTermination>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
<<<<<<< HEAD
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b082      	sub	sp, #8
 8008df0:	af00      	add	r7, sp, #0
=======
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b082      	sub	sp, #8
 80080b0:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
<<<<<<< HEAD
 8008df2:	e019      	b.n	8008e28 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008df4:	f000 fbca 	bl	800958c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008df8:	4b10      	ldr	r3, [pc, #64]	@ (8008e3c <prvCheckTasksWaitingTermination+0x50>)
 8008dfa:	68db      	ldr	r3, [r3, #12]
 8008dfc:	68db      	ldr	r3, [r3, #12]
 8008dfe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	3304      	adds	r3, #4
 8008e04:	4618      	mov	r0, r3
 8008e06:	f7fe fde7 	bl	80079d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8008e40 <prvCheckTasksWaitingTermination+0x54>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	4a0b      	ldr	r2, [pc, #44]	@ (8008e40 <prvCheckTasksWaitingTermination+0x54>)
 8008e12:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008e14:	4b0b      	ldr	r3, [pc, #44]	@ (8008e44 <prvCheckTasksWaitingTermination+0x58>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	3b01      	subs	r3, #1
 8008e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8008e44 <prvCheckTasksWaitingTermination+0x58>)
 8008e1c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008e1e:	f000 fbeb 	bl	80095f8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f000 f810 	bl	8008e48 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008e28:	4b06      	ldr	r3, [pc, #24]	@ (8008e44 <prvCheckTasksWaitingTermination+0x58>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d1e1      	bne.n	8008df4 <prvCheckTasksWaitingTermination+0x8>
=======
 80080b2:	e019      	b.n	80080e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80080b4:	f000 fbca 	bl	800884c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080b8:	4b10      	ldr	r3, [pc, #64]	@ (80080fc <prvCheckTasksWaitingTermination+0x50>)
 80080ba:	68db      	ldr	r3, [r3, #12]
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	3304      	adds	r3, #4
 80080c4:	4618      	mov	r0, r3
 80080c6:	f7fe fde7 	bl	8006c98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80080ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008100 <prvCheckTasksWaitingTermination+0x54>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	3b01      	subs	r3, #1
 80080d0:	4a0b      	ldr	r2, [pc, #44]	@ (8008100 <prvCheckTasksWaitingTermination+0x54>)
 80080d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80080d4:	4b0b      	ldr	r3, [pc, #44]	@ (8008104 <prvCheckTasksWaitingTermination+0x58>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	3b01      	subs	r3, #1
 80080da:	4a0a      	ldr	r2, [pc, #40]	@ (8008104 <prvCheckTasksWaitingTermination+0x58>)
 80080dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80080de:	f000 fbeb 	bl	80088b8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f000 f810 	bl	8008108 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80080e8:	4b06      	ldr	r3, [pc, #24]	@ (8008104 <prvCheckTasksWaitingTermination+0x58>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d1e1      	bne.n	80080b4 <prvCheckTasksWaitingTermination+0x8>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
<<<<<<< HEAD
 8008e30:	bf00      	nop
 8008e32:	bf00      	nop
 8008e34:	3708      	adds	r7, #8
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}
 8008e3a:	bf00      	nop
 8008e3c:	20001f1c 	.word	0x20001f1c
 8008e40:	20001f48 	.word	0x20001f48
 8008e44:	20001f30 	.word	0x20001f30

08008e48 <prvDeleteTCB>:
=======
 80080f0:	bf00      	nop
 80080f2:	bf00      	nop
 80080f4:	3708      	adds	r7, #8
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bd80      	pop	{r7, pc}
 80080fa:	bf00      	nop
 80080fc:	20001ef8 	.word	0x20001ef8
 8008100:	20001f24 	.word	0x20001f24
 8008104:	20001f0c 	.word	0x20001f0c

08008108 <prvDeleteTCB>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
<<<<<<< HEAD
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b084      	sub	sp, #16
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
=======
 8008108:	b580      	push	{r7, lr}
 800810a:	b084      	sub	sp, #16
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
<<<<<<< HEAD
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d108      	bne.n	8008e6c <prvDeleteTCB+0x24>
=======
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008116:	2b00      	cmp	r3, #0
 8008118:	d108      	bne.n	800812c <prvDeleteTCB+0x24>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
<<<<<<< HEAD
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f000 fd90 	bl	8009984 <vPortFree>
				vPortFree( pxTCB );
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f000 fd8d 	bl	8009984 <vPortFree>
=======
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800811e:	4618      	mov	r0, r3
 8008120:	f000 fd90 	bl	8008c44 <vPortFree>
				vPortFree( pxTCB );
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 fd8d 	bl	8008c44 <vPortFree>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
<<<<<<< HEAD
 8008e6a:	e01b      	b.n	8008ea4 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d103      	bne.n	8008e7e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f000 fd84 	bl	8009984 <vPortFree>
	}
 8008e7c:	e012      	b.n	8008ea4 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008e84:	2b02      	cmp	r3, #2
 8008e86:	d00d      	beq.n	8008ea4 <prvDeleteTCB+0x5c>
	__asm volatile
 8008e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e8c:	b672      	cpsid	i
 8008e8e:	f383 8811 	msr	BASEPRI, r3
 8008e92:	f3bf 8f6f 	isb	sy
 8008e96:	f3bf 8f4f 	dsb	sy
 8008e9a:	b662      	cpsie	i
 8008e9c:	60fb      	str	r3, [r7, #12]
}
 8008e9e:	bf00      	nop
 8008ea0:	bf00      	nop
 8008ea2:	e7fd      	b.n	8008ea0 <prvDeleteTCB+0x58>
	}
 8008ea4:	bf00      	nop
 8008ea6:	3710      	adds	r7, #16
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <prvResetNextTaskUnblockTime>:
=======
 800812a:	e01b      	b.n	8008164 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008132:	2b01      	cmp	r3, #1
 8008134:	d103      	bne.n	800813e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f000 fd84 	bl	8008c44 <vPortFree>
	}
 800813c:	e012      	b.n	8008164 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008144:	2b02      	cmp	r3, #2
 8008146:	d00d      	beq.n	8008164 <prvDeleteTCB+0x5c>
	__asm volatile
 8008148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800814c:	b672      	cpsid	i
 800814e:	f383 8811 	msr	BASEPRI, r3
 8008152:	f3bf 8f6f 	isb	sy
 8008156:	f3bf 8f4f 	dsb	sy
 800815a:	b662      	cpsie	i
 800815c:	60fb      	str	r3, [r7, #12]
}
 800815e:	bf00      	nop
 8008160:	bf00      	nop
 8008162:	e7fd      	b.n	8008160 <prvDeleteTCB+0x58>
	}
 8008164:	bf00      	nop
 8008166:	3710      	adds	r7, #16
 8008168:	46bd      	mov	sp, r7
 800816a:	bd80      	pop	{r7, pc}

0800816c <prvResetNextTaskUnblockTime>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
<<<<<<< HEAD
 8008eac:	b480      	push	{r7}
 8008eae:	b083      	sub	sp, #12
 8008eb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008eb2:	4b0c      	ldr	r3, [pc, #48]	@ (8008ee4 <prvResetNextTaskUnblockTime+0x38>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d104      	bne.n	8008ec6 <prvResetNextTaskUnblockTime+0x1a>
=======
 800816c:	b480      	push	{r7}
 800816e:	b083      	sub	sp, #12
 8008170:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008172:	4b0c      	ldr	r3, [pc, #48]	@ (80081a4 <prvResetNextTaskUnblockTime+0x38>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d104      	bne.n	8008186 <prvResetNextTaskUnblockTime+0x1a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
<<<<<<< HEAD
 8008ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8008ee8 <prvResetNextTaskUnblockTime+0x3c>)
 8008ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8008ec2:	601a      	str	r2, [r3, #0]
=======
 800817c:	4b0a      	ldr	r3, [pc, #40]	@ (80081a8 <prvResetNextTaskUnblockTime+0x3c>)
 800817e:	f04f 32ff 	mov.w	r2, #4294967295
 8008182:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
<<<<<<< HEAD
 8008ec4:	e008      	b.n	8008ed8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ec6:	4b07      	ldr	r3, [pc, #28]	@ (8008ee4 <prvResetNextTaskUnblockTime+0x38>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	68db      	ldr	r3, [r3, #12]
 8008ecc:	68db      	ldr	r3, [r3, #12]
 8008ece:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	4a04      	ldr	r2, [pc, #16]	@ (8008ee8 <prvResetNextTaskUnblockTime+0x3c>)
 8008ed6:	6013      	str	r3, [r2, #0]
}
 8008ed8:	bf00      	nop
 8008eda:	370c      	adds	r7, #12
 8008edc:	46bd      	mov	sp, r7
 8008ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee2:	4770      	bx	lr
 8008ee4:	20001f00 	.word	0x20001f00
 8008ee8:	20001f68 	.word	0x20001f68

08008eec <xTaskGetSchedulerState>:
=======
 8008184:	e008      	b.n	8008198 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008186:	4b07      	ldr	r3, [pc, #28]	@ (80081a4 <prvResetNextTaskUnblockTime+0x38>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	68db      	ldr	r3, [r3, #12]
 800818e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	4a04      	ldr	r2, [pc, #16]	@ (80081a8 <prvResetNextTaskUnblockTime+0x3c>)
 8008196:	6013      	str	r3, [r2, #0]
}
 8008198:	bf00      	nop
 800819a:	370c      	adds	r7, #12
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr
 80081a4:	20001edc 	.word	0x20001edc
 80081a8:	20001f44 	.word	0x20001f44

080081ac <xTaskGetSchedulerState>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
<<<<<<< HEAD
 8008eec:	b480      	push	{r7}
 8008eee:	b083      	sub	sp, #12
 8008ef0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8008f20 <xTaskGetSchedulerState+0x34>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d102      	bne.n	8008f00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008efa:	2301      	movs	r3, #1
 8008efc:	607b      	str	r3, [r7, #4]
 8008efe:	e008      	b.n	8008f12 <xTaskGetSchedulerState+0x26>
=======
 80081ac:	b480      	push	{r7}
 80081ae:	b083      	sub	sp, #12
 80081b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80081b2:	4b0b      	ldr	r3, [pc, #44]	@ (80081e0 <xTaskGetSchedulerState+0x34>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d102      	bne.n	80081c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80081ba:	2301      	movs	r3, #1
 80081bc:	607b      	str	r3, [r7, #4]
 80081be:	e008      	b.n	80081d2 <xTaskGetSchedulerState+0x26>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
<<<<<<< HEAD
 8008f00:	4b08      	ldr	r3, [pc, #32]	@ (8008f24 <xTaskGetSchedulerState+0x38>)
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d102      	bne.n	8008f0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008f08:	2302      	movs	r3, #2
 8008f0a:	607b      	str	r3, [r7, #4]
 8008f0c:	e001      	b.n	8008f12 <xTaskGetSchedulerState+0x26>
=======
 80081c0:	4b08      	ldr	r3, [pc, #32]	@ (80081e4 <xTaskGetSchedulerState+0x38>)
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d102      	bne.n	80081ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80081c8:	2302      	movs	r3, #2
 80081ca:	607b      	str	r3, [r7, #4]
 80081cc:	e001      	b.n	80081d2 <xTaskGetSchedulerState+0x26>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
<<<<<<< HEAD
 8008f0e:	2300      	movs	r3, #0
 8008f10:	607b      	str	r3, [r7, #4]
=======
 80081ce:	2300      	movs	r3, #0
 80081d0:	607b      	str	r3, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
		}

		return xReturn;
<<<<<<< HEAD
 8008f12:	687b      	ldr	r3, [r7, #4]
	}
 8008f14:	4618      	mov	r0, r3
 8008f16:	370c      	adds	r7, #12
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr
 8008f20:	20001f54 	.word	0x20001f54
 8008f24:	20001f70 	.word	0x20001f70

08008f28 <xTaskPriorityInherit>:
=======
 80081d2:	687b      	ldr	r3, [r7, #4]
	}
 80081d4:	4618      	mov	r0, r3
 80081d6:	370c      	adds	r7, #12
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr
 80081e0:	20001f30 	.word	0x20001f30
 80081e4:	20001f4c 	.word	0x20001f4c

080081e8 <xTaskPriorityInherit>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
<<<<<<< HEAD
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008f34:	2300      	movs	r3, #0
 8008f36:	60fb      	str	r3, [r7, #12]
=======
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b084      	sub	sp, #16
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80081f4:	2300      	movs	r3, #0
 80081f6:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
<<<<<<< HEAD
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d069      	beq.n	8009012 <xTaskPriorityInherit+0xea>
=======
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d069      	beq.n	80082d2 <xTaskPriorityInherit+0xea>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
<<<<<<< HEAD
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f42:	4b36      	ldr	r3, [pc, #216]	@ (800901c <xTaskPriorityInherit+0xf4>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f48:	429a      	cmp	r2, r3
 8008f4a:	d259      	bcs.n	8009000 <xTaskPriorityInherit+0xd8>
=======
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008202:	4b36      	ldr	r3, [pc, #216]	@ (80082dc <xTaskPriorityInherit+0xf4>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008208:	429a      	cmp	r2, r3
 800820a:	d259      	bcs.n	80082c0 <xTaskPriorityInherit+0xd8>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
<<<<<<< HEAD
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	699b      	ldr	r3, [r3, #24]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	db06      	blt.n	8008f62 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f54:	4b31      	ldr	r3, [pc, #196]	@ (800901c <xTaskPriorityInherit+0xf4>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f5a:	f1c3 0207 	rsb	r2, r3, #7
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	619a      	str	r2, [r3, #24]
=======
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	699b      	ldr	r3, [r3, #24]
 8008210:	2b00      	cmp	r3, #0
 8008212:	db06      	blt.n	8008222 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008214:	4b31      	ldr	r3, [pc, #196]	@ (80082dc <xTaskPriorityInherit+0xf4>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800821a:	f1c3 0207 	rsb	r2, r3, #7
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	619a      	str	r2, [r3, #24]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
<<<<<<< HEAD
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	6959      	ldr	r1, [r3, #20]
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f6a:	4613      	mov	r3, r2
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	4413      	add	r3, r2
 8008f70:	009b      	lsls	r3, r3, #2
 8008f72:	4a2b      	ldr	r2, [pc, #172]	@ (8009020 <xTaskPriorityInherit+0xf8>)
 8008f74:	4413      	add	r3, r2
 8008f76:	4299      	cmp	r1, r3
 8008f78:	d13a      	bne.n	8008ff0 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	3304      	adds	r3, #4
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f7fe fd2a 	bl	80079d8 <uxListRemove>
 8008f84:	4603      	mov	r3, r0
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d115      	bne.n	8008fb6 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f8e:	4924      	ldr	r1, [pc, #144]	@ (8009020 <xTaskPriorityInherit+0xf8>)
 8008f90:	4613      	mov	r3, r2
 8008f92:	009b      	lsls	r3, r3, #2
 8008f94:	4413      	add	r3, r2
 8008f96:	009b      	lsls	r3, r3, #2
 8008f98:	440b      	add	r3, r1
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d10a      	bne.n	8008fb6 <xTaskPriorityInherit+0x8e>
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8008faa:	43da      	mvns	r2, r3
 8008fac:	4b1d      	ldr	r3, [pc, #116]	@ (8009024 <xTaskPriorityInherit+0xfc>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4013      	ands	r3, r2
 8008fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8009024 <xTaskPriorityInherit+0xfc>)
 8008fb4:	6013      	str	r3, [r2, #0]
=======
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	6959      	ldr	r1, [r3, #20]
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800822a:	4613      	mov	r3, r2
 800822c:	009b      	lsls	r3, r3, #2
 800822e:	4413      	add	r3, r2
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	4a2b      	ldr	r2, [pc, #172]	@ (80082e0 <xTaskPriorityInherit+0xf8>)
 8008234:	4413      	add	r3, r2
 8008236:	4299      	cmp	r1, r3
 8008238:	d13a      	bne.n	80082b0 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	3304      	adds	r3, #4
 800823e:	4618      	mov	r0, r3
 8008240:	f7fe fd2a 	bl	8006c98 <uxListRemove>
 8008244:	4603      	mov	r3, r0
 8008246:	2b00      	cmp	r3, #0
 8008248:	d115      	bne.n	8008276 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800824e:	4924      	ldr	r1, [pc, #144]	@ (80082e0 <xTaskPriorityInherit+0xf8>)
 8008250:	4613      	mov	r3, r2
 8008252:	009b      	lsls	r3, r3, #2
 8008254:	4413      	add	r3, r2
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	440b      	add	r3, r1
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d10a      	bne.n	8008276 <xTaskPriorityInherit+0x8e>
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008264:	2201      	movs	r2, #1
 8008266:	fa02 f303 	lsl.w	r3, r2, r3
 800826a:	43da      	mvns	r2, r3
 800826c:	4b1d      	ldr	r3, [pc, #116]	@ (80082e4 <xTaskPriorityInherit+0xfc>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4013      	ands	r3, r2
 8008272:	4a1c      	ldr	r2, [pc, #112]	@ (80082e4 <xTaskPriorityInherit+0xfc>)
 8008274:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
<<<<<<< HEAD
 8008fb6:	4b19      	ldr	r3, [pc, #100]	@ (800901c <xTaskPriorityInherit+0xf4>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fc4:	2201      	movs	r2, #1
 8008fc6:	409a      	lsls	r2, r3
 8008fc8:	4b16      	ldr	r3, [pc, #88]	@ (8009024 <xTaskPriorityInherit+0xfc>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4313      	orrs	r3, r2
 8008fce:	4a15      	ldr	r2, [pc, #84]	@ (8009024 <xTaskPriorityInherit+0xfc>)
 8008fd0:	6013      	str	r3, [r2, #0]
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fd6:	4613      	mov	r3, r2
 8008fd8:	009b      	lsls	r3, r3, #2
 8008fda:	4413      	add	r3, r2
 8008fdc:	009b      	lsls	r3, r3, #2
 8008fde:	4a10      	ldr	r2, [pc, #64]	@ (8009020 <xTaskPriorityInherit+0xf8>)
 8008fe0:	441a      	add	r2, r3
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	3304      	adds	r3, #4
 8008fe6:	4619      	mov	r1, r3
 8008fe8:	4610      	mov	r0, r2
 8008fea:	f7fe fc98 	bl	800791e <vListInsertEnd>
 8008fee:	e004      	b.n	8008ffa <xTaskPriorityInherit+0xd2>
=======
 8008276:	4b19      	ldr	r3, [pc, #100]	@ (80082dc <xTaskPriorityInherit+0xf4>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008284:	2201      	movs	r2, #1
 8008286:	409a      	lsls	r2, r3
 8008288:	4b16      	ldr	r3, [pc, #88]	@ (80082e4 <xTaskPriorityInherit+0xfc>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4313      	orrs	r3, r2
 800828e:	4a15      	ldr	r2, [pc, #84]	@ (80082e4 <xTaskPriorityInherit+0xfc>)
 8008290:	6013      	str	r3, [r2, #0]
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008296:	4613      	mov	r3, r2
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	4413      	add	r3, r2
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	4a10      	ldr	r2, [pc, #64]	@ (80082e0 <xTaskPriorityInherit+0xf8>)
 80082a0:	441a      	add	r2, r3
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	3304      	adds	r3, #4
 80082a6:	4619      	mov	r1, r3
 80082a8:	4610      	mov	r0, r2
 80082aa:	f7fe fc98 	bl	8006bde <vListInsertEnd>
 80082ae:	e004      	b.n	80082ba <xTaskPriorityInherit+0xd2>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
<<<<<<< HEAD
 8008ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800901c <xTaskPriorityInherit+0xf4>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	62da      	str	r2, [r3, #44]	@ 0x2c
=======
 80082b0:	4b0a      	ldr	r3, [pc, #40]	@ (80082dc <xTaskPriorityInherit+0xf4>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	62da      	str	r2, [r3, #44]	@ 0x2c
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
<<<<<<< HEAD
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	60fb      	str	r3, [r7, #12]
 8008ffe:	e008      	b.n	8009012 <xTaskPriorityInherit+0xea>
=======
 80082ba:	2301      	movs	r3, #1
 80082bc:	60fb      	str	r3, [r7, #12]
 80082be:	e008      	b.n	80082d2 <xTaskPriorityInherit+0xea>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
<<<<<<< HEAD
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009004:	4b05      	ldr	r3, [pc, #20]	@ (800901c <xTaskPriorityInherit+0xf4>)
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800900a:	429a      	cmp	r2, r3
 800900c:	d201      	bcs.n	8009012 <xTaskPriorityInherit+0xea>
=======
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80082c4:	4b05      	ldr	r3, [pc, #20]	@ (80082dc <xTaskPriorityInherit+0xf4>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d201      	bcs.n	80082d2 <xTaskPriorityInherit+0xea>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
<<<<<<< HEAD
 800900e:	2301      	movs	r3, #1
 8009010:	60fb      	str	r3, [r7, #12]
=======
 80082ce:	2301      	movs	r3, #1
 80082d0:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
<<<<<<< HEAD
 8009012:	68fb      	ldr	r3, [r7, #12]
	}
 8009014:	4618      	mov	r0, r3
 8009016:	3710      	adds	r7, #16
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}
 800901c:	20001e48 	.word	0x20001e48
 8009020:	20001e4c 	.word	0x20001e4c
 8009024:	20001f50 	.word	0x20001f50

08009028 <xTaskPriorityDisinherit>:
=======
 80082d2:	68fb      	ldr	r3, [r7, #12]
	}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3710      	adds	r7, #16
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}
 80082dc:	20001e24 	.word	0x20001e24
 80082e0:	20001e28 	.word	0x20001e28
 80082e4:	20001f2c 	.word	0x20001f2c

080082e8 <xTaskPriorityDisinherit>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
<<<<<<< HEAD
 8009028:	b580      	push	{r7, lr}
 800902a:	b086      	sub	sp, #24
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009034:	2300      	movs	r3, #0
 8009036:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d074      	beq.n	8009128 <xTaskPriorityDisinherit+0x100>
=======
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b086      	sub	sp, #24
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80082f4:	2300      	movs	r3, #0
 80082f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d074      	beq.n	80083e8 <xTaskPriorityDisinherit+0x100>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
<<<<<<< HEAD
 800903e:	4b3d      	ldr	r3, [pc, #244]	@ (8009134 <xTaskPriorityDisinherit+0x10c>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	693a      	ldr	r2, [r7, #16]
 8009044:	429a      	cmp	r2, r3
 8009046:	d00d      	beq.n	8009064 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8009048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800904c:	b672      	cpsid	i
 800904e:	f383 8811 	msr	BASEPRI, r3
 8009052:	f3bf 8f6f 	isb	sy
 8009056:	f3bf 8f4f 	dsb	sy
 800905a:	b662      	cpsie	i
 800905c:	60fb      	str	r3, [r7, #12]
}
 800905e:	bf00      	nop
 8009060:	bf00      	nop
 8009062:	e7fd      	b.n	8009060 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009068:	2b00      	cmp	r3, #0
 800906a:	d10d      	bne.n	8009088 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800906c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009070:	b672      	cpsid	i
 8009072:	f383 8811 	msr	BASEPRI, r3
 8009076:	f3bf 8f6f 	isb	sy
 800907a:	f3bf 8f4f 	dsb	sy
 800907e:	b662      	cpsie	i
 8009080:	60bb      	str	r3, [r7, #8]
}
 8009082:	bf00      	nop
 8009084:	bf00      	nop
 8009086:	e7fd      	b.n	8009084 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8009088:	693b      	ldr	r3, [r7, #16]
 800908a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800908c:	1e5a      	subs	r2, r3, #1
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	649a      	str	r2, [r3, #72]	@ 0x48
=======
 80082fe:	4b3d      	ldr	r3, [pc, #244]	@ (80083f4 <xTaskPriorityDisinherit+0x10c>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	693a      	ldr	r2, [r7, #16]
 8008304:	429a      	cmp	r2, r3
 8008306:	d00d      	beq.n	8008324 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8008308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800830c:	b672      	cpsid	i
 800830e:	f383 8811 	msr	BASEPRI, r3
 8008312:	f3bf 8f6f 	isb	sy
 8008316:	f3bf 8f4f 	dsb	sy
 800831a:	b662      	cpsie	i
 800831c:	60fb      	str	r3, [r7, #12]
}
 800831e:	bf00      	nop
 8008320:	bf00      	nop
 8008322:	e7fd      	b.n	8008320 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008328:	2b00      	cmp	r3, #0
 800832a:	d10d      	bne.n	8008348 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800832c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008330:	b672      	cpsid	i
 8008332:	f383 8811 	msr	BASEPRI, r3
 8008336:	f3bf 8f6f 	isb	sy
 800833a:	f3bf 8f4f 	dsb	sy
 800833e:	b662      	cpsie	i
 8008340:	60bb      	str	r3, [r7, #8]
}
 8008342:	bf00      	nop
 8008344:	bf00      	nop
 8008346:	e7fd      	b.n	8008344 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800834c:	1e5a      	subs	r2, r3, #1
 800834e:	693b      	ldr	r3, [r7, #16]
 8008350:	649a      	str	r2, [r3, #72]	@ 0x48
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
<<<<<<< HEAD
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800909a:	429a      	cmp	r2, r3
 800909c:	d044      	beq.n	8009128 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d140      	bne.n	8009128 <xTaskPriorityDisinherit+0x100>
=======
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800835a:	429a      	cmp	r2, r3
 800835c:	d044      	beq.n	80083e8 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008362:	2b00      	cmp	r3, #0
 8008364:	d140      	bne.n	80083e8 <xTaskPriorityDisinherit+0x100>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
<<<<<<< HEAD
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	3304      	adds	r3, #4
 80090aa:	4618      	mov	r0, r3
 80090ac:	f7fe fc94 	bl	80079d8 <uxListRemove>
 80090b0:	4603      	mov	r3, r0
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d115      	bne.n	80090e2 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80090b6:	693b      	ldr	r3, [r7, #16]
 80090b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090ba:	491f      	ldr	r1, [pc, #124]	@ (8009138 <xTaskPriorityDisinherit+0x110>)
 80090bc:	4613      	mov	r3, r2
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	4413      	add	r3, r2
 80090c2:	009b      	lsls	r3, r3, #2
 80090c4:	440b      	add	r3, r1
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d10a      	bne.n	80090e2 <xTaskPriorityDisinherit+0xba>
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090d0:	2201      	movs	r2, #1
 80090d2:	fa02 f303 	lsl.w	r3, r2, r3
 80090d6:	43da      	mvns	r2, r3
 80090d8:	4b18      	ldr	r3, [pc, #96]	@ (800913c <xTaskPriorityDisinherit+0x114>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4013      	ands	r3, r2
 80090de:	4a17      	ldr	r2, [pc, #92]	@ (800913c <xTaskPriorityDisinherit+0x114>)
 80090e0:	6013      	str	r3, [r2, #0]
=======
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	3304      	adds	r3, #4
 800836a:	4618      	mov	r0, r3
 800836c:	f7fe fc94 	bl	8006c98 <uxListRemove>
 8008370:	4603      	mov	r3, r0
 8008372:	2b00      	cmp	r3, #0
 8008374:	d115      	bne.n	80083a2 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800837a:	491f      	ldr	r1, [pc, #124]	@ (80083f8 <xTaskPriorityDisinherit+0x110>)
 800837c:	4613      	mov	r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	4413      	add	r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	440b      	add	r3, r1
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d10a      	bne.n	80083a2 <xTaskPriorityDisinherit+0xba>
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008390:	2201      	movs	r2, #1
 8008392:	fa02 f303 	lsl.w	r3, r2, r3
 8008396:	43da      	mvns	r2, r3
 8008398:	4b18      	ldr	r3, [pc, #96]	@ (80083fc <xTaskPriorityDisinherit+0x114>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4013      	ands	r3, r2
 800839e:	4a17      	ldr	r2, [pc, #92]	@ (80083fc <xTaskPriorityDisinherit+0x114>)
 80083a0:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
<<<<<<< HEAD
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	62da      	str	r2, [r3, #44]	@ 0x2c
=======
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	62da      	str	r2, [r3, #44]	@ 0x2c
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
<<<<<<< HEAD
 80090ea:	693b      	ldr	r3, [r7, #16]
 80090ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ee:	f1c3 0207 	rsb	r2, r3, #7
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80090f6:	693b      	ldr	r3, [r7, #16]
 80090f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090fa:	2201      	movs	r2, #1
 80090fc:	409a      	lsls	r2, r3
 80090fe:	4b0f      	ldr	r3, [pc, #60]	@ (800913c <xTaskPriorityDisinherit+0x114>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	4313      	orrs	r3, r2
 8009104:	4a0d      	ldr	r2, [pc, #52]	@ (800913c <xTaskPriorityDisinherit+0x114>)
 8009106:	6013      	str	r3, [r2, #0]
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800910c:	4613      	mov	r3, r2
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	4413      	add	r3, r2
 8009112:	009b      	lsls	r3, r3, #2
 8009114:	4a08      	ldr	r2, [pc, #32]	@ (8009138 <xTaskPriorityDisinherit+0x110>)
 8009116:	441a      	add	r2, r3
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	3304      	adds	r3, #4
 800911c:	4619      	mov	r1, r3
 800911e:	4610      	mov	r0, r2
 8009120:	f7fe fbfd 	bl	800791e <vListInsertEnd>
=======
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083ae:	f1c3 0207 	rsb	r2, r3, #7
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083ba:	2201      	movs	r2, #1
 80083bc:	409a      	lsls	r2, r3
 80083be:	4b0f      	ldr	r3, [pc, #60]	@ (80083fc <xTaskPriorityDisinherit+0x114>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4313      	orrs	r3, r2
 80083c4:	4a0d      	ldr	r2, [pc, #52]	@ (80083fc <xTaskPriorityDisinherit+0x114>)
 80083c6:	6013      	str	r3, [r2, #0]
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083cc:	4613      	mov	r3, r2
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	4413      	add	r3, r2
 80083d2:	009b      	lsls	r3, r3, #2
 80083d4:	4a08      	ldr	r2, [pc, #32]	@ (80083f8 <xTaskPriorityDisinherit+0x110>)
 80083d6:	441a      	add	r2, r3
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	3304      	adds	r3, #4
 80083dc:	4619      	mov	r1, r3
 80083de:	4610      	mov	r0, r2
 80083e0:	f7fe fbfd 	bl	8006bde <vListInsertEnd>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
<<<<<<< HEAD
 8009124:	2301      	movs	r3, #1
 8009126:	617b      	str	r3, [r7, #20]
=======
 80083e4:	2301      	movs	r3, #1
 80083e6:	617b      	str	r3, [r7, #20]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
<<<<<<< HEAD
 8009128:	697b      	ldr	r3, [r7, #20]
	}
 800912a:	4618      	mov	r0, r3
 800912c:	3718      	adds	r7, #24
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}
 8009132:	bf00      	nop
 8009134:	20001e48 	.word	0x20001e48
 8009138:	20001e4c 	.word	0x20001e4c
 800913c:	20001f50 	.word	0x20001f50

08009140 <vTaskPriorityDisinheritAfterTimeout>:
=======
 80083e8:	697b      	ldr	r3, [r7, #20]
	}
 80083ea:	4618      	mov	r0, r3
 80083ec:	3718      	adds	r7, #24
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}
 80083f2:	bf00      	nop
 80083f4:	20001e24 	.word	0x20001e24
 80083f8:	20001e28 	.word	0x20001e28
 80083fc:	20001f2c 	.word	0x20001f2c

08008400 <vTaskPriorityDisinheritAfterTimeout>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
<<<<<<< HEAD
 8009140:	b580      	push	{r7, lr}
 8009142:	b088      	sub	sp, #32
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800914e:	2301      	movs	r3, #1
 8009150:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2b00      	cmp	r3, #0
 8009156:	f000 8089 	beq.w	800926c <vTaskPriorityDisinheritAfterTimeout+0x12c>
=======
 8008400:	b580      	push	{r7, lr}
 8008402:	b088      	sub	sp, #32
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800840e:	2301      	movs	r3, #1
 8008410:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2b00      	cmp	r3, #0
 8008416:	f000 8089 	beq.w	800852c <vTaskPriorityDisinheritAfterTimeout+0x12c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
<<<<<<< HEAD
 800915a:	69bb      	ldr	r3, [r7, #24]
 800915c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800915e:	2b00      	cmp	r3, #0
 8009160:	d10d      	bne.n	800917e <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 8009162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009166:	b672      	cpsid	i
 8009168:	f383 8811 	msr	BASEPRI, r3
 800916c:	f3bf 8f6f 	isb	sy
 8009170:	f3bf 8f4f 	dsb	sy
 8009174:	b662      	cpsie	i
 8009176:	60fb      	str	r3, [r7, #12]
}
 8009178:	bf00      	nop
 800917a:	bf00      	nop
 800917c:	e7fd      	b.n	800917a <vTaskPriorityDisinheritAfterTimeout+0x3a>
=======
 800841a:	69bb      	ldr	r3, [r7, #24]
 800841c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800841e:	2b00      	cmp	r3, #0
 8008420:	d10d      	bne.n	800843e <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 8008422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008426:	b672      	cpsid	i
 8008428:	f383 8811 	msr	BASEPRI, r3
 800842c:	f3bf 8f6f 	isb	sy
 8008430:	f3bf 8f4f 	dsb	sy
 8008434:	b662      	cpsie	i
 8008436:	60fb      	str	r3, [r7, #12]
}
 8008438:	bf00      	nop
 800843a:	bf00      	nop
 800843c:	e7fd      	b.n	800843a <vTaskPriorityDisinheritAfterTimeout+0x3a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
<<<<<<< HEAD
 800917e:	69bb      	ldr	r3, [r7, #24]
 8009180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009182:	683a      	ldr	r2, [r7, #0]
 8009184:	429a      	cmp	r2, r3
 8009186:	d902      	bls.n	800918e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	61fb      	str	r3, [r7, #28]
 800918c:	e002      	b.n	8009194 <vTaskPriorityDisinheritAfterTimeout+0x54>
=======
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008442:	683a      	ldr	r2, [r7, #0]
 8008444:	429a      	cmp	r2, r3
 8008446:	d902      	bls.n	800844e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	61fb      	str	r3, [r7, #28]
 800844c:	e002      	b.n	8008454 <vTaskPriorityDisinheritAfterTimeout+0x54>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
<<<<<<< HEAD
 800918e:	69bb      	ldr	r3, [r7, #24]
 8009190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009192:	61fb      	str	r3, [r7, #28]
=======
 800844e:	69bb      	ldr	r3, [r7, #24]
 8008450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008452:	61fb      	str	r3, [r7, #28]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
<<<<<<< HEAD
 8009194:	69bb      	ldr	r3, [r7, #24]
 8009196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009198:	69fa      	ldr	r2, [r7, #28]
 800919a:	429a      	cmp	r2, r3
 800919c:	d066      	beq.n	800926c <vTaskPriorityDisinheritAfterTimeout+0x12c>
=======
 8008454:	69bb      	ldr	r3, [r7, #24]
 8008456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008458:	69fa      	ldr	r2, [r7, #28]
 800845a:	429a      	cmp	r2, r3
 800845c:	d066      	beq.n	800852c <vTaskPriorityDisinheritAfterTimeout+0x12c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
<<<<<<< HEAD
 800919e:	69bb      	ldr	r3, [r7, #24]
 80091a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091a2:	697a      	ldr	r2, [r7, #20]
 80091a4:	429a      	cmp	r2, r3
 80091a6:	d161      	bne.n	800926c <vTaskPriorityDisinheritAfterTimeout+0x12c>
=======
 800845e:	69bb      	ldr	r3, [r7, #24]
 8008460:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008462:	697a      	ldr	r2, [r7, #20]
 8008464:	429a      	cmp	r2, r3
 8008466:	d161      	bne.n	800852c <vTaskPriorityDisinheritAfterTimeout+0x12c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
<<<<<<< HEAD
 80091a8:	4b32      	ldr	r3, [pc, #200]	@ (8009274 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	69ba      	ldr	r2, [r7, #24]
 80091ae:	429a      	cmp	r2, r3
 80091b0:	d10d      	bne.n	80091ce <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 80091b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b6:	b672      	cpsid	i
 80091b8:	f383 8811 	msr	BASEPRI, r3
 80091bc:	f3bf 8f6f 	isb	sy
 80091c0:	f3bf 8f4f 	dsb	sy
 80091c4:	b662      	cpsie	i
 80091c6:	60bb      	str	r3, [r7, #8]
}
 80091c8:	bf00      	nop
 80091ca:	bf00      	nop
 80091cc:	e7fd      	b.n	80091ca <vTaskPriorityDisinheritAfterTimeout+0x8a>
=======
 8008468:	4b32      	ldr	r3, [pc, #200]	@ (8008534 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	69ba      	ldr	r2, [r7, #24]
 800846e:	429a      	cmp	r2, r3
 8008470:	d10d      	bne.n	800848e <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 8008472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008476:	b672      	cpsid	i
 8008478:	f383 8811 	msr	BASEPRI, r3
 800847c:	f3bf 8f6f 	isb	sy
 8008480:	f3bf 8f4f 	dsb	sy
 8008484:	b662      	cpsie	i
 8008486:	60bb      	str	r3, [r7, #8]
}
 8008488:	bf00      	nop
 800848a:	bf00      	nop
 800848c:	e7fd      	b.n	800848a <vTaskPriorityDisinheritAfterTimeout+0x8a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
<<<<<<< HEAD
 80091ce:	69bb      	ldr	r3, [r7, #24]
 80091d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091d2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80091d4:	69bb      	ldr	r3, [r7, #24]
 80091d6:	69fa      	ldr	r2, [r7, #28]
 80091d8:	62da      	str	r2, [r3, #44]	@ 0x2c
=======
 800848e:	69bb      	ldr	r3, [r7, #24]
 8008490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008492:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008494:	69bb      	ldr	r3, [r7, #24]
 8008496:	69fa      	ldr	r2, [r7, #28]
 8008498:	62da      	str	r2, [r3, #44]	@ 0x2c
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
<<<<<<< HEAD
 80091da:	69bb      	ldr	r3, [r7, #24]
 80091dc:	699b      	ldr	r3, [r3, #24]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	db04      	blt.n	80091ec <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091e2:	69fb      	ldr	r3, [r7, #28]
 80091e4:	f1c3 0207 	rsb	r2, r3, #7
 80091e8:	69bb      	ldr	r3, [r7, #24]
 80091ea:	619a      	str	r2, [r3, #24]
=======
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	699b      	ldr	r3, [r3, #24]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	db04      	blt.n	80084ac <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084a2:	69fb      	ldr	r3, [r7, #28]
 80084a4:	f1c3 0207 	rsb	r2, r3, #7
 80084a8:	69bb      	ldr	r3, [r7, #24]
 80084aa:	619a      	str	r2, [r3, #24]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
<<<<<<< HEAD
 80091ec:	69bb      	ldr	r3, [r7, #24]
 80091ee:	6959      	ldr	r1, [r3, #20]
 80091f0:	693a      	ldr	r2, [r7, #16]
 80091f2:	4613      	mov	r3, r2
 80091f4:	009b      	lsls	r3, r3, #2
 80091f6:	4413      	add	r3, r2
 80091f8:	009b      	lsls	r3, r3, #2
 80091fa:	4a1f      	ldr	r2, [pc, #124]	@ (8009278 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80091fc:	4413      	add	r3, r2
 80091fe:	4299      	cmp	r1, r3
 8009200:	d134      	bne.n	800926c <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009202:	69bb      	ldr	r3, [r7, #24]
 8009204:	3304      	adds	r3, #4
 8009206:	4618      	mov	r0, r3
 8009208:	f7fe fbe6 	bl	80079d8 <uxListRemove>
 800920c:	4603      	mov	r3, r0
 800920e:	2b00      	cmp	r3, #0
 8009210:	d115      	bne.n	800923e <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009212:	69bb      	ldr	r3, [r7, #24]
 8009214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009216:	4918      	ldr	r1, [pc, #96]	@ (8009278 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8009218:	4613      	mov	r3, r2
 800921a:	009b      	lsls	r3, r3, #2
 800921c:	4413      	add	r3, r2
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	440b      	add	r3, r1
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d10a      	bne.n	800923e <vTaskPriorityDisinheritAfterTimeout+0xfe>
 8009228:	69bb      	ldr	r3, [r7, #24]
 800922a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800922c:	2201      	movs	r2, #1
 800922e:	fa02 f303 	lsl.w	r3, r2, r3
 8009232:	43da      	mvns	r2, r3
 8009234:	4b11      	ldr	r3, [pc, #68]	@ (800927c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	4013      	ands	r3, r2
 800923a:	4a10      	ldr	r2, [pc, #64]	@ (800927c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800923c:	6013      	str	r3, [r2, #0]
=======
 80084ac:	69bb      	ldr	r3, [r7, #24]
 80084ae:	6959      	ldr	r1, [r3, #20]
 80084b0:	693a      	ldr	r2, [r7, #16]
 80084b2:	4613      	mov	r3, r2
 80084b4:	009b      	lsls	r3, r3, #2
 80084b6:	4413      	add	r3, r2
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	4a1f      	ldr	r2, [pc, #124]	@ (8008538 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80084bc:	4413      	add	r3, r2
 80084be:	4299      	cmp	r1, r3
 80084c0:	d134      	bne.n	800852c <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084c2:	69bb      	ldr	r3, [r7, #24]
 80084c4:	3304      	adds	r3, #4
 80084c6:	4618      	mov	r0, r3
 80084c8:	f7fe fbe6 	bl	8006c98 <uxListRemove>
 80084cc:	4603      	mov	r3, r0
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d115      	bne.n	80084fe <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80084d2:	69bb      	ldr	r3, [r7, #24]
 80084d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084d6:	4918      	ldr	r1, [pc, #96]	@ (8008538 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80084d8:	4613      	mov	r3, r2
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	4413      	add	r3, r2
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	440b      	add	r3, r1
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d10a      	bne.n	80084fe <vTaskPriorityDisinheritAfterTimeout+0xfe>
 80084e8:	69bb      	ldr	r3, [r7, #24]
 80084ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084ec:	2201      	movs	r2, #1
 80084ee:	fa02 f303 	lsl.w	r3, r2, r3
 80084f2:	43da      	mvns	r2, r3
 80084f4:	4b11      	ldr	r3, [pc, #68]	@ (800853c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4013      	ands	r3, r2
 80084fa:	4a10      	ldr	r2, [pc, #64]	@ (800853c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80084fc:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
<<<<<<< HEAD
 800923e:	69bb      	ldr	r3, [r7, #24]
 8009240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009242:	2201      	movs	r2, #1
 8009244:	409a      	lsls	r2, r3
 8009246:	4b0d      	ldr	r3, [pc, #52]	@ (800927c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4313      	orrs	r3, r2
 800924c:	4a0b      	ldr	r2, [pc, #44]	@ (800927c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800924e:	6013      	str	r3, [r2, #0]
 8009250:	69bb      	ldr	r3, [r7, #24]
 8009252:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009254:	4613      	mov	r3, r2
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	4413      	add	r3, r2
 800925a:	009b      	lsls	r3, r3, #2
 800925c:	4a06      	ldr	r2, [pc, #24]	@ (8009278 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800925e:	441a      	add	r2, r3
 8009260:	69bb      	ldr	r3, [r7, #24]
 8009262:	3304      	adds	r3, #4
 8009264:	4619      	mov	r1, r3
 8009266:	4610      	mov	r0, r2
 8009268:	f7fe fb59 	bl	800791e <vListInsertEnd>
=======
 80084fe:	69bb      	ldr	r3, [r7, #24]
 8008500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008502:	2201      	movs	r2, #1
 8008504:	409a      	lsls	r2, r3
 8008506:	4b0d      	ldr	r3, [pc, #52]	@ (800853c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4313      	orrs	r3, r2
 800850c:	4a0b      	ldr	r2, [pc, #44]	@ (800853c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800850e:	6013      	str	r3, [r2, #0]
 8008510:	69bb      	ldr	r3, [r7, #24]
 8008512:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008514:	4613      	mov	r3, r2
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	4413      	add	r3, r2
 800851a:	009b      	lsls	r3, r3, #2
 800851c:	4a06      	ldr	r2, [pc, #24]	@ (8008538 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800851e:	441a      	add	r2, r3
 8008520:	69bb      	ldr	r3, [r7, #24]
 8008522:	3304      	adds	r3, #4
 8008524:	4619      	mov	r1, r3
 8008526:	4610      	mov	r0, r2
 8008528:	f7fe fb59 	bl	8006bde <vListInsertEnd>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
<<<<<<< HEAD
 800926c:	bf00      	nop
 800926e:	3720      	adds	r7, #32
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}
 8009274:	20001e48 	.word	0x20001e48
 8009278:	20001e4c 	.word	0x20001e4c
 800927c:	20001f50 	.word	0x20001f50

08009280 <pvTaskIncrementMutexHeldCount>:
=======
 800852c:	bf00      	nop
 800852e:	3720      	adds	r7, #32
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}
 8008534:	20001e24 	.word	0x20001e24
 8008538:	20001e28 	.word	0x20001e28
 800853c:	20001f2c 	.word	0x20001f2c

08008540 <pvTaskIncrementMutexHeldCount>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
<<<<<<< HEAD
 8009280:	b480      	push	{r7}
 8009282:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009284:	4b07      	ldr	r3, [pc, #28]	@ (80092a4 <pvTaskIncrementMutexHeldCount+0x24>)
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d004      	beq.n	8009296 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800928c:	4b05      	ldr	r3, [pc, #20]	@ (80092a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009292:	3201      	adds	r2, #1
 8009294:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8009296:	4b03      	ldr	r3, [pc, #12]	@ (80092a4 <pvTaskIncrementMutexHeldCount+0x24>)
 8009298:	681b      	ldr	r3, [r3, #0]
	}
 800929a:	4618      	mov	r0, r3
 800929c:	46bd      	mov	sp, r7
 800929e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a2:	4770      	bx	lr
 80092a4:	20001e48 	.word	0x20001e48

080092a8 <prvAddCurrentTaskToDelayedList>:
=======
 8008540:	b480      	push	{r7}
 8008542:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008544:	4b07      	ldr	r3, [pc, #28]	@ (8008564 <pvTaskIncrementMutexHeldCount+0x24>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d004      	beq.n	8008556 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800854c:	4b05      	ldr	r3, [pc, #20]	@ (8008564 <pvTaskIncrementMutexHeldCount+0x24>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008552:	3201      	adds	r2, #1
 8008554:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8008556:	4b03      	ldr	r3, [pc, #12]	@ (8008564 <pvTaskIncrementMutexHeldCount+0x24>)
 8008558:	681b      	ldr	r3, [r3, #0]
	}
 800855a:	4618      	mov	r0, r3
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr
 8008564:	20001e24 	.word	0x20001e24

08008568 <prvAddCurrentTaskToDelayedList>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
<<<<<<< HEAD
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b084      	sub	sp, #16
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
 80092b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80092b2:	4b29      	ldr	r3, [pc, #164]	@ (8009358 <prvAddCurrentTaskToDelayedList+0xb0>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	60fb      	str	r3, [r7, #12]
=======
 8008568:	b580      	push	{r7, lr}
 800856a:	b084      	sub	sp, #16
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008572:	4b29      	ldr	r3, [pc, #164]	@ (8008618 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
<<<<<<< HEAD
 80092b8:	4b28      	ldr	r3, [pc, #160]	@ (800935c <prvAddCurrentTaskToDelayedList+0xb4>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	3304      	adds	r3, #4
 80092be:	4618      	mov	r0, r3
 80092c0:	f7fe fb8a 	bl	80079d8 <uxListRemove>
 80092c4:	4603      	mov	r3, r0
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d10b      	bne.n	80092e2 <prvAddCurrentTaskToDelayedList+0x3a>
=======
 8008578:	4b28      	ldr	r3, [pc, #160]	@ (800861c <prvAddCurrentTaskToDelayedList+0xb4>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	3304      	adds	r3, #4
 800857e:	4618      	mov	r0, r3
 8008580:	f7fe fb8a 	bl	8006c98 <uxListRemove>
 8008584:	4603      	mov	r3, r0
 8008586:	2b00      	cmp	r3, #0
 8008588:	d10b      	bne.n	80085a2 <prvAddCurrentTaskToDelayedList+0x3a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
<<<<<<< HEAD
 80092ca:	4b24      	ldr	r3, [pc, #144]	@ (800935c <prvAddCurrentTaskToDelayedList+0xb4>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092d0:	2201      	movs	r2, #1
 80092d2:	fa02 f303 	lsl.w	r3, r2, r3
 80092d6:	43da      	mvns	r2, r3
 80092d8:	4b21      	ldr	r3, [pc, #132]	@ (8009360 <prvAddCurrentTaskToDelayedList+0xb8>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4013      	ands	r3, r2
 80092de:	4a20      	ldr	r2, [pc, #128]	@ (8009360 <prvAddCurrentTaskToDelayedList+0xb8>)
 80092e0:	6013      	str	r3, [r2, #0]
=======
 800858a:	4b24      	ldr	r3, [pc, #144]	@ (800861c <prvAddCurrentTaskToDelayedList+0xb4>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008590:	2201      	movs	r2, #1
 8008592:	fa02 f303 	lsl.w	r3, r2, r3
 8008596:	43da      	mvns	r2, r3
 8008598:	4b21      	ldr	r3, [pc, #132]	@ (8008620 <prvAddCurrentTaskToDelayedList+0xb8>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4013      	ands	r3, r2
 800859e:	4a20      	ldr	r2, [pc, #128]	@ (8008620 <prvAddCurrentTaskToDelayedList+0xb8>)
 80085a0:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
<<<<<<< HEAD
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092e8:	d10a      	bne.n	8009300 <prvAddCurrentTaskToDelayedList+0x58>
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d007      	beq.n	8009300 <prvAddCurrentTaskToDelayedList+0x58>
=======
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085a8:	d10a      	bne.n	80085c0 <prvAddCurrentTaskToDelayedList+0x58>
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d007      	beq.n	80085c0 <prvAddCurrentTaskToDelayedList+0x58>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
<<<<<<< HEAD
 80092f0:	4b1a      	ldr	r3, [pc, #104]	@ (800935c <prvAddCurrentTaskToDelayedList+0xb4>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	3304      	adds	r3, #4
 80092f6:	4619      	mov	r1, r3
 80092f8:	481a      	ldr	r0, [pc, #104]	@ (8009364 <prvAddCurrentTaskToDelayedList+0xbc>)
 80092fa:	f7fe fb10 	bl	800791e <vListInsertEnd>
=======
 80085b0:	4b1a      	ldr	r3, [pc, #104]	@ (800861c <prvAddCurrentTaskToDelayedList+0xb4>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	3304      	adds	r3, #4
 80085b6:	4619      	mov	r1, r3
 80085b8:	481a      	ldr	r0, [pc, #104]	@ (8008624 <prvAddCurrentTaskToDelayedList+0xbc>)
 80085ba:	f7fe fb10 	bl	8006bde <vListInsertEnd>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
<<<<<<< HEAD
 80092fe:	e026      	b.n	800934e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009300:	68fa      	ldr	r2, [r7, #12]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	4413      	add	r3, r2
 8009306:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009308:	4b14      	ldr	r3, [pc, #80]	@ (800935c <prvAddCurrentTaskToDelayedList+0xb4>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	68ba      	ldr	r2, [r7, #8]
 800930e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009310:	68ba      	ldr	r2, [r7, #8]
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	429a      	cmp	r2, r3
 8009316:	d209      	bcs.n	800932c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009318:	4b13      	ldr	r3, [pc, #76]	@ (8009368 <prvAddCurrentTaskToDelayedList+0xc0>)
 800931a:	681a      	ldr	r2, [r3, #0]
 800931c:	4b0f      	ldr	r3, [pc, #60]	@ (800935c <prvAddCurrentTaskToDelayedList+0xb4>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	3304      	adds	r3, #4
 8009322:	4619      	mov	r1, r3
 8009324:	4610      	mov	r0, r2
 8009326:	f7fe fb1e 	bl	8007966 <vListInsert>
}
 800932a:	e010      	b.n	800934e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800932c:	4b0f      	ldr	r3, [pc, #60]	@ (800936c <prvAddCurrentTaskToDelayedList+0xc4>)
 800932e:	681a      	ldr	r2, [r3, #0]
 8009330:	4b0a      	ldr	r3, [pc, #40]	@ (800935c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	3304      	adds	r3, #4
 8009336:	4619      	mov	r1, r3
 8009338:	4610      	mov	r0, r2
 800933a:	f7fe fb14 	bl	8007966 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800933e:	4b0c      	ldr	r3, [pc, #48]	@ (8009370 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	68ba      	ldr	r2, [r7, #8]
 8009344:	429a      	cmp	r2, r3
 8009346:	d202      	bcs.n	800934e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009348:	4a09      	ldr	r2, [pc, #36]	@ (8009370 <prvAddCurrentTaskToDelayedList+0xc8>)
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	6013      	str	r3, [r2, #0]
}
 800934e:	bf00      	nop
 8009350:	3710      	adds	r7, #16
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}
 8009356:	bf00      	nop
 8009358:	20001f4c 	.word	0x20001f4c
 800935c:	20001e48 	.word	0x20001e48
 8009360:	20001f50 	.word	0x20001f50
 8009364:	20001f34 	.word	0x20001f34
 8009368:	20001f04 	.word	0x20001f04
 800936c:	20001f00 	.word	0x20001f00
 8009370:	20001f68 	.word	0x20001f68

08009374 <pxPortInitialiseStack>:
=======
 80085be:	e026      	b.n	800860e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80085c0:	68fa      	ldr	r2, [r7, #12]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	4413      	add	r3, r2
 80085c6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80085c8:	4b14      	ldr	r3, [pc, #80]	@ (800861c <prvAddCurrentTaskToDelayedList+0xb4>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	68ba      	ldr	r2, [r7, #8]
 80085ce:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80085d0:	68ba      	ldr	r2, [r7, #8]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	429a      	cmp	r2, r3
 80085d6:	d209      	bcs.n	80085ec <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085d8:	4b13      	ldr	r3, [pc, #76]	@ (8008628 <prvAddCurrentTaskToDelayedList+0xc0>)
 80085da:	681a      	ldr	r2, [r3, #0]
 80085dc:	4b0f      	ldr	r3, [pc, #60]	@ (800861c <prvAddCurrentTaskToDelayedList+0xb4>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	3304      	adds	r3, #4
 80085e2:	4619      	mov	r1, r3
 80085e4:	4610      	mov	r0, r2
 80085e6:	f7fe fb1e 	bl	8006c26 <vListInsert>
}
 80085ea:	e010      	b.n	800860e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085ec:	4b0f      	ldr	r3, [pc, #60]	@ (800862c <prvAddCurrentTaskToDelayedList+0xc4>)
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	4b0a      	ldr	r3, [pc, #40]	@ (800861c <prvAddCurrentTaskToDelayedList+0xb4>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	3304      	adds	r3, #4
 80085f6:	4619      	mov	r1, r3
 80085f8:	4610      	mov	r0, r2
 80085fa:	f7fe fb14 	bl	8006c26 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80085fe:	4b0c      	ldr	r3, [pc, #48]	@ (8008630 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	68ba      	ldr	r2, [r7, #8]
 8008604:	429a      	cmp	r2, r3
 8008606:	d202      	bcs.n	800860e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008608:	4a09      	ldr	r2, [pc, #36]	@ (8008630 <prvAddCurrentTaskToDelayedList+0xc8>)
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	6013      	str	r3, [r2, #0]
}
 800860e:	bf00      	nop
 8008610:	3710      	adds	r7, #16
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	20001f28 	.word	0x20001f28
 800861c:	20001e24 	.word	0x20001e24
 8008620:	20001f2c 	.word	0x20001f2c
 8008624:	20001f10 	.word	0x20001f10
 8008628:	20001ee0 	.word	0x20001ee0
 800862c:	20001edc 	.word	0x20001edc
 8008630:	20001f44 	.word	0x20001f44

08008634 <pxPortInitialiseStack>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
<<<<<<< HEAD
 8009374:	b480      	push	{r7}
 8009376:	b085      	sub	sp, #20
 8009378:	af00      	add	r7, sp, #0
 800937a:	60f8      	str	r0, [r7, #12]
 800937c:	60b9      	str	r1, [r7, #8]
 800937e:	607a      	str	r2, [r7, #4]
=======
 8008634:	b480      	push	{r7}
 8008636:	b085      	sub	sp, #20
 8008638:	af00      	add	r7, sp, #0
 800863a:	60f8      	str	r0, [r7, #12]
 800863c:	60b9      	str	r1, [r7, #8]
 800863e:	607a      	str	r2, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
<<<<<<< HEAD
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	3b04      	subs	r3, #4
 8009384:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800938c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	3b04      	subs	r3, #4
 8009392:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	f023 0201 	bic.w	r2, r3, #1
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	3b04      	subs	r3, #4
 80093a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80093a4:	4a0c      	ldr	r2, [pc, #48]	@ (80093d8 <pxPortInitialiseStack+0x64>)
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	3b14      	subs	r3, #20
 80093ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	601a      	str	r2, [r3, #0]
=======
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	3b04      	subs	r3, #4
 8008644:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800864c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	3b04      	subs	r3, #4
 8008652:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	f023 0201 	bic.w	r2, r3, #1
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	3b04      	subs	r3, #4
 8008662:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008664:	4a0c      	ldr	r2, [pc, #48]	@ (8008698 <pxPortInitialiseStack+0x64>)
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	3b14      	subs	r3, #20
 800866e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008670:	687a      	ldr	r2, [r7, #4]
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
<<<<<<< HEAD
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	3b04      	subs	r3, #4
 80093ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f06f 0202 	mvn.w	r2, #2
 80093c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	3b20      	subs	r3, #32
 80093c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80093ca:	68fb      	ldr	r3, [r7, #12]
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3714      	adds	r7, #20
 80093d0:	46bd      	mov	sp, r7
 80093d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d6:	4770      	bx	lr
 80093d8:	080093dd 	.word	0x080093dd

080093dc <prvTaskExitError>:
=======
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	3b04      	subs	r3, #4
 800867a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f06f 0202 	mvn.w	r2, #2
 8008682:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	3b20      	subs	r3, #32
 8008688:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800868a:	68fb      	ldr	r3, [r7, #12]
}
 800868c:	4618      	mov	r0, r3
 800868e:	3714      	adds	r7, #20
 8008690:	46bd      	mov	sp, r7
 8008692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008696:	4770      	bx	lr
 8008698:	0800869d 	.word	0x0800869d

0800869c <prvTaskExitError>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
<<<<<<< HEAD
 80093dc:	b480      	push	{r7}
 80093de:	b085      	sub	sp, #20
 80093e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80093e2:	2300      	movs	r3, #0
 80093e4:	607b      	str	r3, [r7, #4]
=======
 800869c:	b480      	push	{r7}
 800869e:	b085      	sub	sp, #20
 80086a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80086a2:	2300      	movs	r3, #0
 80086a4:	607b      	str	r3, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
<<<<<<< HEAD
 80093e6:	4b15      	ldr	r3, [pc, #84]	@ (800943c <prvTaskExitError+0x60>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ee:	d00d      	beq.n	800940c <prvTaskExitError+0x30>
	__asm volatile
 80093f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f4:	b672      	cpsid	i
 80093f6:	f383 8811 	msr	BASEPRI, r3
 80093fa:	f3bf 8f6f 	isb	sy
 80093fe:	f3bf 8f4f 	dsb	sy
 8009402:	b662      	cpsie	i
 8009404:	60fb      	str	r3, [r7, #12]
}
 8009406:	bf00      	nop
 8009408:	bf00      	nop
 800940a:	e7fd      	b.n	8009408 <prvTaskExitError+0x2c>
	__asm volatile
 800940c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009410:	b672      	cpsid	i
 8009412:	f383 8811 	msr	BASEPRI, r3
 8009416:	f3bf 8f6f 	isb	sy
 800941a:	f3bf 8f4f 	dsb	sy
 800941e:	b662      	cpsie	i
 8009420:	60bb      	str	r3, [r7, #8]
}
 8009422:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009424:	bf00      	nop
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d0fc      	beq.n	8009426 <prvTaskExitError+0x4a>
=======
 80086a6:	4b15      	ldr	r3, [pc, #84]	@ (80086fc <prvTaskExitError+0x60>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086ae:	d00d      	beq.n	80086cc <prvTaskExitError+0x30>
	__asm volatile
 80086b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b4:	b672      	cpsid	i
 80086b6:	f383 8811 	msr	BASEPRI, r3
 80086ba:	f3bf 8f6f 	isb	sy
 80086be:	f3bf 8f4f 	dsb	sy
 80086c2:	b662      	cpsie	i
 80086c4:	60fb      	str	r3, [r7, #12]
}
 80086c6:	bf00      	nop
 80086c8:	bf00      	nop
 80086ca:	e7fd      	b.n	80086c8 <prvTaskExitError+0x2c>
	__asm volatile
 80086cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086d0:	b672      	cpsid	i
 80086d2:	f383 8811 	msr	BASEPRI, r3
 80086d6:	f3bf 8f6f 	isb	sy
 80086da:	f3bf 8f4f 	dsb	sy
 80086de:	b662      	cpsie	i
 80086e0:	60bb      	str	r3, [r7, #8]
}
 80086e2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80086e4:	bf00      	nop
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d0fc      	beq.n	80086e6 <prvTaskExitError+0x4a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
<<<<<<< HEAD
 800942c:	bf00      	nop
 800942e:	bf00      	nop
 8009430:	3714      	adds	r7, #20
 8009432:	46bd      	mov	sp, r7
 8009434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009438:	4770      	bx	lr
 800943a:	bf00      	nop
 800943c:	20000058 	.word	0x20000058

08009440 <SVC_Handler>:
=======
 80086ec:	bf00      	nop
 80086ee:	bf00      	nop
 80086f0:	3714      	adds	r7, #20
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr
 80086fa:	bf00      	nop
 80086fc:	20000058 	.word	0x20000058

08008700 <SVC_Handler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
<<<<<<< HEAD
 8009440:	4b07      	ldr	r3, [pc, #28]	@ (8009460 <pxCurrentTCBConst2>)
 8009442:	6819      	ldr	r1, [r3, #0]
 8009444:	6808      	ldr	r0, [r1, #0]
 8009446:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800944a:	f380 8809 	msr	PSP, r0
 800944e:	f3bf 8f6f 	isb	sy
 8009452:	f04f 0000 	mov.w	r0, #0
 8009456:	f380 8811 	msr	BASEPRI, r0
 800945a:	4770      	bx	lr
 800945c:	f3af 8000 	nop.w

08009460 <pxCurrentTCBConst2>:
 8009460:	20001e48 	.word	0x20001e48
=======
 8008700:	4b07      	ldr	r3, [pc, #28]	@ (8008720 <pxCurrentTCBConst2>)
 8008702:	6819      	ldr	r1, [r3, #0]
 8008704:	6808      	ldr	r0, [r1, #0]
 8008706:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800870a:	f380 8809 	msr	PSP, r0
 800870e:	f3bf 8f6f 	isb	sy
 8008712:	f04f 0000 	mov.w	r0, #0
 8008716:	f380 8811 	msr	BASEPRI, r0
 800871a:	4770      	bx	lr
 800871c:	f3af 8000 	nop.w

08008720 <pxCurrentTCBConst2>:
 8008720:	20001e24 	.word	0x20001e24
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
<<<<<<< HEAD
 8009464:	bf00      	nop
 8009466:	bf00      	nop

08009468 <prvPortStartFirstTask>:
=======
 8008724:	bf00      	nop
 8008726:	bf00      	nop

08008728 <prvPortStartFirstTask>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
<<<<<<< HEAD
 8009468:	4808      	ldr	r0, [pc, #32]	@ (800948c <prvPortStartFirstTask+0x24>)
 800946a:	6800      	ldr	r0, [r0, #0]
 800946c:	6800      	ldr	r0, [r0, #0]
 800946e:	f380 8808 	msr	MSP, r0
 8009472:	f04f 0000 	mov.w	r0, #0
 8009476:	f380 8814 	msr	CONTROL, r0
 800947a:	b662      	cpsie	i
 800947c:	b661      	cpsie	f
 800947e:	f3bf 8f4f 	dsb	sy
 8009482:	f3bf 8f6f 	isb	sy
 8009486:	df00      	svc	0
 8009488:	bf00      	nop
=======
 8008728:	4808      	ldr	r0, [pc, #32]	@ (800874c <prvPortStartFirstTask+0x24>)
 800872a:	6800      	ldr	r0, [r0, #0]
 800872c:	6800      	ldr	r0, [r0, #0]
 800872e:	f380 8808 	msr	MSP, r0
 8008732:	f04f 0000 	mov.w	r0, #0
 8008736:	f380 8814 	msr	CONTROL, r0
 800873a:	b662      	cpsie	i
 800873c:	b661      	cpsie	f
 800873e:	f3bf 8f4f 	dsb	sy
 8008742:	f3bf 8f6f 	isb	sy
 8008746:	df00      	svc	0
 8008748:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
<<<<<<< HEAD
 800948a:	bf00      	nop
 800948c:	e000ed08 	.word	0xe000ed08

08009490 <xPortStartScheduler>:
=======
 800874a:	bf00      	nop
 800874c:	e000ed08 	.word	0xe000ed08

08008750 <xPortStartScheduler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
<<<<<<< HEAD
 8009490:	b580      	push	{r7, lr}
 8009492:	b084      	sub	sp, #16
 8009494:	af00      	add	r7, sp, #0
=======
 8008750:	b580      	push	{r7, lr}
 8008752:	b084      	sub	sp, #16
 8008754:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
<<<<<<< HEAD
 8009496:	4b37      	ldr	r3, [pc, #220]	@ (8009574 <xPortStartScheduler+0xe4>)
 8009498:	60fb      	str	r3, [r7, #12]
=======
 8008756:	4b37      	ldr	r3, [pc, #220]	@ (8008834 <xPortStartScheduler+0xe4>)
 8008758:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
<<<<<<< HEAD
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	781b      	ldrb	r3, [r3, #0]
 800949e:	b2db      	uxtb	r3, r3
 80094a0:	607b      	str	r3, [r7, #4]
=======
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	b2db      	uxtb	r3, r3
 8008760:	607b      	str	r3, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
<<<<<<< HEAD
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	22ff      	movs	r2, #255	@ 0xff
 80094a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	781b      	ldrb	r3, [r3, #0]
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80094b0:	78fb      	ldrb	r3, [r7, #3]
 80094b2:	b2db      	uxtb	r3, r3
 80094b4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80094b8:	b2da      	uxtb	r2, r3
 80094ba:	4b2f      	ldr	r3, [pc, #188]	@ (8009578 <xPortStartScheduler+0xe8>)
 80094bc:	701a      	strb	r2, [r3, #0]
=======
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	22ff      	movs	r2, #255	@ 0xff
 8008766:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	b2db      	uxtb	r3, r3
 800876e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008770:	78fb      	ldrb	r3, [r7, #3]
 8008772:	b2db      	uxtb	r3, r3
 8008774:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008778:	b2da      	uxtb	r2, r3
 800877a:	4b2f      	ldr	r3, [pc, #188]	@ (8008838 <xPortStartScheduler+0xe8>)
 800877c:	701a      	strb	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
<<<<<<< HEAD
 80094be:	4b2f      	ldr	r3, [pc, #188]	@ (800957c <xPortStartScheduler+0xec>)
 80094c0:	2207      	movs	r2, #7
 80094c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80094c4:	e009      	b.n	80094da <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80094c6:	4b2d      	ldr	r3, [pc, #180]	@ (800957c <xPortStartScheduler+0xec>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	3b01      	subs	r3, #1
 80094cc:	4a2b      	ldr	r2, [pc, #172]	@ (800957c <xPortStartScheduler+0xec>)
 80094ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80094d0:	78fb      	ldrb	r3, [r7, #3]
 80094d2:	b2db      	uxtb	r3, r3
 80094d4:	005b      	lsls	r3, r3, #1
 80094d6:	b2db      	uxtb	r3, r3
 80094d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80094da:	78fb      	ldrb	r3, [r7, #3]
 80094dc:	b2db      	uxtb	r3, r3
 80094de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094e2:	2b80      	cmp	r3, #128	@ 0x80
 80094e4:	d0ef      	beq.n	80094c6 <xPortStartScheduler+0x36>
=======
 800877e:	4b2f      	ldr	r3, [pc, #188]	@ (800883c <xPortStartScheduler+0xec>)
 8008780:	2207      	movs	r2, #7
 8008782:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008784:	e009      	b.n	800879a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008786:	4b2d      	ldr	r3, [pc, #180]	@ (800883c <xPortStartScheduler+0xec>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	3b01      	subs	r3, #1
 800878c:	4a2b      	ldr	r2, [pc, #172]	@ (800883c <xPortStartScheduler+0xec>)
 800878e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008790:	78fb      	ldrb	r3, [r7, #3]
 8008792:	b2db      	uxtb	r3, r3
 8008794:	005b      	lsls	r3, r3, #1
 8008796:	b2db      	uxtb	r3, r3
 8008798:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800879a:	78fb      	ldrb	r3, [r7, #3]
 800879c:	b2db      	uxtb	r3, r3
 800879e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087a2:	2b80      	cmp	r3, #128	@ 0x80
 80087a4:	d0ef      	beq.n	8008786 <xPortStartScheduler+0x36>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
<<<<<<< HEAD
 80094e6:	4b25      	ldr	r3, [pc, #148]	@ (800957c <xPortStartScheduler+0xec>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f1c3 0307 	rsb	r3, r3, #7
 80094ee:	2b04      	cmp	r3, #4
 80094f0:	d00d      	beq.n	800950e <xPortStartScheduler+0x7e>
	__asm volatile
 80094f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f6:	b672      	cpsid	i
 80094f8:	f383 8811 	msr	BASEPRI, r3
 80094fc:	f3bf 8f6f 	isb	sy
 8009500:	f3bf 8f4f 	dsb	sy
 8009504:	b662      	cpsie	i
 8009506:	60bb      	str	r3, [r7, #8]
}
 8009508:	bf00      	nop
 800950a:	bf00      	nop
 800950c:	e7fd      	b.n	800950a <xPortStartScheduler+0x7a>
=======
 80087a6:	4b25      	ldr	r3, [pc, #148]	@ (800883c <xPortStartScheduler+0xec>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f1c3 0307 	rsb	r3, r3, #7
 80087ae:	2b04      	cmp	r3, #4
 80087b0:	d00d      	beq.n	80087ce <xPortStartScheduler+0x7e>
	__asm volatile
 80087b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b6:	b672      	cpsid	i
 80087b8:	f383 8811 	msr	BASEPRI, r3
 80087bc:	f3bf 8f6f 	isb	sy
 80087c0:	f3bf 8f4f 	dsb	sy
 80087c4:	b662      	cpsie	i
 80087c6:	60bb      	str	r3, [r7, #8]
}
 80087c8:	bf00      	nop
 80087ca:	bf00      	nop
 80087cc:	e7fd      	b.n	80087ca <xPortStartScheduler+0x7a>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
<<<<<<< HEAD
 800950e:	4b1b      	ldr	r3, [pc, #108]	@ (800957c <xPortStartScheduler+0xec>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	021b      	lsls	r3, r3, #8
 8009514:	4a19      	ldr	r2, [pc, #100]	@ (800957c <xPortStartScheduler+0xec>)
 8009516:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009518:	4b18      	ldr	r3, [pc, #96]	@ (800957c <xPortStartScheduler+0xec>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009520:	4a16      	ldr	r2, [pc, #88]	@ (800957c <xPortStartScheduler+0xec>)
 8009522:	6013      	str	r3, [r2, #0]
=======
 80087ce:	4b1b      	ldr	r3, [pc, #108]	@ (800883c <xPortStartScheduler+0xec>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	021b      	lsls	r3, r3, #8
 80087d4:	4a19      	ldr	r2, [pc, #100]	@ (800883c <xPortStartScheduler+0xec>)
 80087d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80087d8:	4b18      	ldr	r3, [pc, #96]	@ (800883c <xPortStartScheduler+0xec>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80087e0:	4a16      	ldr	r2, [pc, #88]	@ (800883c <xPortStartScheduler+0xec>)
 80087e2:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
<<<<<<< HEAD
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	b2da      	uxtb	r2, r3
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	701a      	strb	r2, [r3, #0]
=======
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	b2da      	uxtb	r2, r3
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	701a      	strb	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
<<<<<<< HEAD
 800952c:	4b14      	ldr	r3, [pc, #80]	@ (8009580 <xPortStartScheduler+0xf0>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4a13      	ldr	r2, [pc, #76]	@ (8009580 <xPortStartScheduler+0xf0>)
 8009532:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009536:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009538:	4b11      	ldr	r3, [pc, #68]	@ (8009580 <xPortStartScheduler+0xf0>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a10      	ldr	r2, [pc, #64]	@ (8009580 <xPortStartScheduler+0xf0>)
 800953e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009542:	6013      	str	r3, [r2, #0]
=======
 80087ec:	4b14      	ldr	r3, [pc, #80]	@ (8008840 <xPortStartScheduler+0xf0>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a13      	ldr	r2, [pc, #76]	@ (8008840 <xPortStartScheduler+0xf0>)
 80087f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80087f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80087f8:	4b11      	ldr	r3, [pc, #68]	@ (8008840 <xPortStartScheduler+0xf0>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a10      	ldr	r2, [pc, #64]	@ (8008840 <xPortStartScheduler+0xf0>)
 80087fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008802:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
<<<<<<< HEAD
 8009544:	f000 f8dc 	bl	8009700 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009548:	4b0e      	ldr	r3, [pc, #56]	@ (8009584 <xPortStartScheduler+0xf4>)
 800954a:	2200      	movs	r2, #0
 800954c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800954e:	f000 f8fb 	bl	8009748 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009552:	4b0d      	ldr	r3, [pc, #52]	@ (8009588 <xPortStartScheduler+0xf8>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a0c      	ldr	r2, [pc, #48]	@ (8009588 <xPortStartScheduler+0xf8>)
 8009558:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800955c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800955e:	f7ff ff83 	bl	8009468 <prvPortStartFirstTask>
=======
 8008804:	f000 f8dc 	bl	80089c0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008808:	4b0e      	ldr	r3, [pc, #56]	@ (8008844 <xPortStartScheduler+0xf4>)
 800880a:	2200      	movs	r2, #0
 800880c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800880e:	f000 f8fb 	bl	8008a08 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008812:	4b0d      	ldr	r3, [pc, #52]	@ (8008848 <xPortStartScheduler+0xf8>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4a0c      	ldr	r2, [pc, #48]	@ (8008848 <xPortStartScheduler+0xf8>)
 8008818:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800881c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800881e:	f7ff ff83 	bl	8008728 <prvPortStartFirstTask>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
<<<<<<< HEAD
 8009562:	f7ff fa75 	bl	8008a50 <vTaskSwitchContext>
	prvTaskExitError();
 8009566:	f7ff ff39 	bl	80093dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800956a:	2300      	movs	r3, #0
}
 800956c:	4618      	mov	r0, r3
 800956e:	3710      	adds	r7, #16
 8009570:	46bd      	mov	sp, r7
 8009572:	bd80      	pop	{r7, pc}
 8009574:	e000e400 	.word	0xe000e400
 8009578:	20001f74 	.word	0x20001f74
 800957c:	20001f78 	.word	0x20001f78
 8009580:	e000ed20 	.word	0xe000ed20
 8009584:	20000058 	.word	0x20000058
 8009588:	e000ef34 	.word	0xe000ef34

0800958c <vPortEnterCritical>:
=======
 8008822:	f7ff fa75 	bl	8007d10 <vTaskSwitchContext>
	prvTaskExitError();
 8008826:	f7ff ff39 	bl	800869c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800882a:	2300      	movs	r3, #0
}
 800882c:	4618      	mov	r0, r3
 800882e:	3710      	adds	r7, #16
 8008830:	46bd      	mov	sp, r7
 8008832:	bd80      	pop	{r7, pc}
 8008834:	e000e400 	.word	0xe000e400
 8008838:	20001f50 	.word	0x20001f50
 800883c:	20001f54 	.word	0x20001f54
 8008840:	e000ed20 	.word	0xe000ed20
 8008844:	20000058 	.word	0x20000058
 8008848:	e000ef34 	.word	0xe000ef34

0800884c <vPortEnterCritical>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
<<<<<<< HEAD
 800958c:	b480      	push	{r7}
 800958e:	b083      	sub	sp, #12
 8009590:	af00      	add	r7, sp, #0
	__asm volatile
 8009592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009596:	b672      	cpsid	i
 8009598:	f383 8811 	msr	BASEPRI, r3
 800959c:	f3bf 8f6f 	isb	sy
 80095a0:	f3bf 8f4f 	dsb	sy
 80095a4:	b662      	cpsie	i
 80095a6:	607b      	str	r3, [r7, #4]
}
 80095a8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80095aa:	4b11      	ldr	r3, [pc, #68]	@ (80095f0 <vPortEnterCritical+0x64>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	3301      	adds	r3, #1
 80095b0:	4a0f      	ldr	r2, [pc, #60]	@ (80095f0 <vPortEnterCritical+0x64>)
 80095b2:	6013      	str	r3, [r2, #0]
=======
 800884c:	b480      	push	{r7}
 800884e:	b083      	sub	sp, #12
 8008850:	af00      	add	r7, sp, #0
	__asm volatile
 8008852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008856:	b672      	cpsid	i
 8008858:	f383 8811 	msr	BASEPRI, r3
 800885c:	f3bf 8f6f 	isb	sy
 8008860:	f3bf 8f4f 	dsb	sy
 8008864:	b662      	cpsie	i
 8008866:	607b      	str	r3, [r7, #4]
}
 8008868:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800886a:	4b11      	ldr	r3, [pc, #68]	@ (80088b0 <vPortEnterCritical+0x64>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	3301      	adds	r3, #1
 8008870:	4a0f      	ldr	r2, [pc, #60]	@ (80088b0 <vPortEnterCritical+0x64>)
 8008872:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
<<<<<<< HEAD
 80095b4:	4b0e      	ldr	r3, [pc, #56]	@ (80095f0 <vPortEnterCritical+0x64>)
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	2b01      	cmp	r3, #1
 80095ba:	d112      	bne.n	80095e2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80095bc:	4b0d      	ldr	r3, [pc, #52]	@ (80095f4 <vPortEnterCritical+0x68>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	b2db      	uxtb	r3, r3
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d00d      	beq.n	80095e2 <vPortEnterCritical+0x56>
	__asm volatile
 80095c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ca:	b672      	cpsid	i
 80095cc:	f383 8811 	msr	BASEPRI, r3
 80095d0:	f3bf 8f6f 	isb	sy
 80095d4:	f3bf 8f4f 	dsb	sy
 80095d8:	b662      	cpsie	i
 80095da:	603b      	str	r3, [r7, #0]
}
 80095dc:	bf00      	nop
 80095de:	bf00      	nop
 80095e0:	e7fd      	b.n	80095de <vPortEnterCritical+0x52>
	}
}
 80095e2:	bf00      	nop
 80095e4:	370c      	adds	r7, #12
 80095e6:	46bd      	mov	sp, r7
 80095e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ec:	4770      	bx	lr
 80095ee:	bf00      	nop
 80095f0:	20000058 	.word	0x20000058
 80095f4:	e000ed04 	.word	0xe000ed04

080095f8 <vPortExitCritical>:
=======
 8008874:	4b0e      	ldr	r3, [pc, #56]	@ (80088b0 <vPortEnterCritical+0x64>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2b01      	cmp	r3, #1
 800887a:	d112      	bne.n	80088a2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800887c:	4b0d      	ldr	r3, [pc, #52]	@ (80088b4 <vPortEnterCritical+0x68>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	b2db      	uxtb	r3, r3
 8008882:	2b00      	cmp	r3, #0
 8008884:	d00d      	beq.n	80088a2 <vPortEnterCritical+0x56>
	__asm volatile
 8008886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800888a:	b672      	cpsid	i
 800888c:	f383 8811 	msr	BASEPRI, r3
 8008890:	f3bf 8f6f 	isb	sy
 8008894:	f3bf 8f4f 	dsb	sy
 8008898:	b662      	cpsie	i
 800889a:	603b      	str	r3, [r7, #0]
}
 800889c:	bf00      	nop
 800889e:	bf00      	nop
 80088a0:	e7fd      	b.n	800889e <vPortEnterCritical+0x52>
	}
}
 80088a2:	bf00      	nop
 80088a4:	370c      	adds	r7, #12
 80088a6:	46bd      	mov	sp, r7
 80088a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ac:	4770      	bx	lr
 80088ae:	bf00      	nop
 80088b0:	20000058 	.word	0x20000058
 80088b4:	e000ed04 	.word	0xe000ed04

080088b8 <vPortExitCritical>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
<<<<<<< HEAD
 80095f8:	b480      	push	{r7}
 80095fa:	b083      	sub	sp, #12
 80095fc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80095fe:	4b13      	ldr	r3, [pc, #76]	@ (800964c <vPortExitCritical+0x54>)
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d10d      	bne.n	8009622 <vPortExitCritical+0x2a>
	__asm volatile
 8009606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800960a:	b672      	cpsid	i
 800960c:	f383 8811 	msr	BASEPRI, r3
 8009610:	f3bf 8f6f 	isb	sy
 8009614:	f3bf 8f4f 	dsb	sy
 8009618:	b662      	cpsie	i
 800961a:	607b      	str	r3, [r7, #4]
}
 800961c:	bf00      	nop
 800961e:	bf00      	nop
 8009620:	e7fd      	b.n	800961e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8009622:	4b0a      	ldr	r3, [pc, #40]	@ (800964c <vPortExitCritical+0x54>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	3b01      	subs	r3, #1
 8009628:	4a08      	ldr	r2, [pc, #32]	@ (800964c <vPortExitCritical+0x54>)
 800962a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800962c:	4b07      	ldr	r3, [pc, #28]	@ (800964c <vPortExitCritical+0x54>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d105      	bne.n	8009640 <vPortExitCritical+0x48>
 8009634:	2300      	movs	r3, #0
 8009636:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	f383 8811 	msr	BASEPRI, r3
}
 800963e:	bf00      	nop
=======
 80088b8:	b480      	push	{r7}
 80088ba:	b083      	sub	sp, #12
 80088bc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80088be:	4b13      	ldr	r3, [pc, #76]	@ (800890c <vPortExitCritical+0x54>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d10d      	bne.n	80088e2 <vPortExitCritical+0x2a>
	__asm volatile
 80088c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ca:	b672      	cpsid	i
 80088cc:	f383 8811 	msr	BASEPRI, r3
 80088d0:	f3bf 8f6f 	isb	sy
 80088d4:	f3bf 8f4f 	dsb	sy
 80088d8:	b662      	cpsie	i
 80088da:	607b      	str	r3, [r7, #4]
}
 80088dc:	bf00      	nop
 80088de:	bf00      	nop
 80088e0:	e7fd      	b.n	80088de <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80088e2:	4b0a      	ldr	r3, [pc, #40]	@ (800890c <vPortExitCritical+0x54>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	3b01      	subs	r3, #1
 80088e8:	4a08      	ldr	r2, [pc, #32]	@ (800890c <vPortExitCritical+0x54>)
 80088ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80088ec:	4b07      	ldr	r3, [pc, #28]	@ (800890c <vPortExitCritical+0x54>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d105      	bne.n	8008900 <vPortExitCritical+0x48>
 80088f4:	2300      	movs	r3, #0
 80088f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	f383 8811 	msr	BASEPRI, r3
}
 80088fe:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	{
		portENABLE_INTERRUPTS();
	}
}
<<<<<<< HEAD
 8009640:	bf00      	nop
 8009642:	370c      	adds	r7, #12
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr
 800964c:	20000058 	.word	0x20000058

08009650 <PendSV_Handler>:
=======
 8008900:	bf00      	nop
 8008902:	370c      	adds	r7, #12
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr
 800890c:	20000058 	.word	0x20000058

08008910 <PendSV_Handler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
<<<<<<< HEAD
 8009650:	f3ef 8009 	mrs	r0, PSP
 8009654:	f3bf 8f6f 	isb	sy
 8009658:	4b15      	ldr	r3, [pc, #84]	@ (80096b0 <pxCurrentTCBConst>)
 800965a:	681a      	ldr	r2, [r3, #0]
 800965c:	f01e 0f10 	tst.w	lr, #16
 8009660:	bf08      	it	eq
 8009662:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009666:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800966a:	6010      	str	r0, [r2, #0]
 800966c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009670:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009674:	b672      	cpsid	i
 8009676:	f380 8811 	msr	BASEPRI, r0
 800967a:	f3bf 8f4f 	dsb	sy
 800967e:	f3bf 8f6f 	isb	sy
 8009682:	b662      	cpsie	i
 8009684:	f7ff f9e4 	bl	8008a50 <vTaskSwitchContext>
 8009688:	f04f 0000 	mov.w	r0, #0
 800968c:	f380 8811 	msr	BASEPRI, r0
 8009690:	bc09      	pop	{r0, r3}
 8009692:	6819      	ldr	r1, [r3, #0]
 8009694:	6808      	ldr	r0, [r1, #0]
 8009696:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800969a:	f01e 0f10 	tst.w	lr, #16
 800969e:	bf08      	it	eq
 80096a0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80096a4:	f380 8809 	msr	PSP, r0
 80096a8:	f3bf 8f6f 	isb	sy
 80096ac:	4770      	bx	lr
 80096ae:	bf00      	nop

080096b0 <pxCurrentTCBConst>:
 80096b0:	20001e48 	.word	0x20001e48
=======
 8008910:	f3ef 8009 	mrs	r0, PSP
 8008914:	f3bf 8f6f 	isb	sy
 8008918:	4b15      	ldr	r3, [pc, #84]	@ (8008970 <pxCurrentTCBConst>)
 800891a:	681a      	ldr	r2, [r3, #0]
 800891c:	f01e 0f10 	tst.w	lr, #16
 8008920:	bf08      	it	eq
 8008922:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008926:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800892a:	6010      	str	r0, [r2, #0]
 800892c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008930:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008934:	b672      	cpsid	i
 8008936:	f380 8811 	msr	BASEPRI, r0
 800893a:	f3bf 8f4f 	dsb	sy
 800893e:	f3bf 8f6f 	isb	sy
 8008942:	b662      	cpsie	i
 8008944:	f7ff f9e4 	bl	8007d10 <vTaskSwitchContext>
 8008948:	f04f 0000 	mov.w	r0, #0
 800894c:	f380 8811 	msr	BASEPRI, r0
 8008950:	bc09      	pop	{r0, r3}
 8008952:	6819      	ldr	r1, [r3, #0]
 8008954:	6808      	ldr	r0, [r1, #0]
 8008956:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800895a:	f01e 0f10 	tst.w	lr, #16
 800895e:	bf08      	it	eq
 8008960:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008964:	f380 8809 	msr	PSP, r0
 8008968:	f3bf 8f6f 	isb	sy
 800896c:	4770      	bx	lr
 800896e:	bf00      	nop

08008970 <pxCurrentTCBConst>:
 8008970:	20001e24 	.word	0x20001e24
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
<<<<<<< HEAD
 80096b4:	bf00      	nop
 80096b6:	bf00      	nop

080096b8 <SysTick_Handler>:
=======
 8008974:	bf00      	nop
 8008976:	bf00      	nop

08008978 <SysTick_Handler>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
<<<<<<< HEAD
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b082      	sub	sp, #8
 80096bc:	af00      	add	r7, sp, #0
	__asm volatile
 80096be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c2:	b672      	cpsid	i
 80096c4:	f383 8811 	msr	BASEPRI, r3
 80096c8:	f3bf 8f6f 	isb	sy
 80096cc:	f3bf 8f4f 	dsb	sy
 80096d0:	b662      	cpsie	i
 80096d2:	607b      	str	r3, [r7, #4]
}
 80096d4:	bf00      	nop
=======
 8008978:	b580      	push	{r7, lr}
 800897a:	b082      	sub	sp, #8
 800897c:	af00      	add	r7, sp, #0
	__asm volatile
 800897e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008982:	b672      	cpsid	i
 8008984:	f383 8811 	msr	BASEPRI, r3
 8008988:	f3bf 8f6f 	isb	sy
 800898c:	f3bf 8f4f 	dsb	sy
 8008990:	b662      	cpsie	i
 8008992:	607b      	str	r3, [r7, #4]
}
 8008994:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
<<<<<<< HEAD
 80096d6:	f7ff f8ff 	bl	80088d8 <xTaskIncrementTick>
 80096da:	4603      	mov	r3, r0
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d003      	beq.n	80096e8 <SysTick_Handler+0x30>
=======
 8008996:	f7ff f8ff 	bl	8007b98 <xTaskIncrementTick>
 800899a:	4603      	mov	r3, r0
 800899c:	2b00      	cmp	r3, #0
 800899e:	d003      	beq.n	80089a8 <SysTick_Handler+0x30>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
<<<<<<< HEAD
 80096e0:	4b06      	ldr	r3, [pc, #24]	@ (80096fc <SysTick_Handler+0x44>)
 80096e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096e6:	601a      	str	r2, [r3, #0]
 80096e8:	2300      	movs	r3, #0
 80096ea:	603b      	str	r3, [r7, #0]
	__asm volatile
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	f383 8811 	msr	BASEPRI, r3
}
 80096f2:	bf00      	nop
=======
 80089a0:	4b06      	ldr	r3, [pc, #24]	@ (80089bc <SysTick_Handler+0x44>)
 80089a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089a6:	601a      	str	r2, [r3, #0]
 80089a8:	2300      	movs	r3, #0
 80089aa:	603b      	str	r3, [r7, #0]
	__asm volatile
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	f383 8811 	msr	BASEPRI, r3
}
 80089b2:	bf00      	nop
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
	}
	portENABLE_INTERRUPTS();
}
<<<<<<< HEAD
 80096f4:	bf00      	nop
 80096f6:	3708      	adds	r7, #8
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bd80      	pop	{r7, pc}
 80096fc:	e000ed04 	.word	0xe000ed04

08009700 <vPortSetupTimerInterrupt>:
=======
 80089b4:	bf00      	nop
 80089b6:	3708      	adds	r7, #8
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}
 80089bc:	e000ed04 	.word	0xe000ed04

080089c0 <vPortSetupTimerInterrupt>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
<<<<<<< HEAD
 8009700:	b480      	push	{r7}
 8009702:	af00      	add	r7, sp, #0
=======
 80089c0:	b480      	push	{r7}
 80089c2:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
<<<<<<< HEAD
 8009704:	4b0b      	ldr	r3, [pc, #44]	@ (8009734 <vPortSetupTimerInterrupt+0x34>)
 8009706:	2200      	movs	r2, #0
 8009708:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800970a:	4b0b      	ldr	r3, [pc, #44]	@ (8009738 <vPortSetupTimerInterrupt+0x38>)
 800970c:	2200      	movs	r2, #0
 800970e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009710:	4b0a      	ldr	r3, [pc, #40]	@ (800973c <vPortSetupTimerInterrupt+0x3c>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a0a      	ldr	r2, [pc, #40]	@ (8009740 <vPortSetupTimerInterrupt+0x40>)
 8009716:	fba2 2303 	umull	r2, r3, r2, r3
 800971a:	099b      	lsrs	r3, r3, #6
 800971c:	4a09      	ldr	r2, [pc, #36]	@ (8009744 <vPortSetupTimerInterrupt+0x44>)
 800971e:	3b01      	subs	r3, #1
 8009720:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009722:	4b04      	ldr	r3, [pc, #16]	@ (8009734 <vPortSetupTimerInterrupt+0x34>)
 8009724:	2207      	movs	r2, #7
 8009726:	601a      	str	r2, [r3, #0]
}
 8009728:	bf00      	nop
 800972a:	46bd      	mov	sp, r7
 800972c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009730:	4770      	bx	lr
 8009732:	bf00      	nop
 8009734:	e000e010 	.word	0xe000e010
 8009738:	e000e018 	.word	0xe000e018
 800973c:	20000038 	.word	0x20000038
 8009740:	10624dd3 	.word	0x10624dd3
 8009744:	e000e014 	.word	0xe000e014

08009748 <vPortEnableVFP>:
=======
 80089c4:	4b0b      	ldr	r3, [pc, #44]	@ (80089f4 <vPortSetupTimerInterrupt+0x34>)
 80089c6:	2200      	movs	r2, #0
 80089c8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80089ca:	4b0b      	ldr	r3, [pc, #44]	@ (80089f8 <vPortSetupTimerInterrupt+0x38>)
 80089cc:	2200      	movs	r2, #0
 80089ce:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80089d0:	4b0a      	ldr	r3, [pc, #40]	@ (80089fc <vPortSetupTimerInterrupt+0x3c>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4a0a      	ldr	r2, [pc, #40]	@ (8008a00 <vPortSetupTimerInterrupt+0x40>)
 80089d6:	fba2 2303 	umull	r2, r3, r2, r3
 80089da:	099b      	lsrs	r3, r3, #6
 80089dc:	4a09      	ldr	r2, [pc, #36]	@ (8008a04 <vPortSetupTimerInterrupt+0x44>)
 80089de:	3b01      	subs	r3, #1
 80089e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80089e2:	4b04      	ldr	r3, [pc, #16]	@ (80089f4 <vPortSetupTimerInterrupt+0x34>)
 80089e4:	2207      	movs	r2, #7
 80089e6:	601a      	str	r2, [r3, #0]
}
 80089e8:	bf00      	nop
 80089ea:	46bd      	mov	sp, r7
 80089ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f0:	4770      	bx	lr
 80089f2:	bf00      	nop
 80089f4:	e000e010 	.word	0xe000e010
 80089f8:	e000e018 	.word	0xe000e018
 80089fc:	20000038 	.word	0x20000038
 8008a00:	10624dd3 	.word	0x10624dd3
 8008a04:	e000e014 	.word	0xe000e014

08008a08 <vPortEnableVFP>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
<<<<<<< HEAD
 8009748:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009758 <vPortEnableVFP+0x10>
 800974c:	6801      	ldr	r1, [r0, #0]
 800974e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009752:	6001      	str	r1, [r0, #0]
 8009754:	4770      	bx	lr
=======
 8008a08:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008a18 <vPortEnableVFP+0x10>
 8008a0c:	6801      	ldr	r1, [r0, #0]
 8008a0e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008a12:	6001      	str	r1, [r0, #0]
 8008a14:	4770      	bx	lr
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
<<<<<<< HEAD
 8009756:	bf00      	nop
 8009758:	e000ed88 	.word	0xe000ed88

0800975c <vPortValidateInterruptPriority>:
=======
 8008a16:	bf00      	nop
 8008a18:	e000ed88 	.word	0xe000ed88

08008a1c <vPortValidateInterruptPriority>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
<<<<<<< HEAD
 800975c:	b480      	push	{r7}
 800975e:	b085      	sub	sp, #20
 8009760:	af00      	add	r7, sp, #0
=======
 8008a1c:	b480      	push	{r7}
 8008a1e:	b085      	sub	sp, #20
 8008a20:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
<<<<<<< HEAD
 8009762:	f3ef 8305 	mrs	r3, IPSR
 8009766:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	2b0f      	cmp	r3, #15
 800976c:	d917      	bls.n	800979e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800976e:	4a1a      	ldr	r2, [pc, #104]	@ (80097d8 <vPortValidateInterruptPriority+0x7c>)
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	4413      	add	r3, r2
 8009774:	781b      	ldrb	r3, [r3, #0]
 8009776:	72fb      	strb	r3, [r7, #11]
=======
 8008a22:	f3ef 8305 	mrs	r3, IPSR
 8008a26:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	2b0f      	cmp	r3, #15
 8008a2c:	d917      	bls.n	8008a5e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008a2e:	4a1a      	ldr	r2, [pc, #104]	@ (8008a98 <vPortValidateInterruptPriority+0x7c>)
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	4413      	add	r3, r2
 8008a34:	781b      	ldrb	r3, [r3, #0]
 8008a36:	72fb      	strb	r3, [r7, #11]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
<<<<<<< HEAD
 8009778:	4b18      	ldr	r3, [pc, #96]	@ (80097dc <vPortValidateInterruptPriority+0x80>)
 800977a:	781b      	ldrb	r3, [r3, #0]
 800977c:	7afa      	ldrb	r2, [r7, #11]
 800977e:	429a      	cmp	r2, r3
 8009780:	d20d      	bcs.n	800979e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8009782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009786:	b672      	cpsid	i
 8009788:	f383 8811 	msr	BASEPRI, r3
 800978c:	f3bf 8f6f 	isb	sy
 8009790:	f3bf 8f4f 	dsb	sy
 8009794:	b662      	cpsie	i
 8009796:	607b      	str	r3, [r7, #4]
}
 8009798:	bf00      	nop
 800979a:	bf00      	nop
 800979c:	e7fd      	b.n	800979a <vPortValidateInterruptPriority+0x3e>
=======
 8008a38:	4b18      	ldr	r3, [pc, #96]	@ (8008a9c <vPortValidateInterruptPriority+0x80>)
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	7afa      	ldrb	r2, [r7, #11]
 8008a3e:	429a      	cmp	r2, r3
 8008a40:	d20d      	bcs.n	8008a5e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8008a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a46:	b672      	cpsid	i
 8008a48:	f383 8811 	msr	BASEPRI, r3
 8008a4c:	f3bf 8f6f 	isb	sy
 8008a50:	f3bf 8f4f 	dsb	sy
 8008a54:	b662      	cpsie	i
 8008a56:	607b      	str	r3, [r7, #4]
}
 8008a58:	bf00      	nop
 8008a5a:	bf00      	nop
 8008a5c:	e7fd      	b.n	8008a5a <vPortValidateInterruptPriority+0x3e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
<<<<<<< HEAD
 800979e:	4b10      	ldr	r3, [pc, #64]	@ (80097e0 <vPortValidateInterruptPriority+0x84>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80097a6:	4b0f      	ldr	r3, [pc, #60]	@ (80097e4 <vPortValidateInterruptPriority+0x88>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	429a      	cmp	r2, r3
 80097ac:	d90d      	bls.n	80097ca <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80097ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b2:	b672      	cpsid	i
 80097b4:	f383 8811 	msr	BASEPRI, r3
 80097b8:	f3bf 8f6f 	isb	sy
 80097bc:	f3bf 8f4f 	dsb	sy
 80097c0:	b662      	cpsie	i
 80097c2:	603b      	str	r3, [r7, #0]
}
 80097c4:	bf00      	nop
 80097c6:	bf00      	nop
 80097c8:	e7fd      	b.n	80097c6 <vPortValidateInterruptPriority+0x6a>
	}
 80097ca:	bf00      	nop
 80097cc:	3714      	adds	r7, #20
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr
 80097d6:	bf00      	nop
 80097d8:	e000e3f0 	.word	0xe000e3f0
 80097dc:	20001f74 	.word	0x20001f74
 80097e0:	e000ed0c 	.word	0xe000ed0c
 80097e4:	20001f78 	.word	0x20001f78

080097e8 <pvPortMalloc>:
=======
 8008a5e:	4b10      	ldr	r3, [pc, #64]	@ (8008aa0 <vPortValidateInterruptPriority+0x84>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008a66:	4b0f      	ldr	r3, [pc, #60]	@ (8008aa4 <vPortValidateInterruptPriority+0x88>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	429a      	cmp	r2, r3
 8008a6c:	d90d      	bls.n	8008a8a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8008a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a72:	b672      	cpsid	i
 8008a74:	f383 8811 	msr	BASEPRI, r3
 8008a78:	f3bf 8f6f 	isb	sy
 8008a7c:	f3bf 8f4f 	dsb	sy
 8008a80:	b662      	cpsie	i
 8008a82:	603b      	str	r3, [r7, #0]
}
 8008a84:	bf00      	nop
 8008a86:	bf00      	nop
 8008a88:	e7fd      	b.n	8008a86 <vPortValidateInterruptPriority+0x6a>
	}
 8008a8a:	bf00      	nop
 8008a8c:	3714      	adds	r7, #20
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr
 8008a96:	bf00      	nop
 8008a98:	e000e3f0 	.word	0xe000e3f0
 8008a9c:	20001f50 	.word	0x20001f50
 8008aa0:	e000ed0c 	.word	0xe000ed0c
 8008aa4:	20001f54 	.word	0x20001f54

08008aa8 <pvPortMalloc>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
<<<<<<< HEAD
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b08a      	sub	sp, #40	@ 0x28
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80097f0:	2300      	movs	r3, #0
 80097f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80097f4:	f7fe ffc2 	bl	800877c <vTaskSuspendAll>
=======
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b08a      	sub	sp, #40	@ 0x28
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008ab4:	f7fe ffc2 	bl	8007a3c <vTaskSuspendAll>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
<<<<<<< HEAD
 80097f8:	4b5d      	ldr	r3, [pc, #372]	@ (8009970 <pvPortMalloc+0x188>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d101      	bne.n	8009804 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009800:	f000 f920 	bl	8009a44 <prvHeapInit>
=======
 8008ab8:	4b5d      	ldr	r3, [pc, #372]	@ (8008c30 <pvPortMalloc+0x188>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d101      	bne.n	8008ac4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008ac0:	f000 f920 	bl	8008d04 <prvHeapInit>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
<<<<<<< HEAD
 8009804:	4b5b      	ldr	r3, [pc, #364]	@ (8009974 <pvPortMalloc+0x18c>)
 8009806:	681a      	ldr	r2, [r3, #0]
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	4013      	ands	r3, r2
 800980c:	2b00      	cmp	r3, #0
 800980e:	f040 8094 	bne.w	800993a <pvPortMalloc+0x152>
=======
 8008ac4:	4b5b      	ldr	r3, [pc, #364]	@ (8008c34 <pvPortMalloc+0x18c>)
 8008ac6:	681a      	ldr	r2, [r3, #0]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	4013      	ands	r3, r2
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f040 8094 	bne.w	8008bfa <pvPortMalloc+0x152>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
<<<<<<< HEAD
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d020      	beq.n	800985a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8009818:	2208      	movs	r2, #8
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	4413      	add	r3, r2
 800981e:	607b      	str	r3, [r7, #4]
=======
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d020      	beq.n	8008b1a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8008ad8:	2208      	movs	r2, #8
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4413      	add	r3, r2
 8008ade:	607b      	str	r3, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
<<<<<<< HEAD
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f003 0307 	and.w	r3, r3, #7
 8009826:	2b00      	cmp	r3, #0
 8009828:	d017      	beq.n	800985a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f023 0307 	bic.w	r3, r3, #7
 8009830:	3308      	adds	r3, #8
 8009832:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f003 0307 	and.w	r3, r3, #7
 800983a:	2b00      	cmp	r3, #0
 800983c:	d00d      	beq.n	800985a <pvPortMalloc+0x72>
	__asm volatile
 800983e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009842:	b672      	cpsid	i
 8009844:	f383 8811 	msr	BASEPRI, r3
 8009848:	f3bf 8f6f 	isb	sy
 800984c:	f3bf 8f4f 	dsb	sy
 8009850:	b662      	cpsie	i
 8009852:	617b      	str	r3, [r7, #20]
}
 8009854:	bf00      	nop
 8009856:	bf00      	nop
 8009858:	e7fd      	b.n	8009856 <pvPortMalloc+0x6e>
=======
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f003 0307 	and.w	r3, r3, #7
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d017      	beq.n	8008b1a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f023 0307 	bic.w	r3, r3, #7
 8008af0:	3308      	adds	r3, #8
 8008af2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f003 0307 	and.w	r3, r3, #7
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d00d      	beq.n	8008b1a <pvPortMalloc+0x72>
	__asm volatile
 8008afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b02:	b672      	cpsid	i
 8008b04:	f383 8811 	msr	BASEPRI, r3
 8008b08:	f3bf 8f6f 	isb	sy
 8008b0c:	f3bf 8f4f 	dsb	sy
 8008b10:	b662      	cpsie	i
 8008b12:	617b      	str	r3, [r7, #20]
}
 8008b14:	bf00      	nop
 8008b16:	bf00      	nop
 8008b18:	e7fd      	b.n	8008b16 <pvPortMalloc+0x6e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
<<<<<<< HEAD
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d06c      	beq.n	800993a <pvPortMalloc+0x152>
 8009860:	4b45      	ldr	r3, [pc, #276]	@ (8009978 <pvPortMalloc+0x190>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	687a      	ldr	r2, [r7, #4]
 8009866:	429a      	cmp	r2, r3
 8009868:	d867      	bhi.n	800993a <pvPortMalloc+0x152>
=======
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d06c      	beq.n	8008bfa <pvPortMalloc+0x152>
 8008b20:	4b45      	ldr	r3, [pc, #276]	@ (8008c38 <pvPortMalloc+0x190>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	429a      	cmp	r2, r3
 8008b28:	d867      	bhi.n	8008bfa <pvPortMalloc+0x152>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
<<<<<<< HEAD
 800986a:	4b44      	ldr	r3, [pc, #272]	@ (800997c <pvPortMalloc+0x194>)
 800986c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800986e:	4b43      	ldr	r3, [pc, #268]	@ (800997c <pvPortMalloc+0x194>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009874:	e004      	b.n	8009880 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8009876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009878:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800987a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	687a      	ldr	r2, [r7, #4]
 8009886:	429a      	cmp	r2, r3
 8009888:	d903      	bls.n	8009892 <pvPortMalloc+0xaa>
 800988a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d1f1      	bne.n	8009876 <pvPortMalloc+0x8e>
=======
 8008b2a:	4b44      	ldr	r3, [pc, #272]	@ (8008c3c <pvPortMalloc+0x194>)
 8008b2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008b2e:	4b43      	ldr	r3, [pc, #268]	@ (8008c3c <pvPortMalloc+0x194>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b34:	e004      	b.n	8008b40 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8008b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b42:	685b      	ldr	r3, [r3, #4]
 8008b44:	687a      	ldr	r2, [r7, #4]
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d903      	bls.n	8008b52 <pvPortMalloc+0xaa>
 8008b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d1f1      	bne.n	8008b36 <pvPortMalloc+0x8e>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
<<<<<<< HEAD
 8009892:	4b37      	ldr	r3, [pc, #220]	@ (8009970 <pvPortMalloc+0x188>)
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009898:	429a      	cmp	r2, r3
 800989a:	d04e      	beq.n	800993a <pvPortMalloc+0x152>
=======
 8008b52:	4b37      	ldr	r3, [pc, #220]	@ (8008c30 <pvPortMalloc+0x188>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d04e      	beq.n	8008bfa <pvPortMalloc+0x152>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
<<<<<<< HEAD
 800989c:	6a3b      	ldr	r3, [r7, #32]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	2208      	movs	r2, #8
 80098a2:	4413      	add	r3, r2
 80098a4:	61fb      	str	r3, [r7, #28]
=======
 8008b5c:	6a3b      	ldr	r3, [r7, #32]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	2208      	movs	r2, #8
 8008b62:	4413      	add	r3, r2
 8008b64:	61fb      	str	r3, [r7, #28]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
<<<<<<< HEAD
 80098a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098a8:	681a      	ldr	r2, [r3, #0]
 80098aa:	6a3b      	ldr	r3, [r7, #32]
 80098ac:	601a      	str	r2, [r3, #0]
=======
 8008b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b68:	681a      	ldr	r2, [r3, #0]
 8008b6a:	6a3b      	ldr	r3, [r7, #32]
 8008b6c:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
<<<<<<< HEAD
 80098ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b0:	685a      	ldr	r2, [r3, #4]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	1ad2      	subs	r2, r2, r3
 80098b6:	2308      	movs	r3, #8
 80098b8:	005b      	lsls	r3, r3, #1
 80098ba:	429a      	cmp	r2, r3
 80098bc:	d922      	bls.n	8009904 <pvPortMalloc+0x11c>
=======
 8008b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b70:	685a      	ldr	r2, [r3, #4]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	1ad2      	subs	r2, r2, r3
 8008b76:	2308      	movs	r3, #8
 8008b78:	005b      	lsls	r3, r3, #1
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d922      	bls.n	8008bc4 <pvPortMalloc+0x11c>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
<<<<<<< HEAD
 80098be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	4413      	add	r3, r2
 80098c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80098c6:	69bb      	ldr	r3, [r7, #24]
 80098c8:	f003 0307 	and.w	r3, r3, #7
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d00d      	beq.n	80098ec <pvPortMalloc+0x104>
	__asm volatile
 80098d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098d4:	b672      	cpsid	i
 80098d6:	f383 8811 	msr	BASEPRI, r3
 80098da:	f3bf 8f6f 	isb	sy
 80098de:	f3bf 8f4f 	dsb	sy
 80098e2:	b662      	cpsie	i
 80098e4:	613b      	str	r3, [r7, #16]
}
 80098e6:	bf00      	nop
 80098e8:	bf00      	nop
 80098ea:	e7fd      	b.n	80098e8 <pvPortMalloc+0x100>
=======
 8008b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	4413      	add	r3, r2
 8008b84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b86:	69bb      	ldr	r3, [r7, #24]
 8008b88:	f003 0307 	and.w	r3, r3, #7
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00d      	beq.n	8008bac <pvPortMalloc+0x104>
	__asm volatile
 8008b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b94:	b672      	cpsid	i
 8008b96:	f383 8811 	msr	BASEPRI, r3
 8008b9a:	f3bf 8f6f 	isb	sy
 8008b9e:	f3bf 8f4f 	dsb	sy
 8008ba2:	b662      	cpsie	i
 8008ba4:	613b      	str	r3, [r7, #16]
}
 8008ba6:	bf00      	nop
 8008ba8:	bf00      	nop
 8008baa:	e7fd      	b.n	8008ba8 <pvPortMalloc+0x100>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
<<<<<<< HEAD
 80098ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ee:	685a      	ldr	r2, [r3, #4]
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	1ad2      	subs	r2, r2, r3
 80098f4:	69bb      	ldr	r3, [r7, #24]
 80098f6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80098f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098fa:	687a      	ldr	r2, [r7, #4]
 80098fc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80098fe:	69b8      	ldr	r0, [r7, #24]
 8009900:	f000 f902 	bl	8009b08 <prvInsertBlockIntoFreeList>
=======
 8008bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bae:	685a      	ldr	r2, [r3, #4]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	1ad2      	subs	r2, r2, r3
 8008bb4:	69bb      	ldr	r3, [r7, #24]
 8008bb6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bba:	687a      	ldr	r2, [r7, #4]
 8008bbc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008bbe:	69b8      	ldr	r0, [r7, #24]
 8008bc0:	f000 f902 	bl	8008dc8 <prvInsertBlockIntoFreeList>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
<<<<<<< HEAD
 8009904:	4b1c      	ldr	r3, [pc, #112]	@ (8009978 <pvPortMalloc+0x190>)
 8009906:	681a      	ldr	r2, [r3, #0]
 8009908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	1ad3      	subs	r3, r2, r3
 800990e:	4a1a      	ldr	r2, [pc, #104]	@ (8009978 <pvPortMalloc+0x190>)
 8009910:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009912:	4b19      	ldr	r3, [pc, #100]	@ (8009978 <pvPortMalloc+0x190>)
 8009914:	681a      	ldr	r2, [r3, #0]
 8009916:	4b1a      	ldr	r3, [pc, #104]	@ (8009980 <pvPortMalloc+0x198>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	429a      	cmp	r2, r3
 800991c:	d203      	bcs.n	8009926 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800991e:	4b16      	ldr	r3, [pc, #88]	@ (8009978 <pvPortMalloc+0x190>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4a17      	ldr	r2, [pc, #92]	@ (8009980 <pvPortMalloc+0x198>)
 8009924:	6013      	str	r3, [r2, #0]
=======
 8008bc4:	4b1c      	ldr	r3, [pc, #112]	@ (8008c38 <pvPortMalloc+0x190>)
 8008bc6:	681a      	ldr	r2, [r3, #0]
 8008bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	1ad3      	subs	r3, r2, r3
 8008bce:	4a1a      	ldr	r2, [pc, #104]	@ (8008c38 <pvPortMalloc+0x190>)
 8008bd0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008bd2:	4b19      	ldr	r3, [pc, #100]	@ (8008c38 <pvPortMalloc+0x190>)
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8008c40 <pvPortMalloc+0x198>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d203      	bcs.n	8008be6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008bde:	4b16      	ldr	r3, [pc, #88]	@ (8008c38 <pvPortMalloc+0x190>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a17      	ldr	r2, [pc, #92]	@ (8008c40 <pvPortMalloc+0x198>)
 8008be4:	6013      	str	r3, [r2, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
<<<<<<< HEAD
 8009926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009928:	685a      	ldr	r2, [r3, #4]
 800992a:	4b12      	ldr	r3, [pc, #72]	@ (8009974 <pvPortMalloc+0x18c>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	431a      	orrs	r2, r3
 8009930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009932:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009936:	2200      	movs	r2, #0
 8009938:	601a      	str	r2, [r3, #0]
=======
 8008be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be8:	685a      	ldr	r2, [r3, #4]
 8008bea:	4b12      	ldr	r3, [pc, #72]	@ (8008c34 <pvPortMalloc+0x18c>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	431a      	orrs	r2, r3
 8008bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
<<<<<<< HEAD
 800993a:	f7fe ff2d 	bl	8008798 <xTaskResumeAll>
=======
 8008bfa:	f7fe ff2d 	bl	8007a58 <xTaskResumeAll>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
<<<<<<< HEAD
 800993e:	69fb      	ldr	r3, [r7, #28]
 8009940:	f003 0307 	and.w	r3, r3, #7
 8009944:	2b00      	cmp	r3, #0
 8009946:	d00d      	beq.n	8009964 <pvPortMalloc+0x17c>
	__asm volatile
 8009948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800994c:	b672      	cpsid	i
 800994e:	f383 8811 	msr	BASEPRI, r3
 8009952:	f3bf 8f6f 	isb	sy
 8009956:	f3bf 8f4f 	dsb	sy
 800995a:	b662      	cpsie	i
 800995c:	60fb      	str	r3, [r7, #12]
}
 800995e:	bf00      	nop
 8009960:	bf00      	nop
 8009962:	e7fd      	b.n	8009960 <pvPortMalloc+0x178>
	return pvReturn;
 8009964:	69fb      	ldr	r3, [r7, #28]
}
 8009966:	4618      	mov	r0, r3
 8009968:	3728      	adds	r7, #40	@ 0x28
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}
 800996e:	bf00      	nop
 8009970:	20005b84 	.word	0x20005b84
 8009974:	20005b90 	.word	0x20005b90
 8009978:	20005b88 	.word	0x20005b88
 800997c:	20005b7c 	.word	0x20005b7c
 8009980:	20005b8c 	.word	0x20005b8c

08009984 <vPortFree>:
=======
 8008bfe:	69fb      	ldr	r3, [r7, #28]
 8008c00:	f003 0307 	and.w	r3, r3, #7
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d00d      	beq.n	8008c24 <pvPortMalloc+0x17c>
	__asm volatile
 8008c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c0c:	b672      	cpsid	i
 8008c0e:	f383 8811 	msr	BASEPRI, r3
 8008c12:	f3bf 8f6f 	isb	sy
 8008c16:	f3bf 8f4f 	dsb	sy
 8008c1a:	b662      	cpsie	i
 8008c1c:	60fb      	str	r3, [r7, #12]
}
 8008c1e:	bf00      	nop
 8008c20:	bf00      	nop
 8008c22:	e7fd      	b.n	8008c20 <pvPortMalloc+0x178>
	return pvReturn;
 8008c24:	69fb      	ldr	r3, [r7, #28]
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3728      	adds	r7, #40	@ 0x28
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bd80      	pop	{r7, pc}
 8008c2e:	bf00      	nop
 8008c30:	20005b60 	.word	0x20005b60
 8008c34:	20005b6c 	.word	0x20005b6c
 8008c38:	20005b64 	.word	0x20005b64
 8008c3c:	20005b58 	.word	0x20005b58
 8008c40:	20005b68 	.word	0x20005b68

08008c44 <vPortFree>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
<<<<<<< HEAD
 8009984:	b580      	push	{r7, lr}
 8009986:	b086      	sub	sp, #24
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d04e      	beq.n	8009a34 <vPortFree+0xb0>
=======
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b086      	sub	sp, #24
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d04e      	beq.n	8008cf4 <vPortFree+0xb0>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
<<<<<<< HEAD
 8009996:	2308      	movs	r3, #8
 8009998:	425b      	negs	r3, r3
 800999a:	697a      	ldr	r2, [r7, #20]
 800999c:	4413      	add	r3, r2
 800999e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80099a4:	693b      	ldr	r3, [r7, #16]
 80099a6:	685a      	ldr	r2, [r3, #4]
 80099a8:	4b24      	ldr	r3, [pc, #144]	@ (8009a3c <vPortFree+0xb8>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4013      	ands	r3, r2
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d10d      	bne.n	80099ce <vPortFree+0x4a>
	__asm volatile
 80099b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099b6:	b672      	cpsid	i
 80099b8:	f383 8811 	msr	BASEPRI, r3
 80099bc:	f3bf 8f6f 	isb	sy
 80099c0:	f3bf 8f4f 	dsb	sy
 80099c4:	b662      	cpsie	i
 80099c6:	60fb      	str	r3, [r7, #12]
}
 80099c8:	bf00      	nop
 80099ca:	bf00      	nop
 80099cc:	e7fd      	b.n	80099ca <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80099ce:	693b      	ldr	r3, [r7, #16]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d00d      	beq.n	80099f2 <vPortFree+0x6e>
	__asm volatile
 80099d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099da:	b672      	cpsid	i
 80099dc:	f383 8811 	msr	BASEPRI, r3
 80099e0:	f3bf 8f6f 	isb	sy
 80099e4:	f3bf 8f4f 	dsb	sy
 80099e8:	b662      	cpsie	i
 80099ea:	60bb      	str	r3, [r7, #8]
}
 80099ec:	bf00      	nop
 80099ee:	bf00      	nop
 80099f0:	e7fd      	b.n	80099ee <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80099f2:	693b      	ldr	r3, [r7, #16]
 80099f4:	685a      	ldr	r2, [r3, #4]
 80099f6:	4b11      	ldr	r3, [pc, #68]	@ (8009a3c <vPortFree+0xb8>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4013      	ands	r3, r2
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d019      	beq.n	8009a34 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009a00:	693b      	ldr	r3, [r7, #16]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d115      	bne.n	8009a34 <vPortFree+0xb0>
=======
 8008c56:	2308      	movs	r3, #8
 8008c58:	425b      	negs	r3, r3
 8008c5a:	697a      	ldr	r2, [r7, #20]
 8008c5c:	4413      	add	r3, r2
 8008c5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	685a      	ldr	r2, [r3, #4]
 8008c68:	4b24      	ldr	r3, [pc, #144]	@ (8008cfc <vPortFree+0xb8>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4013      	ands	r3, r2
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d10d      	bne.n	8008c8e <vPortFree+0x4a>
	__asm volatile
 8008c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c76:	b672      	cpsid	i
 8008c78:	f383 8811 	msr	BASEPRI, r3
 8008c7c:	f3bf 8f6f 	isb	sy
 8008c80:	f3bf 8f4f 	dsb	sy
 8008c84:	b662      	cpsie	i
 8008c86:	60fb      	str	r3, [r7, #12]
}
 8008c88:	bf00      	nop
 8008c8a:	bf00      	nop
 8008c8c:	e7fd      	b.n	8008c8a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d00d      	beq.n	8008cb2 <vPortFree+0x6e>
	__asm volatile
 8008c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c9a:	b672      	cpsid	i
 8008c9c:	f383 8811 	msr	BASEPRI, r3
 8008ca0:	f3bf 8f6f 	isb	sy
 8008ca4:	f3bf 8f4f 	dsb	sy
 8008ca8:	b662      	cpsie	i
 8008caa:	60bb      	str	r3, [r7, #8]
}
 8008cac:	bf00      	nop
 8008cae:	bf00      	nop
 8008cb0:	e7fd      	b.n	8008cae <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	685a      	ldr	r2, [r3, #4]
 8008cb6:	4b11      	ldr	r3, [pc, #68]	@ (8008cfc <vPortFree+0xb8>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4013      	ands	r3, r2
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d019      	beq.n	8008cf4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d115      	bne.n	8008cf4 <vPortFree+0xb0>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
<<<<<<< HEAD
 8009a08:	693b      	ldr	r3, [r7, #16]
 8009a0a:	685a      	ldr	r2, [r3, #4]
 8009a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8009a3c <vPortFree+0xb8>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	43db      	mvns	r3, r3
 8009a12:	401a      	ands	r2, r3
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009a18:	f7fe feb0 	bl	800877c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009a1c:	693b      	ldr	r3, [r7, #16]
 8009a1e:	685a      	ldr	r2, [r3, #4]
 8009a20:	4b07      	ldr	r3, [pc, #28]	@ (8009a40 <vPortFree+0xbc>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	4413      	add	r3, r2
 8009a26:	4a06      	ldr	r2, [pc, #24]	@ (8009a40 <vPortFree+0xbc>)
 8009a28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009a2a:	6938      	ldr	r0, [r7, #16]
 8009a2c:	f000 f86c 	bl	8009b08 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009a30:	f7fe feb2 	bl	8008798 <xTaskResumeAll>
=======
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	685a      	ldr	r2, [r3, #4]
 8008ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8008cfc <vPortFree+0xb8>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	43db      	mvns	r3, r3
 8008cd2:	401a      	ands	r2, r3
 8008cd4:	693b      	ldr	r3, [r7, #16]
 8008cd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008cd8:	f7fe feb0 	bl	8007a3c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	685a      	ldr	r2, [r3, #4]
 8008ce0:	4b07      	ldr	r3, [pc, #28]	@ (8008d00 <vPortFree+0xbc>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4413      	add	r3, r2
 8008ce6:	4a06      	ldr	r2, [pc, #24]	@ (8008d00 <vPortFree+0xbc>)
 8008ce8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008cea:	6938      	ldr	r0, [r7, #16]
 8008cec:	f000 f86c 	bl	8008dc8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008cf0:	f7fe feb2 	bl	8007a58 <xTaskResumeAll>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
<<<<<<< HEAD
 8009a34:	bf00      	nop
 8009a36:	3718      	adds	r7, #24
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}
 8009a3c:	20005b90 	.word	0x20005b90
 8009a40:	20005b88 	.word	0x20005b88

08009a44 <prvHeapInit>:
=======
 8008cf4:	bf00      	nop
 8008cf6:	3718      	adds	r7, #24
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}
 8008cfc:	20005b6c 	.word	0x20005b6c
 8008d00:	20005b64 	.word	0x20005b64

08008d04 <prvHeapInit>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
<<<<<<< HEAD
 8009a44:	b480      	push	{r7}
 8009a46:	b085      	sub	sp, #20
 8009a48:	af00      	add	r7, sp, #0
=======
 8008d04:	b480      	push	{r7}
 8008d06:	b085      	sub	sp, #20
 8008d08:	af00      	add	r7, sp, #0
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
<<<<<<< HEAD
 8009a4a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009a4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009a50:	4b27      	ldr	r3, [pc, #156]	@ (8009af0 <prvHeapInit+0xac>)
 8009a52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	f003 0307 	and.w	r3, r3, #7
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d00c      	beq.n	8009a78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	3307      	adds	r3, #7
 8009a62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f023 0307 	bic.w	r3, r3, #7
 8009a6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009a6c:	68ba      	ldr	r2, [r7, #8]
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	1ad3      	subs	r3, r2, r3
 8009a72:	4a1f      	ldr	r2, [pc, #124]	@ (8009af0 <prvHeapInit+0xac>)
 8009a74:	4413      	add	r3, r2
 8009a76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	607b      	str	r3, [r7, #4]
=======
 8008d0a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008d0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008d10:	4b27      	ldr	r3, [pc, #156]	@ (8008db0 <prvHeapInit+0xac>)
 8008d12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	f003 0307 	and.w	r3, r3, #7
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d00c      	beq.n	8008d38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	3307      	adds	r3, #7
 8008d22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	f023 0307 	bic.w	r3, r3, #7
 8008d2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008d2c:	68ba      	ldr	r2, [r7, #8]
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	1ad3      	subs	r3, r2, r3
 8008d32:	4a1f      	ldr	r2, [pc, #124]	@ (8008db0 <prvHeapInit+0xac>)
 8008d34:	4413      	add	r3, r2
 8008d36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	607b      	str	r3, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
<<<<<<< HEAD
 8009a7c:	4a1d      	ldr	r2, [pc, #116]	@ (8009af4 <prvHeapInit+0xb0>)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009a82:	4b1c      	ldr	r3, [pc, #112]	@ (8009af4 <prvHeapInit+0xb0>)
 8009a84:	2200      	movs	r2, #0
 8009a86:	605a      	str	r2, [r3, #4]
=======
 8008d3c:	4a1d      	ldr	r2, [pc, #116]	@ (8008db4 <prvHeapInit+0xb0>)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008d42:	4b1c      	ldr	r3, [pc, #112]	@ (8008db4 <prvHeapInit+0xb0>)
 8008d44:	2200      	movs	r2, #0
 8008d46:	605a      	str	r2, [r3, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
<<<<<<< HEAD
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	68ba      	ldr	r2, [r7, #8]
 8009a8c:	4413      	add	r3, r2
 8009a8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009a90:	2208      	movs	r2, #8
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	1a9b      	subs	r3, r3, r2
 8009a96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	f023 0307 	bic.w	r3, r3, #7
 8009a9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	4a15      	ldr	r2, [pc, #84]	@ (8009af8 <prvHeapInit+0xb4>)
 8009aa4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009aa6:	4b14      	ldr	r3, [pc, #80]	@ (8009af8 <prvHeapInit+0xb4>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009aae:	4b12      	ldr	r3, [pc, #72]	@ (8009af8 <prvHeapInit+0xb4>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	601a      	str	r2, [r3, #0]
=======
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	68ba      	ldr	r2, [r7, #8]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008d50:	2208      	movs	r2, #8
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	1a9b      	subs	r3, r3, r2
 8008d56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f023 0307 	bic.w	r3, r3, #7
 8008d5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	4a15      	ldr	r2, [pc, #84]	@ (8008db8 <prvHeapInit+0xb4>)
 8008d64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008d66:	4b14      	ldr	r3, [pc, #80]	@ (8008db8 <prvHeapInit+0xb4>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008d6e:	4b12      	ldr	r3, [pc, #72]	@ (8008db8 <prvHeapInit+0xb4>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	2200      	movs	r2, #0
 8008d74:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
<<<<<<< HEAD
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	68fa      	ldr	r2, [r7, #12]
 8009abe:	1ad2      	subs	r2, r2, r3
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8009af8 <prvHeapInit+0xb4>)
 8009ac6:	681a      	ldr	r2, [r3, #0]
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	4a0a      	ldr	r2, [pc, #40]	@ (8009afc <prvHeapInit+0xb8>)
 8009ad2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	4a09      	ldr	r2, [pc, #36]	@ (8009b00 <prvHeapInit+0xbc>)
 8009ada:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009adc:	4b09      	ldr	r3, [pc, #36]	@ (8009b04 <prvHeapInit+0xc0>)
 8009ade:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009ae2:	601a      	str	r2, [r3, #0]
}
 8009ae4:	bf00      	nop
 8009ae6:	3714      	adds	r7, #20
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aee:	4770      	bx	lr
 8009af0:	20001f7c 	.word	0x20001f7c
 8009af4:	20005b7c 	.word	0x20005b7c
 8009af8:	20005b84 	.word	0x20005b84
 8009afc:	20005b8c 	.word	0x20005b8c
 8009b00:	20005b88 	.word	0x20005b88
 8009b04:	20005b90 	.word	0x20005b90

08009b08 <prvInsertBlockIntoFreeList>:
=======
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	68fa      	ldr	r2, [r7, #12]
 8008d7e:	1ad2      	subs	r2, r2, r3
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008d84:	4b0c      	ldr	r3, [pc, #48]	@ (8008db8 <prvHeapInit+0xb4>)
 8008d86:	681a      	ldr	r2, [r3, #0]
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	4a0a      	ldr	r2, [pc, #40]	@ (8008dbc <prvHeapInit+0xb8>)
 8008d92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	4a09      	ldr	r2, [pc, #36]	@ (8008dc0 <prvHeapInit+0xbc>)
 8008d9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008d9c:	4b09      	ldr	r3, [pc, #36]	@ (8008dc4 <prvHeapInit+0xc0>)
 8008d9e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008da2:	601a      	str	r2, [r3, #0]
}
 8008da4:	bf00      	nop
 8008da6:	3714      	adds	r7, #20
 8008da8:	46bd      	mov	sp, r7
 8008daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dae:	4770      	bx	lr
 8008db0:	20001f58 	.word	0x20001f58
 8008db4:	20005b58 	.word	0x20005b58
 8008db8:	20005b60 	.word	0x20005b60
 8008dbc:	20005b68 	.word	0x20005b68
 8008dc0:	20005b64 	.word	0x20005b64
 8008dc4:	20005b6c 	.word	0x20005b6c

08008dc8 <prvInsertBlockIntoFreeList>:
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
<<<<<<< HEAD
 8009b08:	b480      	push	{r7}
 8009b0a:	b085      	sub	sp, #20
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
=======
 8008dc8:	b480      	push	{r7}
 8008dca:	b085      	sub	sp, #20
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
<<<<<<< HEAD
 8009b10:	4b28      	ldr	r3, [pc, #160]	@ (8009bb4 <prvInsertBlockIntoFreeList+0xac>)
 8009b12:	60fb      	str	r3, [r7, #12]
 8009b14:	e002      	b.n	8009b1c <prvInsertBlockIntoFreeList+0x14>
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	60fb      	str	r3, [r7, #12]
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	429a      	cmp	r2, r3
 8009b24:	d8f7      	bhi.n	8009b16 <prvInsertBlockIntoFreeList+0xe>
=======
 8008dd0:	4b28      	ldr	r3, [pc, #160]	@ (8008e74 <prvInsertBlockIntoFreeList+0xac>)
 8008dd2:	60fb      	str	r3, [r7, #12]
 8008dd4:	e002      	b.n	8008ddc <prvInsertBlockIntoFreeList+0x14>
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	60fb      	str	r3, [r7, #12]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	687a      	ldr	r2, [r7, #4]
 8008de2:	429a      	cmp	r2, r3
 8008de4:	d8f7      	bhi.n	8008dd6 <prvInsertBlockIntoFreeList+0xe>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
<<<<<<< HEAD
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	685b      	ldr	r3, [r3, #4]
 8009b2e:	68ba      	ldr	r2, [r7, #8]
 8009b30:	4413      	add	r3, r2
 8009b32:	687a      	ldr	r2, [r7, #4]
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d108      	bne.n	8009b4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	685a      	ldr	r2, [r3, #4]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	685b      	ldr	r3, [r3, #4]
 8009b40:	441a      	add	r2, r3
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	607b      	str	r3, [r7, #4]
=======
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	68ba      	ldr	r2, [r7, #8]
 8008df0:	4413      	add	r3, r2
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d108      	bne.n	8008e0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	685a      	ldr	r2, [r3, #4]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	441a      	add	r2, r3
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	607b      	str	r3, [r7, #4]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
<<<<<<< HEAD
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	685b      	ldr	r3, [r3, #4]
 8009b52:	68ba      	ldr	r2, [r7, #8]
 8009b54:	441a      	add	r2, r3
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	429a      	cmp	r2, r3
 8009b5c:	d118      	bne.n	8009b90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681a      	ldr	r2, [r3, #0]
 8009b62:	4b15      	ldr	r3, [pc, #84]	@ (8009bb8 <prvInsertBlockIntoFreeList+0xb0>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	429a      	cmp	r2, r3
 8009b68:	d00d      	beq.n	8009b86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	685a      	ldr	r2, [r3, #4]
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	685b      	ldr	r3, [r3, #4]
 8009b74:	441a      	add	r2, r3
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	681a      	ldr	r2, [r3, #0]
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	601a      	str	r2, [r3, #0]
 8009b84:	e008      	b.n	8009b98 <prvInsertBlockIntoFreeList+0x90>
=======
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	685b      	ldr	r3, [r3, #4]
 8008e12:	68ba      	ldr	r2, [r7, #8]
 8008e14:	441a      	add	r2, r3
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d118      	bne.n	8008e50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681a      	ldr	r2, [r3, #0]
 8008e22:	4b15      	ldr	r3, [pc, #84]	@ (8008e78 <prvInsertBlockIntoFreeList+0xb0>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d00d      	beq.n	8008e46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	685a      	ldr	r2, [r3, #4]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	441a      	add	r2, r3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	681a      	ldr	r2, [r3, #0]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	601a      	str	r2, [r3, #0]
 8008e44:	e008      	b.n	8008e58 <prvInsertBlockIntoFreeList+0x90>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
<<<<<<< HEAD
 8009b86:	4b0c      	ldr	r3, [pc, #48]	@ (8009bb8 <prvInsertBlockIntoFreeList+0xb0>)
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	601a      	str	r2, [r3, #0]
 8009b8e:	e003      	b.n	8009b98 <prvInsertBlockIntoFreeList+0x90>
=======
 8008e46:	4b0c      	ldr	r3, [pc, #48]	@ (8008e78 <prvInsertBlockIntoFreeList+0xb0>)
 8008e48:	681a      	ldr	r2, [r3, #0]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	601a      	str	r2, [r3, #0]
 8008e4e:	e003      	b.n	8008e58 <prvInsertBlockIntoFreeList+0x90>
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
<<<<<<< HEAD
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681a      	ldr	r2, [r3, #0]
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	601a      	str	r2, [r3, #0]
=======
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
<<<<<<< HEAD
 8009b98:	68fa      	ldr	r2, [r7, #12]
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d002      	beq.n	8009ba6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	687a      	ldr	r2, [r7, #4]
 8009ba4:	601a      	str	r2, [r3, #0]
=======
 8008e58:	68fa      	ldr	r2, [r7, #12]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d002      	beq.n	8008e66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	601a      	str	r2, [r3, #0]
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
<<<<<<< HEAD
 8009ba6:	bf00      	nop
 8009ba8:	3714      	adds	r7, #20
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	20005b7c 	.word	0x20005b7c
 8009bb8:	20005b84 	.word	0x20005b84

08009bbc <siprintf>:
 8009bbc:	b40e      	push	{r1, r2, r3}
 8009bbe:	b510      	push	{r4, lr}
 8009bc0:	b09d      	sub	sp, #116	@ 0x74
 8009bc2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009bc4:	9002      	str	r0, [sp, #8]
 8009bc6:	9006      	str	r0, [sp, #24]
 8009bc8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009bcc:	480a      	ldr	r0, [pc, #40]	@ (8009bf8 <siprintf+0x3c>)
 8009bce:	9107      	str	r1, [sp, #28]
 8009bd0:	9104      	str	r1, [sp, #16]
 8009bd2:	490a      	ldr	r1, [pc, #40]	@ (8009bfc <siprintf+0x40>)
 8009bd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bd8:	9105      	str	r1, [sp, #20]
 8009bda:	2400      	movs	r4, #0
 8009bdc:	a902      	add	r1, sp, #8
 8009bde:	6800      	ldr	r0, [r0, #0]
 8009be0:	9301      	str	r3, [sp, #4]
 8009be2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009be4:	f000 f9a2 	bl	8009f2c <_svfiprintf_r>
 8009be8:	9b02      	ldr	r3, [sp, #8]
 8009bea:	701c      	strb	r4, [r3, #0]
 8009bec:	b01d      	add	sp, #116	@ 0x74
 8009bee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bf2:	b003      	add	sp, #12
 8009bf4:	4770      	bx	lr
 8009bf6:	bf00      	nop
 8009bf8:	2000005c 	.word	0x2000005c
 8009bfc:	ffff0208 	.word	0xffff0208

08009c00 <memset>:
 8009c00:	4402      	add	r2, r0
 8009c02:	4603      	mov	r3, r0
 8009c04:	4293      	cmp	r3, r2
 8009c06:	d100      	bne.n	8009c0a <memset+0xa>
 8009c08:	4770      	bx	lr
 8009c0a:	f803 1b01 	strb.w	r1, [r3], #1
 8009c0e:	e7f9      	b.n	8009c04 <memset+0x4>

08009c10 <__errno>:
 8009c10:	4b01      	ldr	r3, [pc, #4]	@ (8009c18 <__errno+0x8>)
 8009c12:	6818      	ldr	r0, [r3, #0]
 8009c14:	4770      	bx	lr
 8009c16:	bf00      	nop
 8009c18:	2000005c 	.word	0x2000005c

08009c1c <__libc_init_array>:
 8009c1c:	b570      	push	{r4, r5, r6, lr}
 8009c1e:	4d0d      	ldr	r5, [pc, #52]	@ (8009c54 <__libc_init_array+0x38>)
 8009c20:	4c0d      	ldr	r4, [pc, #52]	@ (8009c58 <__libc_init_array+0x3c>)
 8009c22:	1b64      	subs	r4, r4, r5
 8009c24:	10a4      	asrs	r4, r4, #2
 8009c26:	2600      	movs	r6, #0
 8009c28:	42a6      	cmp	r6, r4
 8009c2a:	d109      	bne.n	8009c40 <__libc_init_array+0x24>
 8009c2c:	4d0b      	ldr	r5, [pc, #44]	@ (8009c5c <__libc_init_array+0x40>)
 8009c2e:	4c0c      	ldr	r4, [pc, #48]	@ (8009c60 <__libc_init_array+0x44>)
 8009c30:	f000 fc64 	bl	800a4fc <_init>
 8009c34:	1b64      	subs	r4, r4, r5
 8009c36:	10a4      	asrs	r4, r4, #2
 8009c38:	2600      	movs	r6, #0
 8009c3a:	42a6      	cmp	r6, r4
 8009c3c:	d105      	bne.n	8009c4a <__libc_init_array+0x2e>
 8009c3e:	bd70      	pop	{r4, r5, r6, pc}
 8009c40:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c44:	4798      	blx	r3
 8009c46:	3601      	adds	r6, #1
 8009c48:	e7ee      	b.n	8009c28 <__libc_init_array+0xc>
 8009c4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c4e:	4798      	blx	r3
 8009c50:	3601      	adds	r6, #1
 8009c52:	e7f2      	b.n	8009c3a <__libc_init_array+0x1e>
 8009c54:	0800a6a8 	.word	0x0800a6a8
 8009c58:	0800a6a8 	.word	0x0800a6a8
 8009c5c:	0800a6a8 	.word	0x0800a6a8
 8009c60:	0800a6ac 	.word	0x0800a6ac

08009c64 <__retarget_lock_acquire_recursive>:
 8009c64:	4770      	bx	lr

08009c66 <__retarget_lock_release_recursive>:
 8009c66:	4770      	bx	lr

08009c68 <memcpy>:
 8009c68:	440a      	add	r2, r1
 8009c6a:	4291      	cmp	r1, r2
 8009c6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c70:	d100      	bne.n	8009c74 <memcpy+0xc>
 8009c72:	4770      	bx	lr
 8009c74:	b510      	push	{r4, lr}
 8009c76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c7e:	4291      	cmp	r1, r2
 8009c80:	d1f9      	bne.n	8009c76 <memcpy+0xe>
 8009c82:	bd10      	pop	{r4, pc}

08009c84 <_free_r>:
 8009c84:	b538      	push	{r3, r4, r5, lr}
 8009c86:	4605      	mov	r5, r0
 8009c88:	2900      	cmp	r1, #0
 8009c8a:	d041      	beq.n	8009d10 <_free_r+0x8c>
 8009c8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c90:	1f0c      	subs	r4, r1, #4
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	bfb8      	it	lt
 8009c96:	18e4      	addlt	r4, r4, r3
 8009c98:	f000 f8e0 	bl	8009e5c <__malloc_lock>
 8009c9c:	4a1d      	ldr	r2, [pc, #116]	@ (8009d14 <_free_r+0x90>)
 8009c9e:	6813      	ldr	r3, [r2, #0]
 8009ca0:	b933      	cbnz	r3, 8009cb0 <_free_r+0x2c>
 8009ca2:	6063      	str	r3, [r4, #4]
 8009ca4:	6014      	str	r4, [r2, #0]
 8009ca6:	4628      	mov	r0, r5
 8009ca8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009cac:	f000 b8dc 	b.w	8009e68 <__malloc_unlock>
 8009cb0:	42a3      	cmp	r3, r4
 8009cb2:	d908      	bls.n	8009cc6 <_free_r+0x42>
 8009cb4:	6820      	ldr	r0, [r4, #0]
 8009cb6:	1821      	adds	r1, r4, r0
 8009cb8:	428b      	cmp	r3, r1
 8009cba:	bf01      	itttt	eq
 8009cbc:	6819      	ldreq	r1, [r3, #0]
 8009cbe:	685b      	ldreq	r3, [r3, #4]
 8009cc0:	1809      	addeq	r1, r1, r0
 8009cc2:	6021      	streq	r1, [r4, #0]
 8009cc4:	e7ed      	b.n	8009ca2 <_free_r+0x1e>
 8009cc6:	461a      	mov	r2, r3
 8009cc8:	685b      	ldr	r3, [r3, #4]
 8009cca:	b10b      	cbz	r3, 8009cd0 <_free_r+0x4c>
 8009ccc:	42a3      	cmp	r3, r4
 8009cce:	d9fa      	bls.n	8009cc6 <_free_r+0x42>
 8009cd0:	6811      	ldr	r1, [r2, #0]
 8009cd2:	1850      	adds	r0, r2, r1
 8009cd4:	42a0      	cmp	r0, r4
 8009cd6:	d10b      	bne.n	8009cf0 <_free_r+0x6c>
 8009cd8:	6820      	ldr	r0, [r4, #0]
 8009cda:	4401      	add	r1, r0
 8009cdc:	1850      	adds	r0, r2, r1
 8009cde:	4283      	cmp	r3, r0
 8009ce0:	6011      	str	r1, [r2, #0]
 8009ce2:	d1e0      	bne.n	8009ca6 <_free_r+0x22>
 8009ce4:	6818      	ldr	r0, [r3, #0]
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	6053      	str	r3, [r2, #4]
 8009cea:	4408      	add	r0, r1
 8009cec:	6010      	str	r0, [r2, #0]
 8009cee:	e7da      	b.n	8009ca6 <_free_r+0x22>
 8009cf0:	d902      	bls.n	8009cf8 <_free_r+0x74>
 8009cf2:	230c      	movs	r3, #12
 8009cf4:	602b      	str	r3, [r5, #0]
 8009cf6:	e7d6      	b.n	8009ca6 <_free_r+0x22>
 8009cf8:	6820      	ldr	r0, [r4, #0]
 8009cfa:	1821      	adds	r1, r4, r0
 8009cfc:	428b      	cmp	r3, r1
 8009cfe:	bf04      	itt	eq
 8009d00:	6819      	ldreq	r1, [r3, #0]
 8009d02:	685b      	ldreq	r3, [r3, #4]
 8009d04:	6063      	str	r3, [r4, #4]
 8009d06:	bf04      	itt	eq
 8009d08:	1809      	addeq	r1, r1, r0
 8009d0a:	6021      	streq	r1, [r4, #0]
 8009d0c:	6054      	str	r4, [r2, #4]
 8009d0e:	e7ca      	b.n	8009ca6 <_free_r+0x22>
 8009d10:	bd38      	pop	{r3, r4, r5, pc}
 8009d12:	bf00      	nop
 8009d14:	20005cd8 	.word	0x20005cd8

08009d18 <sbrk_aligned>:
 8009d18:	b570      	push	{r4, r5, r6, lr}
 8009d1a:	4e0f      	ldr	r6, [pc, #60]	@ (8009d58 <sbrk_aligned+0x40>)
 8009d1c:	460c      	mov	r4, r1
 8009d1e:	6831      	ldr	r1, [r6, #0]
 8009d20:	4605      	mov	r5, r0
 8009d22:	b911      	cbnz	r1, 8009d2a <sbrk_aligned+0x12>
 8009d24:	f000 fba4 	bl	800a470 <_sbrk_r>
 8009d28:	6030      	str	r0, [r6, #0]
 8009d2a:	4621      	mov	r1, r4
 8009d2c:	4628      	mov	r0, r5
 8009d2e:	f000 fb9f 	bl	800a470 <_sbrk_r>
 8009d32:	1c43      	adds	r3, r0, #1
 8009d34:	d103      	bne.n	8009d3e <sbrk_aligned+0x26>
 8009d36:	f04f 34ff 	mov.w	r4, #4294967295
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	bd70      	pop	{r4, r5, r6, pc}
 8009d3e:	1cc4      	adds	r4, r0, #3
 8009d40:	f024 0403 	bic.w	r4, r4, #3
 8009d44:	42a0      	cmp	r0, r4
 8009d46:	d0f8      	beq.n	8009d3a <sbrk_aligned+0x22>
 8009d48:	1a21      	subs	r1, r4, r0
 8009d4a:	4628      	mov	r0, r5
 8009d4c:	f000 fb90 	bl	800a470 <_sbrk_r>
 8009d50:	3001      	adds	r0, #1
 8009d52:	d1f2      	bne.n	8009d3a <sbrk_aligned+0x22>
 8009d54:	e7ef      	b.n	8009d36 <sbrk_aligned+0x1e>
 8009d56:	bf00      	nop
 8009d58:	20005cd4 	.word	0x20005cd4

08009d5c <_malloc_r>:
 8009d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d60:	1ccd      	adds	r5, r1, #3
 8009d62:	f025 0503 	bic.w	r5, r5, #3
 8009d66:	3508      	adds	r5, #8
 8009d68:	2d0c      	cmp	r5, #12
 8009d6a:	bf38      	it	cc
 8009d6c:	250c      	movcc	r5, #12
 8009d6e:	2d00      	cmp	r5, #0
 8009d70:	4606      	mov	r6, r0
 8009d72:	db01      	blt.n	8009d78 <_malloc_r+0x1c>
 8009d74:	42a9      	cmp	r1, r5
 8009d76:	d904      	bls.n	8009d82 <_malloc_r+0x26>
 8009d78:	230c      	movs	r3, #12
 8009d7a:	6033      	str	r3, [r6, #0]
 8009d7c:	2000      	movs	r0, #0
 8009d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009e58 <_malloc_r+0xfc>
 8009d86:	f000 f869 	bl	8009e5c <__malloc_lock>
 8009d8a:	f8d8 3000 	ldr.w	r3, [r8]
 8009d8e:	461c      	mov	r4, r3
 8009d90:	bb44      	cbnz	r4, 8009de4 <_malloc_r+0x88>
 8009d92:	4629      	mov	r1, r5
 8009d94:	4630      	mov	r0, r6
 8009d96:	f7ff ffbf 	bl	8009d18 <sbrk_aligned>
 8009d9a:	1c43      	adds	r3, r0, #1
 8009d9c:	4604      	mov	r4, r0
 8009d9e:	d158      	bne.n	8009e52 <_malloc_r+0xf6>
 8009da0:	f8d8 4000 	ldr.w	r4, [r8]
 8009da4:	4627      	mov	r7, r4
 8009da6:	2f00      	cmp	r7, #0
 8009da8:	d143      	bne.n	8009e32 <_malloc_r+0xd6>
 8009daa:	2c00      	cmp	r4, #0
 8009dac:	d04b      	beq.n	8009e46 <_malloc_r+0xea>
 8009dae:	6823      	ldr	r3, [r4, #0]
 8009db0:	4639      	mov	r1, r7
 8009db2:	4630      	mov	r0, r6
 8009db4:	eb04 0903 	add.w	r9, r4, r3
 8009db8:	f000 fb5a 	bl	800a470 <_sbrk_r>
 8009dbc:	4581      	cmp	r9, r0
 8009dbe:	d142      	bne.n	8009e46 <_malloc_r+0xea>
 8009dc0:	6821      	ldr	r1, [r4, #0]
 8009dc2:	1a6d      	subs	r5, r5, r1
 8009dc4:	4629      	mov	r1, r5
 8009dc6:	4630      	mov	r0, r6
 8009dc8:	f7ff ffa6 	bl	8009d18 <sbrk_aligned>
 8009dcc:	3001      	adds	r0, #1
 8009dce:	d03a      	beq.n	8009e46 <_malloc_r+0xea>
 8009dd0:	6823      	ldr	r3, [r4, #0]
 8009dd2:	442b      	add	r3, r5
 8009dd4:	6023      	str	r3, [r4, #0]
 8009dd6:	f8d8 3000 	ldr.w	r3, [r8]
 8009dda:	685a      	ldr	r2, [r3, #4]
 8009ddc:	bb62      	cbnz	r2, 8009e38 <_malloc_r+0xdc>
 8009dde:	f8c8 7000 	str.w	r7, [r8]
 8009de2:	e00f      	b.n	8009e04 <_malloc_r+0xa8>
 8009de4:	6822      	ldr	r2, [r4, #0]
 8009de6:	1b52      	subs	r2, r2, r5
 8009de8:	d420      	bmi.n	8009e2c <_malloc_r+0xd0>
 8009dea:	2a0b      	cmp	r2, #11
 8009dec:	d917      	bls.n	8009e1e <_malloc_r+0xc2>
 8009dee:	1961      	adds	r1, r4, r5
 8009df0:	42a3      	cmp	r3, r4
 8009df2:	6025      	str	r5, [r4, #0]
 8009df4:	bf18      	it	ne
 8009df6:	6059      	strne	r1, [r3, #4]
 8009df8:	6863      	ldr	r3, [r4, #4]
 8009dfa:	bf08      	it	eq
 8009dfc:	f8c8 1000 	streq.w	r1, [r8]
 8009e00:	5162      	str	r2, [r4, r5]
 8009e02:	604b      	str	r3, [r1, #4]
 8009e04:	4630      	mov	r0, r6
 8009e06:	f000 f82f 	bl	8009e68 <__malloc_unlock>
 8009e0a:	f104 000b 	add.w	r0, r4, #11
 8009e0e:	1d23      	adds	r3, r4, #4
 8009e10:	f020 0007 	bic.w	r0, r0, #7
 8009e14:	1ac2      	subs	r2, r0, r3
 8009e16:	bf1c      	itt	ne
 8009e18:	1a1b      	subne	r3, r3, r0
 8009e1a:	50a3      	strne	r3, [r4, r2]
 8009e1c:	e7af      	b.n	8009d7e <_malloc_r+0x22>
 8009e1e:	6862      	ldr	r2, [r4, #4]
 8009e20:	42a3      	cmp	r3, r4
 8009e22:	bf0c      	ite	eq
 8009e24:	f8c8 2000 	streq.w	r2, [r8]
 8009e28:	605a      	strne	r2, [r3, #4]
 8009e2a:	e7eb      	b.n	8009e04 <_malloc_r+0xa8>
 8009e2c:	4623      	mov	r3, r4
 8009e2e:	6864      	ldr	r4, [r4, #4]
 8009e30:	e7ae      	b.n	8009d90 <_malloc_r+0x34>
 8009e32:	463c      	mov	r4, r7
 8009e34:	687f      	ldr	r7, [r7, #4]
 8009e36:	e7b6      	b.n	8009da6 <_malloc_r+0x4a>
 8009e38:	461a      	mov	r2, r3
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	42a3      	cmp	r3, r4
 8009e3e:	d1fb      	bne.n	8009e38 <_malloc_r+0xdc>
 8009e40:	2300      	movs	r3, #0
 8009e42:	6053      	str	r3, [r2, #4]
 8009e44:	e7de      	b.n	8009e04 <_malloc_r+0xa8>
 8009e46:	230c      	movs	r3, #12
 8009e48:	6033      	str	r3, [r6, #0]
 8009e4a:	4630      	mov	r0, r6
 8009e4c:	f000 f80c 	bl	8009e68 <__malloc_unlock>
 8009e50:	e794      	b.n	8009d7c <_malloc_r+0x20>
 8009e52:	6005      	str	r5, [r0, #0]
 8009e54:	e7d6      	b.n	8009e04 <_malloc_r+0xa8>
 8009e56:	bf00      	nop
 8009e58:	20005cd8 	.word	0x20005cd8

08009e5c <__malloc_lock>:
 8009e5c:	4801      	ldr	r0, [pc, #4]	@ (8009e64 <__malloc_lock+0x8>)
 8009e5e:	f7ff bf01 	b.w	8009c64 <__retarget_lock_acquire_recursive>
 8009e62:	bf00      	nop
 8009e64:	20005cd0 	.word	0x20005cd0

08009e68 <__malloc_unlock>:
 8009e68:	4801      	ldr	r0, [pc, #4]	@ (8009e70 <__malloc_unlock+0x8>)
 8009e6a:	f7ff befc 	b.w	8009c66 <__retarget_lock_release_recursive>
 8009e6e:	bf00      	nop
 8009e70:	20005cd0 	.word	0x20005cd0

08009e74 <__ssputs_r>:
 8009e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e78:	688e      	ldr	r6, [r1, #8]
 8009e7a:	461f      	mov	r7, r3
 8009e7c:	42be      	cmp	r6, r7
 8009e7e:	680b      	ldr	r3, [r1, #0]
 8009e80:	4682      	mov	sl, r0
 8009e82:	460c      	mov	r4, r1
 8009e84:	4690      	mov	r8, r2
 8009e86:	d82d      	bhi.n	8009ee4 <__ssputs_r+0x70>
 8009e88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009e90:	d026      	beq.n	8009ee0 <__ssputs_r+0x6c>
 8009e92:	6965      	ldr	r5, [r4, #20]
 8009e94:	6909      	ldr	r1, [r1, #16]
 8009e96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e9a:	eba3 0901 	sub.w	r9, r3, r1
 8009e9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009ea2:	1c7b      	adds	r3, r7, #1
 8009ea4:	444b      	add	r3, r9
 8009ea6:	106d      	asrs	r5, r5, #1
 8009ea8:	429d      	cmp	r5, r3
 8009eaa:	bf38      	it	cc
 8009eac:	461d      	movcc	r5, r3
 8009eae:	0553      	lsls	r3, r2, #21
 8009eb0:	d527      	bpl.n	8009f02 <__ssputs_r+0x8e>
 8009eb2:	4629      	mov	r1, r5
 8009eb4:	f7ff ff52 	bl	8009d5c <_malloc_r>
 8009eb8:	4606      	mov	r6, r0
 8009eba:	b360      	cbz	r0, 8009f16 <__ssputs_r+0xa2>
 8009ebc:	6921      	ldr	r1, [r4, #16]
 8009ebe:	464a      	mov	r2, r9
 8009ec0:	f7ff fed2 	bl	8009c68 <memcpy>
 8009ec4:	89a3      	ldrh	r3, [r4, #12]
 8009ec6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009eca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ece:	81a3      	strh	r3, [r4, #12]
 8009ed0:	6126      	str	r6, [r4, #16]
 8009ed2:	6165      	str	r5, [r4, #20]
 8009ed4:	444e      	add	r6, r9
 8009ed6:	eba5 0509 	sub.w	r5, r5, r9
 8009eda:	6026      	str	r6, [r4, #0]
 8009edc:	60a5      	str	r5, [r4, #8]
 8009ede:	463e      	mov	r6, r7
 8009ee0:	42be      	cmp	r6, r7
 8009ee2:	d900      	bls.n	8009ee6 <__ssputs_r+0x72>
 8009ee4:	463e      	mov	r6, r7
 8009ee6:	6820      	ldr	r0, [r4, #0]
 8009ee8:	4632      	mov	r2, r6
 8009eea:	4641      	mov	r1, r8
 8009eec:	f000 faa6 	bl	800a43c <memmove>
 8009ef0:	68a3      	ldr	r3, [r4, #8]
 8009ef2:	1b9b      	subs	r3, r3, r6
 8009ef4:	60a3      	str	r3, [r4, #8]
 8009ef6:	6823      	ldr	r3, [r4, #0]
 8009ef8:	4433      	add	r3, r6
 8009efa:	6023      	str	r3, [r4, #0]
 8009efc:	2000      	movs	r0, #0
 8009efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f02:	462a      	mov	r2, r5
 8009f04:	f000 fac4 	bl	800a490 <_realloc_r>
 8009f08:	4606      	mov	r6, r0
 8009f0a:	2800      	cmp	r0, #0
 8009f0c:	d1e0      	bne.n	8009ed0 <__ssputs_r+0x5c>
 8009f0e:	6921      	ldr	r1, [r4, #16]
 8009f10:	4650      	mov	r0, sl
 8009f12:	f7ff feb7 	bl	8009c84 <_free_r>
 8009f16:	230c      	movs	r3, #12
 8009f18:	f8ca 3000 	str.w	r3, [sl]
 8009f1c:	89a3      	ldrh	r3, [r4, #12]
 8009f1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f22:	81a3      	strh	r3, [r4, #12]
 8009f24:	f04f 30ff 	mov.w	r0, #4294967295
 8009f28:	e7e9      	b.n	8009efe <__ssputs_r+0x8a>
	...

08009f2c <_svfiprintf_r>:
 8009f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f30:	4698      	mov	r8, r3
 8009f32:	898b      	ldrh	r3, [r1, #12]
 8009f34:	061b      	lsls	r3, r3, #24
 8009f36:	b09d      	sub	sp, #116	@ 0x74
 8009f38:	4607      	mov	r7, r0
 8009f3a:	460d      	mov	r5, r1
 8009f3c:	4614      	mov	r4, r2
 8009f3e:	d510      	bpl.n	8009f62 <_svfiprintf_r+0x36>
 8009f40:	690b      	ldr	r3, [r1, #16]
 8009f42:	b973      	cbnz	r3, 8009f62 <_svfiprintf_r+0x36>
 8009f44:	2140      	movs	r1, #64	@ 0x40
 8009f46:	f7ff ff09 	bl	8009d5c <_malloc_r>
 8009f4a:	6028      	str	r0, [r5, #0]
 8009f4c:	6128      	str	r0, [r5, #16]
 8009f4e:	b930      	cbnz	r0, 8009f5e <_svfiprintf_r+0x32>
 8009f50:	230c      	movs	r3, #12
 8009f52:	603b      	str	r3, [r7, #0]
 8009f54:	f04f 30ff 	mov.w	r0, #4294967295
 8009f58:	b01d      	add	sp, #116	@ 0x74
 8009f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f5e:	2340      	movs	r3, #64	@ 0x40
 8009f60:	616b      	str	r3, [r5, #20]
 8009f62:	2300      	movs	r3, #0
 8009f64:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f66:	2320      	movs	r3, #32
 8009f68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f70:	2330      	movs	r3, #48	@ 0x30
 8009f72:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a110 <_svfiprintf_r+0x1e4>
 8009f76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f7a:	f04f 0901 	mov.w	r9, #1
 8009f7e:	4623      	mov	r3, r4
 8009f80:	469a      	mov	sl, r3
 8009f82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f86:	b10a      	cbz	r2, 8009f8c <_svfiprintf_r+0x60>
 8009f88:	2a25      	cmp	r2, #37	@ 0x25
 8009f8a:	d1f9      	bne.n	8009f80 <_svfiprintf_r+0x54>
 8009f8c:	ebba 0b04 	subs.w	fp, sl, r4
 8009f90:	d00b      	beq.n	8009faa <_svfiprintf_r+0x7e>
 8009f92:	465b      	mov	r3, fp
 8009f94:	4622      	mov	r2, r4
 8009f96:	4629      	mov	r1, r5
 8009f98:	4638      	mov	r0, r7
 8009f9a:	f7ff ff6b 	bl	8009e74 <__ssputs_r>
 8009f9e:	3001      	adds	r0, #1
 8009fa0:	f000 80a7 	beq.w	800a0f2 <_svfiprintf_r+0x1c6>
 8009fa4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fa6:	445a      	add	r2, fp
 8009fa8:	9209      	str	r2, [sp, #36]	@ 0x24
 8009faa:	f89a 3000 	ldrb.w	r3, [sl]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	f000 809f 	beq.w	800a0f2 <_svfiprintf_r+0x1c6>
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8009fba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009fbe:	f10a 0a01 	add.w	sl, sl, #1
 8009fc2:	9304      	str	r3, [sp, #16]
 8009fc4:	9307      	str	r3, [sp, #28]
 8009fc6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009fca:	931a      	str	r3, [sp, #104]	@ 0x68
 8009fcc:	4654      	mov	r4, sl
 8009fce:	2205      	movs	r2, #5
 8009fd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fd4:	484e      	ldr	r0, [pc, #312]	@ (800a110 <_svfiprintf_r+0x1e4>)
 8009fd6:	f7f6 f923 	bl	8000220 <memchr>
 8009fda:	9a04      	ldr	r2, [sp, #16]
 8009fdc:	b9d8      	cbnz	r0, 800a016 <_svfiprintf_r+0xea>
 8009fde:	06d0      	lsls	r0, r2, #27
 8009fe0:	bf44      	itt	mi
 8009fe2:	2320      	movmi	r3, #32
 8009fe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fe8:	0711      	lsls	r1, r2, #28
 8009fea:	bf44      	itt	mi
 8009fec:	232b      	movmi	r3, #43	@ 0x2b
 8009fee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ff2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ff6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ff8:	d015      	beq.n	800a026 <_svfiprintf_r+0xfa>
 8009ffa:	9a07      	ldr	r2, [sp, #28]
 8009ffc:	4654      	mov	r4, sl
 8009ffe:	2000      	movs	r0, #0
 800a000:	f04f 0c0a 	mov.w	ip, #10
 800a004:	4621      	mov	r1, r4
 800a006:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a00a:	3b30      	subs	r3, #48	@ 0x30
 800a00c:	2b09      	cmp	r3, #9
 800a00e:	d94b      	bls.n	800a0a8 <_svfiprintf_r+0x17c>
 800a010:	b1b0      	cbz	r0, 800a040 <_svfiprintf_r+0x114>
 800a012:	9207      	str	r2, [sp, #28]
 800a014:	e014      	b.n	800a040 <_svfiprintf_r+0x114>
 800a016:	eba0 0308 	sub.w	r3, r0, r8
 800a01a:	fa09 f303 	lsl.w	r3, r9, r3
 800a01e:	4313      	orrs	r3, r2
 800a020:	9304      	str	r3, [sp, #16]
 800a022:	46a2      	mov	sl, r4
 800a024:	e7d2      	b.n	8009fcc <_svfiprintf_r+0xa0>
 800a026:	9b03      	ldr	r3, [sp, #12]
 800a028:	1d19      	adds	r1, r3, #4
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	9103      	str	r1, [sp, #12]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	bfbb      	ittet	lt
 800a032:	425b      	neglt	r3, r3
 800a034:	f042 0202 	orrlt.w	r2, r2, #2
 800a038:	9307      	strge	r3, [sp, #28]
 800a03a:	9307      	strlt	r3, [sp, #28]
 800a03c:	bfb8      	it	lt
 800a03e:	9204      	strlt	r2, [sp, #16]
 800a040:	7823      	ldrb	r3, [r4, #0]
 800a042:	2b2e      	cmp	r3, #46	@ 0x2e
 800a044:	d10a      	bne.n	800a05c <_svfiprintf_r+0x130>
 800a046:	7863      	ldrb	r3, [r4, #1]
 800a048:	2b2a      	cmp	r3, #42	@ 0x2a
 800a04a:	d132      	bne.n	800a0b2 <_svfiprintf_r+0x186>
 800a04c:	9b03      	ldr	r3, [sp, #12]
 800a04e:	1d1a      	adds	r2, r3, #4
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	9203      	str	r2, [sp, #12]
 800a054:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a058:	3402      	adds	r4, #2
 800a05a:	9305      	str	r3, [sp, #20]
 800a05c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a120 <_svfiprintf_r+0x1f4>
 800a060:	7821      	ldrb	r1, [r4, #0]
 800a062:	2203      	movs	r2, #3
 800a064:	4650      	mov	r0, sl
 800a066:	f7f6 f8db 	bl	8000220 <memchr>
 800a06a:	b138      	cbz	r0, 800a07c <_svfiprintf_r+0x150>
 800a06c:	9b04      	ldr	r3, [sp, #16]
 800a06e:	eba0 000a 	sub.w	r0, r0, sl
 800a072:	2240      	movs	r2, #64	@ 0x40
 800a074:	4082      	lsls	r2, r0
 800a076:	4313      	orrs	r3, r2
 800a078:	3401      	adds	r4, #1
 800a07a:	9304      	str	r3, [sp, #16]
 800a07c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a080:	4824      	ldr	r0, [pc, #144]	@ (800a114 <_svfiprintf_r+0x1e8>)
 800a082:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a086:	2206      	movs	r2, #6
 800a088:	f7f6 f8ca 	bl	8000220 <memchr>
 800a08c:	2800      	cmp	r0, #0
 800a08e:	d036      	beq.n	800a0fe <_svfiprintf_r+0x1d2>
 800a090:	4b21      	ldr	r3, [pc, #132]	@ (800a118 <_svfiprintf_r+0x1ec>)
 800a092:	bb1b      	cbnz	r3, 800a0dc <_svfiprintf_r+0x1b0>
 800a094:	9b03      	ldr	r3, [sp, #12]
 800a096:	3307      	adds	r3, #7
 800a098:	f023 0307 	bic.w	r3, r3, #7
 800a09c:	3308      	adds	r3, #8
 800a09e:	9303      	str	r3, [sp, #12]
 800a0a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0a2:	4433      	add	r3, r6
 800a0a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0a6:	e76a      	b.n	8009f7e <_svfiprintf_r+0x52>
 800a0a8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a0ac:	460c      	mov	r4, r1
 800a0ae:	2001      	movs	r0, #1
 800a0b0:	e7a8      	b.n	800a004 <_svfiprintf_r+0xd8>
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	3401      	adds	r4, #1
 800a0b6:	9305      	str	r3, [sp, #20]
 800a0b8:	4619      	mov	r1, r3
 800a0ba:	f04f 0c0a 	mov.w	ip, #10
 800a0be:	4620      	mov	r0, r4
 800a0c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0c4:	3a30      	subs	r2, #48	@ 0x30
 800a0c6:	2a09      	cmp	r2, #9
 800a0c8:	d903      	bls.n	800a0d2 <_svfiprintf_r+0x1a6>
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d0c6      	beq.n	800a05c <_svfiprintf_r+0x130>
 800a0ce:	9105      	str	r1, [sp, #20]
 800a0d0:	e7c4      	b.n	800a05c <_svfiprintf_r+0x130>
 800a0d2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0d6:	4604      	mov	r4, r0
 800a0d8:	2301      	movs	r3, #1
 800a0da:	e7f0      	b.n	800a0be <_svfiprintf_r+0x192>
 800a0dc:	ab03      	add	r3, sp, #12
 800a0de:	9300      	str	r3, [sp, #0]
 800a0e0:	462a      	mov	r2, r5
 800a0e2:	4b0e      	ldr	r3, [pc, #56]	@ (800a11c <_svfiprintf_r+0x1f0>)
 800a0e4:	a904      	add	r1, sp, #16
 800a0e6:	4638      	mov	r0, r7
 800a0e8:	f3af 8000 	nop.w
 800a0ec:	1c42      	adds	r2, r0, #1
 800a0ee:	4606      	mov	r6, r0
 800a0f0:	d1d6      	bne.n	800a0a0 <_svfiprintf_r+0x174>
 800a0f2:	89ab      	ldrh	r3, [r5, #12]
 800a0f4:	065b      	lsls	r3, r3, #25
 800a0f6:	f53f af2d 	bmi.w	8009f54 <_svfiprintf_r+0x28>
 800a0fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0fc:	e72c      	b.n	8009f58 <_svfiprintf_r+0x2c>
 800a0fe:	ab03      	add	r3, sp, #12
 800a100:	9300      	str	r3, [sp, #0]
 800a102:	462a      	mov	r2, r5
 800a104:	4b05      	ldr	r3, [pc, #20]	@ (800a11c <_svfiprintf_r+0x1f0>)
 800a106:	a904      	add	r1, sp, #16
 800a108:	4638      	mov	r0, r7
 800a10a:	f000 f879 	bl	800a200 <_printf_i>
 800a10e:	e7ed      	b.n	800a0ec <_svfiprintf_r+0x1c0>
 800a110:	0800a66c 	.word	0x0800a66c
 800a114:	0800a676 	.word	0x0800a676
 800a118:	00000000 	.word	0x00000000
 800a11c:	08009e75 	.word	0x08009e75
 800a120:	0800a672 	.word	0x0800a672

0800a124 <_printf_common>:
 800a124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a128:	4616      	mov	r6, r2
 800a12a:	4698      	mov	r8, r3
 800a12c:	688a      	ldr	r2, [r1, #8]
 800a12e:	690b      	ldr	r3, [r1, #16]
 800a130:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a134:	4293      	cmp	r3, r2
 800a136:	bfb8      	it	lt
 800a138:	4613      	movlt	r3, r2
 800a13a:	6033      	str	r3, [r6, #0]
 800a13c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a140:	4607      	mov	r7, r0
 800a142:	460c      	mov	r4, r1
 800a144:	b10a      	cbz	r2, 800a14a <_printf_common+0x26>
 800a146:	3301      	adds	r3, #1
 800a148:	6033      	str	r3, [r6, #0]
 800a14a:	6823      	ldr	r3, [r4, #0]
 800a14c:	0699      	lsls	r1, r3, #26
 800a14e:	bf42      	ittt	mi
 800a150:	6833      	ldrmi	r3, [r6, #0]
 800a152:	3302      	addmi	r3, #2
 800a154:	6033      	strmi	r3, [r6, #0]
 800a156:	6825      	ldr	r5, [r4, #0]
 800a158:	f015 0506 	ands.w	r5, r5, #6
 800a15c:	d106      	bne.n	800a16c <_printf_common+0x48>
 800a15e:	f104 0a19 	add.w	sl, r4, #25
 800a162:	68e3      	ldr	r3, [r4, #12]
 800a164:	6832      	ldr	r2, [r6, #0]
 800a166:	1a9b      	subs	r3, r3, r2
 800a168:	42ab      	cmp	r3, r5
 800a16a:	dc26      	bgt.n	800a1ba <_printf_common+0x96>
 800a16c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a170:	6822      	ldr	r2, [r4, #0]
 800a172:	3b00      	subs	r3, #0
 800a174:	bf18      	it	ne
 800a176:	2301      	movne	r3, #1
 800a178:	0692      	lsls	r2, r2, #26
 800a17a:	d42b      	bmi.n	800a1d4 <_printf_common+0xb0>
 800a17c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a180:	4641      	mov	r1, r8
 800a182:	4638      	mov	r0, r7
 800a184:	47c8      	blx	r9
 800a186:	3001      	adds	r0, #1
 800a188:	d01e      	beq.n	800a1c8 <_printf_common+0xa4>
 800a18a:	6823      	ldr	r3, [r4, #0]
 800a18c:	6922      	ldr	r2, [r4, #16]
 800a18e:	f003 0306 	and.w	r3, r3, #6
 800a192:	2b04      	cmp	r3, #4
 800a194:	bf02      	ittt	eq
 800a196:	68e5      	ldreq	r5, [r4, #12]
 800a198:	6833      	ldreq	r3, [r6, #0]
 800a19a:	1aed      	subeq	r5, r5, r3
 800a19c:	68a3      	ldr	r3, [r4, #8]
 800a19e:	bf0c      	ite	eq
 800a1a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a1a4:	2500      	movne	r5, #0
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	bfc4      	itt	gt
 800a1aa:	1a9b      	subgt	r3, r3, r2
 800a1ac:	18ed      	addgt	r5, r5, r3
 800a1ae:	2600      	movs	r6, #0
 800a1b0:	341a      	adds	r4, #26
 800a1b2:	42b5      	cmp	r5, r6
 800a1b4:	d11a      	bne.n	800a1ec <_printf_common+0xc8>
 800a1b6:	2000      	movs	r0, #0
 800a1b8:	e008      	b.n	800a1cc <_printf_common+0xa8>
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	4652      	mov	r2, sl
 800a1be:	4641      	mov	r1, r8
 800a1c0:	4638      	mov	r0, r7
 800a1c2:	47c8      	blx	r9
 800a1c4:	3001      	adds	r0, #1
 800a1c6:	d103      	bne.n	800a1d0 <_printf_common+0xac>
 800a1c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a1cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1d0:	3501      	adds	r5, #1
 800a1d2:	e7c6      	b.n	800a162 <_printf_common+0x3e>
 800a1d4:	18e1      	adds	r1, r4, r3
 800a1d6:	1c5a      	adds	r2, r3, #1
 800a1d8:	2030      	movs	r0, #48	@ 0x30
 800a1da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a1de:	4422      	add	r2, r4
 800a1e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a1e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a1e8:	3302      	adds	r3, #2
 800a1ea:	e7c7      	b.n	800a17c <_printf_common+0x58>
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	4622      	mov	r2, r4
 800a1f0:	4641      	mov	r1, r8
 800a1f2:	4638      	mov	r0, r7
 800a1f4:	47c8      	blx	r9
 800a1f6:	3001      	adds	r0, #1
 800a1f8:	d0e6      	beq.n	800a1c8 <_printf_common+0xa4>
 800a1fa:	3601      	adds	r6, #1
 800a1fc:	e7d9      	b.n	800a1b2 <_printf_common+0x8e>
	...

0800a200 <_printf_i>:
 800a200:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a204:	7e0f      	ldrb	r7, [r1, #24]
 800a206:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a208:	2f78      	cmp	r7, #120	@ 0x78
 800a20a:	4691      	mov	r9, r2
 800a20c:	4680      	mov	r8, r0
 800a20e:	460c      	mov	r4, r1
 800a210:	469a      	mov	sl, r3
 800a212:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a216:	d807      	bhi.n	800a228 <_printf_i+0x28>
 800a218:	2f62      	cmp	r7, #98	@ 0x62
 800a21a:	d80a      	bhi.n	800a232 <_printf_i+0x32>
 800a21c:	2f00      	cmp	r7, #0
 800a21e:	f000 80d1 	beq.w	800a3c4 <_printf_i+0x1c4>
 800a222:	2f58      	cmp	r7, #88	@ 0x58
 800a224:	f000 80b8 	beq.w	800a398 <_printf_i+0x198>
 800a228:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a22c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a230:	e03a      	b.n	800a2a8 <_printf_i+0xa8>
 800a232:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a236:	2b15      	cmp	r3, #21
 800a238:	d8f6      	bhi.n	800a228 <_printf_i+0x28>
 800a23a:	a101      	add	r1, pc, #4	@ (adr r1, 800a240 <_printf_i+0x40>)
 800a23c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a240:	0800a299 	.word	0x0800a299
 800a244:	0800a2ad 	.word	0x0800a2ad
 800a248:	0800a229 	.word	0x0800a229
 800a24c:	0800a229 	.word	0x0800a229
 800a250:	0800a229 	.word	0x0800a229
 800a254:	0800a229 	.word	0x0800a229
 800a258:	0800a2ad 	.word	0x0800a2ad
 800a25c:	0800a229 	.word	0x0800a229
 800a260:	0800a229 	.word	0x0800a229
 800a264:	0800a229 	.word	0x0800a229
 800a268:	0800a229 	.word	0x0800a229
 800a26c:	0800a3ab 	.word	0x0800a3ab
 800a270:	0800a2d7 	.word	0x0800a2d7
 800a274:	0800a365 	.word	0x0800a365
 800a278:	0800a229 	.word	0x0800a229
 800a27c:	0800a229 	.word	0x0800a229
 800a280:	0800a3cd 	.word	0x0800a3cd
 800a284:	0800a229 	.word	0x0800a229
 800a288:	0800a2d7 	.word	0x0800a2d7
 800a28c:	0800a229 	.word	0x0800a229
 800a290:	0800a229 	.word	0x0800a229
 800a294:	0800a36d 	.word	0x0800a36d
 800a298:	6833      	ldr	r3, [r6, #0]
 800a29a:	1d1a      	adds	r2, r3, #4
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	6032      	str	r2, [r6, #0]
 800a2a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a2a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	e09c      	b.n	800a3e6 <_printf_i+0x1e6>
 800a2ac:	6833      	ldr	r3, [r6, #0]
 800a2ae:	6820      	ldr	r0, [r4, #0]
 800a2b0:	1d19      	adds	r1, r3, #4
 800a2b2:	6031      	str	r1, [r6, #0]
 800a2b4:	0606      	lsls	r6, r0, #24
 800a2b6:	d501      	bpl.n	800a2bc <_printf_i+0xbc>
 800a2b8:	681d      	ldr	r5, [r3, #0]
 800a2ba:	e003      	b.n	800a2c4 <_printf_i+0xc4>
 800a2bc:	0645      	lsls	r5, r0, #25
 800a2be:	d5fb      	bpl.n	800a2b8 <_printf_i+0xb8>
 800a2c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a2c4:	2d00      	cmp	r5, #0
 800a2c6:	da03      	bge.n	800a2d0 <_printf_i+0xd0>
 800a2c8:	232d      	movs	r3, #45	@ 0x2d
 800a2ca:	426d      	negs	r5, r5
 800a2cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2d0:	4858      	ldr	r0, [pc, #352]	@ (800a434 <_printf_i+0x234>)
 800a2d2:	230a      	movs	r3, #10
 800a2d4:	e011      	b.n	800a2fa <_printf_i+0xfa>
 800a2d6:	6821      	ldr	r1, [r4, #0]
 800a2d8:	6833      	ldr	r3, [r6, #0]
 800a2da:	0608      	lsls	r0, r1, #24
 800a2dc:	f853 5b04 	ldr.w	r5, [r3], #4
 800a2e0:	d402      	bmi.n	800a2e8 <_printf_i+0xe8>
 800a2e2:	0649      	lsls	r1, r1, #25
 800a2e4:	bf48      	it	mi
 800a2e6:	b2ad      	uxthmi	r5, r5
 800a2e8:	2f6f      	cmp	r7, #111	@ 0x6f
 800a2ea:	4852      	ldr	r0, [pc, #328]	@ (800a434 <_printf_i+0x234>)
 800a2ec:	6033      	str	r3, [r6, #0]
 800a2ee:	bf14      	ite	ne
 800a2f0:	230a      	movne	r3, #10
 800a2f2:	2308      	moveq	r3, #8
 800a2f4:	2100      	movs	r1, #0
 800a2f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a2fa:	6866      	ldr	r6, [r4, #4]
 800a2fc:	60a6      	str	r6, [r4, #8]
 800a2fe:	2e00      	cmp	r6, #0
 800a300:	db05      	blt.n	800a30e <_printf_i+0x10e>
 800a302:	6821      	ldr	r1, [r4, #0]
 800a304:	432e      	orrs	r6, r5
 800a306:	f021 0104 	bic.w	r1, r1, #4
 800a30a:	6021      	str	r1, [r4, #0]
 800a30c:	d04b      	beq.n	800a3a6 <_printf_i+0x1a6>
 800a30e:	4616      	mov	r6, r2
 800a310:	fbb5 f1f3 	udiv	r1, r5, r3
 800a314:	fb03 5711 	mls	r7, r3, r1, r5
 800a318:	5dc7      	ldrb	r7, [r0, r7]
 800a31a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a31e:	462f      	mov	r7, r5
 800a320:	42bb      	cmp	r3, r7
 800a322:	460d      	mov	r5, r1
 800a324:	d9f4      	bls.n	800a310 <_printf_i+0x110>
 800a326:	2b08      	cmp	r3, #8
 800a328:	d10b      	bne.n	800a342 <_printf_i+0x142>
 800a32a:	6823      	ldr	r3, [r4, #0]
 800a32c:	07df      	lsls	r7, r3, #31
 800a32e:	d508      	bpl.n	800a342 <_printf_i+0x142>
 800a330:	6923      	ldr	r3, [r4, #16]
 800a332:	6861      	ldr	r1, [r4, #4]
 800a334:	4299      	cmp	r1, r3
 800a336:	bfde      	ittt	le
 800a338:	2330      	movle	r3, #48	@ 0x30
 800a33a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a33e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a342:	1b92      	subs	r2, r2, r6
 800a344:	6122      	str	r2, [r4, #16]
 800a346:	f8cd a000 	str.w	sl, [sp]
 800a34a:	464b      	mov	r3, r9
 800a34c:	aa03      	add	r2, sp, #12
 800a34e:	4621      	mov	r1, r4
 800a350:	4640      	mov	r0, r8
 800a352:	f7ff fee7 	bl	800a124 <_printf_common>
 800a356:	3001      	adds	r0, #1
 800a358:	d14a      	bne.n	800a3f0 <_printf_i+0x1f0>
 800a35a:	f04f 30ff 	mov.w	r0, #4294967295
 800a35e:	b004      	add	sp, #16
 800a360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a364:	6823      	ldr	r3, [r4, #0]
 800a366:	f043 0320 	orr.w	r3, r3, #32
 800a36a:	6023      	str	r3, [r4, #0]
 800a36c:	4832      	ldr	r0, [pc, #200]	@ (800a438 <_printf_i+0x238>)
 800a36e:	2778      	movs	r7, #120	@ 0x78
 800a370:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a374:	6823      	ldr	r3, [r4, #0]
 800a376:	6831      	ldr	r1, [r6, #0]
 800a378:	061f      	lsls	r7, r3, #24
 800a37a:	f851 5b04 	ldr.w	r5, [r1], #4
 800a37e:	d402      	bmi.n	800a386 <_printf_i+0x186>
 800a380:	065f      	lsls	r7, r3, #25
 800a382:	bf48      	it	mi
 800a384:	b2ad      	uxthmi	r5, r5
 800a386:	6031      	str	r1, [r6, #0]
 800a388:	07d9      	lsls	r1, r3, #31
 800a38a:	bf44      	itt	mi
 800a38c:	f043 0320 	orrmi.w	r3, r3, #32
 800a390:	6023      	strmi	r3, [r4, #0]
 800a392:	b11d      	cbz	r5, 800a39c <_printf_i+0x19c>
 800a394:	2310      	movs	r3, #16
 800a396:	e7ad      	b.n	800a2f4 <_printf_i+0xf4>
 800a398:	4826      	ldr	r0, [pc, #152]	@ (800a434 <_printf_i+0x234>)
 800a39a:	e7e9      	b.n	800a370 <_printf_i+0x170>
 800a39c:	6823      	ldr	r3, [r4, #0]
 800a39e:	f023 0320 	bic.w	r3, r3, #32
 800a3a2:	6023      	str	r3, [r4, #0]
 800a3a4:	e7f6      	b.n	800a394 <_printf_i+0x194>
 800a3a6:	4616      	mov	r6, r2
 800a3a8:	e7bd      	b.n	800a326 <_printf_i+0x126>
 800a3aa:	6833      	ldr	r3, [r6, #0]
 800a3ac:	6825      	ldr	r5, [r4, #0]
 800a3ae:	6961      	ldr	r1, [r4, #20]
 800a3b0:	1d18      	adds	r0, r3, #4
 800a3b2:	6030      	str	r0, [r6, #0]
 800a3b4:	062e      	lsls	r6, r5, #24
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	d501      	bpl.n	800a3be <_printf_i+0x1be>
 800a3ba:	6019      	str	r1, [r3, #0]
 800a3bc:	e002      	b.n	800a3c4 <_printf_i+0x1c4>
 800a3be:	0668      	lsls	r0, r5, #25
 800a3c0:	d5fb      	bpl.n	800a3ba <_printf_i+0x1ba>
 800a3c2:	8019      	strh	r1, [r3, #0]
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	6123      	str	r3, [r4, #16]
 800a3c8:	4616      	mov	r6, r2
 800a3ca:	e7bc      	b.n	800a346 <_printf_i+0x146>
 800a3cc:	6833      	ldr	r3, [r6, #0]
 800a3ce:	1d1a      	adds	r2, r3, #4
 800a3d0:	6032      	str	r2, [r6, #0]
 800a3d2:	681e      	ldr	r6, [r3, #0]
 800a3d4:	6862      	ldr	r2, [r4, #4]
 800a3d6:	2100      	movs	r1, #0
 800a3d8:	4630      	mov	r0, r6
 800a3da:	f7f5 ff21 	bl	8000220 <memchr>
 800a3de:	b108      	cbz	r0, 800a3e4 <_printf_i+0x1e4>
 800a3e0:	1b80      	subs	r0, r0, r6
 800a3e2:	6060      	str	r0, [r4, #4]
 800a3e4:	6863      	ldr	r3, [r4, #4]
 800a3e6:	6123      	str	r3, [r4, #16]
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3ee:	e7aa      	b.n	800a346 <_printf_i+0x146>
 800a3f0:	6923      	ldr	r3, [r4, #16]
 800a3f2:	4632      	mov	r2, r6
 800a3f4:	4649      	mov	r1, r9
 800a3f6:	4640      	mov	r0, r8
 800a3f8:	47d0      	blx	sl
 800a3fa:	3001      	adds	r0, #1
 800a3fc:	d0ad      	beq.n	800a35a <_printf_i+0x15a>
 800a3fe:	6823      	ldr	r3, [r4, #0]
 800a400:	079b      	lsls	r3, r3, #30
 800a402:	d413      	bmi.n	800a42c <_printf_i+0x22c>
 800a404:	68e0      	ldr	r0, [r4, #12]
 800a406:	9b03      	ldr	r3, [sp, #12]
 800a408:	4298      	cmp	r0, r3
 800a40a:	bfb8      	it	lt
 800a40c:	4618      	movlt	r0, r3
 800a40e:	e7a6      	b.n	800a35e <_printf_i+0x15e>
 800a410:	2301      	movs	r3, #1
 800a412:	4632      	mov	r2, r6
 800a414:	4649      	mov	r1, r9
 800a416:	4640      	mov	r0, r8
 800a418:	47d0      	blx	sl
 800a41a:	3001      	adds	r0, #1
 800a41c:	d09d      	beq.n	800a35a <_printf_i+0x15a>
 800a41e:	3501      	adds	r5, #1
 800a420:	68e3      	ldr	r3, [r4, #12]
 800a422:	9903      	ldr	r1, [sp, #12]
 800a424:	1a5b      	subs	r3, r3, r1
 800a426:	42ab      	cmp	r3, r5
 800a428:	dcf2      	bgt.n	800a410 <_printf_i+0x210>
 800a42a:	e7eb      	b.n	800a404 <_printf_i+0x204>
 800a42c:	2500      	movs	r5, #0
 800a42e:	f104 0619 	add.w	r6, r4, #25
 800a432:	e7f5      	b.n	800a420 <_printf_i+0x220>
 800a434:	0800a67d 	.word	0x0800a67d
 800a438:	0800a68e 	.word	0x0800a68e

0800a43c <memmove>:
 800a43c:	4288      	cmp	r0, r1
 800a43e:	b510      	push	{r4, lr}
 800a440:	eb01 0402 	add.w	r4, r1, r2
 800a444:	d902      	bls.n	800a44c <memmove+0x10>
 800a446:	4284      	cmp	r4, r0
 800a448:	4623      	mov	r3, r4
 800a44a:	d807      	bhi.n	800a45c <memmove+0x20>
 800a44c:	1e43      	subs	r3, r0, #1
 800a44e:	42a1      	cmp	r1, r4
 800a450:	d008      	beq.n	800a464 <memmove+0x28>
 800a452:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a456:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a45a:	e7f8      	b.n	800a44e <memmove+0x12>
 800a45c:	4402      	add	r2, r0
 800a45e:	4601      	mov	r1, r0
 800a460:	428a      	cmp	r2, r1
 800a462:	d100      	bne.n	800a466 <memmove+0x2a>
 800a464:	bd10      	pop	{r4, pc}
 800a466:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a46a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a46e:	e7f7      	b.n	800a460 <memmove+0x24>

0800a470 <_sbrk_r>:
 800a470:	b538      	push	{r3, r4, r5, lr}
 800a472:	4d06      	ldr	r5, [pc, #24]	@ (800a48c <_sbrk_r+0x1c>)
 800a474:	2300      	movs	r3, #0
 800a476:	4604      	mov	r4, r0
 800a478:	4608      	mov	r0, r1
 800a47a:	602b      	str	r3, [r5, #0]
 800a47c:	f7f7 ff22 	bl	80022c4 <_sbrk>
 800a480:	1c43      	adds	r3, r0, #1
 800a482:	d102      	bne.n	800a48a <_sbrk_r+0x1a>
 800a484:	682b      	ldr	r3, [r5, #0]
 800a486:	b103      	cbz	r3, 800a48a <_sbrk_r+0x1a>
 800a488:	6023      	str	r3, [r4, #0]
 800a48a:	bd38      	pop	{r3, r4, r5, pc}
 800a48c:	20005ccc 	.word	0x20005ccc

0800a490 <_realloc_r>:
 800a490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a494:	4607      	mov	r7, r0
 800a496:	4614      	mov	r4, r2
 800a498:	460d      	mov	r5, r1
 800a49a:	b921      	cbnz	r1, 800a4a6 <_realloc_r+0x16>
 800a49c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a4a0:	4611      	mov	r1, r2
 800a4a2:	f7ff bc5b 	b.w	8009d5c <_malloc_r>
 800a4a6:	b92a      	cbnz	r2, 800a4b4 <_realloc_r+0x24>
 800a4a8:	f7ff fbec 	bl	8009c84 <_free_r>
 800a4ac:	4625      	mov	r5, r4
 800a4ae:	4628      	mov	r0, r5
 800a4b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4b4:	f000 f81a 	bl	800a4ec <_malloc_usable_size_r>
 800a4b8:	4284      	cmp	r4, r0
 800a4ba:	4606      	mov	r6, r0
 800a4bc:	d802      	bhi.n	800a4c4 <_realloc_r+0x34>
 800a4be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a4c2:	d8f4      	bhi.n	800a4ae <_realloc_r+0x1e>
 800a4c4:	4621      	mov	r1, r4
 800a4c6:	4638      	mov	r0, r7
 800a4c8:	f7ff fc48 	bl	8009d5c <_malloc_r>
 800a4cc:	4680      	mov	r8, r0
 800a4ce:	b908      	cbnz	r0, 800a4d4 <_realloc_r+0x44>
 800a4d0:	4645      	mov	r5, r8
 800a4d2:	e7ec      	b.n	800a4ae <_realloc_r+0x1e>
 800a4d4:	42b4      	cmp	r4, r6
 800a4d6:	4622      	mov	r2, r4
 800a4d8:	4629      	mov	r1, r5
 800a4da:	bf28      	it	cs
 800a4dc:	4632      	movcs	r2, r6
 800a4de:	f7ff fbc3 	bl	8009c68 <memcpy>
 800a4e2:	4629      	mov	r1, r5
 800a4e4:	4638      	mov	r0, r7
 800a4e6:	f7ff fbcd 	bl	8009c84 <_free_r>
 800a4ea:	e7f1      	b.n	800a4d0 <_realloc_r+0x40>

0800a4ec <_malloc_usable_size_r>:
 800a4ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4f0:	1f18      	subs	r0, r3, #4
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	bfbc      	itt	lt
 800a4f6:	580b      	ldrlt	r3, [r1, r0]
 800a4f8:	18c0      	addlt	r0, r0, r3
 800a4fa:	4770      	bx	lr

0800a4fc <_init>:
 800a4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4fe:	bf00      	nop
 800a500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a502:	bc08      	pop	{r3}
 800a504:	469e      	mov	lr, r3
 800a506:	4770      	bx	lr

0800a508 <_fini>:
 800a508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a50a:	bf00      	nop
 800a50c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a50e:	bc08      	pop	{r3}
 800a510:	469e      	mov	lr, r3
 800a512:	4770      	bx	lr
=======
 8008e66:	bf00      	nop
 8008e68:	3714      	adds	r7, #20
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr
 8008e72:	bf00      	nop
 8008e74:	20005b58 	.word	0x20005b58
 8008e78:	20005b60 	.word	0x20005b60

08008e7c <siprintf>:
 8008e7c:	b40e      	push	{r1, r2, r3}
 8008e7e:	b510      	push	{r4, lr}
 8008e80:	b09d      	sub	sp, #116	@ 0x74
 8008e82:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008e84:	9002      	str	r0, [sp, #8]
 8008e86:	9006      	str	r0, [sp, #24]
 8008e88:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008e8c:	480a      	ldr	r0, [pc, #40]	@ (8008eb8 <siprintf+0x3c>)
 8008e8e:	9107      	str	r1, [sp, #28]
 8008e90:	9104      	str	r1, [sp, #16]
 8008e92:	490a      	ldr	r1, [pc, #40]	@ (8008ebc <siprintf+0x40>)
 8008e94:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e98:	9105      	str	r1, [sp, #20]
 8008e9a:	2400      	movs	r4, #0
 8008e9c:	a902      	add	r1, sp, #8
 8008e9e:	6800      	ldr	r0, [r0, #0]
 8008ea0:	9301      	str	r3, [sp, #4]
 8008ea2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008ea4:	f000 f9a2 	bl	80091ec <_svfiprintf_r>
 8008ea8:	9b02      	ldr	r3, [sp, #8]
 8008eaa:	701c      	strb	r4, [r3, #0]
 8008eac:	b01d      	add	sp, #116	@ 0x74
 8008eae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008eb2:	b003      	add	sp, #12
 8008eb4:	4770      	bx	lr
 8008eb6:	bf00      	nop
 8008eb8:	2000005c 	.word	0x2000005c
 8008ebc:	ffff0208 	.word	0xffff0208

08008ec0 <memset>:
 8008ec0:	4402      	add	r2, r0
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d100      	bne.n	8008eca <memset+0xa>
 8008ec8:	4770      	bx	lr
 8008eca:	f803 1b01 	strb.w	r1, [r3], #1
 8008ece:	e7f9      	b.n	8008ec4 <memset+0x4>

08008ed0 <__errno>:
 8008ed0:	4b01      	ldr	r3, [pc, #4]	@ (8008ed8 <__errno+0x8>)
 8008ed2:	6818      	ldr	r0, [r3, #0]
 8008ed4:	4770      	bx	lr
 8008ed6:	bf00      	nop
 8008ed8:	2000005c 	.word	0x2000005c

08008edc <__libc_init_array>:
 8008edc:	b570      	push	{r4, r5, r6, lr}
 8008ede:	4d0d      	ldr	r5, [pc, #52]	@ (8008f14 <__libc_init_array+0x38>)
 8008ee0:	4c0d      	ldr	r4, [pc, #52]	@ (8008f18 <__libc_init_array+0x3c>)
 8008ee2:	1b64      	subs	r4, r4, r5
 8008ee4:	10a4      	asrs	r4, r4, #2
 8008ee6:	2600      	movs	r6, #0
 8008ee8:	42a6      	cmp	r6, r4
 8008eea:	d109      	bne.n	8008f00 <__libc_init_array+0x24>
 8008eec:	4d0b      	ldr	r5, [pc, #44]	@ (8008f1c <__libc_init_array+0x40>)
 8008eee:	4c0c      	ldr	r4, [pc, #48]	@ (8008f20 <__libc_init_array+0x44>)
 8008ef0:	f000 fc64 	bl	80097bc <_init>
 8008ef4:	1b64      	subs	r4, r4, r5
 8008ef6:	10a4      	asrs	r4, r4, #2
 8008ef8:	2600      	movs	r6, #0
 8008efa:	42a6      	cmp	r6, r4
 8008efc:	d105      	bne.n	8008f0a <__libc_init_array+0x2e>
 8008efe:	bd70      	pop	{r4, r5, r6, pc}
 8008f00:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f04:	4798      	blx	r3
 8008f06:	3601      	adds	r6, #1
 8008f08:	e7ee      	b.n	8008ee8 <__libc_init_array+0xc>
 8008f0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f0e:	4798      	blx	r3
 8008f10:	3601      	adds	r6, #1
 8008f12:	e7f2      	b.n	8008efa <__libc_init_array+0x1e>
 8008f14:	08009968 	.word	0x08009968
 8008f18:	08009968 	.word	0x08009968
 8008f1c:	08009968 	.word	0x08009968
 8008f20:	0800996c 	.word	0x0800996c

08008f24 <__retarget_lock_acquire_recursive>:
 8008f24:	4770      	bx	lr

08008f26 <__retarget_lock_release_recursive>:
 8008f26:	4770      	bx	lr

08008f28 <memcpy>:
 8008f28:	440a      	add	r2, r1
 8008f2a:	4291      	cmp	r1, r2
 8008f2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f30:	d100      	bne.n	8008f34 <memcpy+0xc>
 8008f32:	4770      	bx	lr
 8008f34:	b510      	push	{r4, lr}
 8008f36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f3e:	4291      	cmp	r1, r2
 8008f40:	d1f9      	bne.n	8008f36 <memcpy+0xe>
 8008f42:	bd10      	pop	{r4, pc}

08008f44 <_free_r>:
 8008f44:	b538      	push	{r3, r4, r5, lr}
 8008f46:	4605      	mov	r5, r0
 8008f48:	2900      	cmp	r1, #0
 8008f4a:	d041      	beq.n	8008fd0 <_free_r+0x8c>
 8008f4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f50:	1f0c      	subs	r4, r1, #4
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	bfb8      	it	lt
 8008f56:	18e4      	addlt	r4, r4, r3
 8008f58:	f000 f8e0 	bl	800911c <__malloc_lock>
 8008f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8008fd4 <_free_r+0x90>)
 8008f5e:	6813      	ldr	r3, [r2, #0]
 8008f60:	b933      	cbnz	r3, 8008f70 <_free_r+0x2c>
 8008f62:	6063      	str	r3, [r4, #4]
 8008f64:	6014      	str	r4, [r2, #0]
 8008f66:	4628      	mov	r0, r5
 8008f68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f6c:	f000 b8dc 	b.w	8009128 <__malloc_unlock>
 8008f70:	42a3      	cmp	r3, r4
 8008f72:	d908      	bls.n	8008f86 <_free_r+0x42>
 8008f74:	6820      	ldr	r0, [r4, #0]
 8008f76:	1821      	adds	r1, r4, r0
 8008f78:	428b      	cmp	r3, r1
 8008f7a:	bf01      	itttt	eq
 8008f7c:	6819      	ldreq	r1, [r3, #0]
 8008f7e:	685b      	ldreq	r3, [r3, #4]
 8008f80:	1809      	addeq	r1, r1, r0
 8008f82:	6021      	streq	r1, [r4, #0]
 8008f84:	e7ed      	b.n	8008f62 <_free_r+0x1e>
 8008f86:	461a      	mov	r2, r3
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	b10b      	cbz	r3, 8008f90 <_free_r+0x4c>
 8008f8c:	42a3      	cmp	r3, r4
 8008f8e:	d9fa      	bls.n	8008f86 <_free_r+0x42>
 8008f90:	6811      	ldr	r1, [r2, #0]
 8008f92:	1850      	adds	r0, r2, r1
 8008f94:	42a0      	cmp	r0, r4
 8008f96:	d10b      	bne.n	8008fb0 <_free_r+0x6c>
 8008f98:	6820      	ldr	r0, [r4, #0]
 8008f9a:	4401      	add	r1, r0
 8008f9c:	1850      	adds	r0, r2, r1
 8008f9e:	4283      	cmp	r3, r0
 8008fa0:	6011      	str	r1, [r2, #0]
 8008fa2:	d1e0      	bne.n	8008f66 <_free_r+0x22>
 8008fa4:	6818      	ldr	r0, [r3, #0]
 8008fa6:	685b      	ldr	r3, [r3, #4]
 8008fa8:	6053      	str	r3, [r2, #4]
 8008faa:	4408      	add	r0, r1
 8008fac:	6010      	str	r0, [r2, #0]
 8008fae:	e7da      	b.n	8008f66 <_free_r+0x22>
 8008fb0:	d902      	bls.n	8008fb8 <_free_r+0x74>
 8008fb2:	230c      	movs	r3, #12
 8008fb4:	602b      	str	r3, [r5, #0]
 8008fb6:	e7d6      	b.n	8008f66 <_free_r+0x22>
 8008fb8:	6820      	ldr	r0, [r4, #0]
 8008fba:	1821      	adds	r1, r4, r0
 8008fbc:	428b      	cmp	r3, r1
 8008fbe:	bf04      	itt	eq
 8008fc0:	6819      	ldreq	r1, [r3, #0]
 8008fc2:	685b      	ldreq	r3, [r3, #4]
 8008fc4:	6063      	str	r3, [r4, #4]
 8008fc6:	bf04      	itt	eq
 8008fc8:	1809      	addeq	r1, r1, r0
 8008fca:	6021      	streq	r1, [r4, #0]
 8008fcc:	6054      	str	r4, [r2, #4]
 8008fce:	e7ca      	b.n	8008f66 <_free_r+0x22>
 8008fd0:	bd38      	pop	{r3, r4, r5, pc}
 8008fd2:	bf00      	nop
 8008fd4:	20005cb4 	.word	0x20005cb4

08008fd8 <sbrk_aligned>:
 8008fd8:	b570      	push	{r4, r5, r6, lr}
 8008fda:	4e0f      	ldr	r6, [pc, #60]	@ (8009018 <sbrk_aligned+0x40>)
 8008fdc:	460c      	mov	r4, r1
 8008fde:	6831      	ldr	r1, [r6, #0]
 8008fe0:	4605      	mov	r5, r0
 8008fe2:	b911      	cbnz	r1, 8008fea <sbrk_aligned+0x12>
 8008fe4:	f000 fba4 	bl	8009730 <_sbrk_r>
 8008fe8:	6030      	str	r0, [r6, #0]
 8008fea:	4621      	mov	r1, r4
 8008fec:	4628      	mov	r0, r5
 8008fee:	f000 fb9f 	bl	8009730 <_sbrk_r>
 8008ff2:	1c43      	adds	r3, r0, #1
 8008ff4:	d103      	bne.n	8008ffe <sbrk_aligned+0x26>
 8008ff6:	f04f 34ff 	mov.w	r4, #4294967295
 8008ffa:	4620      	mov	r0, r4
 8008ffc:	bd70      	pop	{r4, r5, r6, pc}
 8008ffe:	1cc4      	adds	r4, r0, #3
 8009000:	f024 0403 	bic.w	r4, r4, #3
 8009004:	42a0      	cmp	r0, r4
 8009006:	d0f8      	beq.n	8008ffa <sbrk_aligned+0x22>
 8009008:	1a21      	subs	r1, r4, r0
 800900a:	4628      	mov	r0, r5
 800900c:	f000 fb90 	bl	8009730 <_sbrk_r>
 8009010:	3001      	adds	r0, #1
 8009012:	d1f2      	bne.n	8008ffa <sbrk_aligned+0x22>
 8009014:	e7ef      	b.n	8008ff6 <sbrk_aligned+0x1e>
 8009016:	bf00      	nop
 8009018:	20005cb0 	.word	0x20005cb0

0800901c <_malloc_r>:
 800901c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009020:	1ccd      	adds	r5, r1, #3
 8009022:	f025 0503 	bic.w	r5, r5, #3
 8009026:	3508      	adds	r5, #8
 8009028:	2d0c      	cmp	r5, #12
 800902a:	bf38      	it	cc
 800902c:	250c      	movcc	r5, #12
 800902e:	2d00      	cmp	r5, #0
 8009030:	4606      	mov	r6, r0
 8009032:	db01      	blt.n	8009038 <_malloc_r+0x1c>
 8009034:	42a9      	cmp	r1, r5
 8009036:	d904      	bls.n	8009042 <_malloc_r+0x26>
 8009038:	230c      	movs	r3, #12
 800903a:	6033      	str	r3, [r6, #0]
 800903c:	2000      	movs	r0, #0
 800903e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009042:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009118 <_malloc_r+0xfc>
 8009046:	f000 f869 	bl	800911c <__malloc_lock>
 800904a:	f8d8 3000 	ldr.w	r3, [r8]
 800904e:	461c      	mov	r4, r3
 8009050:	bb44      	cbnz	r4, 80090a4 <_malloc_r+0x88>
 8009052:	4629      	mov	r1, r5
 8009054:	4630      	mov	r0, r6
 8009056:	f7ff ffbf 	bl	8008fd8 <sbrk_aligned>
 800905a:	1c43      	adds	r3, r0, #1
 800905c:	4604      	mov	r4, r0
 800905e:	d158      	bne.n	8009112 <_malloc_r+0xf6>
 8009060:	f8d8 4000 	ldr.w	r4, [r8]
 8009064:	4627      	mov	r7, r4
 8009066:	2f00      	cmp	r7, #0
 8009068:	d143      	bne.n	80090f2 <_malloc_r+0xd6>
 800906a:	2c00      	cmp	r4, #0
 800906c:	d04b      	beq.n	8009106 <_malloc_r+0xea>
 800906e:	6823      	ldr	r3, [r4, #0]
 8009070:	4639      	mov	r1, r7
 8009072:	4630      	mov	r0, r6
 8009074:	eb04 0903 	add.w	r9, r4, r3
 8009078:	f000 fb5a 	bl	8009730 <_sbrk_r>
 800907c:	4581      	cmp	r9, r0
 800907e:	d142      	bne.n	8009106 <_malloc_r+0xea>
 8009080:	6821      	ldr	r1, [r4, #0]
 8009082:	1a6d      	subs	r5, r5, r1
 8009084:	4629      	mov	r1, r5
 8009086:	4630      	mov	r0, r6
 8009088:	f7ff ffa6 	bl	8008fd8 <sbrk_aligned>
 800908c:	3001      	adds	r0, #1
 800908e:	d03a      	beq.n	8009106 <_malloc_r+0xea>
 8009090:	6823      	ldr	r3, [r4, #0]
 8009092:	442b      	add	r3, r5
 8009094:	6023      	str	r3, [r4, #0]
 8009096:	f8d8 3000 	ldr.w	r3, [r8]
 800909a:	685a      	ldr	r2, [r3, #4]
 800909c:	bb62      	cbnz	r2, 80090f8 <_malloc_r+0xdc>
 800909e:	f8c8 7000 	str.w	r7, [r8]
 80090a2:	e00f      	b.n	80090c4 <_malloc_r+0xa8>
 80090a4:	6822      	ldr	r2, [r4, #0]
 80090a6:	1b52      	subs	r2, r2, r5
 80090a8:	d420      	bmi.n	80090ec <_malloc_r+0xd0>
 80090aa:	2a0b      	cmp	r2, #11
 80090ac:	d917      	bls.n	80090de <_malloc_r+0xc2>
 80090ae:	1961      	adds	r1, r4, r5
 80090b0:	42a3      	cmp	r3, r4
 80090b2:	6025      	str	r5, [r4, #0]
 80090b4:	bf18      	it	ne
 80090b6:	6059      	strne	r1, [r3, #4]
 80090b8:	6863      	ldr	r3, [r4, #4]
 80090ba:	bf08      	it	eq
 80090bc:	f8c8 1000 	streq.w	r1, [r8]
 80090c0:	5162      	str	r2, [r4, r5]
 80090c2:	604b      	str	r3, [r1, #4]
 80090c4:	4630      	mov	r0, r6
 80090c6:	f000 f82f 	bl	8009128 <__malloc_unlock>
 80090ca:	f104 000b 	add.w	r0, r4, #11
 80090ce:	1d23      	adds	r3, r4, #4
 80090d0:	f020 0007 	bic.w	r0, r0, #7
 80090d4:	1ac2      	subs	r2, r0, r3
 80090d6:	bf1c      	itt	ne
 80090d8:	1a1b      	subne	r3, r3, r0
 80090da:	50a3      	strne	r3, [r4, r2]
 80090dc:	e7af      	b.n	800903e <_malloc_r+0x22>
 80090de:	6862      	ldr	r2, [r4, #4]
 80090e0:	42a3      	cmp	r3, r4
 80090e2:	bf0c      	ite	eq
 80090e4:	f8c8 2000 	streq.w	r2, [r8]
 80090e8:	605a      	strne	r2, [r3, #4]
 80090ea:	e7eb      	b.n	80090c4 <_malloc_r+0xa8>
 80090ec:	4623      	mov	r3, r4
 80090ee:	6864      	ldr	r4, [r4, #4]
 80090f0:	e7ae      	b.n	8009050 <_malloc_r+0x34>
 80090f2:	463c      	mov	r4, r7
 80090f4:	687f      	ldr	r7, [r7, #4]
 80090f6:	e7b6      	b.n	8009066 <_malloc_r+0x4a>
 80090f8:	461a      	mov	r2, r3
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	42a3      	cmp	r3, r4
 80090fe:	d1fb      	bne.n	80090f8 <_malloc_r+0xdc>
 8009100:	2300      	movs	r3, #0
 8009102:	6053      	str	r3, [r2, #4]
 8009104:	e7de      	b.n	80090c4 <_malloc_r+0xa8>
 8009106:	230c      	movs	r3, #12
 8009108:	6033      	str	r3, [r6, #0]
 800910a:	4630      	mov	r0, r6
 800910c:	f000 f80c 	bl	8009128 <__malloc_unlock>
 8009110:	e794      	b.n	800903c <_malloc_r+0x20>
 8009112:	6005      	str	r5, [r0, #0]
 8009114:	e7d6      	b.n	80090c4 <_malloc_r+0xa8>
 8009116:	bf00      	nop
 8009118:	20005cb4 	.word	0x20005cb4

0800911c <__malloc_lock>:
 800911c:	4801      	ldr	r0, [pc, #4]	@ (8009124 <__malloc_lock+0x8>)
 800911e:	f7ff bf01 	b.w	8008f24 <__retarget_lock_acquire_recursive>
 8009122:	bf00      	nop
 8009124:	20005cac 	.word	0x20005cac

08009128 <__malloc_unlock>:
 8009128:	4801      	ldr	r0, [pc, #4]	@ (8009130 <__malloc_unlock+0x8>)
 800912a:	f7ff befc 	b.w	8008f26 <__retarget_lock_release_recursive>
 800912e:	bf00      	nop
 8009130:	20005cac 	.word	0x20005cac

08009134 <__ssputs_r>:
 8009134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009138:	688e      	ldr	r6, [r1, #8]
 800913a:	461f      	mov	r7, r3
 800913c:	42be      	cmp	r6, r7
 800913e:	680b      	ldr	r3, [r1, #0]
 8009140:	4682      	mov	sl, r0
 8009142:	460c      	mov	r4, r1
 8009144:	4690      	mov	r8, r2
 8009146:	d82d      	bhi.n	80091a4 <__ssputs_r+0x70>
 8009148:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800914c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009150:	d026      	beq.n	80091a0 <__ssputs_r+0x6c>
 8009152:	6965      	ldr	r5, [r4, #20]
 8009154:	6909      	ldr	r1, [r1, #16]
 8009156:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800915a:	eba3 0901 	sub.w	r9, r3, r1
 800915e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009162:	1c7b      	adds	r3, r7, #1
 8009164:	444b      	add	r3, r9
 8009166:	106d      	asrs	r5, r5, #1
 8009168:	429d      	cmp	r5, r3
 800916a:	bf38      	it	cc
 800916c:	461d      	movcc	r5, r3
 800916e:	0553      	lsls	r3, r2, #21
 8009170:	d527      	bpl.n	80091c2 <__ssputs_r+0x8e>
 8009172:	4629      	mov	r1, r5
 8009174:	f7ff ff52 	bl	800901c <_malloc_r>
 8009178:	4606      	mov	r6, r0
 800917a:	b360      	cbz	r0, 80091d6 <__ssputs_r+0xa2>
 800917c:	6921      	ldr	r1, [r4, #16]
 800917e:	464a      	mov	r2, r9
 8009180:	f7ff fed2 	bl	8008f28 <memcpy>
 8009184:	89a3      	ldrh	r3, [r4, #12]
 8009186:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800918a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800918e:	81a3      	strh	r3, [r4, #12]
 8009190:	6126      	str	r6, [r4, #16]
 8009192:	6165      	str	r5, [r4, #20]
 8009194:	444e      	add	r6, r9
 8009196:	eba5 0509 	sub.w	r5, r5, r9
 800919a:	6026      	str	r6, [r4, #0]
 800919c:	60a5      	str	r5, [r4, #8]
 800919e:	463e      	mov	r6, r7
 80091a0:	42be      	cmp	r6, r7
 80091a2:	d900      	bls.n	80091a6 <__ssputs_r+0x72>
 80091a4:	463e      	mov	r6, r7
 80091a6:	6820      	ldr	r0, [r4, #0]
 80091a8:	4632      	mov	r2, r6
 80091aa:	4641      	mov	r1, r8
 80091ac:	f000 faa6 	bl	80096fc <memmove>
 80091b0:	68a3      	ldr	r3, [r4, #8]
 80091b2:	1b9b      	subs	r3, r3, r6
 80091b4:	60a3      	str	r3, [r4, #8]
 80091b6:	6823      	ldr	r3, [r4, #0]
 80091b8:	4433      	add	r3, r6
 80091ba:	6023      	str	r3, [r4, #0]
 80091bc:	2000      	movs	r0, #0
 80091be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091c2:	462a      	mov	r2, r5
 80091c4:	f000 fac4 	bl	8009750 <_realloc_r>
 80091c8:	4606      	mov	r6, r0
 80091ca:	2800      	cmp	r0, #0
 80091cc:	d1e0      	bne.n	8009190 <__ssputs_r+0x5c>
 80091ce:	6921      	ldr	r1, [r4, #16]
 80091d0:	4650      	mov	r0, sl
 80091d2:	f7ff feb7 	bl	8008f44 <_free_r>
 80091d6:	230c      	movs	r3, #12
 80091d8:	f8ca 3000 	str.w	r3, [sl]
 80091dc:	89a3      	ldrh	r3, [r4, #12]
 80091de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091e2:	81a3      	strh	r3, [r4, #12]
 80091e4:	f04f 30ff 	mov.w	r0, #4294967295
 80091e8:	e7e9      	b.n	80091be <__ssputs_r+0x8a>
	...

080091ec <_svfiprintf_r>:
 80091ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f0:	4698      	mov	r8, r3
 80091f2:	898b      	ldrh	r3, [r1, #12]
 80091f4:	061b      	lsls	r3, r3, #24
 80091f6:	b09d      	sub	sp, #116	@ 0x74
 80091f8:	4607      	mov	r7, r0
 80091fa:	460d      	mov	r5, r1
 80091fc:	4614      	mov	r4, r2
 80091fe:	d510      	bpl.n	8009222 <_svfiprintf_r+0x36>
 8009200:	690b      	ldr	r3, [r1, #16]
 8009202:	b973      	cbnz	r3, 8009222 <_svfiprintf_r+0x36>
 8009204:	2140      	movs	r1, #64	@ 0x40
 8009206:	f7ff ff09 	bl	800901c <_malloc_r>
 800920a:	6028      	str	r0, [r5, #0]
 800920c:	6128      	str	r0, [r5, #16]
 800920e:	b930      	cbnz	r0, 800921e <_svfiprintf_r+0x32>
 8009210:	230c      	movs	r3, #12
 8009212:	603b      	str	r3, [r7, #0]
 8009214:	f04f 30ff 	mov.w	r0, #4294967295
 8009218:	b01d      	add	sp, #116	@ 0x74
 800921a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800921e:	2340      	movs	r3, #64	@ 0x40
 8009220:	616b      	str	r3, [r5, #20]
 8009222:	2300      	movs	r3, #0
 8009224:	9309      	str	r3, [sp, #36]	@ 0x24
 8009226:	2320      	movs	r3, #32
 8009228:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800922c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009230:	2330      	movs	r3, #48	@ 0x30
 8009232:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80093d0 <_svfiprintf_r+0x1e4>
 8009236:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800923a:	f04f 0901 	mov.w	r9, #1
 800923e:	4623      	mov	r3, r4
 8009240:	469a      	mov	sl, r3
 8009242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009246:	b10a      	cbz	r2, 800924c <_svfiprintf_r+0x60>
 8009248:	2a25      	cmp	r2, #37	@ 0x25
 800924a:	d1f9      	bne.n	8009240 <_svfiprintf_r+0x54>
 800924c:	ebba 0b04 	subs.w	fp, sl, r4
 8009250:	d00b      	beq.n	800926a <_svfiprintf_r+0x7e>
 8009252:	465b      	mov	r3, fp
 8009254:	4622      	mov	r2, r4
 8009256:	4629      	mov	r1, r5
 8009258:	4638      	mov	r0, r7
 800925a:	f7ff ff6b 	bl	8009134 <__ssputs_r>
 800925e:	3001      	adds	r0, #1
 8009260:	f000 80a7 	beq.w	80093b2 <_svfiprintf_r+0x1c6>
 8009264:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009266:	445a      	add	r2, fp
 8009268:	9209      	str	r2, [sp, #36]	@ 0x24
 800926a:	f89a 3000 	ldrb.w	r3, [sl]
 800926e:	2b00      	cmp	r3, #0
 8009270:	f000 809f 	beq.w	80093b2 <_svfiprintf_r+0x1c6>
 8009274:	2300      	movs	r3, #0
 8009276:	f04f 32ff 	mov.w	r2, #4294967295
 800927a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800927e:	f10a 0a01 	add.w	sl, sl, #1
 8009282:	9304      	str	r3, [sp, #16]
 8009284:	9307      	str	r3, [sp, #28]
 8009286:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800928a:	931a      	str	r3, [sp, #104]	@ 0x68
 800928c:	4654      	mov	r4, sl
 800928e:	2205      	movs	r2, #5
 8009290:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009294:	484e      	ldr	r0, [pc, #312]	@ (80093d0 <_svfiprintf_r+0x1e4>)
 8009296:	f7f6 ffc3 	bl	8000220 <memchr>
 800929a:	9a04      	ldr	r2, [sp, #16]
 800929c:	b9d8      	cbnz	r0, 80092d6 <_svfiprintf_r+0xea>
 800929e:	06d0      	lsls	r0, r2, #27
 80092a0:	bf44      	itt	mi
 80092a2:	2320      	movmi	r3, #32
 80092a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092a8:	0711      	lsls	r1, r2, #28
 80092aa:	bf44      	itt	mi
 80092ac:	232b      	movmi	r3, #43	@ 0x2b
 80092ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092b2:	f89a 3000 	ldrb.w	r3, [sl]
 80092b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80092b8:	d015      	beq.n	80092e6 <_svfiprintf_r+0xfa>
 80092ba:	9a07      	ldr	r2, [sp, #28]
 80092bc:	4654      	mov	r4, sl
 80092be:	2000      	movs	r0, #0
 80092c0:	f04f 0c0a 	mov.w	ip, #10
 80092c4:	4621      	mov	r1, r4
 80092c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092ca:	3b30      	subs	r3, #48	@ 0x30
 80092cc:	2b09      	cmp	r3, #9
 80092ce:	d94b      	bls.n	8009368 <_svfiprintf_r+0x17c>
 80092d0:	b1b0      	cbz	r0, 8009300 <_svfiprintf_r+0x114>
 80092d2:	9207      	str	r2, [sp, #28]
 80092d4:	e014      	b.n	8009300 <_svfiprintf_r+0x114>
 80092d6:	eba0 0308 	sub.w	r3, r0, r8
 80092da:	fa09 f303 	lsl.w	r3, r9, r3
 80092de:	4313      	orrs	r3, r2
 80092e0:	9304      	str	r3, [sp, #16]
 80092e2:	46a2      	mov	sl, r4
 80092e4:	e7d2      	b.n	800928c <_svfiprintf_r+0xa0>
 80092e6:	9b03      	ldr	r3, [sp, #12]
 80092e8:	1d19      	adds	r1, r3, #4
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	9103      	str	r1, [sp, #12]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	bfbb      	ittet	lt
 80092f2:	425b      	neglt	r3, r3
 80092f4:	f042 0202 	orrlt.w	r2, r2, #2
 80092f8:	9307      	strge	r3, [sp, #28]
 80092fa:	9307      	strlt	r3, [sp, #28]
 80092fc:	bfb8      	it	lt
 80092fe:	9204      	strlt	r2, [sp, #16]
 8009300:	7823      	ldrb	r3, [r4, #0]
 8009302:	2b2e      	cmp	r3, #46	@ 0x2e
 8009304:	d10a      	bne.n	800931c <_svfiprintf_r+0x130>
 8009306:	7863      	ldrb	r3, [r4, #1]
 8009308:	2b2a      	cmp	r3, #42	@ 0x2a
 800930a:	d132      	bne.n	8009372 <_svfiprintf_r+0x186>
 800930c:	9b03      	ldr	r3, [sp, #12]
 800930e:	1d1a      	adds	r2, r3, #4
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	9203      	str	r2, [sp, #12]
 8009314:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009318:	3402      	adds	r4, #2
 800931a:	9305      	str	r3, [sp, #20]
 800931c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80093e0 <_svfiprintf_r+0x1f4>
 8009320:	7821      	ldrb	r1, [r4, #0]
 8009322:	2203      	movs	r2, #3
 8009324:	4650      	mov	r0, sl
 8009326:	f7f6 ff7b 	bl	8000220 <memchr>
 800932a:	b138      	cbz	r0, 800933c <_svfiprintf_r+0x150>
 800932c:	9b04      	ldr	r3, [sp, #16]
 800932e:	eba0 000a 	sub.w	r0, r0, sl
 8009332:	2240      	movs	r2, #64	@ 0x40
 8009334:	4082      	lsls	r2, r0
 8009336:	4313      	orrs	r3, r2
 8009338:	3401      	adds	r4, #1
 800933a:	9304      	str	r3, [sp, #16]
 800933c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009340:	4824      	ldr	r0, [pc, #144]	@ (80093d4 <_svfiprintf_r+0x1e8>)
 8009342:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009346:	2206      	movs	r2, #6
 8009348:	f7f6 ff6a 	bl	8000220 <memchr>
 800934c:	2800      	cmp	r0, #0
 800934e:	d036      	beq.n	80093be <_svfiprintf_r+0x1d2>
 8009350:	4b21      	ldr	r3, [pc, #132]	@ (80093d8 <_svfiprintf_r+0x1ec>)
 8009352:	bb1b      	cbnz	r3, 800939c <_svfiprintf_r+0x1b0>
 8009354:	9b03      	ldr	r3, [sp, #12]
 8009356:	3307      	adds	r3, #7
 8009358:	f023 0307 	bic.w	r3, r3, #7
 800935c:	3308      	adds	r3, #8
 800935e:	9303      	str	r3, [sp, #12]
 8009360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009362:	4433      	add	r3, r6
 8009364:	9309      	str	r3, [sp, #36]	@ 0x24
 8009366:	e76a      	b.n	800923e <_svfiprintf_r+0x52>
 8009368:	fb0c 3202 	mla	r2, ip, r2, r3
 800936c:	460c      	mov	r4, r1
 800936e:	2001      	movs	r0, #1
 8009370:	e7a8      	b.n	80092c4 <_svfiprintf_r+0xd8>
 8009372:	2300      	movs	r3, #0
 8009374:	3401      	adds	r4, #1
 8009376:	9305      	str	r3, [sp, #20]
 8009378:	4619      	mov	r1, r3
 800937a:	f04f 0c0a 	mov.w	ip, #10
 800937e:	4620      	mov	r0, r4
 8009380:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009384:	3a30      	subs	r2, #48	@ 0x30
 8009386:	2a09      	cmp	r2, #9
 8009388:	d903      	bls.n	8009392 <_svfiprintf_r+0x1a6>
 800938a:	2b00      	cmp	r3, #0
 800938c:	d0c6      	beq.n	800931c <_svfiprintf_r+0x130>
 800938e:	9105      	str	r1, [sp, #20]
 8009390:	e7c4      	b.n	800931c <_svfiprintf_r+0x130>
 8009392:	fb0c 2101 	mla	r1, ip, r1, r2
 8009396:	4604      	mov	r4, r0
 8009398:	2301      	movs	r3, #1
 800939a:	e7f0      	b.n	800937e <_svfiprintf_r+0x192>
 800939c:	ab03      	add	r3, sp, #12
 800939e:	9300      	str	r3, [sp, #0]
 80093a0:	462a      	mov	r2, r5
 80093a2:	4b0e      	ldr	r3, [pc, #56]	@ (80093dc <_svfiprintf_r+0x1f0>)
 80093a4:	a904      	add	r1, sp, #16
 80093a6:	4638      	mov	r0, r7
 80093a8:	f3af 8000 	nop.w
 80093ac:	1c42      	adds	r2, r0, #1
 80093ae:	4606      	mov	r6, r0
 80093b0:	d1d6      	bne.n	8009360 <_svfiprintf_r+0x174>
 80093b2:	89ab      	ldrh	r3, [r5, #12]
 80093b4:	065b      	lsls	r3, r3, #25
 80093b6:	f53f af2d 	bmi.w	8009214 <_svfiprintf_r+0x28>
 80093ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093bc:	e72c      	b.n	8009218 <_svfiprintf_r+0x2c>
 80093be:	ab03      	add	r3, sp, #12
 80093c0:	9300      	str	r3, [sp, #0]
 80093c2:	462a      	mov	r2, r5
 80093c4:	4b05      	ldr	r3, [pc, #20]	@ (80093dc <_svfiprintf_r+0x1f0>)
 80093c6:	a904      	add	r1, sp, #16
 80093c8:	4638      	mov	r0, r7
 80093ca:	f000 f879 	bl	80094c0 <_printf_i>
 80093ce:	e7ed      	b.n	80093ac <_svfiprintf_r+0x1c0>
 80093d0:	0800992c 	.word	0x0800992c
 80093d4:	08009936 	.word	0x08009936
 80093d8:	00000000 	.word	0x00000000
 80093dc:	08009135 	.word	0x08009135
 80093e0:	08009932 	.word	0x08009932

080093e4 <_printf_common>:
 80093e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093e8:	4616      	mov	r6, r2
 80093ea:	4698      	mov	r8, r3
 80093ec:	688a      	ldr	r2, [r1, #8]
 80093ee:	690b      	ldr	r3, [r1, #16]
 80093f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80093f4:	4293      	cmp	r3, r2
 80093f6:	bfb8      	it	lt
 80093f8:	4613      	movlt	r3, r2
 80093fa:	6033      	str	r3, [r6, #0]
 80093fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009400:	4607      	mov	r7, r0
 8009402:	460c      	mov	r4, r1
 8009404:	b10a      	cbz	r2, 800940a <_printf_common+0x26>
 8009406:	3301      	adds	r3, #1
 8009408:	6033      	str	r3, [r6, #0]
 800940a:	6823      	ldr	r3, [r4, #0]
 800940c:	0699      	lsls	r1, r3, #26
 800940e:	bf42      	ittt	mi
 8009410:	6833      	ldrmi	r3, [r6, #0]
 8009412:	3302      	addmi	r3, #2
 8009414:	6033      	strmi	r3, [r6, #0]
 8009416:	6825      	ldr	r5, [r4, #0]
 8009418:	f015 0506 	ands.w	r5, r5, #6
 800941c:	d106      	bne.n	800942c <_printf_common+0x48>
 800941e:	f104 0a19 	add.w	sl, r4, #25
 8009422:	68e3      	ldr	r3, [r4, #12]
 8009424:	6832      	ldr	r2, [r6, #0]
 8009426:	1a9b      	subs	r3, r3, r2
 8009428:	42ab      	cmp	r3, r5
 800942a:	dc26      	bgt.n	800947a <_printf_common+0x96>
 800942c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009430:	6822      	ldr	r2, [r4, #0]
 8009432:	3b00      	subs	r3, #0
 8009434:	bf18      	it	ne
 8009436:	2301      	movne	r3, #1
 8009438:	0692      	lsls	r2, r2, #26
 800943a:	d42b      	bmi.n	8009494 <_printf_common+0xb0>
 800943c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009440:	4641      	mov	r1, r8
 8009442:	4638      	mov	r0, r7
 8009444:	47c8      	blx	r9
 8009446:	3001      	adds	r0, #1
 8009448:	d01e      	beq.n	8009488 <_printf_common+0xa4>
 800944a:	6823      	ldr	r3, [r4, #0]
 800944c:	6922      	ldr	r2, [r4, #16]
 800944e:	f003 0306 	and.w	r3, r3, #6
 8009452:	2b04      	cmp	r3, #4
 8009454:	bf02      	ittt	eq
 8009456:	68e5      	ldreq	r5, [r4, #12]
 8009458:	6833      	ldreq	r3, [r6, #0]
 800945a:	1aed      	subeq	r5, r5, r3
 800945c:	68a3      	ldr	r3, [r4, #8]
 800945e:	bf0c      	ite	eq
 8009460:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009464:	2500      	movne	r5, #0
 8009466:	4293      	cmp	r3, r2
 8009468:	bfc4      	itt	gt
 800946a:	1a9b      	subgt	r3, r3, r2
 800946c:	18ed      	addgt	r5, r5, r3
 800946e:	2600      	movs	r6, #0
 8009470:	341a      	adds	r4, #26
 8009472:	42b5      	cmp	r5, r6
 8009474:	d11a      	bne.n	80094ac <_printf_common+0xc8>
 8009476:	2000      	movs	r0, #0
 8009478:	e008      	b.n	800948c <_printf_common+0xa8>
 800947a:	2301      	movs	r3, #1
 800947c:	4652      	mov	r2, sl
 800947e:	4641      	mov	r1, r8
 8009480:	4638      	mov	r0, r7
 8009482:	47c8      	blx	r9
 8009484:	3001      	adds	r0, #1
 8009486:	d103      	bne.n	8009490 <_printf_common+0xac>
 8009488:	f04f 30ff 	mov.w	r0, #4294967295
 800948c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009490:	3501      	adds	r5, #1
 8009492:	e7c6      	b.n	8009422 <_printf_common+0x3e>
 8009494:	18e1      	adds	r1, r4, r3
 8009496:	1c5a      	adds	r2, r3, #1
 8009498:	2030      	movs	r0, #48	@ 0x30
 800949a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800949e:	4422      	add	r2, r4
 80094a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80094a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80094a8:	3302      	adds	r3, #2
 80094aa:	e7c7      	b.n	800943c <_printf_common+0x58>
 80094ac:	2301      	movs	r3, #1
 80094ae:	4622      	mov	r2, r4
 80094b0:	4641      	mov	r1, r8
 80094b2:	4638      	mov	r0, r7
 80094b4:	47c8      	blx	r9
 80094b6:	3001      	adds	r0, #1
 80094b8:	d0e6      	beq.n	8009488 <_printf_common+0xa4>
 80094ba:	3601      	adds	r6, #1
 80094bc:	e7d9      	b.n	8009472 <_printf_common+0x8e>
	...

080094c0 <_printf_i>:
 80094c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094c4:	7e0f      	ldrb	r7, [r1, #24]
 80094c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80094c8:	2f78      	cmp	r7, #120	@ 0x78
 80094ca:	4691      	mov	r9, r2
 80094cc:	4680      	mov	r8, r0
 80094ce:	460c      	mov	r4, r1
 80094d0:	469a      	mov	sl, r3
 80094d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80094d6:	d807      	bhi.n	80094e8 <_printf_i+0x28>
 80094d8:	2f62      	cmp	r7, #98	@ 0x62
 80094da:	d80a      	bhi.n	80094f2 <_printf_i+0x32>
 80094dc:	2f00      	cmp	r7, #0
 80094de:	f000 80d1 	beq.w	8009684 <_printf_i+0x1c4>
 80094e2:	2f58      	cmp	r7, #88	@ 0x58
 80094e4:	f000 80b8 	beq.w	8009658 <_printf_i+0x198>
 80094e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80094ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80094f0:	e03a      	b.n	8009568 <_printf_i+0xa8>
 80094f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80094f6:	2b15      	cmp	r3, #21
 80094f8:	d8f6      	bhi.n	80094e8 <_printf_i+0x28>
 80094fa:	a101      	add	r1, pc, #4	@ (adr r1, 8009500 <_printf_i+0x40>)
 80094fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009500:	08009559 	.word	0x08009559
 8009504:	0800956d 	.word	0x0800956d
 8009508:	080094e9 	.word	0x080094e9
 800950c:	080094e9 	.word	0x080094e9
 8009510:	080094e9 	.word	0x080094e9
 8009514:	080094e9 	.word	0x080094e9
 8009518:	0800956d 	.word	0x0800956d
 800951c:	080094e9 	.word	0x080094e9
 8009520:	080094e9 	.word	0x080094e9
 8009524:	080094e9 	.word	0x080094e9
 8009528:	080094e9 	.word	0x080094e9
 800952c:	0800966b 	.word	0x0800966b
 8009530:	08009597 	.word	0x08009597
 8009534:	08009625 	.word	0x08009625
 8009538:	080094e9 	.word	0x080094e9
 800953c:	080094e9 	.word	0x080094e9
 8009540:	0800968d 	.word	0x0800968d
 8009544:	080094e9 	.word	0x080094e9
 8009548:	08009597 	.word	0x08009597
 800954c:	080094e9 	.word	0x080094e9
 8009550:	080094e9 	.word	0x080094e9
 8009554:	0800962d 	.word	0x0800962d
 8009558:	6833      	ldr	r3, [r6, #0]
 800955a:	1d1a      	adds	r2, r3, #4
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	6032      	str	r2, [r6, #0]
 8009560:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009564:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009568:	2301      	movs	r3, #1
 800956a:	e09c      	b.n	80096a6 <_printf_i+0x1e6>
 800956c:	6833      	ldr	r3, [r6, #0]
 800956e:	6820      	ldr	r0, [r4, #0]
 8009570:	1d19      	adds	r1, r3, #4
 8009572:	6031      	str	r1, [r6, #0]
 8009574:	0606      	lsls	r6, r0, #24
 8009576:	d501      	bpl.n	800957c <_printf_i+0xbc>
 8009578:	681d      	ldr	r5, [r3, #0]
 800957a:	e003      	b.n	8009584 <_printf_i+0xc4>
 800957c:	0645      	lsls	r5, r0, #25
 800957e:	d5fb      	bpl.n	8009578 <_printf_i+0xb8>
 8009580:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009584:	2d00      	cmp	r5, #0
 8009586:	da03      	bge.n	8009590 <_printf_i+0xd0>
 8009588:	232d      	movs	r3, #45	@ 0x2d
 800958a:	426d      	negs	r5, r5
 800958c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009590:	4858      	ldr	r0, [pc, #352]	@ (80096f4 <_printf_i+0x234>)
 8009592:	230a      	movs	r3, #10
 8009594:	e011      	b.n	80095ba <_printf_i+0xfa>
 8009596:	6821      	ldr	r1, [r4, #0]
 8009598:	6833      	ldr	r3, [r6, #0]
 800959a:	0608      	lsls	r0, r1, #24
 800959c:	f853 5b04 	ldr.w	r5, [r3], #4
 80095a0:	d402      	bmi.n	80095a8 <_printf_i+0xe8>
 80095a2:	0649      	lsls	r1, r1, #25
 80095a4:	bf48      	it	mi
 80095a6:	b2ad      	uxthmi	r5, r5
 80095a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80095aa:	4852      	ldr	r0, [pc, #328]	@ (80096f4 <_printf_i+0x234>)
 80095ac:	6033      	str	r3, [r6, #0]
 80095ae:	bf14      	ite	ne
 80095b0:	230a      	movne	r3, #10
 80095b2:	2308      	moveq	r3, #8
 80095b4:	2100      	movs	r1, #0
 80095b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80095ba:	6866      	ldr	r6, [r4, #4]
 80095bc:	60a6      	str	r6, [r4, #8]
 80095be:	2e00      	cmp	r6, #0
 80095c0:	db05      	blt.n	80095ce <_printf_i+0x10e>
 80095c2:	6821      	ldr	r1, [r4, #0]
 80095c4:	432e      	orrs	r6, r5
 80095c6:	f021 0104 	bic.w	r1, r1, #4
 80095ca:	6021      	str	r1, [r4, #0]
 80095cc:	d04b      	beq.n	8009666 <_printf_i+0x1a6>
 80095ce:	4616      	mov	r6, r2
 80095d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80095d4:	fb03 5711 	mls	r7, r3, r1, r5
 80095d8:	5dc7      	ldrb	r7, [r0, r7]
 80095da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80095de:	462f      	mov	r7, r5
 80095e0:	42bb      	cmp	r3, r7
 80095e2:	460d      	mov	r5, r1
 80095e4:	d9f4      	bls.n	80095d0 <_printf_i+0x110>
 80095e6:	2b08      	cmp	r3, #8
 80095e8:	d10b      	bne.n	8009602 <_printf_i+0x142>
 80095ea:	6823      	ldr	r3, [r4, #0]
 80095ec:	07df      	lsls	r7, r3, #31
 80095ee:	d508      	bpl.n	8009602 <_printf_i+0x142>
 80095f0:	6923      	ldr	r3, [r4, #16]
 80095f2:	6861      	ldr	r1, [r4, #4]
 80095f4:	4299      	cmp	r1, r3
 80095f6:	bfde      	ittt	le
 80095f8:	2330      	movle	r3, #48	@ 0x30
 80095fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80095fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009602:	1b92      	subs	r2, r2, r6
 8009604:	6122      	str	r2, [r4, #16]
 8009606:	f8cd a000 	str.w	sl, [sp]
 800960a:	464b      	mov	r3, r9
 800960c:	aa03      	add	r2, sp, #12
 800960e:	4621      	mov	r1, r4
 8009610:	4640      	mov	r0, r8
 8009612:	f7ff fee7 	bl	80093e4 <_printf_common>
 8009616:	3001      	adds	r0, #1
 8009618:	d14a      	bne.n	80096b0 <_printf_i+0x1f0>
 800961a:	f04f 30ff 	mov.w	r0, #4294967295
 800961e:	b004      	add	sp, #16
 8009620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009624:	6823      	ldr	r3, [r4, #0]
 8009626:	f043 0320 	orr.w	r3, r3, #32
 800962a:	6023      	str	r3, [r4, #0]
 800962c:	4832      	ldr	r0, [pc, #200]	@ (80096f8 <_printf_i+0x238>)
 800962e:	2778      	movs	r7, #120	@ 0x78
 8009630:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009634:	6823      	ldr	r3, [r4, #0]
 8009636:	6831      	ldr	r1, [r6, #0]
 8009638:	061f      	lsls	r7, r3, #24
 800963a:	f851 5b04 	ldr.w	r5, [r1], #4
 800963e:	d402      	bmi.n	8009646 <_printf_i+0x186>
 8009640:	065f      	lsls	r7, r3, #25
 8009642:	bf48      	it	mi
 8009644:	b2ad      	uxthmi	r5, r5
 8009646:	6031      	str	r1, [r6, #0]
 8009648:	07d9      	lsls	r1, r3, #31
 800964a:	bf44      	itt	mi
 800964c:	f043 0320 	orrmi.w	r3, r3, #32
 8009650:	6023      	strmi	r3, [r4, #0]
 8009652:	b11d      	cbz	r5, 800965c <_printf_i+0x19c>
 8009654:	2310      	movs	r3, #16
 8009656:	e7ad      	b.n	80095b4 <_printf_i+0xf4>
 8009658:	4826      	ldr	r0, [pc, #152]	@ (80096f4 <_printf_i+0x234>)
 800965a:	e7e9      	b.n	8009630 <_printf_i+0x170>
 800965c:	6823      	ldr	r3, [r4, #0]
 800965e:	f023 0320 	bic.w	r3, r3, #32
 8009662:	6023      	str	r3, [r4, #0]
 8009664:	e7f6      	b.n	8009654 <_printf_i+0x194>
 8009666:	4616      	mov	r6, r2
 8009668:	e7bd      	b.n	80095e6 <_printf_i+0x126>
 800966a:	6833      	ldr	r3, [r6, #0]
 800966c:	6825      	ldr	r5, [r4, #0]
 800966e:	6961      	ldr	r1, [r4, #20]
 8009670:	1d18      	adds	r0, r3, #4
 8009672:	6030      	str	r0, [r6, #0]
 8009674:	062e      	lsls	r6, r5, #24
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	d501      	bpl.n	800967e <_printf_i+0x1be>
 800967a:	6019      	str	r1, [r3, #0]
 800967c:	e002      	b.n	8009684 <_printf_i+0x1c4>
 800967e:	0668      	lsls	r0, r5, #25
 8009680:	d5fb      	bpl.n	800967a <_printf_i+0x1ba>
 8009682:	8019      	strh	r1, [r3, #0]
 8009684:	2300      	movs	r3, #0
 8009686:	6123      	str	r3, [r4, #16]
 8009688:	4616      	mov	r6, r2
 800968a:	e7bc      	b.n	8009606 <_printf_i+0x146>
 800968c:	6833      	ldr	r3, [r6, #0]
 800968e:	1d1a      	adds	r2, r3, #4
 8009690:	6032      	str	r2, [r6, #0]
 8009692:	681e      	ldr	r6, [r3, #0]
 8009694:	6862      	ldr	r2, [r4, #4]
 8009696:	2100      	movs	r1, #0
 8009698:	4630      	mov	r0, r6
 800969a:	f7f6 fdc1 	bl	8000220 <memchr>
 800969e:	b108      	cbz	r0, 80096a4 <_printf_i+0x1e4>
 80096a0:	1b80      	subs	r0, r0, r6
 80096a2:	6060      	str	r0, [r4, #4]
 80096a4:	6863      	ldr	r3, [r4, #4]
 80096a6:	6123      	str	r3, [r4, #16]
 80096a8:	2300      	movs	r3, #0
 80096aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096ae:	e7aa      	b.n	8009606 <_printf_i+0x146>
 80096b0:	6923      	ldr	r3, [r4, #16]
 80096b2:	4632      	mov	r2, r6
 80096b4:	4649      	mov	r1, r9
 80096b6:	4640      	mov	r0, r8
 80096b8:	47d0      	blx	sl
 80096ba:	3001      	adds	r0, #1
 80096bc:	d0ad      	beq.n	800961a <_printf_i+0x15a>
 80096be:	6823      	ldr	r3, [r4, #0]
 80096c0:	079b      	lsls	r3, r3, #30
 80096c2:	d413      	bmi.n	80096ec <_printf_i+0x22c>
 80096c4:	68e0      	ldr	r0, [r4, #12]
 80096c6:	9b03      	ldr	r3, [sp, #12]
 80096c8:	4298      	cmp	r0, r3
 80096ca:	bfb8      	it	lt
 80096cc:	4618      	movlt	r0, r3
 80096ce:	e7a6      	b.n	800961e <_printf_i+0x15e>
 80096d0:	2301      	movs	r3, #1
 80096d2:	4632      	mov	r2, r6
 80096d4:	4649      	mov	r1, r9
 80096d6:	4640      	mov	r0, r8
 80096d8:	47d0      	blx	sl
 80096da:	3001      	adds	r0, #1
 80096dc:	d09d      	beq.n	800961a <_printf_i+0x15a>
 80096de:	3501      	adds	r5, #1
 80096e0:	68e3      	ldr	r3, [r4, #12]
 80096e2:	9903      	ldr	r1, [sp, #12]
 80096e4:	1a5b      	subs	r3, r3, r1
 80096e6:	42ab      	cmp	r3, r5
 80096e8:	dcf2      	bgt.n	80096d0 <_printf_i+0x210>
 80096ea:	e7eb      	b.n	80096c4 <_printf_i+0x204>
 80096ec:	2500      	movs	r5, #0
 80096ee:	f104 0619 	add.w	r6, r4, #25
 80096f2:	e7f5      	b.n	80096e0 <_printf_i+0x220>
 80096f4:	0800993d 	.word	0x0800993d
 80096f8:	0800994e 	.word	0x0800994e

080096fc <memmove>:
 80096fc:	4288      	cmp	r0, r1
 80096fe:	b510      	push	{r4, lr}
 8009700:	eb01 0402 	add.w	r4, r1, r2
 8009704:	d902      	bls.n	800970c <memmove+0x10>
 8009706:	4284      	cmp	r4, r0
 8009708:	4623      	mov	r3, r4
 800970a:	d807      	bhi.n	800971c <memmove+0x20>
 800970c:	1e43      	subs	r3, r0, #1
 800970e:	42a1      	cmp	r1, r4
 8009710:	d008      	beq.n	8009724 <memmove+0x28>
 8009712:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009716:	f803 2f01 	strb.w	r2, [r3, #1]!
 800971a:	e7f8      	b.n	800970e <memmove+0x12>
 800971c:	4402      	add	r2, r0
 800971e:	4601      	mov	r1, r0
 8009720:	428a      	cmp	r2, r1
 8009722:	d100      	bne.n	8009726 <memmove+0x2a>
 8009724:	bd10      	pop	{r4, pc}
 8009726:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800972a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800972e:	e7f7      	b.n	8009720 <memmove+0x24>

08009730 <_sbrk_r>:
 8009730:	b538      	push	{r3, r4, r5, lr}
 8009732:	4d06      	ldr	r5, [pc, #24]	@ (800974c <_sbrk_r+0x1c>)
 8009734:	2300      	movs	r3, #0
 8009736:	4604      	mov	r4, r0
 8009738:	4608      	mov	r0, r1
 800973a:	602b      	str	r3, [r5, #0]
 800973c:	f7f8 fd04 	bl	8002148 <_sbrk>
 8009740:	1c43      	adds	r3, r0, #1
 8009742:	d102      	bne.n	800974a <_sbrk_r+0x1a>
 8009744:	682b      	ldr	r3, [r5, #0]
 8009746:	b103      	cbz	r3, 800974a <_sbrk_r+0x1a>
 8009748:	6023      	str	r3, [r4, #0]
 800974a:	bd38      	pop	{r3, r4, r5, pc}
 800974c:	20005ca8 	.word	0x20005ca8

08009750 <_realloc_r>:
 8009750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009754:	4607      	mov	r7, r0
 8009756:	4614      	mov	r4, r2
 8009758:	460d      	mov	r5, r1
 800975a:	b921      	cbnz	r1, 8009766 <_realloc_r+0x16>
 800975c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009760:	4611      	mov	r1, r2
 8009762:	f7ff bc5b 	b.w	800901c <_malloc_r>
 8009766:	b92a      	cbnz	r2, 8009774 <_realloc_r+0x24>
 8009768:	f7ff fbec 	bl	8008f44 <_free_r>
 800976c:	4625      	mov	r5, r4
 800976e:	4628      	mov	r0, r5
 8009770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009774:	f000 f81a 	bl	80097ac <_malloc_usable_size_r>
 8009778:	4284      	cmp	r4, r0
 800977a:	4606      	mov	r6, r0
 800977c:	d802      	bhi.n	8009784 <_realloc_r+0x34>
 800977e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009782:	d8f4      	bhi.n	800976e <_realloc_r+0x1e>
 8009784:	4621      	mov	r1, r4
 8009786:	4638      	mov	r0, r7
 8009788:	f7ff fc48 	bl	800901c <_malloc_r>
 800978c:	4680      	mov	r8, r0
 800978e:	b908      	cbnz	r0, 8009794 <_realloc_r+0x44>
 8009790:	4645      	mov	r5, r8
 8009792:	e7ec      	b.n	800976e <_realloc_r+0x1e>
 8009794:	42b4      	cmp	r4, r6
 8009796:	4622      	mov	r2, r4
 8009798:	4629      	mov	r1, r5
 800979a:	bf28      	it	cs
 800979c:	4632      	movcs	r2, r6
 800979e:	f7ff fbc3 	bl	8008f28 <memcpy>
 80097a2:	4629      	mov	r1, r5
 80097a4:	4638      	mov	r0, r7
 80097a6:	f7ff fbcd 	bl	8008f44 <_free_r>
 80097aa:	e7f1      	b.n	8009790 <_realloc_r+0x40>

080097ac <_malloc_usable_size_r>:
 80097ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097b0:	1f18      	subs	r0, r3, #4
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	bfbc      	itt	lt
 80097b6:	580b      	ldrlt	r3, [r1, r0]
 80097b8:	18c0      	addlt	r0, r0, r3
 80097ba:	4770      	bx	lr

080097bc <_init>:
 80097bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097be:	bf00      	nop
 80097c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097c2:	bc08      	pop	{r3}
 80097c4:	469e      	mov	lr, r3
 80097c6:	4770      	bx	lr

080097c8 <_fini>:
 80097c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ca:	bf00      	nop
 80097cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097ce:	bc08      	pop	{r3}
 80097d0:	469e      	mov	lr, r3
 80097d2:	4770      	bx	lr
>>>>>>> parent of 1f04b3b (ESP 32 Communication ADDED For both ESP32 code and STM32 code)
