# MyVerilogFinalProject

I am working on my logic design lab final project, and I try to show the flag by VGA with my Nexys 3â„¢ FPGA Board.  
To make the image available for burning to block memory with Vivado, we have to convert it first.  
Here is my converted image, can you find the flag?  

Author: @t510599