--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Lab08_kjb5568_rjl5336.twx Lab08_kjb5568_rjl5336.ncd -o
Lab08_kjb5568_rjl5336.twr Lab08_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              Lab08_kjb5568_rjl5336.ncd
Physical constraint file: Lab08_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3643 paths analyzed, 289 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.324ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/horizontalCounter/count_9 (SLICE_X61Y103.CIN), 240 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.155ns (Levels of Logic = 5)
  Clock Path Skew:      -0.134ns (1.492 - 1.626)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y100.A3     net (fanout=4)        1.272   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y100.A      Tilo                  0.124   N14
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW2
    SLICE_X60Y102.C3     net (fanout=3)        0.962   N14
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.B2     net (fanout=10)       1.095   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcyb                0.674   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<1>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<9>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<9>
                                                       Inst_Image_Generator/horizontalCounter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.155ns (1.826ns logic, 3.329ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.134ns (1.492 - 1.626)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y100.A3     net (fanout=4)        1.272   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y100.A      Tilo                  0.124   N14
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW2
    SLICE_X60Y102.C3     net (fanout=3)        0.962   N14
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.A2     net (fanout=10)       1.096   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcya                0.656   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<9>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<9>
                                                       Inst_Image_Generator/horizontalCounter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.138ns (1.808ns logic, 3.330ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.131ns (Levels of Logic = 5)
  Clock Path Skew:      -0.134ns (1.492 - 1.626)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X58Y100.B5     net (fanout=4)        1.065   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X58Y100.B      Tilo                  0.124   N13
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW1
    SLICE_X60Y102.C2     net (fanout=3)        1.145   N13
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.B2     net (fanout=10)       1.095   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcyb                0.674   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<1>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<9>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<9>
                                                       Inst_Image_Generator/horizontalCounter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.131ns (1.826ns logic, 3.305ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/horizontalCounter/count_8 (SLICE_X61Y103.CIN), 240 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.044ns (Levels of Logic = 5)
  Clock Path Skew:      -0.134ns (1.492 - 1.626)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y100.A3     net (fanout=4)        1.272   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y100.A      Tilo                  0.124   N14
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW2
    SLICE_X60Y102.C3     net (fanout=3)        0.962   N14
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.B2     net (fanout=10)       1.095   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcyb                0.674   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<1>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CLK    Tcinck                0.161   Inst_Image_Generator/horizontalCounter/count<9>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<9>
                                                       Inst_Image_Generator/horizontalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.044ns (1.715ns logic, 3.329ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.027ns (Levels of Logic = 5)
  Clock Path Skew:      -0.134ns (1.492 - 1.626)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y100.A3     net (fanout=4)        1.272   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y100.A      Tilo                  0.124   N14
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW2
    SLICE_X60Y102.C3     net (fanout=3)        0.962   N14
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.A2     net (fanout=10)       1.096   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcya                0.656   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CLK    Tcinck                0.161   Inst_Image_Generator/horizontalCounter/count<9>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<9>
                                                       Inst_Image_Generator/horizontalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.027ns (1.697ns logic, 3.330ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.020ns (Levels of Logic = 5)
  Clock Path Skew:      -0.134ns (1.492 - 1.626)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X58Y100.B5     net (fanout=4)        1.065   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X58Y100.B      Tilo                  0.124   N13
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW1
    SLICE_X60Y102.C2     net (fanout=3)        1.145   N13
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.B2     net (fanout=10)       1.095   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcyb                0.674   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<1>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.COUT   Tbyp                  0.114   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
    SLICE_X61Y103.CLK    Tcinck                0.161   Inst_Image_Generator/horizontalCounter/count<9>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_xor<9>
                                                       Inst_Image_Generator/horizontalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.020ns (1.715ns logic, 3.305ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/horizontalCounter/count_5 (SLICE_X61Y102.CIN), 133 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 4)
  Clock Path Skew:      -0.133ns (1.493 - 1.626)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y100.A3     net (fanout=4)        1.272   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y100.A      Tilo                  0.124   N14
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW2
    SLICE_X60Y102.C3     net (fanout=3)        0.962   N14
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.B2     net (fanout=10)       1.095   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcyb                0.674   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<1>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/horizontalCounter/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.712ns logic, 3.329ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.024ns (Levels of Logic = 4)
  Clock Path Skew:      -0.133ns (1.493 - 1.626)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y100.A3     net (fanout=4)        1.272   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X59Y100.A      Tilo                  0.124   N14
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW2
    SLICE_X60Y102.C3     net (fanout=3)        0.962   N14
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.A2     net (fanout=10)       1.096   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcya                0.656   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<0>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/horizontalCounter/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.024ns (1.694ns logic, 3.330ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB2/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.017ns (Levels of Logic = 4)
  Clock Path Skew:      -0.133ns (1.493 - 1.626)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB2/Flip2/Q to Inst_Image_Generator/horizontalCounter/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.AQ      Tcko                  0.518   Inst_Image_Generator/DB2/Flip2/Q
                                                       Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X58Y100.B5     net (fanout=4)        1.065   Inst_Image_Generator/DB2/Flip2/Q
    SLICE_X58Y100.B      Tilo                  0.124   N13
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4_SW1
    SLICE_X60Y102.C2     net (fanout=3)        1.145   N13
    SLICE_X60Y102.C      Tilo                  0.124   Inst_Image_Generator/horizontalCounter/_n0025_inv
                                                       Inst_Image_Generator/button_d[2]_right_border_AND_9_o4
    SLICE_X61Y101.B2     net (fanout=10)       1.095   Inst_Image_Generator/button_d[2]_right_border_AND_9_o
    SLICE_X61Y101.COUT   Topcyb                0.674   Inst_Image_Generator/horizontalCounter/count<3>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_lut<1>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CIN    net (fanout=1)        0.000   Inst_Image_Generator/horizontalCounter/Mcount_count_cy<3>
    SLICE_X61Y102.CLK    Tcinck                0.272   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/horizontalCounter/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.017ns (1.712ns logic, 3.305ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/hold_Vsync/Q (SLICE_X63Y109.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Vcount/count_2 (FF)
  Destination:          Inst_VGA_Control/hold_Vsync/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.086 - 0.070)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Vcount/count_2 to Inst_VGA_Control/hold_Vsync/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y107.CQ     Tcko                  0.141   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/Vcount/count_2
    SLICE_X63Y109.A6     net (fanout=7)        0.146   Inst_VGA_Control/Vcount/count<2>
    SLICE_X63Y109.CLK    Tah         (-Th)     0.046   Inst_VGA_Control/hold_Vsync/Q
                                                       Inst_VGA_Control/DholdV
                                                       Inst_VGA_Control/hold_Vsync/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (0.095ns logic, 0.146ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/horizontalCounter/count_7 (SLICE_X61Y102.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/horizontalCounter/count_6 (FF)
  Destination:          Inst_Image_Generator/horizontalCounter/count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/horizontalCounter/count_6 to Inst_Image_Generator/horizontalCounter/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y102.CQ     Tcko                  0.141   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/count_6
    SLICE_X61Y102.CX     net (fanout=11)       0.080   Inst_Image_Generator/horizontalCounter/count<6>
    SLICE_X61Y102.CLK    Tckdi       (-Th)    -0.022   Inst_Image_Generator/horizontalCounter/count<7>
                                                       Inst_Image_Generator/horizontalCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/horizontalCounter/count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.243ns (0.163ns logic, 0.080ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/hold_rgb_enable/Q (SLICE_X65Y108.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Vcount/count_7 (FF)
  Destination:          Inst_VGA_Control/hold_rgb_enable/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.313 - 0.274)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Vcount/count_7 to Inst_VGA_Control/hold_rgb_enable/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y108.DQ     Tcko                  0.141   Inst_VGA_Control/Vcount/count<7>
                                                       Inst_VGA_Control/Vcount/count_7
    SLICE_X65Y108.A6     net (fanout=9)        0.188   Inst_VGA_Control/Vcount/count<7>
    SLICE_X65Y108.CLK    Tah         (-Th)     0.046   Inst_VGA_Control/hold_rgb_enable/Q
                                                       Inst_VGA_Control/holdActive
                                                       Inst_VGA_Control/hold_rgb_enable/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.095ns logic, 0.188ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_Image_Generator/DB0/Flip2/Q/CLK
  Logical resource: Inst_Image_Generator/DB0/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X46Y86.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_Image_Generator/DB0/Flip2/Q/CLK
  Logical resource: Inst_Image_Generator/DB0/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X46Y86.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.324|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3643 paths, 0 nets, and 300 connections

Design statistics:
   Minimum period:   5.324ns{1}   (Maximum frequency: 187.829MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 26 17:37:02 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 670 MB



