Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date             : Wed May 17 17:00:20 2017
| Host             : TELOPS212 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file d:/Telops/fir-00257-Storage/reports/fir_00257_Storage_power.rpt
| Design           : fir_257_top
| Device           : xc7k160tfbg676-1
| Design State     : Routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 4.357 |
| Dynamic (W)              | 4.205 |
| Device Static (W)        | 0.151 |
| Total Off-Chip Power (W) | 1.582 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 91.8  |
| Junction Temperature (C) | 33.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.238 |      102 |       --- |             --- |
| Slice Logic              |     0.150 |   105962 |       --- |             --- |
|   LUT as Logic           |     0.126 |    37138 |    101400 |           36.62 |
|   LUT as Distributed RAM |     0.011 |     4320 |     35000 |           12.34 |
|   Register               |     0.009 |    44304 |    202800 |           21.84 |
|   CARRY4                 |     0.003 |     1031 |     25350 |            4.06 |
|   F7/F8 Muxes            |    <0.001 |     1040 |    101400 |            1.02 |
|   LUT as Shift Register  |    <0.001 |     1612 |     35000 |            4.60 |
|   Others                 |     0.000 |     2200 |       --- |             --- |
| Signals                  |     0.244 |    85993 |       --- |             --- |
| Block RAM                |     0.181 |      117 |       325 |           36.00 |
| MMCM                     |     0.096 |        3 |         8 |           37.50 |
| PLL                      |     0.180 |        2 |         8 |           25.00 |
| DSPs                     |     0.021 |       20 |       600 |            3.33 |
| I/O                      |     1.867 |      258 |       400 |           64.50 |
| GTX                      |     0.547 |        2 |         8 |           25.00 |
| PHASER                   |     0.679 |        6 |       --- |             --- |
|   PHASER_OUT             |     0.252 |       22 |       --- |             --- |
|   PHASER_IN              |     0.165 |       16 |       --- |             --- |
|   PHASER_REF             |     0.142 |        6 |       --- |             --- |
|   PHY_CONTROL            |     0.064 |        6 |       --- |             --- |
|   OUT_FIFO               |     0.040 |       22 |       --- |             --- |
|   IN_FIFO                |     0.017 |       16 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.151 |          |           |                 |
| Total                    |     4.357 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.108 |       1.049 |      0.059 |
| Vccaux    |       1.800 |     0.840 |       0.822 |      0.019 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     1.821 |       1.820 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.014 |       0.009 |      0.004 |
| MGTAVcc   |       1.000 |     0.314 |       0.308 |      0.006 |
| MGTAVtt   |       1.200 |     0.179 |       0.173 |      0.005 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                                                     | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CORE_BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/DRCK                                                                                            | CORE_BD/core_wrapper_i/core_i/MCU/mdm_1/U0/I                                                                                                                                                                                               |            33.3 |
| CORE_BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE                                                                                          | CORE_BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Update_0                                                                                                                                                                                    |            33.3 |
| MGT/U1/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK                                                                                | MGT/U1/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/tx_out_clk                                                                                                                                                                     |            10.0 |
| MGT_CLK                                                                                                                                                     | RCLKC_P                                                                                                                                                                                                                                    |             8.0 |
| SYSCLK_0_P                                                                                                                                                  | SYSCLK_0_P                                                                                                                                                                                                                                 |             5.0 |
| SYSCLK_1_P                                                                                                                                                  | SYSCLK_1_P                                                                                                                                                                                                                                 |             5.0 |
| clk_out1_core_clk_wiz_1_0                                                                                                                                   | CORE_BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0                                                                                                                                                                       |            10.0 |
| clk_out2_core_clk_wiz_1_0                                                                                                                                   | CORE_BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0                                                                                                                                                                       |             6.3 |
| clk_out3_core_clk_wiz_1_0                                                                                                                                   | CORE_BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out3_core_clk_wiz_1_0                                                                                                                                                                       |            20.0 |
| clk_pll_i                                                                                                                                                   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                              |            10.0 |
| clk_pll_i_1                                                                                                                                                 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                              |            10.0 |
| clkfbout_core_clk_wiz_1_0                                                                                                                                   | CORE_BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkfbout_core_clk_wiz_1_0                                                                                                                                                                       |            10.0 |
| freq_refclk                                                                                                                                                 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                            |             2.5 |
| freq_refclk_1                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                            |             2.5 |
| iserdes_clkdiv                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_1                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_10                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_11                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_12                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_13                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_14                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_15                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_2                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_3                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_4                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_5                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_6                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_7                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_8                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_9                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             5.0 |
| mem_refclk                                                                                                                                                  | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                             |             2.5 |
| mem_refclk_1                                                                                                                                                | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                             |             2.5 |
| mmcm_ps_clk_bufg_in                                                                                                                                         | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                    |            20.0 |
| mmcm_ps_clk_bufg_in_1                                                                                                                                       | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                    |            20.0 |
| oserdes_clk                                                                                                                                                 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| oserdes_clk_1                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| oserdes_clk_10                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| oserdes_clk_11                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| oserdes_clk_12                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| oserdes_clk_13                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| oserdes_clk_14                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| oserdes_clk_15                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| oserdes_clk_16                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| oserdes_clk_17                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| oserdes_clk_18                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| oserdes_clk_19                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| oserdes_clk_2                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| oserdes_clk_20                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| oserdes_clk_21                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| oserdes_clk_3                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| oserdes_clk_4                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| oserdes_clk_5                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| oserdes_clk_6                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| oserdes_clk_7                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| oserdes_clk_8                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| oserdes_clk_9                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| oserdes_clkdiv                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_1                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_10                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_11                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_12                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_13                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_14                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_15                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |            10.0 |
| oserdes_clkdiv_16                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |            10.0 |
| oserdes_clkdiv_17                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |            10.0 |
| oserdes_clkdiv_18                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_19                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_2                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_20                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_21                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_3                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_4                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |            10.0 |
| oserdes_clkdiv_5                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |            10.0 |
| oserdes_clkdiv_6                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |            10.0 |
| oserdes_clkdiv_7                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_8                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_9                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| pll_clk3_out                                                                                                                                                | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                           |            10.0 |
| pll_clk3_out_1                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                           |            10.0 |
| pll_clkfbout                                                                                                                                                | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                           |             5.0 |
| pll_clkfbout_1                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                  | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                             |            40.0 |
| sync_pulse_1                                                                                                                                                | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                             |            40.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1             |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/O1             |             2.5 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| fir_257_top                                                                                                                                             |     4.205 |
|   BUFFER_INST                                                                                                                                           |     0.076 |
|     AXIL_MEM                                                                                                                                            |    <0.001 |
|     BUF_CTRL                                                                                                                                            |     0.012 |
|       U0A                                                                                                                                               |    <0.001 |
|       U1A                                                                                                                                               |    <0.001 |
|       U1B                                                                                                                                               |    <0.001 |
|       U1C                                                                                                                                               |    <0.001 |
|       U2A                                                                                                                                               |     0.001 |
|       U2B                                                                                                                                               |    <0.001 |
|       U2C                                                                                                                                               |     0.001 |
|       U2D                                                                                                                                               |     0.002 |
|       U2E                                                                                                                                               |     0.001 |
|       U2F                                                                                                                                               |     0.001 |
|       U2G                                                                                                                                               |    <0.001 |
|       U2H                                                                                                                                               |    <0.001 |
|       U2I                                                                                                                                               |    <0.001 |
|       U2J                                                                                                                                               |    <0.001 |
|       U2M                                                                                                                                               |    <0.001 |
|       U2N                                                                                                                                               |    <0.001 |
|       U2O                                                                                                                                               |    <0.001 |
|       U3A                                                                                                                                               |    <0.001 |
|       U3B                                                                                                                                               |    <0.001 |
|       U3D                                                                                                                                               |    <0.001 |
|     FSM                                                                                                                                                 |     0.058 |
|       WL_sync                                                                                                                                           |    <0.001 |
|       inst_sync_reset                                                                                                                                   |    <0.001 |
|     U1                                                                                                                                                  |    <0.001 |
|       U1                                                                                                                                                |    <0.001 |
|     U11                                                                                                                                                 |    <0.001 |
|       sync_reset_inst                                                                                                                                   |    <0.001 |
|     U16                                                                                                                                                 |     0.001 |
|       U1                                                                                                                                                |    <0.001 |
|       U2                                                                                                                                                |     0.001 |
|         U0                                                                                                                                              |    <0.001 |
|       detect_eof.detect_frame_done0                                                                                                                     |    <0.001 |
|         U1                                                                                                                                              |    <0.001 |
|     U2                                                                                                                                                  |    <0.001 |
|       U1                                                                                                                                                |    <0.001 |
|         inst                                                                                                                                            |    <0.001 |
|           gen_upsizer_conversion.axisc_upsizer_0                                                                                                        |    <0.001 |
|     U4                                                                                                                                                  |    <0.001 |
|       U0                                                                                                                                                |    <0.001 |
|         inst_blk_mem_gen                                                                                                                                |    <0.001 |
|           gnativebmg.native_blk_mem_gen                                                                                                                 |    <0.001 |
|             valid.cstr                                                                                                                                  |    <0.001 |
|               ramloop[0].ram.r                                                                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                                                                         |    <0.001 |
|               ramloop[1].ram.r                                                                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                                                                         |    <0.001 |
|               ramloop[2].ram.r                                                                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                                                                         |    <0.001 |
|     U7                                                                                                                                                  |    <0.001 |
|     U8                                                                                                                                                  |     0.002 |
|       sgen_d256.t_axi4_stream32_sfifo_d256_inst                                                                                                         |     0.002 |
|         U0                                                                                                                                              |     0.002 |
|           inst_fifo_gen                                                                                                                                 |     0.002 |
|             gaxis_fifo.gaxisf.axisf                                                                                                                     |     0.002 |
|               grf.rf                                                                                                                                    |     0.002 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                |    <0.001 |
|                   gr1.rfwft                                                                                                                             |    <0.001 |
|                   grss.rsts                                                                                                                             |    <0.001 |
|                   rpntr                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                |    <0.001 |
|                   gwss.wsts                                                                                                                             |    <0.001 |
|                   wpntr                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                   |     0.002 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                                                              |     0.002 |
|                     inst_blk_mem_gen                                                                                                                    |     0.002 |
|                       gnativebmg.native_blk_mem_gen                                                                                                     |     0.002 |
|                         valid.cstr                                                                                                                      |     0.002 |
|                           ramloop[0].ram.r                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                             |     0.002 |
|                 rstblk                                                                                                                                  |    <0.001 |
|     U9                                                                                                                                                  |    <0.001 |
|       U1                                                                                                                                                |    <0.001 |
|   CORE_BD                                                                                                                                               |     3.531 |
|     core_wrapper_i                                                                                                                                      |     3.531 |
|       core_i                                                                                                                                            |     3.531 |
|         INTC                                                                                                                                            |     0.002 |
|           microblaze_0_axi_intc                                                                                                                         |     0.002 |
|             U0                                                                                                                                          |     0.002 |
|               AXI_LITE_IPIF_I                                                                                                                           |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                                                      |    <0.001 |
|                   I_DECODER                                                                                                                             |    <0.001 |
|               INTC_CORE_I                                                                                                                               |     0.002 |
|                 IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                                                              |    <0.001 |
|                   ram_reg_0_15_0_0                                                                                                                      |    <0.001 |
|                   ram_reg_0_15_10_10                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_11_11                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_12_12                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_13_13                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_14_14                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_15_15                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_16_16                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_17_17                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_18_18                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_19_19                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_1_1                                                                                                                      |    <0.001 |
|                   ram_reg_0_15_20_20                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_21_21                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_22_22                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_23_23                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_24_24                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_25_25                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_26_26                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_27_27                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_28_28                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_29_29                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_2_2                                                                                                                      |    <0.001 |
|                   ram_reg_0_15_30_30                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_31_31                                                                                                                    |    <0.001 |
|                   ram_reg_0_15_3_3                                                                                                                      |    <0.001 |
|                   ram_reg_0_15_4_4                                                                                                                      |    <0.001 |
|                   ram_reg_0_15_5_5                                                                                                                      |    <0.001 |
|                   ram_reg_0_15_6_6                                                                                                                      |    <0.001 |
|                   ram_reg_0_15_7_7                                                                                                                      |    <0.001 |
|                   ram_reg_0_15_8_8                                                                                                                      |    <0.001 |
|                   ram_reg_0_15_9_9                                                                                                                      |    <0.001 |
|           microblaze_0_xlconcat                                                                                                                         |     0.000 |
|         MCU                                                                                                                                             |     0.092 |
|           mdm_1                                                                                                                                         |     0.004 |
|             U0                                                                                                                                          |     0.004 |
|               MDM_Core_I1                                                                                                                               |     0.002 |
|                 JTAG_CONTROL_I                                                                                                                          |     0.001 |
|               Use_Bus_MASTER.bus_master_I                                                                                                               |     0.002 |
|                 Has_FIFO.Read_FIFO                                                                                                                      |    <0.001 |
|                 Has_FIFO.Write_FIFO                                                                                                                     |    <0.001 |
|           microblaze_0                                                                                                                                  |     0.015 |
|             U0                                                                                                                                          |     0.015 |
|               MicroBlaze_Core_I                                                                                                                         |     0.015 |
|                 Performance.Core                                                                                                                        |     0.015 |
|                   Data_Flow_I                                                                                                                           |     0.006 |
|                     ALU_I                                                                                                                               |    <0.001 |
|                       ALL_Bits[0].ALU_Bit_I1                                                                                                            |    <0.001 |
|                         Last_Bit.I_ALU_LUT_2                                                                                                            |    <0.001 |
|                         Last_Bit.I_ALU_LUT_V5                                                                                                           |    <0.001 |
|                         Last_Bit.MULT_AND_I                                                                                                             |    <0.001 |
|                         Last_Bit.MUXCY_XOR_I                                                                                                            |    <0.001 |
|                       ALL_Bits[10].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[11].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[12].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[13].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[14].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[15].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[16].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[17].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[18].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[19].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[1].ALU_Bit_I1                                                                                                            |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[20].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[21].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[22].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[23].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[24].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[25].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[26].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[27].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[28].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[29].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[2].ALU_Bit_I1                                                                                                            |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[30].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[31].ALU_Bit_I1                                                                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[3].ALU_Bit_I1                                                                                                            |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[4].ALU_Bit_I1                                                                                                            |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[5].ALU_Bit_I1                                                                                                            |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[6].ALU_Bit_I1                                                                                                            |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[7].ALU_Bit_I1                                                                                                            |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[8].ALU_Bit_I1                                                                                                            |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                       ALL_Bits[9].ALU_Bit_I1                                                                                                            |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                                                       |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                                                        |     0.000 |
|                     Byte_Doublet_Handle_gti_I                                                                                                           |    <0.001 |
|                     Data_Flow_Logic_I                                                                                                                   |    <0.001 |
|                       Gen_Bits[0].MEM_EX_Result_Inst                                                                                                    |    <0.001 |
|                       Gen_Bits[10].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[11].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[12].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[13].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[14].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[15].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[16].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[17].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[18].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[19].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[1].MEM_EX_Result_Inst                                                                                                    |    <0.001 |
|                       Gen_Bits[20].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[21].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[22].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[23].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[24].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[25].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[26].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[27].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[28].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[29].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[2].MEM_EX_Result_Inst                                                                                                    |    <0.001 |
|                       Gen_Bits[30].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[31].MEM_EX_Result_Inst                                                                                                   |    <0.001 |
|                       Gen_Bits[3].MEM_EX_Result_Inst                                                                                                    |    <0.001 |
|                       Gen_Bits[4].MEM_EX_Result_Inst                                                                                                    |    <0.001 |
|                       Gen_Bits[5].MEM_EX_Result_Inst                                                                                                    |    <0.001 |
|                       Gen_Bits[6].MEM_EX_Result_Inst                                                                                                    |    <0.001 |
|                       Gen_Bits[7].MEM_EX_Result_Inst                                                                                                    |    <0.001 |
|                       Gen_Bits[8].MEM_EX_Result_Inst                                                                                                    |    <0.001 |
|                       Gen_Bits[9].MEM_EX_Result_Inst                                                                                                    |    <0.001 |
|                     Operand_Select_I                                                                                                                    |     0.001 |
|                       Gen_Bit[0].MUXF7_I1                                                                                                               |    <0.001 |
|                       Gen_Bit[10].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[11].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[12].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[13].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[14].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[15].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[16].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[17].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[18].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[19].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[1].MUXF7_I1                                                                                                               |    <0.001 |
|                       Gen_Bit[20].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[21].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[22].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[23].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[24].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[25].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[26].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[27].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[28].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[29].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[2].MUXF7_I1                                                                                                               |    <0.001 |
|                       Gen_Bit[30].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[31].MUXF7_I1                                                                                                              |    <0.001 |
|                       Gen_Bit[3].MUXF7_I1                                                                                                               |    <0.001 |
|                       Gen_Bit[4].MUXF7_I1                                                                                                               |    <0.001 |
|                       Gen_Bit[5].MUXF7_I1                                                                                                               |    <0.001 |
|                       Gen_Bit[6].MUXF7_I1                                                                                                               |    <0.001 |
|                       Gen_Bit[7].MUXF7_I1                                                                                                               |    <0.001 |
|                       Gen_Bit[8].MUXF7_I1                                                                                                               |    <0.001 |
|                       Gen_Bit[9].MUXF7_I1                                                                                                               |    <0.001 |
|                     Register_File_I                                                                                                                     |     0.001 |
|                       Using_LUT6.All_RAM32M[0].ram32m_i                                                                                                 |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[10].ram32m_i                                                                                                |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[11].ram32m_i                                                                                                |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[12].ram32m_i                                                                                                |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[13].ram32m_i                                                                                                |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[14].ram32m_i                                                                                                |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[15].ram32m_i                                                                                                |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[1].ram32m_i                                                                                                 |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[2].ram32m_i                                                                                                 |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[3].ram32m_i                                                                                                 |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[4].ram32m_i                                                                                                 |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[5].ram32m_i                                                                                                 |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[6].ram32m_i                                                                                                 |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[7].ram32m_i                                                                                                 |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[8].ram32m_i                                                                                                 |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[9].ram32m_i                                                                                                 |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                     Shift_Logic_Module_I                                                                                                                |    <0.001 |
|                       ALL_Bits[0].HighBits.I_SHIFT_LUT6_H                                                                                               |    <0.001 |
|                       ALL_Bits[10].HighBits.I_SHIFT_LUT6_H                                                                                              |    <0.001 |
|                       ALL_Bits[11].HighBits.I_SHIFT_LUT6_H                                                                                              |    <0.001 |
|                       ALL_Bits[12].HighBits.I_SHIFT_LUT6_H                                                                                              |    <0.001 |
|                       ALL_Bits[13].HighBits.I_SHIFT_LUT6_H                                                                                              |    <0.001 |
|                       ALL_Bits[14].HighBits.I_SHIFT_LUT6_H                                                                                              |    <0.001 |
|                       ALL_Bits[15].HighBits.I_SHIFT_LUT6_H                                                                                              |    <0.001 |
|                       ALL_Bits[16].MiddleBits.I_SHIFT_LUT6_M                                                                                            |    <0.001 |
|                       ALL_Bits[17].MiddleBits.I_SHIFT_LUT6_M                                                                                            |    <0.001 |
|                       ALL_Bits[18].MiddleBits.I_SHIFT_LUT6_M                                                                                            |    <0.001 |
|                       ALL_Bits[19].MiddleBits.I_SHIFT_LUT6_M                                                                                            |    <0.001 |
|                       ALL_Bits[1].HighBits.I_SHIFT_LUT6_H                                                                                               |    <0.001 |
|                       ALL_Bits[20].MiddleBits.I_SHIFT_LUT6_M                                                                                            |    <0.001 |
|                       ALL_Bits[21].MiddleBits.I_SHIFT_LUT6_M                                                                                            |    <0.001 |
|                       ALL_Bits[22].MiddleBits.I_SHIFT_LUT6_M                                                                                            |    <0.001 |
|                       ALL_Bits[23].MiddleBits.I_SHIFT_LUT6_M                                                                                            |    <0.001 |
|                       ALL_Bits[24].LowBits.I_SHIFT_LUT6_L                                                                                               |    <0.001 |
|                       ALL_Bits[25].LowBits.I_SHIFT_LUT6_L                                                                                               |    <0.001 |
|                       ALL_Bits[26].LowBits.I_SHIFT_LUT6_L                                                                                               |    <0.001 |
|                       ALL_Bits[27].LowBits.I_SHIFT_LUT6_L                                                                                               |    <0.001 |
|                       ALL_Bits[28].LowBits.I_SHIFT_LUT6_L                                                                                               |    <0.001 |
|                       ALL_Bits[29].LowBits.I_SHIFT_LUT6_L                                                                                               |    <0.001 |
|                       ALL_Bits[2].HighBits.I_SHIFT_LUT6_H                                                                                               |    <0.001 |
|                       ALL_Bits[30].LowBits.I_SHIFT_LUT6_L                                                                                               |    <0.001 |
|                       ALL_Bits[31].LowBits.I_SHIFT_LUT6_L                                                                                               |    <0.001 |
|                       ALL_Bits[3].HighBits.I_SHIFT_LUT6_H                                                                                               |    <0.001 |
|                       ALL_Bits[4].HighBits.I_SHIFT_LUT6_H                                                                                               |    <0.001 |
|                       ALL_Bits[5].HighBits.I_SHIFT_LUT6_H                                                                                               |    <0.001 |
|                       ALL_Bits[6].HighBits.I_SHIFT_LUT6_H                                                                                               |    <0.001 |
|                       ALL_Bits[7].HighBits.I_SHIFT_LUT6_H                                                                                               |    <0.001 |
|                       ALL_Bits[8].HighBits.I_SHIFT_LUT6_H                                                                                               |    <0.001 |
|                       ALL_Bits[9].HighBits.I_SHIFT_LUT6_H                                                                                               |    <0.001 |
|                     Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                                                                 |     0.000 |
|                     Using_DAXI_ALU_Carry.Post_MUXCY_I                                                                                                   |     0.000 |
|                     Using_DAXI_ALU_Carry.direct_lut_INST                                                                                                |     0.000 |
|                     Using_Stack_Protection.stack_protection_I                                                                                           |    <0.001 |
|                     Zero_Detect_I                                                                                                                       |    <0.001 |
|                       Part_Of_Zero_Carry_Start                                                                                                          |    <0.001 |
|                       Zero_Detecting[2].I_Part_Of_Zero_Detect                                                                                           |     0.000 |
|                       Zero_Detecting[3].I_Part_Of_Zero_Detect                                                                                           |    <0.001 |
|                     exception_registers_I1                                                                                                              |     0.002 |
|                       CarryIn_MUXCY                                                                                                                     |    <0.001 |
|                       Use_LUT6.Mux_Inxt                                                                                                                 |    <0.001 |
|                         Mux_Loop[0].I_MUX_LUT6                                                                                                          |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[10].I_MUX_LUT6                                                                                                         |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[11].I_MUX_LUT6                                                                                                         |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[12].I_MUX_LUT6                                                                                                         |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[13].I_MUX_LUT6                                                                                                         |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[14].I_MUX_LUT6                                                                                                         |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[15].I_MUX_LUT6                                                                                                         |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[1].I_MUX_LUT6                                                                                                          |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[2].I_MUX_LUT6                                                                                                          |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[3].I_MUX_LUT6                                                                                                          |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[4].I_MUX_LUT6                                                                                                          |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[5].I_MUX_LUT6                                                                                                          |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[6].I_MUX_LUT6                                                                                                          |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[7].I_MUX_LUT6                                                                                                          |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[8].I_MUX_LUT6                                                                                                          |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                         Mux_Loop[9].I_MUX_LUT6                                                                                                          |    <0.001 |
|                           Using_FPGA.Native                                                                                                             |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                                                                       |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                                                                      |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                                                                       |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                                                                       |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                                                                    |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                                                                      |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                                                                        |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                                                                       |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                                                                       |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                                                                       |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                                                                       |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                                                                       |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                                                                       |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                                                                       |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                                                         |    <0.001 |
|                     msr_reg_i                                                                                                                           |    <0.001 |
|                       MEM_MSR_Bits[22].Using_FDR.MSR_I                                                                                                  |    <0.001 |
|                       MEM_MSR_Bits[23].Using_FDR.MSR_I                                                                                                  |    <0.001 |
|                       MEM_MSR_Bits[28].Using_FDR.MSR_I                                                                                                  |    <0.001 |
|                       MEM_MSR_Bits[29].Using_FDR.MSR_I                                                                                                  |    <0.001 |
|                       MEM_MSR_Bits[30].Using_FDR.MSR_I                                                                                                  |    <0.001 |
|                       OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                                                                                             |    <0.001 |
|                       OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                                                                                             |    <0.001 |
|                       OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                                                                                             |    <0.001 |
|                       OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                                                             |    <0.001 |
|                       OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                                                             |    <0.001 |
|                       OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                                                             |    <0.001 |
|                       OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                                                             |    <0.001 |
|                       OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                                                             |    <0.001 |
|                   Decode_I                                                                                                                              |     0.007 |
|                     PC_Module_I                                                                                                                         |     0.001 |
|                       Incr_PC[0].MUXCY_XOR_I                                                                                                            |    <0.001 |
|                       Incr_PC[10].MUXCY_XOR_I                                                                                                           |    <0.001 |
|                       Incr_PC[11].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[12].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[13].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[14].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[15].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[16].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[17].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[18].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[19].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[1].MUXCY_XOR_I                                                                                                            |    <0.001 |
|                       Incr_PC[20].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[21].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[22].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[23].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[24].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[25].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[26].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[27].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[28].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[29].MUXCY_XOR_I                                                                                                           |     0.000 |
|                       Incr_PC[2].MUXCY_XOR_I                                                                                                            |     0.000 |
|                       Incr_PC[3].MUXCY_XOR_I                                                                                                            |     0.000 |
|                       Incr_PC[4].MUXCY_XOR_I                                                                                                            |     0.000 |
|                       Incr_PC[5].MUXCY_XOR_I                                                                                                            |     0.000 |
|                       Incr_PC[6].MUXCY_XOR_I                                                                                                            |     0.000 |
|                       Incr_PC[7].MUXCY_XOR_I                                                                                                            |     0.000 |
|                       Incr_PC[8].MUXCY_XOR_I                                                                                                            |     0.000 |
|                       Incr_PC[9].MUXCY_XOR_I                                                                                                            |     0.000 |
|                       Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                                                          |    <0.001 |
|                       Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                                                          |    <0.001 |
|                       Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                                                          |    <0.001 |
|                       Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                                                          |    <0.001 |
|                       Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                                                          |    <0.001 |
|                       Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                                                          |    <0.001 |
|                       Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                                                          |    <0.001 |
|                       Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                                                          |    <0.001 |
|                       Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                                                          |    <0.001 |
|                       Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                                                          |    <0.001 |
|                     PreFetch_Buffer_I1                                                                                                                  |     0.004 |
|                       Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                                                |    <0.001 |
|                       Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                                                            |    <0.001 |
|                       Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                                                |    <0.001 |
|                       Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                                                            |    <0.001 |
|                       Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                                                |    <0.001 |
|                       Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                                                            |    <0.001 |
|                       Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                                                |    <0.001 |
|                       Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                                                            |    <0.001 |
|                       Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                                                   |    <0.001 |
|                       Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                                               |    <0.001 |
|                       Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                                                       |    <0.001 |
|                       Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                                                       |    <0.001 |
|                       Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                                                       |    <0.001 |
|                       Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                                                       |    <0.001 |
|                       Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                                                        |    <0.001 |
|                       Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                                                      |    <0.001 |
|                       Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                                                       |    <0.001 |
|                       Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                                                       |    <0.001 |
|                       Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                                                       |    <0.001 |
|                       Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                                                       |    <0.001 |
|                       Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                                                       |    <0.001 |
|                       Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                                                       |    <0.001 |
|                       Last_Sel_DFF                                                                                                                      |    <0.001 |
|                       Mux_Select_Empty_LUT6                                                                                                             |    <0.001 |
|                       Mux_Select_OF_Valid_LUT6                                                                                                          |    <0.001 |
|                       OF_Valid_DFF                                                                                                                      |     0.003 |
|                     Use_MuxCy[10].OF_Piperun_Stage                                                                                                      |    <0.001 |
|                       MUXCY_I                                                                                                                           |    <0.001 |
|                     Use_MuxCy[1].OF_Piperun_Stage                                                                                                       |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                     Use_MuxCy[2].OF_Piperun_Stage                                                                                                       |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                     Use_MuxCy[3].OF_Piperun_Stage                                                                                                       |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                     Use_MuxCy[4].OF_Piperun_Stage                                                                                                       |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                     Use_MuxCy[5].OF_Piperun_Stage                                                                                                       |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                     Use_MuxCy[6].OF_Piperun_Stage                                                                                                       |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                     Use_MuxCy[7].OF_Piperun_Stage                                                                                                       |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                     Use_MuxCy[8].OF_Piperun_Stage                                                                                                       |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                     Use_MuxCy[9].OF_Piperun_Stage                                                                                                       |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                     Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                     Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                     Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                     Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                     Using_FPGA_2.ex_byte_access_i_Inst                                                                                                  |    <0.001 |
|                     Using_FPGA_2.ex_doublet_access_i_Inst                                                                                               |    <0.001 |
|                     Using_FPGA_2.ex_is_load_instr_Inst                                                                                                  |    <0.001 |
|                     Using_FPGA_2.ex_is_lwx_instr_Inst                                                                                                   |    <0.001 |
|                     Using_FPGA_2.ex_is_swx_instr_Inst                                                                                                   |    <0.001 |
|                     Using_FPGA_2.ex_load_store_instr_Inst                                                                                               |    <0.001 |
|                     Using_FPGA_2.ex_reverse_mem_access_inst                                                                                             |    <0.001 |
|                     Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                                                            |    <0.001 |
|                     Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                                                             |    <0.001 |
|                     Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                                                                    |     0.000 |
|                     Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                                                                    |    <0.001 |
|                     Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                                                                    |     0.000 |
|                     Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                                                                    |    <0.001 |
|                     Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                                                                    |     0.000 |
|                     Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                                                                    |    <0.001 |
|                     Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                                                                   |     0.000 |
|                     Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                                                                   |     0.000 |
|                     Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                                                                   |     0.000 |
|                     Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                                                                   |     0.000 |
|                     Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                                                                   |     0.000 |
|                     Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                                                                   |     0.000 |
|                     Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                                                                    |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                     if_pc_incr_carry_and_0                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                     if_pc_incr_carry_and_3                                                                                                              |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                     jump_logic_I1                                                                                                                       |    <0.001 |
|                       MUXCY_JUMP_CARRY                                                                                                                  |     0.000 |
|                       MUXCY_JUMP_CARRY2                                                                                                                 |    <0.001 |
|                       MUXCY_JUMP_CARRY3                                                                                                                 |     0.000 |
|                       MUXCY_JUMP_CARRY4                                                                                                                 |     0.000 |
|                       MUXCY_JUMP_CARRY5                                                                                                                 |     0.000 |
|                       MUXCY_JUMP_CARRY6                                                                                                                 |    <0.001 |
|                     mem_PipeRun_carry_and                                                                                                               |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                     mem_wait_on_ready_N_carry_or                                                                                                        |     0.000 |
|                       MUXCY_I                                                                                                                           |     0.000 |
|                   Use_DBUS.DAXI_Interface_I1                                                                                                            |    <0.001 |
|                   Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                                                              |     0.000 |
|                   Use_Debug_Logic.Master_Core.Debug_Perf                                                                                                |     0.001 |
|                     SRL16E_1                                                                                                                            |    <0.001 |
|                     SRL16E_2                                                                                                                            |    <0.001 |
|                     SRL16E_3                                                                                                                            |    <0.001 |
|                     SRL16E_4                                                                                                                            |    <0.001 |
|                     SRL16E_7                                                                                                                            |    <0.001 |
|                     SRL16E_8                                                                                                                            |    <0.001 |
|                     The_Cache_Addresses[1].SRL16E_Cache_I                                                                                               |    <0.001 |
|                     The_Cache_Addresses[2].SRL16E_Cache_I                                                                                               |    <0.001 |
|                     The_Cache_Addresses[3].SRL16E_Cache_I                                                                                               |    <0.001 |
|                     The_Cache_Addresses[4].SRL16E_Cache_I                                                                                               |    <0.001 |
|                     The_Cache_Addresses[5].SRL16E_Cache_I                                                                                               |    <0.001 |
|                     The_Cache_Addresses[6].SRL16E_Cache_I                                                                                               |    <0.001 |
|                     The_Cache_Addresses[7].SRL16E_Cache_I                                                                                               |    <0.001 |
|                     The_Cache_Addresses[8].SRL16E_Cache_I                                                                                               |    <0.001 |
|                     Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                                                                   |    <0.001 |
|                       Compare[0].MUXCY_I                                                                                                                |     0.000 |
|                       Compare[0].SRLC16E_I                                                                                                              |    <0.001 |
|                       Compare[1].MUXCY_I                                                                                                                |     0.000 |
|                       Compare[1].SRLC16E_I                                                                                                              |    <0.001 |
|                       Compare[2].MUXCY_I                                                                                                                |     0.000 |
|                       Compare[2].SRLC16E_I                                                                                                              |    <0.001 |
|                       Compare[3].MUXCY_I                                                                                                                |     0.000 |
|                       Compare[3].SRLC16E_I                                                                                                              |    <0.001 |
|                       Compare[4].MUXCY_I                                                                                                                |    <0.001 |
|                       Compare[4].SRLC16E_I                                                                                                              |    <0.001 |
|                       Compare[5].MUXCY_I                                                                                                                |     0.000 |
|                       Compare[5].SRLC16E_I                                                                                                              |    <0.001 |
|                       Compare[6].MUXCY_I                                                                                                                |     0.000 |
|                       Compare[6].SRLC16E_I                                                                                                              |    <0.001 |
|                       Compare[7].MUXCY_I                                                                                                                |     0.000 |
|                       Compare[7].SRLC16E_I                                                                                                              |    <0.001 |
|                       The_First_BreakPoints.MUXCY_Post                                                                                                  |    <0.001 |
|                     sync_dbg_brk_hit                                                                                                                    |    <0.001 |
|                     sync_dbg_hit                                                                                                                        |    <0.001 |
|                       sync_bits[0].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[10].sync_bit                                                                                                            |    <0.001 |
|                       sync_bits[11].sync_bit                                                                                                            |    <0.001 |
|                       sync_bits[12].sync_bit                                                                                                            |    <0.001 |
|                       sync_bits[13].sync_bit                                                                                                            |    <0.001 |
|                       sync_bits[14].sync_bit                                                                                                            |    <0.001 |
|                       sync_bits[15].sync_bit                                                                                                            |    <0.001 |
|                       sync_bits[1].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[2].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[3].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[4].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[5].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[6].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[7].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[8].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[9].sync_bit                                                                                                             |    <0.001 |
|                     sync_running_clock                                                                                                                  |    <0.001 |
|                     sync_sample                                                                                                                         |    <0.001 |
|                       sync_bits[0].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[1].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[2].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[3].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[4].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[5].sync_bit                                                                                                             |    <0.001 |
|                       sync_bits[6].sync_bit                                                                                                             |    <0.001 |
|                     sync_sleep                                                                                                                          |    <0.001 |
|                     sync_stack_violation_occurence                                                                                                      |    <0.001 |
|                     sync_stop_CPU                                                                                                                       |    <0.001 |
|                     sync_trig_out_0                                                                                                                     |    <0.001 |
|                   instr_mux_I                                                                                                                           |    <0.001 |
|                     Mux_LD.LD_inst                                                                                                                      |    <0.001 |
|                       Mux_Loop[0].I_MUX_LUT6                                                                                                            |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[10].I_MUX_LUT6                                                                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[11].I_MUX_LUT6                                                                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[12].I_MUX_LUT6                                                                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[13].I_MUX_LUT6                                                                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[14].I_MUX_LUT6                                                                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[15].I_MUX_LUT6                                                                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[1].I_MUX_LUT6                                                                                                            |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[2].I_MUX_LUT6                                                                                                            |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[3].I_MUX_LUT6                                                                                                            |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[4].I_MUX_LUT6                                                                                                            |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[5].I_MUX_LUT6                                                                                                            |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[6].I_MUX_LUT6                                                                                                            |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[7].I_MUX_LUT6                                                                                                            |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[8].I_MUX_LUT6                                                                                                            |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                       Mux_Loop[9].I_MUX_LUT6                                                                                                            |    <0.001 |
|                         Using_FPGA.Native                                                                                                               |    <0.001 |
|                   mem_databus_ready_sel_carry_or                                                                                                        |     0.000 |
|                     MUXCY_I                                                                                                                             |     0.000 |
|                 Reset_DFF                                                                                                                               |    <0.001 |
|           microblaze_0_local_memory                                                                                                                     |     0.073 |
|             dlmb_bram_if_cntlr                                                                                                                          |     0.008 |
|               U0                                                                                                                                        |     0.008 |
|                 lmb_mux_I                                                                                                                               |     0.008 |
|             dlmb_v10                                                                                                                                    |     0.000 |
|               U0                                                                                                                                        |     0.000 |
|             ilmb_bram_if_cntlr                                                                                                                          |    <0.001 |
|               U0                                                                                                                                        |    <0.001 |
|             ilmb_v10                                                                                                                                    |     0.000 |
|               U0                                                                                                                                        |     0.000 |
|             lmb_bram                                                                                                                                    |     0.066 |
|               U0                                                                                                                                        |     0.066 |
|                 inst_blk_mem_gen                                                                                                                        |     0.066 |
|                   gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                                        |     0.066 |
|                     valid.cstr                                                                                                                          |     0.066 |
|                       ramloop[0].ram.r                                                                                                                  |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[10].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[11].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[12].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[13].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[14].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[15].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[16].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[17].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[18].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[19].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[1].ram.r                                                                                                                  |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[20].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[21].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[22].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[23].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[24].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[25].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[26].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[27].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[28].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[29].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[2].ram.r                                                                                                                  |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[30].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[31].ram.r                                                                                                                 |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[3].ram.r                                                                                                                  |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[4].ram.r                                                                                                                  |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[5].ram.r                                                                                                                  |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[6].ram.r                                                                                                                  |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[7].ram.r                                                                                                                  |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[8].ram.r                                                                                                                  |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|                       ramloop[9].ram.r                                                                                                                  |     0.002 |
|                         prim_noinit.ram                                                                                                                 |     0.002 |
|             lmb_v10                                                                                                                                     |     0.000 |
|               U0                                                                                                                                        |     0.000 |
|         MemoryBuffer                                                                                                                                    |     3.320 |
|           axi_dm_buffer                                                                                                                                 |     0.043 |
|             U0                                                                                                                                          |     0.043 |
|               GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                                         |     0.015 |
|                 ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                                        |    <0.001 |
|                 GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                                                                     |    <0.001 |
|                 GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                             |     0.007 |
|                   INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                                      |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                    |    <0.001 |
|                   I_DATA_FIFO                                                                                                                           |     0.006 |
|                     BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                         |     0.006 |
|                       FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                 |     0.006 |
|                         inst_fifo_gen                                                                                                                   |     0.006 |
|                           gconvfifo.rf                                                                                                                  |     0.006 |
|                             grf.rf                                                                                                                      |     0.006 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                  |    <0.001 |
|                                 gr1.rfwft                                                                                                               |    <0.001 |
|                                 grss.gdc.dc                                                                                                             |    <0.001 |
|                                   gsym_dc.dc                                                                                                            |    <0.001 |
|                                 grss.rsts                                                                                                               |    <0.001 |
|                                 rpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                  |    <0.001 |
|                                 gwss.wsts                                                                                                               |    <0.001 |
|                                 wpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                     |     0.005 |
|                                 gbm.gbmg.gbmgb.ngecc.bmg                                                                                                |     0.005 |
|                                   inst_blk_mem_gen                                                                                                      |     0.005 |
|                                     gnativebmg.native_blk_mem_gen                                                                                       |     0.005 |
|                                       valid.cstr                                                                                                        |     0.005 |
|                                         ramloop[0].ram.r                                                                                                |    <0.001 |
|                                           prim_noinit.ram                                                                                               |    <0.001 |
|                                         ramloop[1].ram.r                                                                                                |     0.001 |
|                                           prim_noinit.ram                                                                                               |     0.001 |
|                                         ramloop[2].ram.r                                                                                                |     0.001 |
|                                           prim_noinit.ram                                                                                               |     0.001 |
|                                         ramloop[3].ram.r                                                                                                |     0.001 |
|                                           prim_noinit.ram                                                                                               |     0.001 |
|                                         ramloop[4].ram.r                                                                                                |     0.002 |
|                                           prim_noinit.ram                                                                                               |     0.002 |
|                 I_ADDR_CNTL                                                                                                                             |     0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                        |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                    |    <0.001 |
|                 I_CMD_STATUS                                                                                                                            |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                    |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                    |    <0.001 |
|                   I_CMD_FIFO                                                                                                                            |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                    |    <0.001 |
|                 I_MSTR_PCC                                                                                                                              |     0.004 |
|                 I_RD_DATA_CNTL                                                                                                                          |     0.002 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                   |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                    |    <0.001 |
|                 I_RD_STATUS_CNTLR                                                                                                                       |    <0.001 |
|                 I_RESET                                                                                                                                 |    <0.001 |
|               GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                         |     0.028 |
|                 ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                                   |    <0.001 |
|                 GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                                                                          |     0.011 |
|                   I_DATA_FIFO                                                                                                                           |     0.009 |
|                     BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                         |     0.009 |
|                       FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                 |     0.009 |
|                         inst_fifo_gen                                                                                                                   |     0.009 |
|                           gconvfifo.rf                                                                                                                  |     0.009 |
|                             grf.rf                                                                                                                      |     0.009 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                  |    <0.001 |
|                                 gr1.rfwft                                                                                                               |    <0.001 |
|                                 grss.rsts                                                                                                               |    <0.001 |
|                                 rpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                  |    <0.001 |
|                                 gwss.wsts                                                                                                               |    <0.001 |
|                                 wpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                     |     0.008 |
|                                 gbm.gbmg.gbmgb.ngecc.bmg                                                                                                |     0.008 |
|                                   inst_blk_mem_gen                                                                                                      |     0.008 |
|                                     gnativebmg.native_blk_mem_gen                                                                                       |     0.008 |
|                                       valid.cstr                                                                                                        |     0.008 |
|                                         ramloop[0].ram.r                                                                                                |     0.003 |
|                                           prim_noinit.ram                                                                                               |     0.003 |
|                                         ramloop[1].ram.r                                                                                                |     0.002 |
|                                           prim_noinit.ram                                                                                               |     0.002 |
|                                         ramloop[2].ram.r                                                                                                |     0.002 |
|                                           prim_noinit.ram                                                                                               |     0.002 |
|                                         ramloop[3].ram.r                                                                                                |     0.002 |
|                                           prim_noinit.ram                                                                                               |     0.002 |
|                   I_WR_LEN_FIFO                                                                                                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                      |    <0.001 |
|                 GEN_INCLUDE_PCC.I_MSTR_PCC                                                                                                              |     0.006 |
|                 GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                  |     0.004 |
|                   GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                                                      |    <0.001 |
|                   GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                    |     0.002 |
|                     I_MSSAI_SKID_BUF                                                                                                                    |    <0.001 |
|                     I_TSTRB_FIFO                                                                                                                        |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                          |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                       |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                  |    <0.001 |
|                     SLICE_INSERTION                                                                                                                     |    <0.001 |
|                   I_DRE_CNTL_FIFO                                                                                                                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                    |    <0.001 |
|                 I_ADDR_CNTL                                                                                                                             |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                        |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                    |    <0.001 |
|                 I_CMD_STATUS                                                                                                                            |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                    |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                    |    <0.001 |
|                   I_CMD_FIFO                                                                                                                            |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                    |    <0.001 |
|                 I_RESET                                                                                                                                 |    <0.001 |
|                 I_S2MM_MMAP_SKID_BUF                                                                                                                    |     0.003 |
|                 I_WR_DATA_CNTL                                                                                                                          |     0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                   |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                    |    <0.001 |
|                 I_WR_STATUS_CNTLR                                                                                                                       |    <0.001 |
|                   GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                            |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                    |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                                                                                                   |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                    |    <0.001 |
|           buffer_interconnect_0                                                                                                                         |     0.209 |
|             m00_couplers                                                                                                                                |     0.081 |
|               auto_us_cc_df                                                                                                                             |     0.068 |
|                 inst                                                                                                                                    |     0.068 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar                     |     0.002 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                          |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_61                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                         |    <0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp                  |     0.002 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2                                                     |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_128_191_0_2                                                  |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_192_255_0_2                                                  |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_256_319_0_2                                                  |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_320_383_0_2                                                  |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_384_447_0_2                                                  |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_448_511_0_2                                                  |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2                                                   |    <0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo                        |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                     |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                   |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_22                                                   |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                    |    <0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo                        |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                     |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                   |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                   |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                   |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_31                                                   |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                    |    <0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async                            |     0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_2                         |    <0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw                   |     0.002 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                         |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_67                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                        |    <0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop |     0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer                        |     0.013 |
|               m00_regslice                                                                                                                              |     0.013 |
|             m01_couplers                                                                                                                                |     0.073 |
|               auto_us_cc_df                                                                                                                             |     0.060 |
|                 inst                                                                                                                                    |     0.060 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar                     |     0.002 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                          |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_61                        |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                         |    <0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp                  |     0.002 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2                                                     |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_128_191_0_2                                                  |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_192_255_0_2                                                  |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_256_319_0_2                                                  |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_320_383_0_2                                                  |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_384_447_0_2                                                  |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_448_511_0_2                                                  |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_64_127_0_2                                                   |    <0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo                        |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                     |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                   |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_22                                                   |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                    |    <0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo                        |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                     |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                   |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                   |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                   |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_31                                                   |    <0.001 |
|                     inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                    |    <0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async                            |     0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_2                         |    <0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw                   |     0.002 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                         |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_67                       |    <0.001 |
|                     inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                        |    <0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop |     0.001 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer                        |     0.011 |
|               m01_regslice                                                                                                                              |     0.014 |
|             s00_couplers                                                                                                                                |     0.018 |
|               auto_ds                                                                                                                                   |     0.005 |
|                 inst                                                                                                                                    |     0.005 |
|                   gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                                 |     0.005 |
|                     USE_READ.read_addr_inst                                                                                                             |     0.004 |
|                       cmd_queue                                                                                                                         |     0.002 |
|                         inst                                                                                                                            |     0.002 |
|                           fifo_gen_inst                                                                                                                 |     0.001 |
|                             inst_fifo_gen                                                                                                               |     0.001 |
|                               gconvfifo.rf                                                                                                              |     0.001 |
|                                 grf.rf                                                                                                                  |     0.001 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                              |    <0.001 |
|                                     gr1.rfwft                                                                                                           |    <0.001 |
|                                     grss.rsts                                                                                                           |    <0.001 |
|                                     rpntr                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                              |    <0.001 |
|                                     gwss.wsts                                                                                                           |    <0.001 |
|                                     wpntr                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                 |    <0.001 |
|                                     gdm.dm                                                                                                              |    <0.001 |
|                                       RAM_reg_0_31_0_5                                                                                                  |    <0.001 |
|                                       RAM_reg_0_31_12_17                                                                                                |    <0.001 |
|                                       RAM_reg_0_31_18_23                                                                                                |    <0.001 |
|                                       RAM_reg_0_31_24_29                                                                                                |    <0.001 |
|                                       RAM_reg_0_31_30_31                                                                                                |    <0.001 |
|                                       RAM_reg_0_31_6_11                                                                                                 |    <0.001 |
|                                   rstblk                                                                                                                |    <0.001 |
|                     USE_READ.read_data_inst                                                                                                             |     0.001 |
|               s00_data_fifo                                                                                                                             |     0.006 |
|                 inst                                                                                                                                    |     0.006 |
|                   gen_fifo.fifo_gen_inst                                                                                                                |     0.006 |
|                     inst_fifo_gen                                                                                                                       |     0.006 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                           |     0.002 |
|                         grf.rf                                                                                                                          |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                      |    <0.001 |
|                             gr1.rfwft                                                                                                                   |    <0.001 |
|                             grss.rsts                                                                                                                   |    <0.001 |
|                             rpntr                                                                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                      |    <0.001 |
|                             gwss.wsts                                                                                                                   |    <0.001 |
|                             wpntr                                                                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                         |     0.002 |
|                             gdm.dm                                                                                                                      |     0.001 |
|                               RAM_reg_0_31_0_5                                                                                                          |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_48_53                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_54_59                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_60_65                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_66_71                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                                         |    <0.001 |
|                               RAM_reg_0_31_72_77                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_78_83                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_84_89                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_90_94                                                                                                        |    <0.001 |
|                           rstblk                                                                                                                        |    <0.001 |
|                       gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                                                      |    <0.001 |
|                         rstblk                                                                                                                          |    <0.001 |
|                       gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                           |     0.003 |
|                         grf.rf                                                                                                                          |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                      |    <0.001 |
|                             gr1.rfwft                                                                                                                   |    <0.001 |
|                             grss.rsts                                                                                                                   |    <0.001 |
|                               c1                                                                                                                        |    <0.001 |
|                               c2                                                                                                                        |    <0.001 |
|                             rpntr                                                                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                      |    <0.001 |
|                             gwss.wsts                                                                                                                   |    <0.001 |
|                               c0                                                                                                                        |    <0.001 |
|                               c1                                                                                                                        |    <0.001 |
|                             wpntr                                                                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                         |     0.003 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                                                                                    |     0.002 |
|                               inst_blk_mem_gen                                                                                                          |     0.002 |
|                                 gnativebmg.native_blk_mem_gen                                                                                           |     0.002 |
|                                   valid.cstr                                                                                                            |     0.002 |
|                                     ramloop[0].ram.r                                                                                                    |     0.002 |
|                                       prim_noinit.ram                                                                                                   |     0.002 |
|                           rstblk                                                                                                                        |    <0.001 |
|               s00_regslice                                                                                                                              |     0.006 |
|                 inst                                                                                                                                    |     0.006 |
|                   ar_pipe                                                                                                                               |    <0.001 |
|                   r_pipe                                                                                                                                |     0.005 |
|             s01_couplers                                                                                                                                |     0.013 |
|               auto_ds                                                                                                                                   |     0.004 |
|                 inst                                                                                                                                    |     0.004 |
|                   gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                                 |     0.004 |
|                     USE_WRITE.USE_SPLIT.write_resp_inst                                                                                                 |    <0.001 |
|                     USE_WRITE.write_addr_inst                                                                                                           |     0.004 |
|                       USE_B_CHANNEL.cmd_b_queue                                                                                                         |    <0.001 |
|                         inst                                                                                                                            |    <0.001 |
|                           fifo_gen_inst                                                                                                                 |    <0.001 |
|                             inst_fifo_gen                                                                                                               |    <0.001 |
|                               gconvfifo.rf                                                                                                              |    <0.001 |
|                                 grf.rf                                                                                                                  |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                              |    <0.001 |
|                                     gr1.rfwft                                                                                                           |    <0.001 |
|                                     grss.rsts                                                                                                           |    <0.001 |
|                                     rpntr                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                              |    <0.001 |
|                                     gwss.wsts                                                                                                           |    <0.001 |
|                                     wpntr                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                 |    <0.001 |
|                                     gdm.dm                                                                                                              |    <0.001 |
|                                       RAM_reg_0_31_0_5                                                                                                  |    <0.001 |
|                                       RAM_reg_0_31_6_8                                                                                                  |    <0.001 |
|                                   rstblk                                                                                                                |    <0.001 |
|                       cmd_queue                                                                                                                         |     0.001 |
|                         inst                                                                                                                            |     0.001 |
|                           fifo_gen_inst                                                                                                                 |    <0.001 |
|                             inst_fifo_gen                                                                                                               |    <0.001 |
|                               gconvfifo.rf                                                                                                              |    <0.001 |
|                                 grf.rf                                                                                                                  |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                              |    <0.001 |
|                                     gr1.rfwft                                                                                                           |    <0.001 |
|                                     grss.rsts                                                                                                           |    <0.001 |
|                                     rpntr                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                              |    <0.001 |
|                                     gwss.wsts                                                                                                           |    <0.001 |
|                                     wpntr                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                 |    <0.001 |
|                                     gdm.dm                                                                                                              |    <0.001 |
|                                       RAM_reg_0_31_0_5                                                                                                  |    <0.001 |
|                                       RAM_reg_0_31_12_17                                                                                                |    <0.001 |
|                                       RAM_reg_0_31_18_23                                                                                                |    <0.001 |
|                                       RAM_reg_0_31_24_29                                                                                                |    <0.001 |
|                                       RAM_reg_0_31_30_31                                                                                                |    <0.001 |
|                                       RAM_reg_0_31_6_11                                                                                                 |    <0.001 |
|                                   rstblk                                                                                                                |    <0.001 |
|                     USE_WRITE.write_data_inst                                                                                                           |    <0.001 |
|               s01_data_fifo                                                                                                                             |     0.005 |
|                 inst                                                                                                                                    |     0.005 |
|                   gen_fifo.fifo_gen_inst                                                                                                                |     0.005 |
|                     inst_fifo_gen                                                                                                                       |     0.005 |
|                       gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                          |     0.002 |
|                         grf.rf                                                                                                                          |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                      |    <0.001 |
|                             gr1.rfwft                                                                                                                   |    <0.001 |
|                             grss.rsts                                                                                                                   |    <0.001 |
|                             rpntr                                                                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                      |    <0.001 |
|                             gwss.wsts                                                                                                                   |    <0.001 |
|                             wpntr                                                                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                         |     0.001 |
|                             gdm.dm                                                                                                                      |     0.001 |
|                               RAM_reg_0_31_0_5                                                                                                          |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_48_53                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_54_59                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_60_65                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_66_71                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                                                         |    <0.001 |
|                               RAM_reg_0_31_72_77                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_78_83                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_84_89                                                                                                        |    <0.001 |
|                               RAM_reg_0_31_90_94                                                                                                        |    <0.001 |
|                           rstblk                                                                                                                        |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                                                                |    <0.001 |
|                         rstblk                                                                                                                          |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                          |     0.002 |
|                         grf.rf                                                                                                                          |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                      |    <0.001 |
|                             gr1.rfwft                                                                                                                   |    <0.001 |
|                             grss.rsts                                                                                                                   |    <0.001 |
|                               c1                                                                                                                        |    <0.001 |
|                               c2                                                                                                                        |    <0.001 |
|                             rpntr                                                                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                      |    <0.001 |
|                             gwss.wsts                                                                                                                   |    <0.001 |
|                               c0                                                                                                                        |    <0.001 |
|                               c1                                                                                                                        |    <0.001 |
|                             wpntr                                                                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                         |     0.002 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                                                                                    |     0.001 |
|                               inst_blk_mem_gen                                                                                                          |     0.001 |
|                                 gnativebmg.native_blk_mem_gen                                                                                           |     0.001 |
|                                   valid.cstr                                                                                                            |     0.001 |
|                                     ramloop[0].ram.r                                                                                                    |    <0.001 |
|                                       prim_noinit.ram                                                                                                   |    <0.001 |
|                                     ramloop[1].ram.r                                                                                                    |    <0.001 |
|                                       prim_noinit.ram                                                                                                   |    <0.001 |
|                           rstblk                                                                                                                        |    <0.001 |
|               s01_regslice                                                                                                                              |     0.003 |
|                 inst                                                                                                                                    |     0.003 |
|                   aw_pipe                                                                                                                               |    <0.001 |
|                   b_pipe                                                                                                                                |    <0.001 |
|                   w_pipe                                                                                                                                |     0.003 |
|             s02_couplers                                                                                                                                |     0.019 |
|               auto_pc                                                                                                                                   |     0.000 |
|               auto_us_cc_df                                                                                                                             |     0.018 |
|                 inst                                                                                                                                    |     0.018 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                         |     0.018 |
|                     USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                                                                               |     0.008 |
|                       dw_fifogen_ar                                                                                                                     |     0.003 |
|                         inst_fifo_gen                                                                                                                   |     0.003 |
|                           gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                       |     0.003 |
|                             grf.rf                                                                                                                      |     0.003 |
|                               gntv_or_sync_fifo.gcx.clkx                                                                                                |    <0.001 |
|                                 gsync_stage[1].rd_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[1].wr_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[2].rd_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[2].wr_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[3].rd_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[3].wr_stg_inst                                                                                              |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                  |    <0.001 |
|                                 gr1.rfwft                                                                                                               |    <0.001 |
|                                 gras.rsts                                                                                                               |    <0.001 |
|                                 rpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                  |    <0.001 |
|                                 gwas.wsts                                                                                                               |    <0.001 |
|                                 wpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                     |     0.002 |
|                                 gdm.dm                                                                                                                  |     0.001 |
|                                   RAM_reg_0_31_0_5                                                                                                      |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_18_23                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_24_29                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_30_35                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_36_41                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_42_47                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_48_53                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_54_59                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_60_65                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_66_71                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                                                                     |    <0.001 |
|                                   RAM_reg_0_31_72_77                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_78_83                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_84_89                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_90_92                                                                                                    |    <0.001 |
|                               rstblk                                                                                                                    |    <0.001 |
|                       dw_fifogen_rresp                                                                                                                  |     0.001 |
|                         inst_fifo_gen                                                                                                                   |     0.001 |
|                           gconvfifo.rf                                                                                                                  |     0.001 |
|                             grf.rf                                                                                                                      |     0.001 |
|                               gntv_or_sync_fifo.gcx.clkx                                                                                                |    <0.001 |
|                                 gsync_stage[1].rd_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[1].wr_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[2].rd_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[2].wr_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[3].rd_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[3].wr_stg_inst                                                                                              |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                  |    <0.001 |
|                                 gr1.rfwft                                                                                                               |    <0.001 |
|                                 gras.rsts                                                                                                               |    <0.001 |
|                                   c0                                                                                                                    |    <0.001 |
|                                   c1                                                                                                                    |    <0.001 |
|                                 rpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                  |    <0.001 |
|                                 gwas.wsts                                                                                                               |    <0.001 |
|                                   c1                                                                                                                    |    <0.001 |
|                                   c2                                                                                                                    |    <0.001 |
|                                 wpntr                                                                                                                   |    <0.001 |
|                               rstblk                                                                                                                    |    <0.001 |
|                       m_cmd_fifo                                                                                                                        |    <0.001 |
|                         inst_fifo_gen                                                                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                                                                  |    <0.001 |
|                             grf.rf                                                                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                  |    <0.001 |
|                                 gr1.rfwft                                                                                                               |    <0.001 |
|                                 grss.rsts                                                                                                               |    <0.001 |
|                                 rpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                  |    <0.001 |
|                                 gwss.wsts                                                                                                               |    <0.001 |
|                                 wpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                     |    <0.001 |
|                                 gdm.dm                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_0_5                                                                                                      |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_18_19                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                                                                     |    <0.001 |
|                       s_cmd_fifo                                                                                                                        |    <0.001 |
|                         inst_fifo_gen                                                                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                                                                  |    <0.001 |
|                             grf.rf                                                                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                  |    <0.001 |
|                                 gr1.rfwft                                                                                                               |    <0.001 |
|                                 grss.rsts                                                                                                               |    <0.001 |
|                                 rpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                  |    <0.001 |
|                                 gwss.wsts                                                                                                               |    <0.001 |
|                                 wpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                     |    <0.001 |
|                                 gdm.dm                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_0_5                                                                                                      |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_18_23                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_24_27                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                                                                     |    <0.001 |
|                     USE_READ.read_addr_inst                                                                                                             |    <0.001 |
|                     USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async                                                                        |    <0.001 |
|                       inst_fifo_gen                                                                                                                     |    <0.001 |
|                         gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                                        |    <0.001 |
|                           grf.rf                                                                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gcx.clkx                                                                                                  |    <0.001 |
|                               gsync_stage[1].rd_stg_inst                                                                                                |    <0.001 |
|                               gsync_stage[1].wr_stg_inst                                                                                                |    <0.001 |
|                               gsync_stage[2].rd_stg_inst                                                                                                |    <0.001 |
|                               gsync_stage[2].wr_stg_inst                                                                                                |    <0.001 |
|                               gsync_stage[3].rd_stg_inst                                                                                                |    <0.001 |
|                               gsync_stage[3].wr_stg_inst                                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                    |    <0.001 |
|                               gr1.rfwft                                                                                                                 |    <0.001 |
|                               gras.rsts                                                                                                                 |    <0.001 |
|                               rpntr                                                                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                    |    <0.001 |
|                               gwas.wsts                                                                                                                 |    <0.001 |
|                               wpntr                                                                                                                     |    <0.001 |
|                             rstblk                                                                                                                      |    <0.001 |
|                     USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                                                                             |     0.007 |
|                       dw_fifogen_aw                                                                                                                     |     0.003 |
|                         inst_fifo_gen                                                                                                                   |     0.003 |
|                           gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                      |     0.003 |
|                             grf.rf                                                                                                                      |     0.003 |
|                               gntv_or_sync_fifo.gcx.clkx                                                                                                |    <0.001 |
|                                 gsync_stage[1].rd_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[1].wr_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[2].rd_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[2].wr_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[3].rd_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[3].wr_stg_inst                                                                                              |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                  |    <0.001 |
|                                 gr1.rfwft                                                                                                               |    <0.001 |
|                                 gras.rsts                                                                                                               |    <0.001 |
|                                 rpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                  |    <0.001 |
|                                 gwas.wsts                                                                                                               |    <0.001 |
|                                 wpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                     |     0.002 |
|                                 gdm.dm                                                                                                                  |     0.001 |
|                                   RAM_reg_0_31_0_5                                                                                                      |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_18_23                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_24_29                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_30_35                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_36_41                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_42_47                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_48_53                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_54_59                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_60_65                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_66_71                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                                                                     |    <0.001 |
|                                   RAM_reg_0_31_72_77                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_78_83                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_84_89                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_90_95                                                                                                    |    <0.001 |
|                               rstblk                                                                                                                    |    <0.001 |
|                       gen_awpop_fifo.dw_fifogen_awpop                                                                                                   |     0.001 |
|                         inst_fifo_gen                                                                                                                   |     0.001 |
|                           gconvfifo.rf                                                                                                                  |     0.001 |
|                             grf.rf                                                                                                                      |     0.001 |
|                               gntv_or_sync_fifo.gcx.clkx                                                                                                |    <0.001 |
|                                 gsync_stage[1].rd_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[1].wr_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[2].rd_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[2].wr_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[3].rd_stg_inst                                                                                              |    <0.001 |
|                                 gsync_stage[3].wr_stg_inst                                                                                              |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                  |    <0.001 |
|                                 gr1.rfwft                                                                                                               |    <0.001 |
|                                 gras.rsts                                                                                                               |    <0.001 |
|                                 rpntr                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                  |    <0.001 |
|                                 gwas.wsts                                                                                                               |    <0.001 |
|                                 wpntr                                                                                                                   |    <0.001 |
|                               rstblk                                                                                                                    |    <0.001 |
|                       s_aw_reg                                                                                                                          |    <0.001 |
|                         aw_pipe                                                                                                                         |    <0.001 |
|                       w_buffer                                                                                                                          |    <0.001 |
|                         inst_blk_mem_gen                                                                                                                |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                                                                 |    <0.001 |
|                             valid.cstr                                                                                                                  |    <0.001 |
|                               ramloop[0].ram.r                                                                                                          |    <0.001 |
|                                 prim_noinit.ram                                                                                                         |    <0.001 |
|                     USE_WRITE.write_addr_inst                                                                                                           |    <0.001 |
|                     si_register_slice_inst                                                                                                              |    <0.001 |
|                       ar_pipe                                                                                                                           |    <0.001 |
|                       aw_pipe                                                                                                                           |    <0.001 |
|               s02_regslice                                                                                                                              |     0.002 |
|                 inst                                                                                                                                    |     0.002 |
|                   ar_pipe                                                                                                                               |    <0.001 |
|                   aw_pipe                                                                                                                               |    <0.001 |
|                   b_pipe                                                                                                                                |    <0.001 |
|                   r_pipe                                                                                                                                |    <0.001 |
|                   w_pipe                                                                                                                                |    <0.001 |
|             xbar                                                                                                                                        |     0.005 |
|               inst                                                                                                                                      |     0.005 |
|                 gen_samd.crossbar_samd                                                                                                                  |     0.005 |
|                   addr_arbiter_ar                                                                                                                       |    <0.001 |
|                   addr_arbiter_aw                                                                                                                       |    <0.001 |
|                   gen_decerr_slave.decerr_slave_inst                                                                                                    |    <0.001 |
|                   gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                                          |    <0.001 |
|                     gen_wmux.wmux_aw_fifo                                                                                                               |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                                                                    |    <0.001 |
|                       gen_srls[0].gen_rep[1].srl_nx1                                                                                                    |    <0.001 |
|                   gen_master_slots[0].reg_slice_mi                                                                                                      |    <0.001 |
|                     b_pipe                                                                                                                              |    <0.001 |
|                     r_pipe                                                                                                                              |    <0.001 |
|                   gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                                          |    <0.001 |
|                     gen_wmux.wmux_aw_fifo                                                                                                               |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                                                                    |    <0.001 |
|                       gen_srls[0].gen_rep[1].srl_nx1                                                                                                    |    <0.001 |
|                   gen_master_slots[1].reg_slice_mi                                                                                                      |    <0.001 |
|                     b_pipe                                                                                                                              |    <0.001 |
|                     r_pipe                                                                                                                              |    <0.001 |
|                   gen_master_slots[2].gen_mi_write.wdata_mux_w                                                                                          |    <0.001 |
|                     gen_wmux.wmux_aw_fifo                                                                                                               |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                                                                    |    <0.001 |
|                       gen_srls[0].gen_rep[1].srl_nx1                                                                                                    |    <0.001 |
|                   gen_master_slots[2].reg_slice_mi                                                                                                      |    <0.001 |
|                     b_pipe                                                                                                                              |    <0.001 |
|                     r_pipe                                                                                                                              |    <0.001 |
|                   gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                                       |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.si_transactor_aw                                                                                      |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.splitter_aw_si                                                                                        |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.wdata_router_w                                                                                        |    <0.001 |
|                     wrouter_aw_fifo                                                                                                                     |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                                                                    |    <0.001 |
|                       gen_srls[0].gen_rep[1].srl_nx1                                                                                                    |    <0.001 |
|                   gen_slave_slots[2].gen_si_read.si_transactor_ar                                                                                       |    <0.001 |
|                   gen_slave_slots[2].gen_si_write.si_transactor_aw                                                                                      |    <0.001 |
|                   gen_slave_slots[2].gen_si_write.splitter_aw_si                                                                                        |    <0.001 |
|                   gen_slave_slots[2].gen_si_write.wdata_router_w                                                                                        |    <0.001 |
|                     wrouter_aw_fifo                                                                                                                     |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                                                                    |    <0.001 |
|                       gen_srls[0].gen_rep[1].srl_nx1                                                                                                    |    <0.001 |
|                   splitter_aw_mi                                                                                                                        |    <0.001 |
|           dimm0_ctrl                                                                                                                                    |     1.472 |
|             u_core_dimm0_ctrl_0_mig                                                                                                                     |     1.472 |
|               temp_mon_enabled.u_tempmon                                                                                                                |    <0.001 |
|               u_ddr3_clk_ibuf                                                                                                                           |    <0.001 |
|               u_ddr3_infrastructure                                                                                                                     |     0.091 |
|               u_iodelay_ctrl                                                                                                                            |     0.002 |
|               u_memc_ui_top_axi                                                                                                                         |     1.377 |
|                 mem_intfc0                                                                                                                              |     1.333 |
|                   ddr_phy_top0                                                                                                                          |     1.325 |
|                     u_ddr_calib_top                                                                                                                     |     0.085 |
|                       ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                                                       |     0.008 |
|                       ddr_phy_tempmon_0                                                                                                                 |     0.004 |
|                       dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                                                                     |     0.002 |
|                       mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                                                         |    <0.001 |
|                       mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                                                     |     0.007 |
|                       oclk_calib.u_ddr_phy_oclkdelay_cal                                                                                                |     0.010 |
|                         u_ocd_cntlr                                                                                                                     |     0.001 |
|                         u_ocd_data                                                                                                                      |    <0.001 |
|                         u_ocd_edge                                                                                                                      |    <0.001 |
|                         u_ocd_lim                                                                                                                       |     0.002 |
|                         u_ocd_mux                                                                                                                       |    <0.001 |
|                         u_ocd_po_cntlr                                                                                                                  |     0.001 |
|                         u_ocd_samp                                                                                                                      |    <0.001 |
|                         u_poc                                                                                                                           |     0.004 |
|                           u_edge_center                                                                                                                 |    <0.001 |
|                           u_edge_left                                                                                                                   |    <0.001 |
|                           u_edge_right                                                                                                                  |    <0.001 |
|                           u_poc_meta                                                                                                                    |     0.003 |
|                           u_poc_tap_base                                                                                                                |     0.001 |
|                       u_ddr_phy_init                                                                                                                    |     0.029 |
|                       u_ddr_phy_rdlvl                                                                                                                   |     0.007 |
|                       u_ddr_phy_wrcal                                                                                                                   |     0.004 |
|                       u_ddr_prbs_gen                                                                                                                    |     0.011 |
|                     u_ddr_mc_phy_wrapper                                                                                                                |     1.239 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                                                                        |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                                                                       |     0.007 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[16].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[17].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[18].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[19].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                                                                        |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[20].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[21].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[22].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[23].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[24].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[25].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[26].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[27].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[28].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[29].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                                                                        |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[30].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[31].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[32].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[33].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[34].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[35].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[36].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[37].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[38].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[39].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                                                                        |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[40].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[41].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[42].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[43].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[44].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[45].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[46].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[47].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[48].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[49].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                                                                        |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[50].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[51].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[52].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[53].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[54].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[55].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[56].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[57].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[58].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[59].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                                                                        |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[60].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[61].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[62].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[63].u_iobuf_dq                                                                                       |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                                                                        |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                                                                        |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                                                                        |     0.006 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                                                                        |     0.006 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.011 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.011 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.011 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.011 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.011 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.011 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.011 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.011 |
|                       u_ddr_mc_phy                                                                                                                      |     0.658 |
|                         ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                                               |     0.262 |
|                           ddr_byte_lane_A.ddr_byte_lane_A                                                                                               |     0.058 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |     0.002 |
|                               mem_reg_0_3_0_5                                                                                                           |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_B.ddr_byte_lane_B                                                                                               |     0.056 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_66_71                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                               mem_reg_0_3_72_77                                                                                                         |    <0.001 |
|                               mem_reg_0_3_78_79                                                                                                         |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_C.ddr_byte_lane_C                                                                                               |     0.056 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_66_71                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_D.ddr_byte_lane_D                                                                                               |     0.057 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_66_71                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                         ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                                                               |     0.135 |
|                           ddr_byte_lane_A.ddr_byte_lane_A                                                                                               |     0.060 |
|                             ddr_byte_group_io                                                                                                           |    <0.001 |
|                             ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                                                   |     0.020 |
|                             ddr_ck_gen_loop[1].ddr_ck_gen.ddr_ck_obuf                                                                                   |     0.020 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                           ddr_byte_lane_B.ddr_byte_lane_B                                                                                               |     0.020 |
|                             ddr_byte_group_io                                                                                                           |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |    <0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_C.ddr_byte_lane_C                                                                                               |     0.021 |
|                             ddr_byte_group_io                                                                                                           |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                         ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                                                               |     0.261 |
|                           ddr_byte_lane_A.ddr_byte_lane_A                                                                                               |     0.057 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |     0.002 |
|                               mem_reg_0_3_0_5                                                                                                           |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_B.ddr_byte_lane_B                                                                                               |     0.056 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_66_71                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                               mem_reg_0_3_72_77                                                                                                         |    <0.001 |
|                               mem_reg_0_3_78_79                                                                                                         |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_C.ddr_byte_lane_C                                                                                               |     0.056 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_66_71                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_D.ddr_byte_lane_D                                                                                               |     0.056 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_66_71                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                   mc0                                                                                                                                   |     0.008 |
|                     bank_mach0                                                                                                                          |     0.005 |
|                       arb_mux0                                                                                                                          |     0.001 |
|                         arb_row_col0                                                                                                                    |     0.001 |
|                           col_arb0                                                                                                                      |    <0.001 |
|                           config_arb0                                                                                                                   |    <0.001 |
|                           pre_4_1_1T_arb.pre_arb0                                                                                                       |    <0.001 |
|                           row_arb0                                                                                                                      |    <0.001 |
|                         arb_select0                                                                                                                     |    <0.001 |
|                       bank_cntrl[0].bank0                                                                                                               |    <0.001 |
|                         bank_compare0                                                                                                                   |    <0.001 |
|                         bank_queue0                                                                                                                     |    <0.001 |
|                         bank_state0                                                                                                                     |    <0.001 |
|                       bank_cntrl[1].bank0                                                                                                               |    <0.001 |
|                         bank_compare0                                                                                                                   |    <0.001 |
|                         bank_queue0                                                                                                                     |    <0.001 |
|                         bank_state0                                                                                                                     |    <0.001 |
|                       bank_cntrl[2].bank0                                                                                                               |    <0.001 |
|                         bank_compare0                                                                                                                   |    <0.001 |
|                         bank_queue0                                                                                                                     |    <0.001 |
|                         bank_state0                                                                                                                     |    <0.001 |
|                       bank_cntrl[3].bank0                                                                                                               |    <0.001 |
|                         bank_compare0                                                                                                                   |    <0.001 |
|                         bank_queue0                                                                                                                     |    <0.001 |
|                         bank_state0                                                                                                                     |    <0.001 |
|                       bank_common0                                                                                                                      |    <0.001 |
|                     col_mach0                                                                                                                           |    <0.001 |
|                       read_fifo.fifo_ram[0].RAM32M0                                                                                                     |    <0.001 |
|                       read_fifo.fifo_ram[1].RAM32M0                                                                                                     |    <0.001 |
|                     rank_mach0                                                                                                                          |    <0.001 |
|                       rank_cntrl[0].rank_cntrl0                                                                                                         |    <0.001 |
|                       rank_cntrl[1].rank_cntrl0                                                                                                         |    <0.001 |
|                       rank_common0                                                                                                                      |    <0.001 |
|                         maintenance_request.maint_arb0                                                                                                  |    <0.001 |
|                         periodic_read_request.periodic_rd_arb0                                                                                          |    <0.001 |
|                 u_axi_mc                                                                                                                                |     0.019 |
|                   axi_mc_ar_channel_0                                                                                                                   |    <0.001 |
|                     ar_cmd_fsm_0                                                                                                                        |    <0.001 |
|                     axi_mc_cmd_translator_0                                                                                                             |    <0.001 |
|                       axi_mc_incr_cmd_0                                                                                                                 |    <0.001 |
|                       axi_mc_wrap_cmd_0                                                                                                                 |    <0.001 |
|                   axi_mc_aw_channel_0                                                                                                                   |    <0.001 |
|                     aw_cmd_fsm_0                                                                                                                        |    <0.001 |
|                     axi_mc_cmd_translator_0                                                                                                             |    <0.001 |
|                       axi_mc_incr_cmd_0                                                                                                                 |    <0.001 |
|                       axi_mc_wrap_cmd_0                                                                                                                 |    <0.001 |
|                   axi_mc_b_channel_0                                                                                                                    |    <0.001 |
|                     bid_fifo_0                                                                                                                          |    <0.001 |
|                   axi_mc_cmd_arbiter_0                                                                                                                  |    <0.001 |
|                   axi_mc_r_channel_0                                                                                                                    |     0.006 |
|                     rd_data_fifo_0                                                                                                                      |     0.006 |
|                     transaction_fifo_0                                                                                                                  |    <0.001 |
|                   axi_mc_w_channel_0                                                                                                                    |     0.011 |
|                 u_ui_top                                                                                                                                |     0.025 |
|                   ui_cmd0                                                                                                                               |    <0.001 |
|                   ui_rd_data0                                                                                                                           |     0.008 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.status_ram.RAM32M0                                                                                                  |    <0.001 |
|                   ui_wr_data0                                                                                                                           |     0.016 |
|                     pointer_ram.rams[0].RAM32M0                                                                                                         |    <0.001 |
|                     pointer_ram.rams[1].RAM32M0                                                                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[0].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[10].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[11].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[12].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[13].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[14].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[15].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[16].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[17].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[18].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[19].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[1].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[20].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[21].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[22].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[23].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[24].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[25].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[26].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[27].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[28].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[29].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[2].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[30].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[31].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[32].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[33].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[34].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[35].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[36].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[37].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[38].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[39].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[3].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[40].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[41].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[42].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[43].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[44].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[45].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[46].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[47].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[48].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[49].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[4].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[50].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[51].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[52].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[53].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[54].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[55].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[56].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[57].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[58].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[59].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[5].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[60].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[61].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[62].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[63].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[64].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[65].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[66].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[67].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[68].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[69].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[6].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[70].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[71].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[72].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[73].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[74].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[75].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[76].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[77].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[78].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[79].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[7].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[80].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[81].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[82].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[83].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[84].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[85].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[86].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[87].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[88].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[89].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[8].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[90].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[91].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[92].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[93].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[94].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[95].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[9].RAM32M0                                                                                               |    <0.001 |
|           dimm1_ctrl                                                                                                                                    |     1.596 |
|             u_core_dimm1_ctrl_0_mig                                                                                                                     |     1.596 |
|               temp_mon_enabled.u_tempmon                                                                                                                |    <0.001 |
|               u_ddr3_clk_ibuf                                                                                                                           |     0.007 |
|               u_ddr3_infrastructure                                                                                                                     |     0.092 |
|               u_iodelay_ctrl                                                                                                                            |     0.003 |
|               u_memc_ui_top_axi                                                                                                                         |     1.494 |
|                 mem_intfc0                                                                                                                              |     1.450 |
|                   ddr_phy_top0                                                                                                                          |     1.442 |
|                     u_ddr_calib_top                                                                                                                     |     0.086 |
|                       ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                                                       |     0.009 |
|                       ddr_phy_tempmon_0                                                                                                                 |     0.004 |
|                       dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                                                                       |     0.002 |
|                       mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                                                         |    <0.001 |
|                       mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                                                     |     0.007 |
|                       oclk_calib.u_ddr_phy_oclkdelay_cal                                                                                                |     0.010 |
|                         u_ocd_cntlr                                                                                                                     |     0.001 |
|                         u_ocd_data                                                                                                                      |    <0.001 |
|                         u_ocd_edge                                                                                                                      |    <0.001 |
|                         u_ocd_lim                                                                                                                       |     0.002 |
|                         u_ocd_mux                                                                                                                       |    <0.001 |
|                         u_ocd_po_cntlr                                                                                                                  |     0.001 |
|                         u_ocd_samp                                                                                                                      |    <0.001 |
|                         u_poc                                                                                                                           |     0.004 |
|                           u_edge_center                                                                                                                 |    <0.001 |
|                           u_edge_left                                                                                                                   |    <0.001 |
|                           u_edge_right                                                                                                                  |    <0.001 |
|                           u_poc_meta                                                                                                                    |     0.003 |
|                           u_poc_tap_base                                                                                                                |     0.001 |
|                       u_ddr_phy_init                                                                                                                    |     0.029 |
|                       u_ddr_phy_rdlvl                                                                                                                   |     0.007 |
|                       u_ddr_phy_wrcal                                                                                                                   |     0.004 |
|                       u_ddr_prbs_gen                                                                                                                    |     0.011 |
|                     u_ddr_mc_phy_wrapper                                                                                                                |     1.356 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                                                                        |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                                                                        |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                                                                        |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                                                                        |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                                                                                       |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                                                                        |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                                                                        |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                                                                                       |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                                                                                       |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                                                                        |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                                                                        |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                                                                        |     0.008 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                                                                        |     0.008 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.014 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.014 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.014 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.014 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.014 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.014 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.014 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det                                                                    |    <0.001 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                                                                        |     0.014 |
|                       u_ddr_mc_phy                                                                                                                      |     0.635 |
|                         ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                                               |     0.261 |
|                           ddr_byte_lane_A.ddr_byte_lane_A                                                                                               |     0.057 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |     0.002 |
|                               mem_reg_0_3_0_5                                                                                                           |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_B.ddr_byte_lane_B                                                                                               |     0.056 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_66_71                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                               mem_reg_0_3_72_77                                                                                                         |    <0.001 |
|                               mem_reg_0_3_78_79                                                                                                         |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_C.ddr_byte_lane_C                                                                                               |     0.056 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_66_71                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_D.ddr_byte_lane_D                                                                                               |     0.056 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_66_71                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                         ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                                                               |     0.113 |
|                           ddr_byte_lane_B.ddr_byte_lane_B                                                                                               |     0.020 |
|                             ddr_byte_group_io                                                                                                           |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |    <0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                           ddr_byte_lane_C.ddr_byte_lane_C                                                                                               |     0.021 |
|                             ddr_byte_group_io                                                                                                           |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |    <0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_D.ddr_byte_lane_D                                                                                               |     0.038 |
|                             ddr_byte_group_io                                                                                                           |    <0.001 |
|                             ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                                                   |     0.008 |
|                             ddr_ck_gen_loop[1].ddr_ck_gen.ddr_ck_obuf                                                                                   |     0.008 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |    <0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                         ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                                                               |     0.261 |
|                           ddr_byte_lane_A.ddr_byte_lane_A                                                                                               |     0.058 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |     0.002 |
|                               mem_reg_0_3_0_5                                                                                                           |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_B.ddr_byte_lane_B                                                                                               |     0.056 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_66_71                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                               mem_reg_0_3_72_77                                                                                                         |    <0.001 |
|                               mem_reg_0_3_78_79                                                                                                         |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_C.ddr_byte_lane_C                                                                                               |     0.056 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_66_71                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                           ddr_byte_lane_D.ddr_byte_lane_D                                                                                               |     0.056 |
|                             ddr_byte_group_io                                                                                                           |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                               |    <0.001 |
|                               mem_reg_0_3_12_17                                                                                                         |    <0.001 |
|                               mem_reg_0_3_18_23                                                                                                         |    <0.001 |
|                               mem_reg_0_3_24_29                                                                                                         |    <0.001 |
|                               mem_reg_0_3_30_35                                                                                                         |    <0.001 |
|                               mem_reg_0_3_36_41                                                                                                         |    <0.001 |
|                               mem_reg_0_3_42_47                                                                                                         |    <0.001 |
|                               mem_reg_0_3_48_53                                                                                                         |    <0.001 |
|                               mem_reg_0_3_54_59                                                                                                         |    <0.001 |
|                               mem_reg_0_3_60_65                                                                                                         |    <0.001 |
|                               mem_reg_0_3_66_71                                                                                                         |    <0.001 |
|                               mem_reg_0_3_6_11                                                                                                          |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                           |     0.001 |
|                               mem_reg_0_15_0_5                                                                                                          |    <0.001 |
|                               mem_reg_0_15_12_17                                                                                                        |    <0.001 |
|                               mem_reg_0_15_18_23                                                                                                        |    <0.001 |
|                               mem_reg_0_15_24_29                                                                                                        |    <0.001 |
|                               mem_reg_0_15_30_35                                                                                                        |    <0.001 |
|                               mem_reg_0_15_36_41                                                                                                        |    <0.001 |
|                               mem_reg_0_15_42_47                                                                                                        |    <0.001 |
|                               mem_reg_0_15_48_53                                                                                                        |    <0.001 |
|                               mem_reg_0_15_54_59                                                                                                        |    <0.001 |
|                               mem_reg_0_15_60_65                                                                                                        |    <0.001 |
|                               mem_reg_0_15_66_71                                                                                                        |    <0.001 |
|                               mem_reg_0_15_6_11                                                                                                         |    <0.001 |
|                               mem_reg_0_15_72_77                                                                                                        |    <0.001 |
|                               mem_reg_0_15_78_79                                                                                                        |    <0.001 |
|                   mc0                                                                                                                                   |     0.009 |
|                     bank_mach0                                                                                                                          |     0.005 |
|                       arb_mux0                                                                                                                          |     0.001 |
|                         arb_row_col0                                                                                                                    |     0.001 |
|                           col_arb0                                                                                                                      |    <0.001 |
|                           config_arb0                                                                                                                   |    <0.001 |
|                           pre_4_1_1T_arb.pre_arb0                                                                                                       |    <0.001 |
|                           row_arb0                                                                                                                      |    <0.001 |
|                         arb_select0                                                                                                                     |    <0.001 |
|                       bank_cntrl[0].bank0                                                                                                               |    <0.001 |
|                         bank_compare0                                                                                                                   |    <0.001 |
|                         bank_queue0                                                                                                                     |    <0.001 |
|                         bank_state0                                                                                                                     |    <0.001 |
|                       bank_cntrl[1].bank0                                                                                                               |    <0.001 |
|                         bank_compare0                                                                                                                   |    <0.001 |
|                         bank_queue0                                                                                                                     |    <0.001 |
|                         bank_state0                                                                                                                     |    <0.001 |
|                       bank_cntrl[2].bank0                                                                                                               |    <0.001 |
|                         bank_compare0                                                                                                                   |    <0.001 |
|                         bank_queue0                                                                                                                     |    <0.001 |
|                         bank_state0                                                                                                                     |    <0.001 |
|                       bank_cntrl[3].bank0                                                                                                               |    <0.001 |
|                         bank_compare0                                                                                                                   |    <0.001 |
|                         bank_queue0                                                                                                                     |    <0.001 |
|                         bank_state0                                                                                                                     |    <0.001 |
|                       bank_common0                                                                                                                      |    <0.001 |
|                     col_mach0                                                                                                                           |    <0.001 |
|                       read_fifo.fifo_ram[0].RAM32M0                                                                                                     |    <0.001 |
|                       read_fifo.fifo_ram[1].RAM32M0                                                                                                     |    <0.001 |
|                     rank_mach0                                                                                                                          |    <0.001 |
|                       rank_cntrl[0].rank_cntrl0                                                                                                         |    <0.001 |
|                       rank_cntrl[1].rank_cntrl0                                                                                                         |    <0.001 |
|                       rank_common0                                                                                                                      |    <0.001 |
|                         maintenance_request.maint_arb0                                                                                                  |    <0.001 |
|                         periodic_read_request.periodic_rd_arb0                                                                                          |    <0.001 |
|                 u_axi_mc                                                                                                                                |     0.019 |
|                   axi_mc_ar_channel_0                                                                                                                   |    <0.001 |
|                     ar_cmd_fsm_0                                                                                                                        |    <0.001 |
|                     axi_mc_cmd_translator_0                                                                                                             |    <0.001 |
|                       axi_mc_incr_cmd_0                                                                                                                 |    <0.001 |
|                       axi_mc_wrap_cmd_0                                                                                                                 |    <0.001 |
|                   axi_mc_aw_channel_0                                                                                                                   |    <0.001 |
|                     aw_cmd_fsm_0                                                                                                                        |    <0.001 |
|                     axi_mc_cmd_translator_0                                                                                                             |    <0.001 |
|                       axi_mc_incr_cmd_0                                                                                                                 |    <0.001 |
|                       axi_mc_wrap_cmd_0                                                                                                                 |    <0.001 |
|                   axi_mc_b_channel_0                                                                                                                    |    <0.001 |
|                     bid_fifo_0                                                                                                                          |    <0.001 |
|                   axi_mc_cmd_arbiter_0                                                                                                                  |    <0.001 |
|                   axi_mc_r_channel_0                                                                                                                    |     0.006 |
|                     rd_data_fifo_0                                                                                                                      |     0.006 |
|                     transaction_fifo_0                                                                                                                  |    <0.001 |
|                   axi_mc_w_channel_0                                                                                                                    |     0.010 |
|                 u_ui_top                                                                                                                                |     0.025 |
|                   ui_cmd0                                                                                                                               |    <0.001 |
|                   ui_rd_data0                                                                                                                           |     0.009 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                                                                    |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                                                     |    <0.001 |
|                     not_strict_mode.status_ram.RAM32M0                                                                                                  |    <0.001 |
|                   ui_wr_data0                                                                                                                           |     0.015 |
|                     pointer_ram.rams[0].RAM32M0                                                                                                         |    <0.001 |
|                     pointer_ram.rams[1].RAM32M0                                                                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[0].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[10].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[11].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[12].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[13].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[14].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[15].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[16].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[17].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[18].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[19].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[1].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[20].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[21].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[22].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[23].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[24].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[25].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[26].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[27].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[28].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[29].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[2].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[30].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[31].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[32].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[33].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[34].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[35].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[36].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[37].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[38].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[39].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[3].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[40].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[41].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[42].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[43].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[44].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[45].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[46].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[47].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[48].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[49].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[4].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[50].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[51].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[52].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[53].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[54].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[55].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[56].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[57].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[58].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[59].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[5].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[60].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[61].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[62].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[63].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[64].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[65].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[66].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[67].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[68].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[69].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[6].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[70].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[71].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[72].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[73].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[74].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[75].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[76].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[77].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[78].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[79].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[7].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[80].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[81].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[82].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[83].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[84].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[85].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[86].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[87].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[88].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[89].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[8].RAM32M0                                                                                               |    <0.001 |
|                     write_buffer.wr_buffer_ram[90].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[91].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[92].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[93].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[94].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[95].RAM32M0                                                                                              |    <0.001 |
|                     write_buffer.wr_buffer_ram[9].RAM32M0                                                                                               |    <0.001 |
|         axi_gpio_mem_addr                                                                                                                               |    <0.001 |
|           U0                                                                                                                                            |    <0.001 |
|             AXI_LITE_IPIF_I                                                                                                                             |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                                                        |    <0.001 |
|                 I_DECODER                                                                                                                               |    <0.001 |
|             gpio_core_1                                                                                                                                 |    <0.001 |
|         axi_gpio_tp                                                                                                                                     |    <0.001 |
|           U0                                                                                                                                            |    <0.001 |
|             AXI_LITE_IPIF_I                                                                                                                             |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                                                        |    <0.001 |
|                 I_DECODER                                                                                                                               |    <0.001 |
|             gpio_core_1                                                                                                                                 |    <0.001 |
|         axi_interconnect_0                                                                                                                              |     0.005 |
|           s00_couplers                                                                                                                                  |     0.002 |
|             s00_regslice                                                                                                                                |     0.002 |
|               inst                                                                                                                                      |     0.002 |
|                 ar_pipe                                                                                                                                 |    <0.001 |
|                 aw_pipe                                                                                                                                 |    <0.001 |
|                 b_pipe                                                                                                                                  |    <0.001 |
|                 r_pipe                                                                                                                                  |    <0.001 |
|                 w_pipe                                                                                                                                  |    <0.001 |
|           xbar                                                                                                                                          |     0.003 |
|             inst                                                                                                                                        |     0.003 |
|               gen_sasd.crossbar_sasd_0                                                                                                                  |     0.003 |
|                 addr_arbiter_inst                                                                                                                       |     0.001 |
|                 gen_decerr.decerr_slave_inst                                                                                                            |    <0.001 |
|                 reg_slice_r                                                                                                                             |    <0.001 |
|                 splitter_ar                                                                                                                             |    <0.001 |
|                 splitter_aw                                                                                                                             |    <0.001 |
|         axi_quad_spi_0                                                                                                                                  |     0.004 |
|           U0                                                                                                                                            |     0.004 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                                                          |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                                                        |    <0.001 |
|                 I_DECODER                                                                                                                               |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                                                                    |     0.004 |
|               CONTROL_REG_I                                                                                                                             |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                                                                                   |    <0.001 |
|                 LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1                                                                                                     |    <0.001 |
|                 LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                                                                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                                                                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                                                                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1                                                                                               |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                                                                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                                                                           |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                                                                                |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                                                                                |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1                                                                                              |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                                                                          |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC                                                           |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC                                                           |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                                                                               |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                                                                           |    <0.001 |
|                 LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                                                                                   |    <0.001 |
|                 LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                                                                           |    <0.001 |
|                 LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                                                                             |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                                                                              |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                                                                           |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                                                                                    |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                                          |    <0.001 |
|                   inst_fifo_gen                                                                                                                         |    <0.001 |
|                     gconvfifo.rf                                                                                                                        |    <0.001 |
|                       grf.rf                                                                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                      |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                                                                                    |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                                                                                    |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                                                                                    |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                        |    <0.001 |
|                           gr1.rfwft                                                                                                                     |    <0.001 |
|                           gras.rsts                                                                                                                     |    <0.001 |
|                           rpntr                                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                        |    <0.001 |
|                           gwas.wsts                                                                                                                     |    <0.001 |
|                           wpntr                                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                           |    <0.001 |
|                           gdm.dm                                                                                                                        |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                                            |    <0.001 |
|                             RAM_reg_0_15_6_7                                                                                                            |    <0.001 |
|                         rstblk                                                                                                                          |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                                                          |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                                                                                    |    <0.001 |
|                 USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                                                          |    <0.001 |
|                   inst_fifo_gen                                                                                                                         |    <0.001 |
|                     gconvfifo.rf                                                                                                                        |    <0.001 |
|                       grf.rf                                                                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                                      |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                                                                                    |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                                                                                    |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                                                                                    |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                                        |    <0.001 |
|                           gr1.rfwft                                                                                                                     |    <0.001 |
|                           gras.rsts                                                                                                                     |    <0.001 |
|                           rpntr                                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                                        |    <0.001 |
|                           gwas.wsts                                                                                                                     |    <0.001 |
|                           wpntr                                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                                           |    <0.001 |
|                           gdm.dm                                                                                                                        |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                                            |    <0.001 |
|                             RAM_reg_0_15_6_7                                                                                                            |    <0.001 |
|                         rstblk                                                                                                                          |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                                                                       |    <0.001 |
|               LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I                                                                            |    <0.001 |
|               LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                                                                                                |    <0.001 |
|                 QSPI_LOOK_UP_MODE_2_MEMORY_2.C_SPI_MODE_1_MIXED_ROM_I                                                                                   |    <0.001 |
|                   synth_options.dist_mem_inst                                                                                                           |    <0.001 |
|                     gen_rom.rom_inst                                                                                                                    |    <0.001 |
|               LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                                                                              |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                                                                               |    <0.001 |
|               SOFT_RESET_I                                                                                                                              |    <0.001 |
|               STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                                                                             |    <0.001 |
|         axi_timer_0                                                                                                                                     |     0.003 |
|           U0                                                                                                                                            |     0.003 |
|             AXI4_LITE_I                                                                                                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                                                        |    <0.001 |
|                 I_DECODER                                                                                                                               |    <0.001 |
|             TC_CORE_I                                                                                                                                   |     0.002 |
|               COUNTER_0_I                                                                                                                               |     0.001 |
|                 COUNTER_I                                                                                                                               |     0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                                                                              |     0.001 |
|                 COUNTER_I                                                                                                                               |    <0.001 |
|               READ_MUX_I                                                                                                                                |     0.000 |
|               TIMER_CONTROL_I                                                                                                                           |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                                                                                      |    <0.001 |
|         axi_uart_fpga_output                                                                                                                            |     0.003 |
|           U0                                                                                                                                            |     0.003 |
|             AXI_LITE_IPIF_I                                                                                                                             |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                                                        |    <0.001 |
|                 I_DECODER                                                                                                                               |    <0.001 |
|             XUART_I_1                                                                                                                                   |     0.003 |
|               IPIC_IF_I_1                                                                                                                               |    <0.001 |
|               UART16550_I_1                                                                                                                             |     0.003 |
|                 GENERATING_FIFOS.rx_fifo_block_1                                                                                                        |    <0.001 |
|                   rx_fifo_control_1                                                                                                                     |    <0.001 |
|                   srl_fifo_rbu_f_i1                                                                                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                        |    <0.001 |
|                 GENERATING_FIFOS.tx_fifo_block_1                                                                                                        |    <0.001 |
|                   srl_fifo_rbu_f_i1                                                                                                                     |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                        |    <0.001 |
|                 rx16550_1                                                                                                                               |    <0.001 |
|                 tx16550_1                                                                                                                               |    <0.001 |
|                 xuart_tx_load_sm_1                                                                                                                      |    <0.001 |
|         clk_wiz_1                                                                                                                                       |     0.097 |
|           U0                                                                                                                                            |     0.097 |
|         rst_clk_wiz_1_100M                                                                                                                              |    <0.001 |
|           U0                                                                                                                                            |    <0.001 |
|             EXT_LPF                                                                                                                                     |    <0.001 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                 |    <0.001 |
|             SEQ                                                                                                                                         |    <0.001 |
|               SEQ_COUNTER                                                                                                                               |    <0.001 |
|         xadc_wiz_0                                                                                                                                      |     0.004 |
|           U0                                                                                                                                            |     0.004 |
|             AXI_LITE_IPIF_I                                                                                                                             |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                                                        |    <0.001 |
|                 I_DECODER                                                                                                                               |    <0.001 |
|             AXI_XADC_CORE_I                                                                                                                             |     0.003 |
|               Inst_drp_arbiter                                                                                                                          |    <0.001 |
|               temperature_update_inst                                                                                                                   |    <0.001 |
|             INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                                                                        |    <0.001 |
|             SOFT_RESET_I                                                                                                                                |    <0.001 |
|       qspi_io0_iobuf                                                                                                                                    |    <0.001 |
|       qspi_io1_iobuf                                                                                                                                    |    <0.001 |
|       qspi_io2_iobuf                                                                                                                                    |    <0.001 |
|       qspi_io3_iobuf                                                                                                                                    |    <0.001 |
|       qspi_ss_iobuf_0                                                                                                                                   |    <0.001 |
|   MGT                                                                                                                                                   |     0.590 |
|     EXP_64_TO_32                                                                                                                                        |     0.012 |
|       axi4_stream64_to_32_inst                                                                                                                          |     0.012 |
|         inst                                                                                                                                            |     0.012 |
|           axis_interconnect_0                                                                                                                           |     0.012 |
|             inst_mi_datapath[0].dynamic_datapath_mi                                                                                                     |     0.007 |
|               gen_nested.dynamic_datapath_0                                                                                                             |     0.006 |
|                 gen_nested.dynamic_datapath_0                                                                                                           |     0.006 |
|                   gen_nested.dynamic_datapath_0                                                                                                         |     0.006 |
|                     gen_dwidth_converter.axis_dwidth_converter_0                                                                                        |     0.002 |
|                       gen_downsizer_conversion.axisc_downsizer_0                                                                                        |     0.002 |
|                     gen_nested.dynamic_datapath_0                                                                                                       |     0.004 |
|                       gen_nested.dynamic_datapath_0                                                                                                     |     0.004 |
|                         gen_nested.dynamic_datapath_0                                                                                                   |     0.004 |
|                           gen_data_fifo.axis_data_fifo_0                                                                                                |     0.004 |
|                             gen_fifo_generator.fifo_generator_inst                                                                                      |     0.004 |
|                               inst_fifo_gen                                                                                                             |     0.004 |
|                                 gaxis_fifo.gaxisf.axisf                                                                                                 |     0.004 |
|                                   grf.rf                                                                                                                |     0.004 |
|                                     gntv_or_sync_fifo.gl0.rd                                                                                            |    <0.001 |
|                                       gr1.rfwft                                                                                                         |    <0.001 |
|                                       grss.rsts                                                                                                         |    <0.001 |
|                                       rpntr                                                                                                             |    <0.001 |
|                                     gntv_or_sync_fifo.gl0.wr                                                                                            |    <0.001 |
|                                       gwss.wsts                                                                                                         |    <0.001 |
|                                       wpntr                                                                                                             |    <0.001 |
|                                     gntv_or_sync_fifo.mem                                                                                               |     0.003 |
|                                       gdm.dm                                                                                                            |     0.002 |
|                                         RAM_reg_0_31_0_5                                                                                                |    <0.001 |
|                                         RAM_reg_0_31_12_17                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_18_23                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_24_29                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_30_35                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_36_41                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_42_47                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_48_53                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_54_59                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_60_65                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_66_71                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_6_11                                                                                               |    <0.001 |
|                                         RAM_reg_0_31_72_77                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_78_83                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_84_89                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_90_95                                                                                              |    <0.001 |
|                                         RAM_reg_0_31_96_100                                                                                             |    <0.001 |
|                                     rstblk                                                                                                              |    <0.001 |
|               gen_register_slice.axis_register_slice_0                                                                                                  |    <0.001 |
|                 axisc_register_slice_0                                                                                                                  |    <0.001 |
|             inst_si_datapath[0].dynamic_datapath_si                                                                                                     |     0.006 |
|               gen_nested.dynamic_datapath_0                                                                                                             |     0.006 |
|                 gen_nested.dynamic_datapath_0                                                                                                           |     0.006 |
|                   gen_nested.dynamic_datapath_0                                                                                                         |     0.006 |
|                     gen_clock_converter.axis_clock_converter_0                                                                                          |     0.006 |
|                       gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                                             |     0.006 |
|                         gen_fifo_generator.fifo_generator_inst                                                                                          |     0.006 |
|                           inst_fifo_gen                                                                                                                 |     0.006 |
|                             gaxis_fifo.gaxisf.axisf                                                                                                     |     0.006 |
|                               grf.rf                                                                                                                    |     0.006 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                              |    <0.001 |
|                                   gsync_stage[1].rd_stg_inst                                                                                            |    <0.001 |
|                                   gsync_stage[1].wr_stg_inst                                                                                            |    <0.001 |
|                                   gsync_stage[2].rd_stg_inst                                                                                            |    <0.001 |
|                                   gsync_stage[2].wr_stg_inst                                                                                            |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                                |     0.001 |
|                                   gr1.rfwft                                                                                                             |    <0.001 |
|                                   gras.rsts                                                                                                             |    <0.001 |
|                                   rpntr                                                                                                                 |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                                   gwas.wsts                                                                                                             |    <0.001 |
|                                   wpntr                                                                                                                 |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                                   |     0.004 |
|                                   gdm.dm                                                                                                                |     0.003 |
|                                     RAM_reg_0_31_0_5                                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_24_29                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_30_35                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_36_41                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_42_47                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_48_53                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_54_59                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_60_65                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_66_71                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                                   |    <0.001 |
|                                     RAM_reg_0_31_72_77                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_78_83                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_84_89                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_90_95                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_96_100                                                                                                 |    <0.001 |
|                                 rstblk                                                                                                                  |    <0.001 |
|     TO_PROC_32_TO_64                                                                                                                                    |     0.013 |
|       axi4_stream32_to_64_inst                                                                                                                          |     0.013 |
|         inst                                                                                                                                            |     0.013 |
|           axis_interconnect_0                                                                                                                           |     0.013 |
|             inst_mi_datapath[0].dynamic_datapath_mi                                                                                                     |     0.012 |
|               gen_nested.dynamic_datapath_0                                                                                                             |     0.012 |
|                 gen_nested.dynamic_datapath_0                                                                                                           |     0.012 |
|                   gen_nested.dynamic_datapath_0                                                                                                         |     0.012 |
|                     gen_nested.dynamic_datapath_0                                                                                                       |     0.012 |
|                       gen_nested.dynamic_datapath_0                                                                                                     |     0.012 |
|                         gen_dwidth_converter.axis_dwidth_converter_0                                                                                    |     0.001 |
|                           gen_upsizer_conversion.axisc_upsizer_0                                                                                        |     0.001 |
|                         gen_nested.dynamic_datapath_0                                                                                                   |     0.010 |
|                           gen_data_fifo.axis_data_fifo_0                                                                                                |     0.010 |
|                             gen_fifo_generator.fifo_generator_inst                                                                                      |     0.010 |
|                               inst_fifo_gen                                                                                                             |     0.010 |
|                                 gaxis_fifo.gaxisf.axisf                                                                                                 |     0.010 |
|                                   grf.rf                                                                                                                |     0.010 |
|                                     gntv_or_sync_fifo.gcx.clkx                                                                                          |    <0.001 |
|                                       gsync_stage[1].rd_stg_inst                                                                                        |    <0.001 |
|                                       gsync_stage[1].wr_stg_inst                                                                                        |    <0.001 |
|                                       gsync_stage[2].rd_stg_inst                                                                                        |    <0.001 |
|                                       gsync_stage[2].wr_stg_inst                                                                                        |    <0.001 |
|                                     gntv_or_sync_fifo.gl0.rd                                                                                            |    <0.001 |
|                                       gr1.rfwft                                                                                                         |    <0.001 |
|                                       gras.rsts                                                                                                         |    <0.001 |
|                                         c0                                                                                                              |    <0.001 |
|                                         c1                                                                                                              |    <0.001 |
|                                       rpntr                                                                                                             |    <0.001 |
|                                     gntv_or_sync_fifo.gl0.wr                                                                                            |    <0.001 |
|                                       gwas.wsts                                                                                                         |    <0.001 |
|                                         c1                                                                                                              |    <0.001 |
|                                         c2                                                                                                              |    <0.001 |
|                                       wpntr                                                                                                             |    <0.001 |
|                                     gntv_or_sync_fifo.mem                                                                                               |     0.009 |
|                                       gbm.gbmg.gbmga.ngecc.bmg                                                                                          |     0.008 |
|                                         inst_blk_mem_gen                                                                                                |     0.008 |
|                                           gnativebmg.native_blk_mem_gen                                                                                 |     0.008 |
|                                             valid.cstr                                                                                                  |     0.008 |
|                                               ramloop[0].ram.r                                                                                          |     0.003 |
|                                                 prim_noinit.ram                                                                                         |     0.003 |
|                                               ramloop[1].ram.r                                                                                          |     0.003 |
|                                                 prim_noinit.ram                                                                                         |     0.003 |
|                                               ramloop[2].ram.r                                                                                          |     0.003 |
|                                                 prim_noinit.ram                                                                                         |     0.003 |
|                                     rstblk                                                                                                              |    <0.001 |
|               gen_register_slice.axis_register_slice_0                                                                                                  |    <0.001 |
|                 axisc_register_slice_0                                                                                                                  |    <0.001 |
|             inst_si_datapath[0].dynamic_datapath_si                                                                                                     |    <0.001 |
|               gen_nested.dynamic_datapath_0                                                                                                             |    <0.001 |
|                 gen_nested.dynamic_datapath_0                                                                                                           |    <0.001 |
|                   gen_nested.dynamic_datapath_0                                                                                                         |    <0.001 |
|                     gen_nested.dynamic_datapath_0                                                                                                       |    <0.001 |
|                       gen_nested.dynamic_datapath_0                                                                                                     |    <0.001 |
|                         gen_register_slice.axis_register_slice_0                                                                                        |    <0.001 |
|                           axisc_register_slice_0                                                                                                        |    <0.001 |
|     U1                                                                                                                                                  |     0.565 |
|       CTRL                                                                                                                                              |    <0.001 |
|         core_sync                                                                                                                                       |    <0.001 |
|         exp_loopback_sync                                                                                                                               |    <0.001 |
|         exp_pwrdown_sync                                                                                                                                |    <0.001 |
|         pll_sync                                                                                                                                        |    <0.001 |
|         sync_resetn_inst                                                                                                                                |    <0.001 |
|       EXP                                                                                                                                               |     0.563 |
|         U0                                                                                                                                              |     0.563 |
|           axi_to_ll_pdu_i                                                                                                                               |    <0.001 |
|           core_reset_logic_i                                                                                                                            |    <0.001 |
|             link_reset_cdc_sync                                                                                                                         |    <0.001 |
|             tx_lock_cdc_sync                                                                                                                            |    <0.001 |
|             tx_resetdone_cdc_sync                                                                                                                       |    <0.001 |
|           exp_mgt_aurora_lane_4byte_0_i                                                                                                                 |     0.003 |
|             exp_mgt_err_detect_4byte_i                                                                                                                  |    <0.001 |
|             exp_mgt_hotplug_i                                                                                                                           |    <0.001 |
|               rx_cc_cdc_sync                                                                                                                            |    <0.001 |
|             exp_mgt_lane_init_sm_4byte_i                                                                                                                |    <0.001 |
|             exp_mgt_sym_dec_4byte_i                                                                                                                     |     0.001 |
|             exp_mgt_sym_gen_4byte_i                                                                                                                     |    <0.001 |
|           exp_mgt_aurora_lane_4byte_1_i                                                                                                                 |     0.003 |
|             exp_mgt_err_detect_4byte_i                                                                                                                  |    <0.001 |
|             exp_mgt_hotplug_i                                                                                                                           |    <0.001 |
|               rx_cc_cdc_sync                                                                                                                            |    <0.001 |
|             exp_mgt_lane_init_sm_4byte_i                                                                                                                |    <0.001 |
|             exp_mgt_sym_dec_4byte_i                                                                                                                     |     0.001 |
|             exp_mgt_sym_gen_4byte_i                                                                                                                     |     0.001 |
|           exp_mgt_global_logic_i                                                                                                                        |    <0.001 |
|             channel_err_detect_i                                                                                                                        |    <0.001 |
|             channel_init_sm_i                                                                                                                           |    <0.001 |
|             idle_and_ver_gen_i                                                                                                                          |    <0.001 |
|           exp_mgt_rx_ll_i                                                                                                                               |     0.005 |
|             rx_ll_pdu_datapath_i                                                                                                                        |     0.004 |
|               output_mux_i                                                                                                                              |     0.001 |
|               sideband_output_i                                                                                                                         |    <0.001 |
|               stage_1_rx_ll_deframer_i                                                                                                                  |    <0.001 |
|               stage_2_left_align_control_i                                                                                                              |    <0.001 |
|               stage_2_valid_data_counter_i                                                                                                              |    <0.001 |
|               stage_3_left_align_datapath_mux_i                                                                                                         |    <0.001 |
|               stage_3_output_switch_control_i                                                                                                           |    <0.001 |
|               stage_3_storage_ce_control_i                                                                                                              |    <0.001 |
|               stage_3_storage_count_control_i                                                                                                           |    <0.001 |
|               stage_3_storage_switch_control_i                                                                                                          |    <0.001 |
|               stage_4_storage_mux_i                                                                                                                     |    <0.001 |
|           exp_mgt_tx_ll_i                                                                                                                               |     0.002 |
|             tx_ll_control_i                                                                                                                             |    <0.001 |
|             tx_ll_datapath_i                                                                                                                            |     0.002 |
|           gt_wrapper_i                                                                                                                                  |     0.550 |
|             exp_mgt_multi_gt_i                                                                                                                          |     0.548 |
|               gt0_exp_mgt_i                                                                                                                             |     0.274 |
|               gt1_exp_mgt_i                                                                                                                             |     0.274 |
|             gt_rxresetfsm_i                                                                                                                             |    <0.001 |
|               sync_RXRESETDONE_cdc_sync                                                                                                                 |    <0.001 |
|               sync_data_valid_cdc_sync                                                                                                                  |    <0.001 |
|               sync_run_phase_alignment_int_cdc_sync                                                                                                     |    <0.001 |
|               sync_rx_fsm_reset_done_int_cdc_sync                                                                                                       |    <0.001 |
|               sync_time_out_wait_bypass_cdc_sync                                                                                                        |    <0.001 |
|             gt_txresetfsm_i                                                                                                                             |    <0.001 |
|               sync_CPLLLOCK_cdc_sync                                                                                                                    |    <0.001 |
|               sync_TXRESETDONE_cdc_sync                                                                                                                 |    <0.001 |
|               sync_mmcm_lock_reclocked_cdc_sync                                                                                                         |    <0.001 |
|               sync_run_phase_alignment_int_cdc_sync                                                                                                     |    <0.001 |
|               sync_time_out_wait_bypass_cdc_sync                                                                                                        |    <0.001 |
|             gtrxreset_cdc_sync                                                                                                                          |    <0.001 |
|           hpcnt_reset_cdc_sync                                                                                                                          |    <0.001 |
|           ll_to_axi_pdu_i                                                                                                                               |    <0.001 |
|       EXP_CC                                                                                                                                            |    <0.001 |
|       EXP_CLOCK                                                                                                                                         |    <0.001 |
|       EXP_COMMON                                                                                                                                        |    <0.001 |
|       EXP_RESET                                                                                                                                         |    <0.001 |
|         gt_rst_r_cdc_sync                                                                                                                               |    <0.001 |
|       U8                                                                                                                                                |    <0.001 |
|       U9                                                                                                                                                |    <0.001 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


