Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: connect4_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "connect4_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "connect4_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : connect4_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "connect4_top.v" in library work
Compiling verilog include file "ColumnSelectorV2.v"
Compiling verilog include file "ColumnCalculator.v"
Module <ColumnSelectorV2> compiled
Compiling verilog include file "ButtonPressDetector.v"
Module <ColumnCalculator> compiled
Module <ButtonPressDetector> compiled
Module <connect4_top> compiled
No errors in compilation
Analysis of file <"connect4_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <connect4_top> in library <work> with parameters.
	column = "001"
	statep = "01"

Analyzing hierarchy for module <ButtonPressDetector> in library <work>.

Analyzing hierarchy for module <ColumnCalculator> in library <work>.

Analyzing hierarchy for module <ColumnSelectorV2> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <connect4_top>.
	column = 3'b001
	statep = 2'b01
Module <connect4_top> is correct for synthesis.
 
Analyzing module <ButtonPressDetector> in library <work>.
Module <ButtonPressDetector> is correct for synthesis.
 
Analyzing module <ColumnCalculator> in library <work>.
Module <ColumnCalculator> is correct for synthesis.
 
Analyzing module <ColumnSelectorV2> in library <work>.
Module <ColumnSelectorV2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ButtonPressDetector>.
    Related source file is "ButtonPressDetector.v".
    Found 1-bit register for signal <clk_out>.
    Found 26-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <ButtonPressDetector> synthesized.


Synthesizing Unit <ColumnCalculator>.
    Related source file is "ColumnCalculator.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1872 - Variable <i> is used but never assigned.
    Found 4-bit register for signal <column_position>.
    Found 4-bit adder for signal <column_position$addsub0000>.
    Found 2-bit up counter for signal <counter_0>.
    Found 2-bit up counter for signal <counter_1>.
    Found 2-bit up counter for signal <counter_2>.
    Found 2-bit up counter for signal <counter_3>.
    Summary:
	inferred   4 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ColumnCalculator> synthesized.


Synthesizing Unit <ColumnSelectorV2>.
    Related source file is "ColumnSelectorV2.v".
WARNING:Xst:1305 - Output <out_players_cells> is never assigned. Tied to value 0000000000000000.
    Found 16-bit register for signal <out_gameboard>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <ColumnSelectorV2> synthesized.


Synthesizing Unit <connect4_top>.
    Related source file is "connect4_top.v".
WARNING:Xst:646 - Signal <player_cells> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <connect4_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 5
 2-bit up counter                                      : 4
 26-bit up counter                                     : 1
# Registers                                            : 18
 1-bit register                                        : 17
 4-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_0 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_1 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_2 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_3 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_4 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_5 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_6 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_7 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_15 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_14 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_13 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_12 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_11 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_10 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_9 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_8 hinder the constant cleaning in the block columnSelectorV2.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 5
 2-bit up counter                                      : 4
 26-bit up counter                                     : 1
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_15 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_14 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_13 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_12 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_11 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_10 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_9 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_8 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_7 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_6 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_5 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_4 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_3 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_2 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_1 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch out_gameboard_0 hinder the constant cleaning in the block ColumnSelectorV2.
   You should achieve better results by setting this init to 1.

Optimizing unit <connect4_top> ...

Optimizing unit <ColumnCalculator> ...

Optimizing unit <ColumnSelectorV2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block connect4_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : connect4_top.ngr
Top Level Output File Name         : connect4_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 144
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 25
#      LUT2                        : 12
#      LUT3                        : 2
#      LUT4                        : 34
#      LUT4_L                      : 2
#      MUXCY                       : 32
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 55
#      FDE                         : 24
#      FDR                         : 26
#      FDRE                        : 1
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 5
#      OBUF                        : 24
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       57  out of   4656     1%  
 Number of Slice Flip Flops:             55  out of   9312     0%  
 Number of 4 input LUTs:                 82  out of   9312     0%  
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    232    12%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
clk                                | BUFGP                          | 43    |
BPD/clk_out                        | NONE(columnCounter/counter_3_1)| 12    |
-----------------------------------+--------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.408ns (Maximum Frequency: 156.047MHz)
   Minimum input arrival time before clock: 5.901ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.408ns (frequency: 156.047MHz)
  Total number of paths / destination ports: 1070 / 70
-------------------------------------------------------------------------
Delay:               6.408ns (Levels of Logic = 9)
  Source:            BPD/count_5 (FF)
  Destination:       BPD/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: BPD/count_5 to BPD/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  BPD/count_5 (BPD/count_5)
     LUT2:I0->O            1   0.704   0.000  BPD/clk_out_cmp_eq0000_wg_lut<0> (BPD/clk_out_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  BPD/clk_out_cmp_eq0000_wg_cy<0> (BPD/clk_out_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  BPD/clk_out_cmp_eq0000_wg_cy<1> (BPD/clk_out_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  BPD/clk_out_cmp_eq0000_wg_cy<2> (BPD/clk_out_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  BPD/clk_out_cmp_eq0000_wg_cy<3> (BPD/clk_out_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  BPD/clk_out_cmp_eq0000_wg_cy<4> (BPD/clk_out_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  BPD/clk_out_cmp_eq0000_wg_cy<5> (BPD/clk_out_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           2   0.331   0.526  BPD/clk_out_cmp_eq0000_wg_cy<6> (BPD/clk_out_cmp_eq0000)
     LUT2:I1->O           26   0.704   1.260  BPD/count_or00001 (BPD/count_or0000)
     FDR:R                     0.911          BPD/count_0
    ----------------------------------------
    Total                      6.408ns (4.000ns logic, 2.408ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BPD/clk_out'
  Clock period: 4.596ns (frequency: 217.580MHz)
  Total number of paths / destination ports: 26 / 14
-------------------------------------------------------------------------
Delay:               4.596ns (Levels of Logic = 3)
  Source:            columnCounter/counter_0_0 (FF)
  Destination:       columnCounter/column_position_2 (FF)
  Source Clock:      BPD/clk_out rising
  Destination Clock: BPD/clk_out rising

  Data Path: columnCounter/counter_0_0 to columnCounter/column_position_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.706  columnCounter/counter_0_0 (columnCounter/counter_0_0)
     LUT4:I0->O            1   0.704   0.424  columnCounter/column_position_mux0000<2>87 (columnCounter/column_position_mux0000<2>87)
     LUT4:I3->O            1   0.704   0.455  columnCounter/column_position_mux0000<2>137 (columnCounter/column_position_mux0000<2>137)
     LUT3:I2->O            1   0.704   0.000  columnCounter/column_position_mux0000<2>1511 (columnCounter/column_position_mux0000<2>151)
     FDS:D                     0.308          columnCounter/column_position_2
    ----------------------------------------
    Total                      4.596ns (3.011ns logic, 1.585ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              4.715ns (Levels of Logic = 2)
  Source:            BTN_EAST (PAD)
  Destination:       BPD/count_0 (FF)
  Destination Clock: clk rising

  Data Path: BTN_EAST to BPD/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  BTN_EAST_IBUF (BTN_EAST_IBUF)
     LUT2:I0->O           26   0.704   1.260  BPD/count_or00001 (BPD/count_or0000)
     FDR:R                     0.911          BPD/count_0
    ----------------------------------------
    Total                      4.715ns (2.833ns logic, 1.882ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BPD/clk_out'
  Total number of paths / destination ports: 81 / 16
-------------------------------------------------------------------------
Offset:              5.901ns (Levels of Logic = 3)
  Source:            Switch_0 (PAD)
  Destination:       columnCounter/column_position_3 (FF)
  Destination Clock: BPD/clk_out rising

  Data Path: Switch_0 to columnCounter/column_position_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   1.136  Switch_0_IBUF (Switch_0_IBUF)
     LUT4:I0->O            5   0.704   0.808  columnCounter/column_position_mux0000<2>61 (columnCounter/counter_2_cmp_eq0000)
     LUT2:I0->O            1   0.704   0.420  columnCounter/column_position_mux0000<3>0 (columnCounter/column_position_mux0000<3>0)
     FDS:S                     0.911          columnCounter/column_position_3
    ----------------------------------------
    Total                      5.901ns (3.537ns logic, 2.364ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            columnSelectorV2/out_gameboard_0 (FF)
  Destination:       pin_0 (PAD)
  Source Clock:      clk rising

  Data Path: columnSelectorV2/out_gameboard_0 to pin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  columnSelectorV2/out_gameboard_0 (columnSelectorV2/out_gameboard_0)
     OBUF:I->O                 3.272          pin_0_OBUF (pin_0)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.41 secs
 
--> 

Total memory usage is 4513672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    2 (   0 filtered)

