Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne05.ecn.purdue.edu, pid 5921
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/ferret/ns_s_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/ferret --router_map_file configs/topologies/paper_solutions/ns_s_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f6796a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f682710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f68a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f694710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f69c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f627710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f62f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f639710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f641710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f64a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f654710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f65c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f5e6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f5ee710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f5f8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f600710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f60a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f613710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f61c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f5a5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f5ad710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f5b7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f5bf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f5ca710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f5d2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f5dc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f565710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f56e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f577710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f581710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f58a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f592710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f59c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f524710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f52d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f536710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f53f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f549710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f552710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f55b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f4e4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f4ee710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f4f6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f4ff710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f508710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f511710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f51a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f4a3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f4ac710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f4b6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f4be710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f4c9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f4d1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f4db710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f464710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f46d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f476710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f47f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f488710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f490710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f49a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f4a2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f42c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9d9f434710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f43e400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f43ee48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f4488d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f450358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f450da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f459828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f4622b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f462cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3eb780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3f3208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3f3c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3fc6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f406160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f406ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f40e630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f4180b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f418b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f421588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f421fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3aaa58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3b24e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3b2f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3bb9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3c4438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3c4e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3ce908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3d6390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3d6dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3e0860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3692e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f369d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3727b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f37b240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f37bc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f384710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f38d198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f38dbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f395668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f39e0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f39eb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3285c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f332048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f332a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f33b518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f33bf60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f3449e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f34c470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f34ceb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f355940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f35e3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f35ee10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f2e7898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f2ef320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f2efd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f2f97f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f302278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f302cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f30b748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9da03c10f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9da03c1ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f31a630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f2a40b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f2a4b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9d9f2ac588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2aceb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2b4128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2b4358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2b4588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2b47b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2b49e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2b4c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2b4e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2c10b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2c12e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2c1518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2c1748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2c1978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2c1ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2c1dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9d9f2cc048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9d9f273f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9d9f27c588>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51928923307500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 51976603185000 because a thread reached the max instruction count
