INFO: [VRFC 10-163] Analyzing VHDL file "D:/Software/Xilinx/Projects/RC5_Complete_Module/RC5_Complete_Module.srcs/sim_1/new/RC5_TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RC5_TestBench'
