INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/project_1/project_1.sim/sim_1/synth/func/xsim/Ripple_Carry_Adder_testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/project_1/project_1.srcs/sim_1/new/Ripple_Carry_Adder_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry_Adder_testbench
