Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 13 14:48:29 2018
| Host         : Harish running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file reaction_timer_top_timing_summary_routed.rpt -rpx reaction_timer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : reaction_timer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK_1HZ_GENERATOR/divided_clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: CLOCK_1kHZ_GENERATOR/divided_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/divided_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/divided_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clear_display_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: display_data_type_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: display_data_type_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.600        0.000                      0                  418        0.121        0.000                      0                  418        4.500        0.000                       0                   236  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.600        0.000                      0                  418        0.121        0.000                      0                  418        4.500        0.000                       0                   236  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.601ns (29.871%)  route 3.759ns (70.129%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.560     5.081    DEBOUNCE_RESPONSE_BTN/clk_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  DEBOUNCE_RESPONSE_BTN/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.668     6.168    DEBOUNCE_RESPONSE_BTN/shift_reg[5]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.299     6.467 f  DEBOUNCE_RESPONSE_BTN/FSM_sequential_next_state[2]_i_8/O
                         net (fo=1, routed)           0.433     6.900    DEBOUNCE_RESPONSE_BTN/FSM_sequential_next_state[2]_i_8_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.124     7.024 r  DEBOUNCE_RESPONSE_BTN/FSM_sequential_next_state[2]_i_6/O
                         net (fo=7, routed)           1.025     8.048    REACTION_COUNTER/db_response_btn
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.124     8.172 r  REACTION_COUNTER/run_reaction_timer_i_2/O
                         net (fo=3, routed)           0.790     8.962    REACTION_COUNTER/run_reaction_timer_i_2_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.086 r  REACTION_COUNTER/FSM_sequential_next_state[2]_i_4/O
                         net (fo=1, routed)           0.000     9.086    REACTION_COUNTER/FSM_sequential_next_state[2]_i_4_n_0
    SLICE_X59Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.298 r  REACTION_COUNTER/FSM_sequential_next_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.844    10.142    REACTION_COUNTER/next_state
    SLICE_X55Y17         LUT6 (Prop_lut6_I1_O)        0.299    10.441 r  REACTION_COUNTER/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.441    REACTION_COUNTER_n_2
    SLICE_X55Y17         FDRE                                         r  FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  FSM_sequential_next_state_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)        0.031    15.041    FSM_sequential_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 random_trigger_time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_led_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 2.024ns (39.100%)  route 3.153ns (60.900%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  random_trigger_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  random_trigger_time_reg[0]/Q
                         net (fo=1, routed)           0.944     6.550    TRIGGER_COUNTER/Q[0]
    SLICE_X56Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.674 r  TRIGGER_COUNTER/trigger_led_i_13/O
                         net (fo=1, routed)           0.000     6.674    TRIGGER_COUNTER/trigger_led_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.187 r  TRIGGER_COUNTER/trigger_led_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.187    TRIGGER_COUNTER/trigger_led_reg_i_8_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.441 r  TRIGGER_COUNTER/trigger_led_reg_i_6/CO[0]
                         net (fo=1, routed)           0.433     7.874    TRIGGER_COUNTER/next_state10_in
    SLICE_X57Y17         LUT6 (Prop_lut6_I2_O)        0.367     8.241 r  TRIGGER_COUNTER/trigger_led_i_4/O
                         net (fo=4, routed)           1.052     9.293    REACTION_COUNTER/next_state0
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.417 r  REACTION_COUNTER/trigger_led_i_3/O
                         net (fo=1, routed)           0.344     9.761    REACTION_COUNTER/trigger_led_i_3_n_0
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124     9.885 r  REACTION_COUNTER/trigger_led_i_1/O
                         net (fo=1, routed)           0.379    10.264    trigger_led2_out
    SLICE_X59Y17         FDRE                                         r  trigger_led_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.510    14.851    clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  trigger_led_reg/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X59Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.871    trigger_led_reg
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 best_reaction_time_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_reaction_time_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.464ns (30.106%)  route 3.399ns (69.894%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  best_reaction_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  best_reaction_time_reg[11]/Q
                         net (fo=3, routed)           1.098     6.710    REACTION_COUNTER/best_reaction_time_reg[11]
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.124     6.834 r  REACTION_COUNTER/best_reaction_time[12]_i_9/O
                         net (fo=1, routed)           0.000     6.834    REACTION_COUNTER/best_reaction_time[12]_i_9_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.408 r  REACTION_COUNTER/best_reaction_time_reg[12]_i_3/CO[2]
                         net (fo=15, routed)          1.371     8.779    p_0_in
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.310     9.089 r  best_reaction_time[12]_i_1/O
                         net (fo=14, routed)          0.930    10.019    best_reaction_time[12]_i_1_n_0
    SLICE_X58Y8          FDSE                                         r  best_reaction_time_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X58Y8          FDSE                                         r  best_reaction_time_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y8          FDSE (Setup_fdse_C_CE)      -0.205    14.892    best_reaction_time_reg[2]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 best_reaction_time_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_reaction_time_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.464ns (30.114%)  route 3.398ns (69.886%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  best_reaction_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  best_reaction_time_reg[11]/Q
                         net (fo=3, routed)           1.098     6.710    REACTION_COUNTER/best_reaction_time_reg[11]
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.124     6.834 r  REACTION_COUNTER/best_reaction_time[12]_i_9/O
                         net (fo=1, routed)           0.000     6.834    REACTION_COUNTER/best_reaction_time[12]_i_9_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.408 r  REACTION_COUNTER/best_reaction_time_reg[12]_i_3/CO[2]
                         net (fo=15, routed)          1.371     8.779    p_0_in
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.310     9.089 r  best_reaction_time[12]_i_1/O
                         net (fo=14, routed)          0.929    10.018    best_reaction_time[12]_i_1_n_0
    SLICE_X61Y8          FDSE                                         r  best_reaction_time_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X61Y8          FDSE                                         r  best_reaction_time_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X61Y8          FDSE (Setup_fdse_C_CE)      -0.205    14.892    best_reaction_time_reg[1]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 best_reaction_time_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_reaction_time_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.464ns (30.114%)  route 3.398ns (69.886%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  best_reaction_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  best_reaction_time_reg[11]/Q
                         net (fo=3, routed)           1.098     6.710    REACTION_COUNTER/best_reaction_time_reg[11]
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.124     6.834 r  REACTION_COUNTER/best_reaction_time[12]_i_9/O
                         net (fo=1, routed)           0.000     6.834    REACTION_COUNTER/best_reaction_time[12]_i_9_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.408 r  REACTION_COUNTER/best_reaction_time_reg[12]_i_3/CO[2]
                         net (fo=15, routed)          1.371     8.779    p_0_in
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.310     9.089 r  best_reaction_time[12]_i_1/O
                         net (fo=14, routed)          0.929    10.018    best_reaction_time[12]_i_1_n_0
    SLICE_X61Y8          FDSE                                         r  best_reaction_time_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X61Y8          FDSE                                         r  best_reaction_time_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X61Y8          FDSE (Setup_fdse_C_CE)      -0.205    14.892    best_reaction_time_reg[3]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 best_reaction_time_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_reaction_time_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.464ns (30.114%)  route 3.398ns (69.886%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  best_reaction_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  best_reaction_time_reg[11]/Q
                         net (fo=3, routed)           1.098     6.710    REACTION_COUNTER/best_reaction_time_reg[11]
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.124     6.834 r  REACTION_COUNTER/best_reaction_time[12]_i_9/O
                         net (fo=1, routed)           0.000     6.834    REACTION_COUNTER/best_reaction_time[12]_i_9_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.408 r  REACTION_COUNTER/best_reaction_time_reg[12]_i_3/CO[2]
                         net (fo=15, routed)          1.371     8.779    p_0_in
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.310     9.089 r  best_reaction_time[12]_i_1/O
                         net (fo=14, routed)          0.929    10.018    best_reaction_time[12]_i_1_n_0
    SLICE_X61Y8          FDRE                                         r  best_reaction_time_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X61Y8          FDRE                                         r  best_reaction_time_reg[7]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X61Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.892    best_reaction_time_reg[7]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESPONSE_BTN/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.601ns (31.530%)  route 3.477ns (68.470%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.560     5.081    DEBOUNCE_RESPONSE_BTN/clk_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  DEBOUNCE_RESPONSE_BTN/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.668     6.168    DEBOUNCE_RESPONSE_BTN/shift_reg[5]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.299     6.467 f  DEBOUNCE_RESPONSE_BTN/FSM_sequential_next_state[2]_i_8/O
                         net (fo=1, routed)           0.433     6.900    DEBOUNCE_RESPONSE_BTN/FSM_sequential_next_state[2]_i_8_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.124     7.024 r  DEBOUNCE_RESPONSE_BTN/FSM_sequential_next_state[2]_i_6/O
                         net (fo=7, routed)           1.025     8.048    REACTION_COUNTER/db_response_btn
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.124     8.172 r  REACTION_COUNTER/run_reaction_timer_i_2/O
                         net (fo=3, routed)           0.790     8.962    REACTION_COUNTER/run_reaction_timer_i_2_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.086 r  REACTION_COUNTER/FSM_sequential_next_state[2]_i_4/O
                         net (fo=1, routed)           0.000     9.086    REACTION_COUNTER/FSM_sequential_next_state[2]_i_4_n_0
    SLICE_X59Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.298 r  REACTION_COUNTER/FSM_sequential_next_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.562     9.860    REACTION_COUNTER/next_state
    SLICE_X55Y17         LUT6 (Prop_lut6_I1_O)        0.299    10.159 r  REACTION_COUNTER/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.159    REACTION_COUNTER_n_1
    SLICE_X55Y17         FDRE                                         r  FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  FSM_sequential_next_state_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X55Y17         FDRE (Setup_fdre_C_D)        0.031    15.041    FSM_sequential_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 best_reaction_time_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_reaction_time_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.464ns (31.006%)  route 3.258ns (68.994%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  best_reaction_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  best_reaction_time_reg[11]/Q
                         net (fo=3, routed)           1.098     6.710    REACTION_COUNTER/best_reaction_time_reg[11]
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.124     6.834 r  REACTION_COUNTER/best_reaction_time[12]_i_9/O
                         net (fo=1, routed)           0.000     6.834    REACTION_COUNTER/best_reaction_time[12]_i_9_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.408 r  REACTION_COUNTER/best_reaction_time_reg[12]_i_3/CO[2]
                         net (fo=15, routed)          1.371     8.779    p_0_in
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.310     9.089 r  best_reaction_time[12]_i_1/O
                         net (fo=14, routed)          0.789     9.878    best_reaction_time[12]_i_1_n_0
    SLICE_X61Y9          FDRE                                         r  best_reaction_time_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  best_reaction_time_reg[4]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.891    best_reaction_time_reg[4]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 best_reaction_time_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_reaction_time_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.464ns (31.006%)  route 3.258ns (68.994%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  best_reaction_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  best_reaction_time_reg[11]/Q
                         net (fo=3, routed)           1.098     6.710    REACTION_COUNTER/best_reaction_time_reg[11]
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.124     6.834 r  REACTION_COUNTER/best_reaction_time[12]_i_9/O
                         net (fo=1, routed)           0.000     6.834    REACTION_COUNTER/best_reaction_time[12]_i_9_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.408 r  REACTION_COUNTER/best_reaction_time_reg[12]_i_3/CO[2]
                         net (fo=15, routed)          1.371     8.779    p_0_in
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.310     9.089 r  best_reaction_time[12]_i_1/O
                         net (fo=14, routed)          0.789     9.878    best_reaction_time[12]_i_1_n_0
    SLICE_X61Y9          FDRE                                         r  best_reaction_time_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  best_reaction_time_reg[6]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.891    best_reaction_time_reg[6]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 best_reaction_time_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best_reaction_time_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.464ns (31.006%)  route 3.258ns (68.994%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  best_reaction_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  best_reaction_time_reg[11]/Q
                         net (fo=3, routed)           1.098     6.710    REACTION_COUNTER/best_reaction_time_reg[11]
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.124     6.834 r  REACTION_COUNTER/best_reaction_time[12]_i_9/O
                         net (fo=1, routed)           0.000     6.834    REACTION_COUNTER/best_reaction_time[12]_i_9_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.408 r  REACTION_COUNTER/best_reaction_time_reg[12]_i_3/CO[2]
                         net (fo=15, routed)          1.371     8.779    p_0_in
    SLICE_X59Y12         LUT5 (Prop_lut5_I3_O)        0.310     9.089 r  best_reaction_time[12]_i_1/O
                         net (fo=14, routed)          0.789     9.878    best_reaction_time[12]_i_1_n_0
    SLICE_X61Y9          FDSE                                         r  best_reaction_time_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X61Y9          FDSE                                         r  best_reaction_time_reg[9]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y9          FDSE (Setup_fdse_C_CE)      -0.205    14.891    best_reaction_time_reg[9]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  5.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 best_reaction_time_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X61Y11         FDSE                                         r  best_reaction_time_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDSE (Prop_fdse_C_Q)         0.141     1.616 r  best_reaction_time_reg[13]/Q
                         net (fo=3, routed)           0.068     1.684    DELAY_COUNTER/best_reaction_time_reg[13]
    SLICE_X60Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.729 r  DELAY_COUNTER/display_value[13]_i_1/O
                         net (fo=1, routed)           0.000     1.729    DELAY_COUNTER_n_17
    SLICE_X60Y11         FDRE                                         r  display_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  display_value_reg[13]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y11         FDRE (Hold_fdre_C_D)         0.120     1.608    display_value_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CLOCK_1HZ_GENERATOR/counter_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_1HZ_GENERATOR/divided_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.561     1.444    CLOCK_1HZ_GENERATOR/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  CLOCK_1HZ_GENERATOR/counter_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CLOCK_1HZ_GENERATOR/counter_reg[34]/Q
                         net (fo=3, routed)           0.078     1.663    CLOCK_1HZ_GENERATOR/counter_reg[34]
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.708 r  CLOCK_1HZ_GENERATOR/divided_clk_i_1__2/O
                         net (fo=1, routed)           0.000     1.708    CLOCK_1HZ_GENERATOR/divided_clk_i_1__2_n_0
    SLICE_X54Y16         FDRE                                         r  CLOCK_1HZ_GENERATOR/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.830     1.957    CLOCK_1HZ_GENERATOR/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  CLOCK_1HZ_GENERATOR/divided_clk_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X54Y16         FDRE (Hold_fdre_C_D)         0.120     1.577    CLOCK_1HZ_GENERATOR/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 best_reaction_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  best_reaction_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  best_reaction_time_reg[5]/Q
                         net (fo=3, routed)           0.099     1.715    DELAY_COUNTER/best_reaction_time_reg[5]
    SLICE_X60Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.760 r  DELAY_COUNTER/display_value[5]_i_1/O
                         net (fo=1, routed)           0.000     1.760    DELAY_COUNTER_n_9
    SLICE_X60Y10         FDRE                                         r  display_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X60Y10         FDRE                                         r  display_value_reg[5]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.120     1.608    display_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_NUM_GEN/random_number_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.562     1.445    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X54Y15         FDSE                                         r  RAND_NUM_GEN/random_number_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDSE (Prop_fdse_C_Q)         0.164     1.609 r  RAND_NUM_GEN/random_number_reg[10]/Q
                         net (fo=2, routed)           0.068     1.677    RAND_NUM_GEN/Q[10]
    SLICE_X54Y15         FDSE                                         r  RAND_NUM_GEN/random_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.831     1.958    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X54Y15         FDSE                                         r  RAND_NUM_GEN/random_number_reg[9]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X54Y15         FDSE (Hold_fdse_C_D)         0.053     1.498    RAND_NUM_GEN/random_number_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 best_reaction_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.179%)  route 0.157ns (45.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  best_reaction_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  best_reaction_time_reg[6]/Q
                         net (fo=3, routed)           0.157     1.774    DELAY_COUNTER/best_reaction_time_reg[6]
    SLICE_X60Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.819 r  DELAY_COUNTER/display_value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.819    DELAY_COUNTER_n_10
    SLICE_X60Y10         FDRE                                         r  display_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X60Y10         FDRE                                         r  display_value_reg[6]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.121     1.612    display_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_trigger_time_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.562     1.445    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  RAND_NUM_GEN/random_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  RAND_NUM_GEN/random_number_reg[3]/Q
                         net (fo=3, routed)           0.122     1.731    random_number[3]
    SLICE_X54Y14         FDRE                                         r  random_trigger_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  random_trigger_time_reg[3]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X54Y14         FDRE (Hold_fdre_C_D)         0.060     1.520    random_trigger_time_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.560     1.443    DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X53Y17         FDRE                                         r  DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/divided_clk_reg/Q
                         net (fo=4, routed)           0.139     1.723    DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK_EDGE/divided_clk
    SLICE_X53Y17         FDRE                                         r  DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.829     1.956    DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK_EDGE/clk_IBUF_BUFG
    SLICE_X53Y17         FDRE                                         r  DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.066     1.509    DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_NUM_GEN/random_number_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.758%)  route 0.141ns (40.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.562     1.445    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  RAND_NUM_GEN/random_number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  RAND_NUM_GEN/random_number_reg[5]/Q
                         net (fo=3, routed)           0.141     1.750    RAND_NUM_GEN/Q[5]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.795 r  RAND_NUM_GEN/random_number0/O
                         net (fo=1, routed)           0.000     1.795    RAND_NUM_GEN/random_number0_n_0
    SLICE_X54Y15         FDSE                                         r  RAND_NUM_GEN/random_number_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.831     1.958    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X54Y15         FDSE                                         r  RAND_NUM_GEN/random_number_reg[13]/C
                         clock pessimism             -0.499     1.459    
    SLICE_X54Y15         FDSE (Hold_fdse_C_D)         0.120     1.579    RAND_NUM_GEN/random_number_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_NUM_GEN/random_number_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.783%)  route 0.172ns (51.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.564     1.447    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  RAND_NUM_GEN/random_number_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  RAND_NUM_GEN/random_number_reg[11]/Q
                         net (fo=2, routed)           0.172     1.783    RAND_NUM_GEN/Q[11]
    SLICE_X54Y15         FDSE                                         r  RAND_NUM_GEN/random_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.831     1.958    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X54Y15         FDSE                                         r  RAND_NUM_GEN/random_number_reg[10]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X54Y15         FDSE (Hold_fdse_C_D)         0.076     1.556    RAND_NUM_GEN/random_number_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_trigger_time_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.960%)  route 0.134ns (45.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.562     1.445    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  RAND_NUM_GEN/random_number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  RAND_NUM_GEN/random_number_reg[5]/Q
                         net (fo=3, routed)           0.134     1.744    random_number[5]
    SLICE_X54Y14         FDRE                                         r  random_trigger_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  random_trigger_time_reg[5]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X54Y14         FDRE (Hold_fdre_C_D)         0.053     1.513    random_trigger_time_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y8    CLOCK_1HZ_GENERATOR/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y15   CLOCK_1HZ_GENERATOR/counter_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y8    CLOCK_1HZ_GENERATOR/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y15   CLOCK_1HZ_GENERATOR/counter_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y15   CLOCK_1HZ_GENERATOR/counter_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y16   CLOCK_1HZ_GENERATOR/counter_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y16   CLOCK_1HZ_GENERATOR/counter_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y16   CLOCK_1HZ_GENERATOR/counter_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y8    CLOCK_1HZ_GENERATOR/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   CLOCK_1HZ_GENERATOR/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   CLOCK_1HZ_GENERATOR/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   CLOCK_1HZ_GENERATOR/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   RAND_NUM_GEN/random_number_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   RAND_NUM_GEN/random_number_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   RAND_NUM_GEN/random_number_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   RAND_NUM_GEN/random_number_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   RAND_NUM_GEN/random_number_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   random_trigger_time_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    CLOCK_1HZ_GENERATOR/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    CLOCK_1HZ_GENERATOR/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y21   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y21   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y21   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y21   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[32]/C



