# Generated by Yosys 0.9 (git sha1 UNKNOWN, clang 10.0.1 -fPIC -Os)

.model readgrbalpha_top
.inputs CLK_i RSTn_i RS232_RX_i SDO
.outputs RS232_TX_o LED_o[0] LED_o[1] LED_o[2] LED_o[3] LED_o[4] LED_o[5] LED_o[6] LED_o[7] CS SCLK
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$45565$new_n1939_ I1=$abc$45565$new_n1926_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44893 O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44892
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101000101
.gate SB_LUT4 I0=bram_send_countdown_hist I1=$abc$45565$new_n1927_ I2=$false I3=$false O=$abc$45565$new_n1926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$false I3=$false O=$abc$45565$new_n1927_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n1932_ I1=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I2=$false I3=$false O=$abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$11889[1]_new_inv_ I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$11889[0]_new_inv_ I2=$false I3=$false O=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_histdata.dout_countdown[4] I1=inst_dout_histdata.dout_countdown[5] I2=inst_dout_histdata.dout_countdown[6] I3=inst_dout_histdata.dout_countdown[7] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$11889[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_histdata.dout_countdown[0] I1=inst_dout_histdata.dout_countdown[1] I2=inst_dout_histdata.dout_countdown[2] I3=inst_dout_histdata.dout_countdown[3] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$11889[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$11853[1]_new_inv_ I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$11853[0]_new_inv_ I2=$abc$45565$auto$simplemap.cc:168:logic_reduce$11853[3]_new_inv_ I3=$abc$45565$auto$simplemap.cc:168:logic_reduce$11853[2]_new_inv_ O=$abc$45565$new_n1932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=inst_dout_histdata.bram_send_countdown[4] I1=inst_dout_histdata.bram_send_countdown[5] I2=inst_dout_histdata.bram_send_countdown[6] I3=inst_dout_histdata.bram_send_countdown[7] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$11853[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=bram_send_countdown_hist I1=inst_dout_histdata.bram_send_countdown[2] I2=$abc$45565$auto$ice40_ffinit.cc:141:execute$44893 I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44897 O=$abc$45565$auto$simplemap.cc:168:logic_reduce$11853[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=inst_dout_histdata.bram_send_countdown[12] I1=inst_dout_histdata.bram_send_countdown[13] I2=inst_dout_histdata.bram_send_countdown[14] I3=inst_dout_histdata.bram_send_countdown[15] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$11853[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_histdata.bram_send_countdown[8] I1=inst_dout_histdata.bram_send_countdown[9] I2=inst_dout_histdata.bram_send_countdown[10] I3=inst_dout_histdata.bram_send_countdown[11] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$11853[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$45565$inst_dout_eventdata.is_transmitting_new_inv_ I1=transmit_timing_event I2=$false I3=$false O=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=my_uart.tx_state[0] I1=my_uart.tx_state[1] I2=$false I3=$false O=$abc$45565$inst_dout_eventdata.is_transmitting_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I2=$false I3=$false O=$abc$45565$new_n1939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[0] I1=inst_dout_histdata.dout_state[1] I2=$abc$45565$new_n1941_ I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[4] I1=inst_dout_histdata.dout_state[2] I2=inst_dout_histdata.dout_state[3] I3=$false O=$abc$45565$new_n1941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=inst_dout_scldata.running I1=inst_dout_eventdata.running I2=transmit_timing_hist I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[4] I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$11691_new_inv_ I2=$false I3=$false O=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[2] I1=inst_dout_histdata.dout_state[0] I2=inst_dout_histdata.dout_state[1] I3=inst_dout_histdata.dout_state[3] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$11691_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44897 I1=$abc$45565$new_n1947_ I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[3] O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44896
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$45565$new_n1927_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I2=$false I3=$false O=$abc$45565$new_n1946_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I1=$abc$45565$new_n1927_ I2=$abc$45565$new_n1939_ I3=$false O=$abc$45565$new_n1947_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$45565$new_n1960_ I1=$abc$45565$new_n1949_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44901 O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44900
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101000101
.gate SB_LUT4 I0=$abc$45565$new_n1950_ I1=bram_send_countdown_scl I2=$abc$45565$new_n1956_ I3=$false O=$abc$45565$new_n1949_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$45565$new_n1951_ I1=$abc$45565$new_n1955_ I2=$false I3=$false O=$abc$45565$new_n1950_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_scldata.bram_send_countdown[2] I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$12961[1]_new_inv_ I2=$abc$45565$auto$ice40_ffinit.cc:141:execute$44901 I3=$abc$45565$new_n1952_ O=$abc$45565$new_n1951_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=inst_dout_scldata.bram_send_countdown[8] I1=inst_dout_scldata.bram_send_countdown[11] I2=$abc$45565$auto$simplemap.cc:168:logic_reduce$12961[3]_new_inv_ I3=$false O=$abc$45565$new_n1952_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=inst_dout_scldata.bram_send_countdown[12] I1=inst_dout_scldata.bram_send_countdown[13] I2=inst_dout_scldata.bram_send_countdown[14] I3=inst_dout_scldata.bram_send_countdown[15] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$12961[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_scldata.bram_send_countdown[4] I1=inst_dout_scldata.bram_send_countdown[5] I2=inst_dout_scldata.bram_send_countdown[6] I3=inst_dout_scldata.bram_send_countdown[7] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$12961[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=bram_send_countdown_scl I1=inst_dout_scldata.bram_send_countdown[9] I2=inst_dout_scldata.bram_send_countdown[10] I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44905 O=$abc$45565$new_n1955_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I2=$false I3=$false O=$abc$45565$new_n1956_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$12997[1]_new_inv_ I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$12997[0]_new_inv_ I2=$false I3=$false O=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_scldata.dout_countdown[4] I1=inst_dout_scldata.dout_countdown[5] I2=inst_dout_scldata.dout_countdown[6] I3=inst_dout_scldata.dout_countdown[7] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$12997[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_scldata.dout_countdown[0] I1=inst_dout_scldata.dout_countdown[1] I2=inst_dout_scldata.dout_countdown[2] I3=inst_dout_scldata.dout_countdown[3] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$12997[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I2=$false I3=$false O=$abc$45565$new_n1960_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_scldata.dout_state[2] I1=$abc$45565$new_n1962_ I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_scldata.dout_state[4] I1=inst_dout_scldata.dout_state[3] I2=inst_dout_scldata.dout_state[0] I3=inst_dout_scldata.dout_state[1] O=$abc$45565$new_n1962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_histdata.running I1=inst_dout_eventdata.running I2=transmit_timing_scl I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=inst_dout_scldata.dout_state[2] I1=$abc$45565$new_n1965_ I2=$false I3=$false O=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_scldata.dout_state[4] I1=inst_dout_scldata.dout_state[0] I2=inst_dout_scldata.dout_state[1] I3=inst_dout_scldata.dout_state[3] O=$abc$45565$new_n1965_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44905 I1=$abc$45565$new_n1969_ I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[3] O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44904
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I3=$false O=$abc$45565$new_n1967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$45565$new_n1950_ I1=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I2=$false I3=$false O=$abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=$abc$45565$new_n1960_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I3=$false O=$abc$45565$new_n1969_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4521[6] I1=$abc$45565$new_n1971_ I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44908
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n1972_ I1=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_ I2=$false I3=$false O=$abc$45565$new_n1971_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$new_n1973_ I1=$abc$45565$new_n1974_ I2=$abc$45565$auto$simplemap.cc:309:simplemap_lut$20056_new_inv_ I3=$abc$45565$new_n1976_ O=$abc$45565$new_n1972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4521[0] I1=$abc$45565$auto$wreduce.cc:455:run$4521[2] I2=$false I3=$false O=$abc$45565$new_n1973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4521[3] I1=$abc$45565$auto$wreduce.cc:455:run$4521[4] I2=$abc$45565$auto$wreduce.cc:455:run$4521[5] I3=$abc$45565$auto$wreduce.cc:455:run$4521[6] O=$abc$45565$new_n1974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45057 I1=$abc$45565$auto$ice40_ffinit.cc:141:execute$45061 I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:309:simplemap_lut$20056_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4521[7] I1=$abc$45565$auto$wreduce.cc:455:run$4521[8] I2=$abc$45565$auto$wreduce.cc:455:run$4521[9] I3=$abc$45565$auto$wreduce.cc:455:run$4521[10] O=$abc$45565$new_n1976_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=my_uart.recv_state[0] I1=my_uart.recv_state[1] I2=my_uart.recv_state[2] I3=RS232_RX_i O=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$5352_new_inv_ I1=bram_state[1] I2=$abc$45565$new_n1979_ I3=RSTn_i O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44964
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44965 I1=$abc$45565$new_n1980_ I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_ I3=$false O=$abc$45565$new_n1979_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=bram_state[1] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_ I2=$abc$45565$new_n1981_ I3=$false O=$abc$45565$new_n1980_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$10579[1]_new_inv_ I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$10579[0]_new_inv_ I2=$false I3=$false O=$abc$45565$new_n1981_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_eventdata.bram_send_countdown[4] I1=inst_dout_eventdata.bram_send_countdown[5] I2=inst_dout_eventdata.bram_send_countdown[6] I3=inst_dout_eventdata.bram_send_countdown[7] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$10579[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_eventdata.bram_send_countdown[0] I1=inst_dout_eventdata.bram_send_countdown[2] I2=$abc$45565$auto$ice40_ffinit.cc:141:execute$45065 I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$45069 O=$abc$45565$auto$simplemap.cc:168:logic_reduce$10579[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=bram_state[0] I1=bram_state[2] I2=bram_state[3] I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$45565$new_n1986_ I1=$abc$45565$new_n1987_ I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:168:logic_reduce$5352_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44985 I1=$abc$45565$auto$ice40_ffinit.cc:141:execute$44989 I2=$abc$45565$auto$ice40_ffinit.cc:141:execute$44993 I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44997 O=$abc$45565$new_n1986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44969 I1=$abc$45565$auto$ice40_ffinit.cc:141:execute$44973 I2=$abc$45565$auto$ice40_ffinit.cc:141:execute$44977 I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44981 O=$abc$45565$new_n1987_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$45565$new_n1990_ I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[1] I2=$abc$45565$new_n1989_ I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44968
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$45565$new_n1980_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$new_n1989_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n1991_ I1=$abc$45565$new_n1993_ I2=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_ I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44969 O=$abc$45565$new_n1990_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101000101
.gate SB_LUT4 I0=$abc$45565$new_n1981_ I1=bram_state[1] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_ I3=$false O=$abc$45565$new_n1991_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_ I1=bram_state[1] I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44997 I1=cs I2=$false I3=$false O=$abc$45565$new_n1993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n1995_ I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[3] I2=$abc$45565$new_n1989_ I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44972
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$45565$new_n1997_ I1=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[3] I2=$abc$45565$new_n1996_ I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44973 O=$abc$45565$new_n1995_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=cs I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_ I2=$abc$45565$new_n1991_ I3=$false O=$abc$45565$new_n1996_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_ I1=cs I2=$false I3=$false O=$abc$45565$new_n1997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n1999_ I1=pretrigger_sample[2] I2=$abc$45565$new_n1989_ I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44976
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$45565$new_n1997_ I1=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[2] I2=$abc$45565$new_n1996_ I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44977 O=$abc$45565$new_n1999_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$45565$new_n2001_ I1=pretrigger_sample[4] I2=$abc$45565$new_n1989_ I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44980
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$45565$new_n1997_ I1=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[4] I2=$abc$45565$new_n1996_ I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44981 O=$abc$45565$new_n2001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$45565$new_n2003_ I1=pretrigger_sample[5] I2=$abc$45565$new_n1989_ I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44984
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$45565$new_n1997_ I1=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[5] I2=$abc$45565$new_n1996_ I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44985 O=$abc$45565$new_n2003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$45565$new_n2005_ I1=pretrigger_sample[6] I2=$abc$45565$new_n1989_ I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44988
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$45565$new_n1997_ I1=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[6] I2=$abc$45565$new_n1996_ I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44989 O=$abc$45565$new_n2005_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$45565$new_n2007_ I1=pretrigger_sample[7] I2=$abc$45565$new_n1989_ I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44992
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$45565$new_n1997_ I1=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[7] I2=$abc$45565$new_n1996_ I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44993 O=$abc$45565$new_n2007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$45565$new_n2009_ I1=$abc$45565$sub$readgrbalpha_top.v:446$2765_Y[0] I2=$abc$45565$new_n1989_ I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44996
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$45565$new_n1997_ I1=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[0] I2=$abc$45565$new_n1996_ I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$44997 O=$abc$45565$new_n2009_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1969:NotGate$45239 I1=$abc$45565$sub$readgrbalpha_top.v:471$2771_Y[0] I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45000
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=ram_write_wait[1] I1=ram_write_wait[3] I2=$abc$45565$auto$ice40_ffinit.cc:141:execute$45001 I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$45005 O=$abc$45565$auto$rtlil.cc:1969:NotGate$45239
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1969:NotGate$45239 I1=$abc$45565$sub$readgrbalpha_top.v:471$2771_Y[2] I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45004
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4521[7] I1=$abc$45565$new_n1971_ I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45008
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$5244_new_inv_ I1=$abc$45565$sub$readgrbalpha_top.v:402$2758_Y[2] I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=$abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_ O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45016
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=hist_state[0] I1=hist_state[2] I2=hist_state[3] I3=hist_state[1] O=$abc$45565$procmux$3207.B_AND_S[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=hist_read_wait[1] I1=hist_read_wait[3] I2=$abc$45565$auto$ice40_ffinit.cc:141:execute$45017 I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$45029 O=$abc$45565$auto$simplemap.cc:168:logic_reduce$5244_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=hist_state[0] I1=hist_state[1] I2=hist_state[2] I3=hist_state[3] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$5250_new_inv_ I1=$abc$45565$sub$readgrbalpha_top.v:415$2761_Y[2] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_ I3=$abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_ O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45020
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=hist_write_wait[1] I1=hist_write_wait[3] I2=$abc$45565$auto$ice40_ffinit.cc:141:execute$45021 I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$45025 O=$abc$45565$auto$simplemap.cc:168:logic_reduce$5250_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=hist_state[0] I1=hist_state[1] I2=hist_state[3] I3=hist_state[2] O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$5250_new_inv_ I1=$abc$45565$sub$readgrbalpha_top.v:415$2761_Y[0] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_ I3=$abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_ O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45024
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$5244_new_inv_ I1=$abc$45565$sub$readgrbalpha_top.v:402$2758_Y[0] I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=$abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_ O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45028
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=SCLK_counter[5] I1=SCLK_counter[4] I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$9212[0]_new_ I3=$abc$45565$auto$simplemap.cc:168:logic_reduce$5198[0]_new_inv_ O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45032
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=SCLK_counter[6] I1=SCLK_counter[7] I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$9212[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=SCLK_counter[0] I1=SCLK_counter[1] I2=SCLK_counter[2] I3=SCLK_counter[3] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$5198[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$8879_new_inv_ I1=$abc$45565$new_n2045_ I2=$abc$45565$new_n2027_ I3=$abc$45565$auto$ice40_ffinit.cc:141:execute$45037 O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45036
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101111100000011
.gate SB_LUT4 I0=my_uart.tx_data[0] I1=$abc$45565$new_n2028_ I2=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_ I3=$false O=$abc$45565$new_n2027_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4518[3]_new_ I1=$abc$45565$new_n2038_ I2=$abc$45565$new_n2029_ I3=$false O=$abc$45565$new_n2028_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$4\tx_countdown[5:0][4]_new_inv_ I1=$abc$45565$techmap\my_uart.$1\tx_countdown[5:0][3]_new_inv_ I2=$abc$45565$techmap\my_uart.$1\tx_countdown[5:0][2]_new_inv_ I3=$false O=$abc$45565$new_n2029_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=my_uart.tx_countdown[4] I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[4] I2=$abc$45565$new_n2031_ I3=$false O=$abc$45565$techmap\my_uart.$4\tx_countdown[5:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$45565$new_n2032_ I1=$abc$45565$new_n2033_ I2=$abc$45565$auto$simplemap.cc:309:simplemap_lut$20094_new_inv_ I3=$abc$45565$new_n2035_ O=$abc$45565$new_n2031_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[0] I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[2] I2=$false I3=$false O=$abc$45565$new_n2032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[3] I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[4] I2=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[5] I3=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[6] O=$abc$45565$new_n2033_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45041 I1=$abc$45565$auto$ice40_ffinit.cc:141:execute$45045 I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:309:simplemap_lut$20094_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[7] I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[8] I2=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[9] I3=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[10] O=$abc$45565$new_n2035_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=my_uart.tx_countdown[3] I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[3] I2=$abc$45565$new_n2031_ I3=$false O=$abc$45565$techmap\my_uart.$1\tx_countdown[5:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=my_uart.tx_countdown[2] I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[2] I2=$abc$45565$new_n2031_ I3=$false O=$abc$45565$techmap\my_uart.$1\tx_countdown[5:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$4\tx_countdown[5:0][1]_new_inv_ I1=$abc$45565$techmap\my_uart.$4\tx_countdown[5:0][5]_new_inv_ I2=$abc$45565$techmap\my_uart.$4\tx_countdown[5:0][0]_new_inv_ I3=$false O=$abc$45565$new_n2038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=my_uart.tx_countdown[0] I1=$abc$45565$new_n2031_ I2=my_uart.tx_countdown[1] I3=$false O=$abc$45565$techmap\my_uart.$4\tx_countdown[5:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001011
.gate SB_LUT4 I0=my_uart.tx_countdown[5] I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[5] I2=$abc$45565$new_n2031_ I3=$false O=$abc$45565$techmap\my_uart.$4\tx_countdown[5:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=my_uart.tx_countdown[0] I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[0] I2=$abc$45565$new_n2031_ I3=$false O=$abc$45565$techmap\my_uart.$4\tx_countdown[5:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=my_uart.tx_bits_remaining[0] I1=my_uart.tx_bits_remaining[1] I2=my_uart.tx_bits_remaining[2] I3=my_uart.tx_bits_remaining[3] O=$abc$45565$auto$wreduce.cc:455:run$4518[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=my_uart.tx_state[1] I1=my_uart.tx_state[0] I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n2029_ I1=$abc$45565$new_n2038_ I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:168:logic_reduce$8879_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_eventdata.transmit I1=inst_dout_histdata.transmit I2=inst_dout_scldata.transmit I3=$abc$45565$inst_dout_eventdata.is_transmitting_new_inv_ O=$abc$45565$new_n2045_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$45565$new_n2031_ I1=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I2=$abc$45565$auto$simplemap.cc:309:simplemap_lut$20094_new_inv_ I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45040
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=inst_dout_scldata.transmit I1=inst_dout_eventdata.transmit I2=inst_dout_histdata.transmit I3=$abc$45565$inst_dout_eventdata.is_transmitting_new_inv_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$45565$new_n2031_ I1=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I2=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[0] I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45044
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$45565$new_n2031_ I1=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I2=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[6] I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45048
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$45565$new_n2031_ I1=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I2=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[7] I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45052
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4521[0] I1=$abc$45565$new_n1971_ I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45056
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n1971_ I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$20056_new_inv_ I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45060
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n2066_ I1=$abc$45565$new_n2054_ I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45064
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45065 I1=$abc$45565$new_n2065_ I2=$abc$45565$new_n2055_ I3=waveform_transfer_num[1] O=$abc$45565$new_n2054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I1=$abc$45565$new_n2060_ I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ O=$abc$45565$new_n2055_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2] I2=$false I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[2] I1=$abc$45565$new_n2058_ I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[4] I1=inst_dout_eventdata.dout_state[3] I2=inst_dout_eventdata.dout_state[0] I3=inst_dout_eventdata.dout_state[1] O=$abc$45565$new_n2058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_histdata.running I1=inst_dout_scldata.running I2=bram_ready I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$45565$new_n1981_ I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$10579[3]_new_inv_ I2=$abc$45565$auto$simplemap.cc:168:logic_reduce$10579[2]_new_inv_ I3=$false O=$abc$45565$new_n2060_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=inst_dout_eventdata.bram_send_countdown[12] I1=inst_dout_eventdata.bram_send_countdown[13] I2=inst_dout_eventdata.bram_send_countdown[14] I3=inst_dout_eventdata.bram_send_countdown[15] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$10579[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_eventdata.bram_send_countdown[8] I1=inst_dout_eventdata.bram_send_countdown[9] I2=inst_dout_eventdata.bram_send_countdown[10] I3=inst_dout_eventdata.bram_send_countdown[11] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$10579[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[2] I1=$abc$45565$new_n2064_ I2=$false I3=$false O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[4] I1=inst_dout_eventdata.dout_state[0] I2=inst_dout_eventdata.dout_state[1] I3=inst_dout_eventdata.dout_state[3] O=$abc$45565$new_n2064_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ I2=$false I3=$false O=$abc$45565$new_n2065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_eventdata.bram_send_countdown[0] I1=$abc$45565$new_n2067_ I2=$abc$45565$auto$ice40_ffinit.cc:141:execute$45065 I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ O=$abc$45565$new_n2066_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=$abc$45565$new_n2060_ I1=$abc$45565$new_n2068_ I2=$false I3=$false O=$abc$45565$new_n2067_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I2=$false I3=$false O=$abc$45565$new_n2068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$10615[1]_new_inv_ I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$10615[0]_new_inv_ I2=$false I3=$false O=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_eventdata.dout_countdown[4] I1=inst_dout_eventdata.dout_countdown[5] I2=inst_dout_eventdata.dout_countdown[6] I3=inst_dout_eventdata.dout_countdown[7] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$10615[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_eventdata.dout_countdown[0] I1=inst_dout_eventdata.dout_countdown[1] I2=inst_dout_eventdata.dout_countdown[2] I3=inst_dout_eventdata.dout_countdown[3] O=$abc$45565$auto$simplemap.cc:168:logic_reduce$10615[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45069 I1=$abc$45565$new_n2076_ I2=$abc$45565$new_n2073_ I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$45068
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$new_n2055_ I1=waveform_transfer_num[3] I2=$abc$45565$new_n2074_ I3=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[3] O=$abc$45565$new_n2073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$45565$new_n2075_ I1=$abc$45565$new_n2068_ I2=$false I3=$false O=$abc$45565$new_n2074_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n2060_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I2=$false I3=$false O=$abc$45565$new_n2075_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I1=$abc$45565$new_n2067_ I2=$abc$45565$new_n2065_ I3=$false O=$abc$45565$new_n2076_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=SCLK_counter[0] I1=SCLK_counter[3] I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$9212[0]_new_ I3=$abc$45565$new_n2078_ O=$abc$45565$auto$rtlil.cc:1969:NotGate$45381
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=SCLK_counter[5] I1=SCLK_counter[2] I2=SCLK_counter[1] I3=SCLK_counter[4] O=$abc$45565$new_n2078_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$45565$new_n2080_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13011[0]_new_inv_ I2=$false I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8654_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_ I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_ I2=RS232_RX_i I3=$false O=$abc$45565$new_n2080_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$45565$new_n2082_ I1=$abc$45565$new_n2086_ I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][4]_new_inv_ I1=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][3]_new_inv_ I2=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][0]_new_inv_ I3=$false O=$abc$45565$new_n2082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=my_uart.rx_countdown[4] I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[4] I2=$abc$45565$new_n1972_ I3=$false O=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=my_uart.rx_countdown[3] I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[3] I2=$abc$45565$new_n1972_ I3=$false O=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=my_uart.rx_countdown[0] I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[0] I2=$abc$45565$new_n1972_ I3=$false O=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][1]_new_ I1=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][5]_new_inv_ I2=$abc$45565$techmap\my_uart.$1\rx_countdown[5:0][2]_new_inv_ I3=$false O=$abc$45565$new_n2086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=my_uart.rx_countdown[0] I1=$abc$45565$new_n1972_ I2=my_uart.rx_countdown[1] I3=$false O=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=my_uart.rx_countdown[5] I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[5] I2=$abc$45565$new_n1972_ I3=$false O=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=my_uart.rx_countdown[2] I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[2] I2=$abc$45565$new_n1972_ I3=$false O=$abc$45565$techmap\my_uart.$1\rx_countdown[5:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=my_uart.recv_state[1] I1=my_uart.recv_state[2] I2=my_uart.recv_state[0] I3=$false O=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_ I1=my_uart.recv_state[0] I2=my_uart.recv_state[2] I3=my_uart.recv_state[1] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13011[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111011100101111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_ I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$26501
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=my_uart.recv_state[0] I1=my_uart.recv_state[2] I2=my_uart.recv_state[1] I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=my_uart.recv_state[0] I1=my_uart.recv_state[1] I2=my_uart.recv_state[2] I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$41225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$45565$new_n2076_ I1=inst_dout_eventdata.raddr[7] I2=$abc$45565$new_n2096_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6092_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=raddr_start[7] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I2=$abc$45565$new_n2074_ I3=$abc$45565$auto$wreduce.cc:455:run$4498[7] O=$abc$45565$new_n2096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2076_ I1=inst_dout_eventdata.raddr[6] I2=$abc$45565$new_n2098_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6091_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=raddr_start[6] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I2=$abc$45565$new_n2074_ I3=$abc$45565$auto$wreduce.cc:455:run$4498[6] O=$abc$45565$new_n2098_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2076_ I1=inst_dout_eventdata.raddr[5] I2=$abc$45565$new_n2100_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6090_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=raddr_start[5] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I2=$abc$45565$new_n2074_ I3=$abc$45565$auto$wreduce.cc:455:run$4498[5] O=$abc$45565$new_n2100_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2076_ I1=inst_dout_eventdata.raddr[4] I2=$abc$45565$new_n2102_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6089_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=raddr_start[4] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I2=$abc$45565$new_n2074_ I3=$abc$45565$auto$wreduce.cc:455:run$4498[4] O=$abc$45565$new_n2102_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2076_ I1=inst_dout_eventdata.raddr[3] I2=$abc$45565$new_n2104_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6088_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=raddr_start[3] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I2=$abc$45565$new_n2074_ I3=$abc$45565$auto$wreduce.cc:455:run$4498[3] O=$abc$45565$new_n2104_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2076_ I1=inst_dout_eventdata.raddr[2] I2=$abc$45565$new_n2106_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6087_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=raddr_start[2] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I2=$abc$45565$new_n2074_ I3=$abc$45565$auto$wreduce.cc:455:run$4498[2] O=$abc$45565$new_n2106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$and$/usr/local/bin/../share/yosys/techmap.v:434$6083_Y[1]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$and$/usr/local/bin/../share/yosys/techmap.v:434$6084_Y[1]_new_inv_ I2=$false I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6086_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$45565$new_n2067_ I1=inst_dout_eventdata.raddr[0] I2=inst_dout_eventdata.raddr[1] I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$and$/usr/local/bin/../share/yosys/techmap.v:434$6083_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=inst_dout_eventdata.raddr[1] I1=raddr_start[1] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2] I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$and$/usr/local/bin/../share/yosys/techmap.v:434$6084_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$45565$new_n2076_ I1=inst_dout_eventdata.raddr[0] I2=$abc$45565$new_n2111_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6085_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=raddr_start[0] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I2=$abc$45565$new_n2074_ I3=$abc$45565$auto$wreduce.cc:455:run$4498[0] O=$abc$45565$new_n2111_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_ I1=$abc$45565$new_n2075_ I2=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13280
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[1] I1=inst_dout_eventdata.dout_state[2] I2=inst_dout_eventdata.dout_state[0] I3=$abc$45565$new_n2114_ O=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000111111111
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[4] I1=inst_dout_eventdata.dout_state[3] I2=$false I3=$false O=$abc$45565$new_n2114_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$new_n2116_ I1=inst_dout_eventdata.tx_data_tmp_2byte[7] I2=$abc$45565$new_n2122_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9572_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I1=$abc$45565$new_n2117_ I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4468_new_inv_ I3=$false O=$abc$45565$new_n2116_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=$abc$45565$new_n2060_ I2=$false I3=$false O=$abc$45565$new_n2117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[4] I1=inst_dout_eventdata.dout_state[3] I2=inst_dout_eventdata.dout_state[2] I3=$false O=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4468_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[7] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13292[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[7]_new_ O=$abc$45565$new_n2122_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[7] I1=inst_dout_eventdata.tx_data_tmp_4byte[7] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13292[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[2] I1=inst_dout_eventdata.dout_state[1] I2=inst_dout_eventdata.dout_state[0] I3=$abc$45565$new_n2114_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[7] I1=inst_dout_eventdata.tx_data_tmp_2byte[7] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2127_ I1=inst_dout_eventdata.dout_state[0] I2=inst_dout_eventdata.dout_state[1] I3=$false O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[2] I1=$abc$45565$new_n2114_ I2=$false I3=$false O=$abc$45565$new_n2127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[2] I1=$abc$45565$new_n2129_ I2=$false I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[4] I1=inst_dout_eventdata.dout_state[3] I2=inst_dout_eventdata.dout_state[0] I3=inst_dout_eventdata.dout_state[1] O=$abc$45565$new_n2129_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$45565$new_n2116_ I1=inst_dout_eventdata.tx_data_tmp_2byte[6] I2=$abc$45565$new_n2131_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9571_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[6] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13300[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[6]_new_ O=$abc$45565$new_n2131_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[6] I1=inst_dout_eventdata.tx_data_tmp_4byte[6] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13300[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[6] I1=inst_dout_eventdata.tx_data_tmp_2byte[6] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2116_ I1=inst_dout_eventdata.tx_data_tmp_2byte[5] I2=$abc$45565$new_n2135_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9570_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[5] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13308[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[5]_new_ O=$abc$45565$new_n2135_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[5] I1=inst_dout_eventdata.tx_data_tmp_4byte[5] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13308[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[5] I1=inst_dout_eventdata.tx_data_tmp_2byte[5] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2116_ I1=inst_dout_eventdata.tx_data_tmp_2byte[4] I2=$abc$45565$new_n2139_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9569_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[4] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13316[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[4]_new_ O=$abc$45565$new_n2139_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[4] I1=inst_dout_eventdata.tx_data_tmp_4byte[4] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13316[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[4] I1=inst_dout_eventdata.tx_data_tmp_2byte[4] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2116_ I1=inst_dout_eventdata.tx_data_tmp_2byte[3] I2=$abc$45565$new_n2143_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9568_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[3] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13324[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[3]_new_ O=$abc$45565$new_n2143_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[3] I1=inst_dout_eventdata.tx_data_tmp_4byte[3] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13324[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[3] I1=inst_dout_eventdata.tx_data_tmp_2byte[3] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2116_ I1=inst_dout_eventdata.tx_data_tmp_2byte[2] I2=$abc$45565$new_n2147_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9567_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[2] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13332[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[2]_new_ O=$abc$45565$new_n2147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[2] I1=inst_dout_eventdata.tx_data_tmp_4byte[2] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13332[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[2] I1=inst_dout_eventdata.tx_data_tmp_2byte[2] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2116_ I1=inst_dout_eventdata.tx_data_tmp_2byte[1] I2=$abc$45565$new_n2151_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9566_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[1] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13340[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[1]_new_ O=$abc$45565$new_n2151_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[1] I1=inst_dout_eventdata.tx_data_tmp_4byte[1] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13340[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[1] I1=inst_dout_eventdata.tx_data_tmp_2byte[1] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2116_ I1=inst_dout_eventdata.tx_data_tmp_2byte[0] I2=$abc$45565$new_n2155_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9565_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[0] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13348[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[0]_new_ O=$abc$45565$new_n2155_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[0] I1=inst_dout_eventdata.tx_data_tmp_4byte[0] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13348[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[0] I1=inst_dout_eventdata.tx_data_tmp_2byte[0] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2074_ I1=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[15] I2=$abc$45565$new_n2076_ I3=inst_dout_eventdata.bram_send_countdown[15] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6100_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2074_ I1=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[14] I2=$abc$45565$new_n2076_ I3=inst_dout_eventdata.bram_send_countdown[14] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6099_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2074_ I1=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[13] I2=$abc$45565$new_n2076_ I3=inst_dout_eventdata.bram_send_countdown[13] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6098_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2074_ I1=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[12] I2=$abc$45565$new_n2076_ I3=inst_dout_eventdata.bram_send_countdown[12] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6097_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2074_ I1=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[11] I2=$abc$45565$new_n2076_ I3=inst_dout_eventdata.bram_send_countdown[11] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6096_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2074_ I1=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[10] I2=$abc$45565$new_n2076_ I3=inst_dout_eventdata.bram_send_countdown[10] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6095_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2074_ I1=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[9] I2=$abc$45565$new_n2076_ I3=inst_dout_eventdata.bram_send_countdown[9] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6094_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2074_ I1=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[8] I2=$abc$45565$new_n2076_ I3=inst_dout_eventdata.bram_send_countdown[8] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6093_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2076_ I1=inst_dout_eventdata.bram_send_countdown[7] I2=$abc$45565$new_n2167_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6092_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$new_n2055_ I1=waveform_transfer_num[7] I2=$abc$45565$new_n2074_ I3=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[7] O=$abc$45565$new_n2167_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$45565$new_n2076_ I1=inst_dout_eventdata.bram_send_countdown[6] I2=$abc$45565$new_n2169_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6091_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$new_n2055_ I1=waveform_transfer_num[6] I2=$abc$45565$new_n2074_ I3=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[6] O=$abc$45565$new_n2169_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$45565$new_n2076_ I1=inst_dout_eventdata.bram_send_countdown[5] I2=$abc$45565$new_n2171_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6090_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44933 I1=$abc$45565$new_n2055_ I2=$abc$45565$new_n2074_ I3=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[5] O=$abc$45565$new_n2171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$45565$new_n2076_ I1=inst_dout_eventdata.bram_send_countdown[4] I2=$abc$45565$new_n2173_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6089_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$new_n2055_ I1=waveform_transfer_num[4] I2=$abc$45565$new_n2074_ I3=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[4] O=$abc$45565$new_n2173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$45565$new_n2076_ I1=inst_dout_eventdata.bram_send_countdown[2] I2=$abc$45565$new_n2175_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6087_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$new_n2055_ I1=waveform_transfer_num[2] I2=$abc$45565$new_n2074_ I3=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[2] O=$abc$45565$new_n2175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$45565$new_n2076_ I1=inst_dout_eventdata.bram_send_countdown[0] I2=$abc$45565$new_n2177_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6085_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$new_n2055_ I1=waveform_transfer_num[0] I2=$abc$45565$new_n2074_ I3=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[0] O=$abc$45565$new_n2177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[7]_new_inv_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I2=$abc$45565$new_n2181_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9836_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[7] I2=inst_dout_eventdata.dout_countdown[7] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$new_n2060_ I1=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I2=$false I3=$false O=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[7]_new_inv_ I2=$abc$45565$new_n2065_ I3=inst_dout_eventdata.dout_countdown[7] O=$abc$45565$new_n2181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[7] I2=inst_dout_eventdata.dout_countdown[7] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[6]_new_inv_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I2=$abc$45565$new_n2185_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9835_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[6] I2=inst_dout_eventdata.dout_countdown[6] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[6]_new_inv_ I2=$abc$45565$new_n2065_ I3=inst_dout_eventdata.dout_countdown[6] O=$abc$45565$new_n2185_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[6] I2=inst_dout_eventdata.dout_countdown[6] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[5]_new_inv_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I2=$abc$45565$new_n2189_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9834_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[5] I2=inst_dout_eventdata.dout_countdown[5] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[5]_new_inv_ I2=$abc$45565$new_n2065_ I3=inst_dout_eventdata.dout_countdown[5] O=$abc$45565$new_n2189_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[5] I2=inst_dout_eventdata.dout_countdown[5] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[4]_new_inv_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I2=$abc$45565$new_n2193_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9833_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[4] I2=inst_dout_eventdata.dout_countdown[4] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[4]_new_inv_ I2=$abc$45565$new_n2065_ I3=inst_dout_eventdata.dout_countdown[4] O=$abc$45565$new_n2193_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[4] I2=inst_dout_eventdata.dout_countdown[4] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[3]_new_inv_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I2=$abc$45565$new_n2197_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9832_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[3] I2=inst_dout_eventdata.dout_countdown[3] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[3]_new_inv_ I2=$abc$45565$new_n2065_ I3=inst_dout_eventdata.dout_countdown[3] O=$abc$45565$new_n2197_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[3] I2=inst_dout_eventdata.dout_countdown[3] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[2]_new_inv_ I2=$abc$45565$new_n2201_ I3=$abc$45565$new_n2202_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9831_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[2] I2=inst_dout_eventdata.dout_countdown[2] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$new_n2068_ I3=$false O=$abc$45565$new_n2201_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[2]_new_inv_ I2=$abc$45565$new_n2065_ I3=inst_dout_eventdata.dout_countdown[2] O=$abc$45565$new_n2202_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[2] I2=inst_dout_eventdata.dout_countdown[2] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I2=$abc$45565$techmap\inst_dout_eventdata.$procmux$3802_Y[1]_new_inv_ I3=$abc$45565$new_n2205_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9830_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011111111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2] I1=inst_dout_eventdata.dout_countdown[1] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ I3=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13532[0]_new_ O=$abc$45565$new_n2205_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4468_new_inv_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[1]_new_inv_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13532[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=inst_dout_eventdata.dout_countdown[0] I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=inst_dout_eventdata.dout_countdown[1] I3=$false O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001011
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.dout_countdown[0] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=inst_dout_eventdata.dout_countdown[1] O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3802_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011101111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[0]_new_inv_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I2=$abc$45565$new_n2211_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9829_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[0] I2=inst_dout_eventdata.dout_countdown[0] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[0]_new_inv_ I2=$abc$45565$new_n2065_ I3=inst_dout_eventdata.dout_countdown[0] O=$abc$45565$new_n2211_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4503[0] I2=inst_dout_eventdata.dout_countdown[0] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$new_n2216_ I1=$abc$45565$new_n2068_ I2=$abc$45565$new_n2214_ I3=inst_dout_eventdata.tx_data_tmp_4byte[31] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10049_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I1=$abc$45565$new_n2068_ I2=$abc$45565$new_n2215_ I3=$false O=$abc$45565$new_n2214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=$abc$45565$new_n2127_ I2=inst_dout_eventdata.dout_state[1] I3=$false O=$abc$45565$new_n2215_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I1=inst_dout_eventdata.ti_packet_sending[31] I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[31] O=$abc$45565$new_n2216_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2218_ I1=$abc$45565$new_n2068_ I2=$abc$45565$new_n2214_ I3=inst_dout_eventdata.tx_data_tmp_4byte[30] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10048_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I1=inst_dout_eventdata.ti_packet_sending[30] I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[30] O=$abc$45565$new_n2218_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2220_ I1=$abc$45565$new_n2068_ I2=$abc$45565$new_n2214_ I3=inst_dout_eventdata.tx_data_tmp_4byte[29] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10047_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I1=inst_dout_eventdata.ti_packet_sending[29] I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[29] O=$abc$45565$new_n2220_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2222_ I1=$abc$45565$new_n2068_ I2=$abc$45565$new_n2214_ I3=inst_dout_eventdata.tx_data_tmp_4byte[28] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10046_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I1=inst_dout_eventdata.ti_packet_sending[28] I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[28] O=$abc$45565$new_n2222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2224_ I1=$abc$45565$new_n2068_ I2=$abc$45565$new_n2214_ I3=inst_dout_eventdata.tx_data_tmp_4byte[27] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10045_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I1=inst_dout_eventdata.ti_packet_sending[27] I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[27] O=$abc$45565$new_n2224_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2226_ I1=$abc$45565$new_n2068_ I2=$abc$45565$new_n2214_ I3=inst_dout_eventdata.tx_data_tmp_4byte[26] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10044_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I1=inst_dout_eventdata.ti_packet_sending[26] I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[26] O=$abc$45565$new_n2226_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2228_ I1=$abc$45565$new_n2068_ I2=$abc$45565$new_n2214_ I3=inst_dout_eventdata.tx_data_tmp_4byte[25] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10043_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I1=inst_dout_eventdata.ti_packet_sending[25] I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[25] O=$abc$45565$new_n2228_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2230_ I1=$abc$45565$new_n2068_ I2=$abc$45565$new_n2214_ I3=inst_dout_eventdata.tx_data_tmp_4byte[24] O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10042_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I1=inst_dout_eventdata.ti_packet_sending[24] I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[24] O=$abc$45565$new_n2230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[23]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[23]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[23]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10041_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[23] I1=inst_dout_eventdata.ti_packet_sending[23] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[23] I2=$abc$45565$new_n2234_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[31] I2=inst_dout_eventdata.tx_data_tmp_4byte[23] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[23] I1=inst_dout_eventdata.tx_data_tmp_4byte[31] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[22]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[22]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[22]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10040_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[22] I1=inst_dout_eventdata.ti_packet_sending[22] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[22] I2=$abc$45565$new_n2239_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[30] I2=inst_dout_eventdata.tx_data_tmp_4byte[22] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2239_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[22] I1=inst_dout_eventdata.tx_data_tmp_4byte[30] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[21]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[21]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[21]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10039_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[21] I1=inst_dout_eventdata.ti_packet_sending[21] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[21] I2=$abc$45565$new_n2244_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[29] I2=inst_dout_eventdata.tx_data_tmp_4byte[21] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2244_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[21] I1=inst_dout_eventdata.tx_data_tmp_4byte[29] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[20]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[20]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[20]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10038_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[20] I1=inst_dout_eventdata.ti_packet_sending[20] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[20] I2=$abc$45565$new_n2249_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[28] I2=inst_dout_eventdata.tx_data_tmp_4byte[20] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[20] I1=inst_dout_eventdata.tx_data_tmp_4byte[28] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[19]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[19]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[19]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10037_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[19] I1=inst_dout_eventdata.ti_packet_sending[19] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[19] I2=$abc$45565$new_n2254_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[27] I2=inst_dout_eventdata.tx_data_tmp_4byte[19] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[19] I1=inst_dout_eventdata.tx_data_tmp_4byte[27] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[18]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[18]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[18]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10036_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[18] I1=inst_dout_eventdata.ti_packet_sending[18] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[18] I2=$abc$45565$new_n2259_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[26] I2=inst_dout_eventdata.tx_data_tmp_4byte[18] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[18] I1=inst_dout_eventdata.tx_data_tmp_4byte[26] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[17]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[17]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[17]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10035_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[17] I1=inst_dout_eventdata.ti_packet_sending[17] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[17] I2=$abc$45565$new_n2264_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[25] I2=inst_dout_eventdata.tx_data_tmp_4byte[17] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[17] I1=inst_dout_eventdata.tx_data_tmp_4byte[25] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[16]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[16]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[16]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10034_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[16] I1=inst_dout_eventdata.ti_packet_sending[16] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[16] I2=$abc$45565$new_n2269_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[24] I2=inst_dout_eventdata.tx_data_tmp_4byte[16] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[16] I1=inst_dout_eventdata.tx_data_tmp_4byte[24] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[15]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[15]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[15]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10033_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[15] I1=inst_dout_eventdata.ti_packet_sending[15] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[15] I2=$abc$45565$new_n2274_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[23] I2=inst_dout_eventdata.tx_data_tmp_4byte[15] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[15] I1=inst_dout_eventdata.tx_data_tmp_4byte[23] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[14]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[14]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[14]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10032_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[14] I1=inst_dout_eventdata.ti_packet_sending[14] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[14] I2=$abc$45565$new_n2279_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[22] I2=inst_dout_eventdata.tx_data_tmp_4byte[14] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[14] I1=inst_dout_eventdata.tx_data_tmp_4byte[22] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[13]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[13]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[13]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10031_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[13] I1=inst_dout_eventdata.ti_packet_sending[13] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[13] I2=$abc$45565$new_n2284_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[21] I2=inst_dout_eventdata.tx_data_tmp_4byte[13] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[13] I1=inst_dout_eventdata.tx_data_tmp_4byte[21] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[12]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[12]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[12]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10030_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[12] I1=inst_dout_eventdata.ti_packet_sending[12] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[12] I2=$abc$45565$new_n2289_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[20] I2=inst_dout_eventdata.tx_data_tmp_4byte[12] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[12] I1=inst_dout_eventdata.tx_data_tmp_4byte[20] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[11]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[11]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[11]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10029_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[11] I1=inst_dout_eventdata.ti_packet_sending[11] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[11] I2=$abc$45565$new_n2294_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[19] I2=inst_dout_eventdata.tx_data_tmp_4byte[11] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[11] I1=inst_dout_eventdata.tx_data_tmp_4byte[19] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[10]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[10]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[10]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10028_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[10] I1=inst_dout_eventdata.ti_packet_sending[10] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[10] I2=$abc$45565$new_n2299_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[18] I2=inst_dout_eventdata.tx_data_tmp_4byte[10] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[10] I1=inst_dout_eventdata.tx_data_tmp_4byte[18] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[9]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[9]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[9]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10027_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[9] I1=inst_dout_eventdata.ti_packet_sending[9] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[9] I2=$abc$45565$new_n2304_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[17] I2=inst_dout_eventdata.tx_data_tmp_4byte[9] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[9] I1=inst_dout_eventdata.tx_data_tmp_4byte[17] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[8]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[8]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[8]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10026_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[8] I1=inst_dout_eventdata.ti_packet_sending[8] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[8] I2=$abc$45565$new_n2309_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[16] I2=inst_dout_eventdata.tx_data_tmp_4byte[8] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[8] I1=inst_dout_eventdata.tx_data_tmp_4byte[16] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[7]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[7]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[7]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10025_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[7] I1=inst_dout_eventdata.ti_packet_sending[7] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[7] I2=$abc$45565$new_n2314_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[15] I2=inst_dout_eventdata.tx_data_tmp_4byte[7] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[7] I1=inst_dout_eventdata.tx_data_tmp_4byte[15] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[6]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[6]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[6]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10024_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[6] I2=$abc$45565$new_n2318_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[14] I2=inst_dout_eventdata.tx_data_tmp_4byte[6] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[6] I1=inst_dout_eventdata.tx_data_tmp_4byte[14] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[6] I1=inst_dout_eventdata.ti_packet_sending[6] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[5]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[5]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[5]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10023_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[5] I1=inst_dout_eventdata.ti_packet_sending[5] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[5] I2=$abc$45565$new_n2324_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[13] I2=inst_dout_eventdata.tx_data_tmp_4byte[5] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[5] I1=inst_dout_eventdata.tx_data_tmp_4byte[13] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[4]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[4]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[4]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10022_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[4] I1=inst_dout_eventdata.ti_packet_sending[4] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[4] I2=$abc$45565$new_n2329_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[12] I2=inst_dout_eventdata.tx_data_tmp_4byte[4] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[4] I1=inst_dout_eventdata.tx_data_tmp_4byte[12] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[3]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[3]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[3]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10021_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[3] I1=inst_dout_eventdata.ti_packet_sending[3] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[3] I2=$abc$45565$new_n2334_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[11] I2=inst_dout_eventdata.tx_data_tmp_4byte[3] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[3] I1=inst_dout_eventdata.tx_data_tmp_4byte[11] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[2]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[2]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10020_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[2] I1=inst_dout_eventdata.ti_packet_sending[2] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[2] I2=$abc$45565$new_n2339_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[10] I2=inst_dout_eventdata.tx_data_tmp_4byte[2] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[2] I1=inst_dout_eventdata.tx_data_tmp_4byte[10] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[1]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[1]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[1]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10019_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[1] I1=inst_dout_eventdata.ti_packet_sending[1] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[1] I2=$abc$45565$new_n2344_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[9] I2=inst_dout_eventdata.tx_data_tmp_4byte[1] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[1] I1=inst_dout_eventdata.tx_data_tmp_4byte[9] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[0]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[0]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[0]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10018_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[0] I1=inst_dout_eventdata.ti_packet_sending[0] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=trigtime[0] I2=$abc$45565$new_n2349_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_4byte[8] I2=inst_dout_eventdata.tx_data_tmp_4byte[0] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_4byte[0] I1=inst_dout_eventdata.tx_data_tmp_4byte[8] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[15] I1=$abc$45565$new_n2360_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$abc$45565$new_n2352_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10315_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$45565$new_n2353_ I1=inst_dout_eventdata.vdata[15] I2=$abc$45565$new_n2355_ I3=$abc$45565$new_n2068_ O=$abc$45565$new_n2352_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$45565$new_n2075_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_ I2=$false I3=$false O=$abc$45565$new_n2353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4468_new_inv_ I1=inst_dout_eventdata.dout_state[0] I2=inst_dout_eventdata.dout_state[1] I3=$false O=$abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=peak[15] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_ I2=$abc$45565$new_n2356_ I3=$false O=$abc$45565$new_n2355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=peak_hist[15] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[15] O=$abc$45565$new_n2356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2129_ I1=inst_dout_eventdata.dout_state[2] I2=$false I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4468_new_inv_ I1=inst_dout_eventdata.dout_state[1] I2=inst_dout_eventdata.dout_state[0] I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$45565$new_n2058_ I1=inst_dout_eventdata.dout_state[2] I2=$false I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=$abc$45565$new_n2362_ I2=$abc$45565$new_n2361_ I3=$false O=$abc$45565$new_n2360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ I1=$abc$45565$new_n2068_ I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ I3=$false O=$abc$45565$new_n2361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$45565$new_n2363_ I1=$abc$45565$new_n2364_ I2=$false I3=$false O=$abc$45565$new_n2362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I2=$abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_ I3=$false O=$abc$45565$new_n2363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I3=$false O=$abc$45565$new_n2364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[14] I1=$abc$45565$new_n2360_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$abc$45565$new_n2366_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10314_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$45565$new_n2353_ I1=inst_dout_eventdata.vdata[14] I2=$abc$45565$new_n2367_ I3=$abc$45565$new_n2068_ O=$abc$45565$new_n2366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=peak[14] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_ I2=$abc$45565$new_n2368_ I3=$false O=$abc$45565$new_n2367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=peak_hist[14] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[14] O=$abc$45565$new_n2368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=$abc$45565$new_n2371_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$abc$45565$new_n2370_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10313_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$45565$new_n2360_ I1=inst_dout_eventdata.tx_data_tmp_2byte[13] I2=$false I3=$false O=$abc$45565$new_n2370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_eventdata.vdata[13] I1=$abc$45565$new_n2353_ I2=$abc$45565$new_n2373_ I3=$abc$45565$new_n2372_ O=$abc$45565$new_n2371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=peak_hist[13] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[13] O=$abc$45565$new_n2372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_ I1=peak[13] I2=$false I3=$false O=$abc$45565$new_n2373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[12] I1=$abc$45565$new_n2360_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$abc$45565$new_n2375_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10312_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$45565$new_n2353_ I1=inst_dout_eventdata.vdata[12] I2=$abc$45565$new_n2376_ I3=$abc$45565$new_n2068_ O=$abc$45565$new_n2375_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=peak[12] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_ I2=$abc$45565$new_n2377_ I3=$false O=$abc$45565$new_n2376_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=peak_hist[12] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[12] O=$abc$45565$new_n2377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[11] I1=$abc$45565$new_n2360_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$abc$45565$new_n2379_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10311_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$45565$new_n2353_ I1=inst_dout_eventdata.vdata[11] I2=$abc$45565$new_n2380_ I3=$abc$45565$new_n2068_ O=$abc$45565$new_n2379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=peak[11] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_ I2=$abc$45565$new_n2381_ I3=$false O=$abc$45565$new_n2380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=peak_hist[11] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[11] O=$abc$45565$new_n2381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[10] I1=$abc$45565$new_n2360_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$abc$45565$new_n2383_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10310_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$45565$new_n2353_ I1=inst_dout_eventdata.vdata[10] I2=$abc$45565$new_n2384_ I3=$abc$45565$new_n2068_ O=$abc$45565$new_n2383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=peak[10] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_ I2=$abc$45565$new_n2385_ I3=$false O=$abc$45565$new_n2384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=peak_hist[10] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[10] O=$abc$45565$new_n2385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=$abc$45565$new_n2388_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$abc$45565$new_n2387_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10309_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$45565$new_n2360_ I1=inst_dout_eventdata.tx_data_tmp_2byte[9] I2=$false I3=$false O=$abc$45565$new_n2387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_eventdata.vdata[9] I1=$abc$45565$new_n2353_ I2=$abc$45565$new_n2390_ I3=$abc$45565$new_n2389_ O=$abc$45565$new_n2388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=peak_hist[9] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[9] O=$abc$45565$new_n2389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_ I1=peak[9] I2=$false I3=$false O=$abc$45565$new_n2390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[8] I1=$abc$45565$new_n2360_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$abc$45565$new_n2392_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10308_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$45565$new_n2353_ I1=inst_dout_eventdata.vdata[8] I2=$abc$45565$new_n2393_ I3=$abc$45565$new_n2068_ O=$abc$45565$new_n2392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=peak[8] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_ I2=$abc$45565$new_n2394_ I3=$false O=$abc$45565$new_n2393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=peak_hist[8] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[8] O=$abc$45565$new_n2394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[15] I1=inst_dout_eventdata.vdata[7] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ O=$abc$45565$new_n2397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=peak_hist[7] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[7] O=$abc$45565$new_n2398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_ I2=$false I3=$false O=$abc$45565$new_n2402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[7] I1=waveform_transfer_num[7] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=$abc$45565$new_n2364_ I2=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I3=$false O=$abc$45565$new_n2407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$45565$new_n2416_ I1=$abc$45565$new_n2409_ I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$new_n2411_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10306_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$45565$new_n2353_ I1=inst_dout_eventdata.vdata[6] I2=$abc$45565$new_n2410_ I3=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ O=$abc$45565$new_n2409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=peak_hist[6] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[6] O=$abc$45565$new_n2410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2364_ I1=$abc$45565$new_n2412_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[6]_new_ I3=$abc$45565$new_n2414_ O=$abc$45565$new_n2411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_eventdata.tx_data_tmp_2byte[6] I2=$abc$45565$new_n2402_ I3=peak[6] O=$abc$45565$new_n2412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[6] I1=waveform_transfer_num[6] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2363_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=inst_dout_eventdata.tx_data_tmp_2byte[6] I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[6]_new_ O=$abc$45565$new_n2414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[6] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$new_n2417_ I1=$abc$45565$new_n2407_ I2=inst_dout_eventdata.tx_data_tmp_2byte[14] I3=$false O=$abc$45565$new_n2416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_ I1=$abc$45565$new_n2060_ I2=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I3=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ O=$abc$45565$new_n2417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111100000101
.gate SB_LUT4 I0=$abc$45565$new_n2427_ I1=$abc$45565$new_n2419_ I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$new_n2422_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10305_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$45565$new_n2421_ I1=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I2=$abc$45565$new_n2420_ I3=inst_dout_eventdata.vdata[5] O=$abc$45565$new_n2419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$45565$new_n2075_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_ I2=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I3=$false O=$abc$45565$new_n2420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=peak_hist[5] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[5] O=$abc$45565$new_n2421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2364_ I1=$abc$45565$new_n2423_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[5]_new_ I3=$abc$45565$new_n2425_ O=$abc$45565$new_n2422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_eventdata.tx_data_tmp_2byte[5] I2=$abc$45565$new_n2402_ I3=peak[5] O=$abc$45565$new_n2423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[5] I1=$abc$45565$auto$ice40_ffinit.cc:141:execute$44933 I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2363_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=inst_dout_eventdata.tx_data_tmp_2byte[5] I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[5]_new_ O=$abc$45565$new_n2425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[5] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$new_n2417_ I1=$abc$45565$new_n2407_ I2=inst_dout_eventdata.tx_data_tmp_2byte[13] I3=$false O=$abc$45565$new_n2427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$45565$new_n2436_ I1=$abc$45565$new_n2429_ I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$new_n2431_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10304_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$45565$new_n2430_ I1=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I2=$abc$45565$new_n2420_ I3=inst_dout_eventdata.vdata[4] O=$abc$45565$new_n2429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=peak_hist[4] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[4] O=$abc$45565$new_n2430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2364_ I1=$abc$45565$new_n2432_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[4]_new_ I3=$abc$45565$new_n2434_ O=$abc$45565$new_n2431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_eventdata.tx_data_tmp_2byte[4] I2=$abc$45565$new_n2402_ I3=peak[4] O=$abc$45565$new_n2432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[4] I1=waveform_transfer_num[4] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2363_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=inst_dout_eventdata.tx_data_tmp_2byte[4] I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[4]_new_ O=$abc$45565$new_n2434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[4] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$new_n2417_ I1=$abc$45565$new_n2407_ I2=inst_dout_eventdata.tx_data_tmp_2byte[12] I3=$false O=$abc$45565$new_n2436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$45565$new_n2417_ I1=inst_dout_eventdata.tx_data_tmp_2byte[11] I2=$abc$45565$new_n2420_ I3=inst_dout_eventdata.vdata[3] O=$abc$45565$new_n2438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[11] I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[3]_new_ O=$abc$45565$new_n2440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[3] I1=waveform_transfer_num[3] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2402_ I1=peak[3] I2=$abc$45565$new_n2443_ I3=$abc$45565$new_n2364_ O=$abc$45565$new_n2442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_2byte[11] I2=inst_dout_eventdata.tx_data_tmp_2byte[3] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=peak_hist[3] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[3] O=$abc$45565$new_n2447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2449_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$new_n2451_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10302_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$new_n2407_ I1=$abc$45565$new_n2417_ I2=inst_dout_eventdata.tx_data_tmp_2byte[10] I3=$abc$45565$new_n2450_ O=$abc$45565$new_n2449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I2=inst_dout_eventdata.vdata[2] I3=$false O=$abc$45565$new_n2450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$45565$new_n2452_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[2]_new_ I2=$abc$45565$new_n2455_ I3=$abc$45565$new_n2453_ O=$abc$45565$new_n2451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=$abc$45565$new_n2362_ I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ I3=inst_dout_eventdata.tx_data_tmp_2byte[2] O=$abc$45565$new_n2452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=peak[2] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I2=$abc$45565$new_n2402_ I3=$false O=$abc$45565$new_n2453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[2] I1=waveform_transfer_num[2] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I1=hist_address[2] I2=$abc$45565$new_n2456_ I3=$abc$45565$new_n2068_ O=$abc$45565$new_n2455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_ I1=inst_dout_eventdata.vdata[2] I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I3=peak_hist[2] O=$abc$45565$new_n2456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2417_ I1=inst_dout_eventdata.tx_data_tmp_2byte[9] I2=$abc$45565$new_n2420_ I3=inst_dout_eventdata.vdata[1] O=$abc$45565$new_n2458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[9] I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I3=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[1]_new_ O=$abc$45565$new_n2460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[1] I1=waveform_transfer_num[1] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2402_ I1=peak[1] I2=$abc$45565$new_n2463_ I3=$abc$45565$new_n2364_ O=$abc$45565$new_n2462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_2byte[9] I2=inst_dout_eventdata.tx_data_tmp_2byte[1] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=peak_hist[1] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[1] O=$abc$45565$new_n2467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2472_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[0]_new_ I2=$abc$45565$new_n2473_ I3=$abc$45565$new_n2469_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10300_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$45565$new_n2420_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=inst_dout_eventdata.vdata[0] I3=$abc$45565$new_n2470_ O=$abc$45565$new_n2469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$45565$new_n2402_ I1=peak[0] I2=$abc$45565$new_n2471_ I3=$abc$45565$new_n2364_ O=$abc$45565$new_n2470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=inst_dout_eventdata.tx_data_tmp_2byte[8] I2=inst_dout_eventdata.tx_data_tmp_2byte[0] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I1=$abc$45565$new_n2417_ I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=inst_dout_eventdata.tx_data_tmp_2byte[8] O=$abc$45565$new_n2472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$45565$new_n2363_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=inst_dout_eventdata.tx_data_tmp_2byte[0] I3=$abc$45565$new_n2474_ O=$abc$45565$new_n2473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$45565$new_n2476_ I1=$abc$45565$new_n2068_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[0]_new_ I3=$false O=$abc$45565$new_n2474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[0] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=peak_hist[0] I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I3=hist_address[0] O=$abc$45565$new_n2476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[0] I1=waveform_transfer_num[0] I2=$abc$45565$new_n2068_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[3] I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$new_n2479_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10403_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I1=$abc$45565$new_n2117_ I2=$abc$45565$new_n2480_ I3=$false O=$abc$45565$new_n2479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_ I3=$false O=$abc$45565$new_n2480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$45565$new_n2482_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$14593[0]_new_ I2=$abc$45565$new_n2364_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10402_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$45565$new_n2068_ I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ I2=$false I3=$false O=$abc$45565$new_n2482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_ I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$14593[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I2=$false I3=$false O=$abc$45565$new_n2486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$14593[0]_new_ I2=$abc$45565$new_n2489_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10400_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ I1=$abc$45565$new_n2486_ I2=$abc$45565$new_n2490_ I3=$abc$45565$new_n2068_ O=$abc$45565$new_n2489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$45565$new_n2129_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_ I2=$abc$45565$new_n2068_ I3=$false O=$abc$45565$new_n2490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$new_n2494_ I1=my_uart.recv_state[0] I2=my_uart.recv_state[2] I3=my_uart.recv_state[1] O=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8653_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100001000
.gate SB_LUT4 I0=RS232_RX_i I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_ I2=$false I3=$false O=$abc$45565$new_n2494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n2086_ I1=$abc$45565$new_n2082_ I2=my_uart.recv_state[0] I3=$false O=$abc$45565$new_n2499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:309:simplemap_lut$20018_new_ I1=$abc$45565$new_n2086_ I2=$abc$45565$new_n2501_ I3=$abc$45565$new_n2082_ O=$abc$45565$new_n2500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4519[0] I1=$abc$45565$auto$wreduce.cc:455:run$4519[2] I2=$abc$45565$auto$wreduce.cc:455:run$4519[3] I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_ O=$abc$45565$new_n2501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=my_uart.rx_bits_remaining[0] I1=my_uart.rx_bits_remaining[1] I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:309:simplemap_lut$20018_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4520[3] I1=$abc$45565$new_n2505_ I2=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I3=$abc$45565$new_n2506_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4132.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6399_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$45565$new_n2028_ I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_ I2=$false I3=$false O=$abc$45565$new_n2505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=my_uart.tx_state[0] I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$8879_new_inv_ I2=my_uart.tx_state[1] I3=my_uart.tx_bits_remaining[3] O=$abc$45565$new_n2506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$45565$new_n2508_ I1=my_uart.tx_bits_remaining[2] I2=$abc$45565$new_n2505_ I3=$abc$45565$auto$wreduce.cc:455:run$4520[2] O=$abc$45565$techmap$techmap\my_uart.$procmux$4132.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6398_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_ I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$8879_new_inv_ I2=$abc$45565$new_n2045_ I3=$false O=$abc$45565$new_n2508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$45565$new_n2508_ I1=my_uart.tx_bits_remaining[0] I2=$abc$45565$new_n2505_ I3=my_uart.tx_bits_remaining[1] O=$abc$45565$techmap$techmap\my_uart.$procmux$4132.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6397_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101010100110000
.gate SB_LUT4 I0=$abc$45565$new_n2508_ I1=my_uart.tx_bits_remaining[0] I2=$abc$45565$new_n2505_ I3=$abc$45565$auto$wreduce.cc:455:run$4520[0] O=$abc$45565$techmap$techmap\my_uart.$procmux$4132.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6396_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n2514_ I1=$abc$45565$new_n2515_ I2=$false I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6193_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$45565$new_n2028_ I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_ I2=$abc$45565$new_n2045_ I3=my_uart.tx_data[7] O=$abc$45565$new_n2514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data[7] I1=inst_dout_eventdata.tx_data[7] I2=inst_dout_histdata.tx_data[7] I3=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ O=$abc$45565$new_n2515_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=my_uart.tx_data[6] I1=$abc$45565$new_n2045_ I2=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[6]_new_ I3=$abc$45565$new_n2518_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6192_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=my_uart.tx_data[6] I1=my_uart.tx_data[7] I2=$abc$45565$new_n2028_ I3=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data[6] I1=inst_dout_eventdata.tx_data[6] I2=inst_dout_histdata.tx_data[6] I3=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ O=$abc$45565$new_n2518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=my_uart.tx_data[5] I1=$abc$45565$new_n2045_ I2=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[5]_new_ I3=$abc$45565$new_n2521_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6191_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=my_uart.tx_data[5] I1=my_uart.tx_data[6] I2=$abc$45565$new_n2028_ I3=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data[5] I1=inst_dout_eventdata.tx_data[5] I2=inst_dout_histdata.tx_data[5] I3=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ O=$abc$45565$new_n2521_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=my_uart.tx_data[4] I1=$abc$45565$new_n2045_ I2=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[4]_new_ I3=$abc$45565$new_n2524_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6190_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=my_uart.tx_data[4] I1=my_uart.tx_data[5] I2=$abc$45565$new_n2028_ I3=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data[4] I1=inst_dout_eventdata.tx_data[4] I2=inst_dout_histdata.tx_data[4] I3=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ O=$abc$45565$new_n2524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=my_uart.tx_data[3] I1=$abc$45565$new_n2045_ I2=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[3]_new_ I3=$abc$45565$new_n2527_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6189_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=my_uart.tx_data[3] I1=my_uart.tx_data[4] I2=$abc$45565$new_n2028_ I3=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data[3] I1=inst_dout_eventdata.tx_data[3] I2=inst_dout_histdata.tx_data[3] I3=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ O=$abc$45565$new_n2527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=my_uart.tx_data[2] I1=$abc$45565$new_n2045_ I2=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[2]_new_ I3=$abc$45565$new_n2530_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6188_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=my_uart.tx_data[2] I1=my_uart.tx_data[3] I2=$abc$45565$new_n2028_ I3=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data[2] I1=inst_dout_eventdata.tx_data[2] I2=inst_dout_histdata.tx_data[2] I3=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ O=$abc$45565$new_n2530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=my_uart.tx_data[1] I1=$abc$45565$new_n2045_ I2=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[1]_new_ I3=$abc$45565$new_n2533_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6187_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=my_uart.tx_data[1] I1=my_uart.tx_data[2] I2=$abc$45565$new_n2028_ I3=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data[1] I1=inst_dout_eventdata.tx_data[1] I2=inst_dout_histdata.tx_data[1] I3=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ O=$abc$45565$new_n2533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=my_uart.tx_data[0] I1=$abc$45565$new_n2045_ I2=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[0]_new_ I3=$abc$45565$new_n2536_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6186_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=my_uart.tx_data[0] I1=my_uart.tx_data[1] I2=$abc$45565$new_n2028_ I3=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data[0] I1=inst_dout_eventdata.tx_data[0] I2=inst_dout_histdata.tx_data[0] I3=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ O=$abc$45565$new_n2536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4518[3]_new_ I1=my_uart.tx_state[1] I2=my_uart.tx_state[0] I3=$abc$45565$auto$simplemap.cc:168:logic_reduce$8879_new_inv_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8777_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010000000001100
.gate SB_LUT4 I0=$abc$45565$new_n2539_ I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_ I2=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8776_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$8879_new_inv_ I1=$abc$45565$auto$wreduce.cc:455:run$4518[3]_new_ I2=$false I3=$false O=$abc$45565$new_n2539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=my_uart.tx_state[0] I1=my_uart.tx_state[1] I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$41055
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$45565$new_n2494_ I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_ I2=my_uart.rx_bits_remaining[0] I3=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[0]_new_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6396_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=my_uart.rx_bits_remaining[0] I1=$abc$45565$auto$wreduce.cc:455:run$4519[0] I2=$abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_ I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2562_ I1=ADC[0] I2=$abc$45565$new_n2544_ I3=peak_hist[0] O=$0\peak_hist[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_ I1=$abc$45565$auto$alumacc.cc:491:replace_alu$4625[15] I2=$abc$45565$new_n2545_ I3=$false O=$abc$45565$new_n2544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_ I1=$abc$45565$logic_and$readgrbalpha_top.v:374$2729_Y_new_ I2=$abc$45565$procmux$3207.B_AND_S[2]_new_ I3=$false O=$abc$45565$new_n2545_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1835:ReduceAnd$4588_new_ I1=trig_hist I2=cs I3=$abc$45565$auto$alumacc.cc:491:replace_alu$4582[7] O=$abc$45565$logic_and$readgrbalpha_top.v:374$2729_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$6387[0]_new_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$6387[1]_new_ I2=$false I3=$false O=$abc$45565$auto$rtlil.cc:1835:ReduceAnd$4588_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sampling_counter[4] I1=sampling_counter[5] I2=sampling_counter[6] I3=sampling_counter[7] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$6387[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sampling_counter[0] I1=sampling_counter[2] I2=sampling_counter[1] I3=sampling_counter[3] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$6387[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$5250_new_inv_ I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_ I2=$false I3=$false O=$abc$45565$procmux$3207.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:491:replace_alu$4625[15] I1=$abc$45565$new_n2563_ I2=$false I3=$false O=$abc$45565$new_n2562_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$logic_and$readgrbalpha_top.v:374$2729_Y_new_ I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_ I2=$false I3=$false O=$abc$45565$new_n2563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n2562_ I1=ADC[1] I2=$abc$45565$new_n2544_ I3=peak_hist[1] O=$0\peak_hist[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2562_ I1=ADC[2] I2=$abc$45565$new_n2544_ I3=peak_hist[2] O=$0\peak_hist[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2562_ I1=ADC[3] I2=$abc$45565$new_n2544_ I3=peak_hist[3] O=$0\peak_hist[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2562_ I1=ADC[4] I2=$abc$45565$new_n2544_ I3=peak_hist[4] O=$0\peak_hist[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2562_ I1=ADC[5] I2=$abc$45565$new_n2544_ I3=peak_hist[5] O=$0\peak_hist[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2562_ I1=ADC[6] I2=$abc$45565$new_n2544_ I3=peak_hist[6] O=$0\peak_hist[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2562_ I1=ADC[7] I2=$abc$45565$new_n2544_ I3=peak_hist[7] O=$0\peak_hist[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2562_ I1=ADC[8] I2=$abc$45565$new_n2544_ I3=peak_hist[8] O=$0\peak_hist[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2562_ I1=ADC[9] I2=$abc$45565$new_n2544_ I3=peak_hist[9] O=$0\peak_hist[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2562_ I1=ADC[10] I2=$abc$45565$new_n2544_ I3=peak_hist[10] O=$0\peak_hist[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2562_ I1=ADC[11] I2=$abc$45565$new_n2544_ I3=peak_hist[11] O=$0\peak_hist[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2544_ I1=peak_hist[12] I2=$false I3=$false O=$0\peak_hist[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n2544_ I1=peak_hist[13] I2=$false I3=$false O=$0\peak_hist[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n2544_ I1=peak_hist[14] I2=$false I3=$false O=$0\peak_hist[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n2544_ I1=peak_hist[15] I2=$false I3=$false O=$0\peak_hist[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n2563_ I1=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[0] I2=$abc$45565$new_n2545_ I3=sampling_counter[0] O=$abc$45565$procmux$3222.Y_B[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$procmux$3207.B_AND_S[2]_new_ I1=$abc$45565$new_n2581_ I2=$abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_ I3=sampling_counter[1] O=$abc$45565$procmux$3222.Y_B[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101011000000
.gate SB_LUT4 I0=trig_hist I1=cs I2=sampling_counter[0] I3=$abc$45565$auto$alumacc.cc:491:replace_alu$4582[7] O=$abc$45565$new_n2581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$45565$new_n2563_ I1=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[2] I2=$abc$45565$new_n2545_ I3=sampling_counter[2] O=$abc$45565$procmux$3222.Y_B[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2563_ I1=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[3] I2=$abc$45565$new_n2545_ I3=sampling_counter[3] O=$abc$45565$procmux$3222.Y_B[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2563_ I1=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[4] I2=$abc$45565$new_n2545_ I3=sampling_counter[4] O=$abc$45565$procmux$3222.Y_B[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2563_ I1=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[5] I2=$abc$45565$new_n2545_ I3=sampling_counter[5] O=$abc$45565$procmux$3222.Y_B[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2563_ I1=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[6] I2=$abc$45565$new_n2545_ I3=sampling_counter[6] O=$abc$45565$procmux$3222.Y_B[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2563_ I1=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[7] I2=$abc$45565$new_n2545_ I3=sampling_counter[7] O=$abc$45565$procmux$3222.Y_B[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$procmux$3207.B_AND_S[9]_new_ I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$5244_new_inv_ I2=$abc$45565$new_n2589_ I3=$false O=$abc$45565$procmux$3207.Y_B[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=inst_dout_histdata.running I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_ I2=$abc$45565$auto$rtlil.cc:1835:ReduceAnd$4588_new_ I3=$false O=$abc$45565$new_n2589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$45565$procmux$3207.B_AND_S[9]_new_ I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[5]_new_inv_ I2=$false I3=$false O=$abc$45565$procmux$3207.Y_B[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=hist_state[1] I1=hist_state[2] I2=hist_state[3] I3=hist_state[0] O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$45565$procmux$3207.B_AND_S[2]_new_ I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$false I3=$false O=$abc$45565$procmux$3207.Y_B[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=hist_state[2] I1=hist_state[3] I2=hist_state[0] I3=hist_state[1] O=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[0] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[0] O=$0\count[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$procmux$3207.B_AND_S[9]_new_ I1=dram_histogram.q1[1] I2=$abc$45565$procmux$3199.B_AND_S[1]_new_ I3=$false O=$0\count[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=count[1] I1=count[0] I2=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I3=$false O=$abc$45565$procmux$3199.B_AND_S[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[2] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[2] O=$0\count[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[3] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[3] O=$0\count[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[4] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[4] O=$0\count[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[5] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[5] O=$0\count[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[6] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[6] O=$0\count[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[7] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[7] O=$0\count[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[8] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[8] O=$0\count[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[9] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[9] O=$0\count[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[10] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[10] O=$0\count[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[11] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[11] O=$0\count[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[12] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[12] O=$0\count[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[13] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[13] O=$0\count[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[14] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[14] O=$0\count[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[15] I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I2=$abc$45565$procmux$3207.B_AND_S[9]_new_ I3=dram_histogram.q1[15] O=$0\count[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$45565$procmux$3207.B_AND_S[2]_new_ I1=write_hist I2=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I3=$false O=$0\write_hist[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=bram_state[1] I1=bram_state[2] I2=bram_state[3] I3=bram_state[0] O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$5352_new_inv_ I1=cs I2=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_ I3=$abc$45565$new_n2617_ O=$abc$45565$procmux$3078.Y_B[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1969:NotGate$45239 I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_ I2=trig I3=$false O=$abc$45565$new_n2617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$45565$new_n2619_ I1=bram_freeze_flg I2=$abc$45565$new_n2620_ I3=$false O=$abc$45565$procmux$3066.Y_B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$45565$new_n1991_ I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_ I2=$false I3=$false O=$abc$45565$new_n2619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$5352_new_inv_ I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_ I2=$false I3=$false O=$abc$45565$new_n2620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cmd_state[1] I1=$abc$45565$my_uart.received_new_ I2=cmd_state[0] I3=$abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_ O=$abc$45565$procmux$2850.Y_B[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001110000000000
.gate SB_LUT4 I0=cmd_state[2] I1=cmd_state[3] I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=my_uart.recv_state[0] I1=my_uart.recv_state[1] I2=my_uart.recv_state[2] I3=$false O=$abc$45565$my_uart.received_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$45565$my_uart.received_new_ I1=cmd_state[1] I2=cmd_state[0] I3=$abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_ O=$abc$45565$procmux$2850.Y_B[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010110000000000
.gate SB_LUT4 I0=$abc$45565$new_n2619_ I1=bram_ready I2=$abc$45565$new_n2620_ I3=$false O=$abc$45565$procmux$3038.Y_B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$45565$new_n2494_ I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_ I2=my_uart.rx_bits_remaining[1] I3=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[1]_new_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6397_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=my_uart.rx_bits_remaining[0] I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_ I2=my_uart.rx_bits_remaining[1] I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=$abc$45565$new_n2494_ I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_ I2=my_uart.rx_bits_remaining[2] I3=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[2]_new_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6398_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=my_uart.rx_bits_remaining[2] I1=$abc$45565$auto$wreduce.cc:455:run$4519[2] I2=$abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_ I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2494_ I1=my_uart.rx_bits_remaining[3] I2=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_ I3=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[3]_new_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6399_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=my_uart.rx_bits_remaining[3] I1=$abc$45565$auto$wreduce.cc:455:run$4519[3] I2=$abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_ I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2646_ I1=ADC[0] I2=$abc$45565$new_n2633_ I3=peak[0] O=$abc$45565$procmux$3028.Y_B[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_ I1=$abc$45565$auto$alumacc.cc:491:replace_alu$4614[15] I2=$abc$45565$new_n1991_ I3=$false O=$abc$45565$new_n2633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:491:replace_alu$4614[15] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_ I2=$false I3=$false O=$abc$45565$new_n2646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n2646_ I1=ADC[1] I2=$abc$45565$new_n2633_ I3=peak[1] O=$abc$45565$procmux$3028.Y_B[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2646_ I1=ADC[2] I2=$abc$45565$new_n2633_ I3=peak[2] O=$abc$45565$procmux$3028.Y_B[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2646_ I1=ADC[3] I2=$abc$45565$new_n2633_ I3=peak[3] O=$abc$45565$procmux$3028.Y_B[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2646_ I1=ADC[4] I2=$abc$45565$new_n2633_ I3=peak[4] O=$abc$45565$procmux$3028.Y_B[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2646_ I1=ADC[5] I2=$abc$45565$new_n2633_ I3=peak[5] O=$abc$45565$procmux$3028.Y_B[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2646_ I1=ADC[6] I2=$abc$45565$new_n2633_ I3=peak[6] O=$abc$45565$procmux$3028.Y_B[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2646_ I1=ADC[7] I2=$abc$45565$new_n2633_ I3=peak[7] O=$abc$45565$procmux$3028.Y_B[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2646_ I1=ADC[8] I2=$abc$45565$new_n2633_ I3=peak[8] O=$abc$45565$procmux$3028.Y_B[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2646_ I1=ADC[9] I2=$abc$45565$new_n2633_ I3=peak[9] O=$abc$45565$procmux$3028.Y_B[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2646_ I1=ADC[10] I2=$abc$45565$new_n2633_ I3=peak[10] O=$abc$45565$procmux$3028.Y_B[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2646_ I1=ADC[11] I2=$abc$45565$new_n2633_ I3=peak[11] O=$abc$45565$procmux$3028.Y_B[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$45565$new_n2633_ I1=peak[12] I2=$false I3=$false O=$abc$45565$procmux$3028.Y_B[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n2633_ I1=peak[13] I2=$false I3=$false O=$abc$45565$procmux$3028.Y_B[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n2633_ I1=peak[14] I2=$false I3=$false O=$abc$45565$procmux$3028.Y_B[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n2633_ I1=peak[15] I2=$false I3=$false O=$abc$45565$procmux$3028.Y_B[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.raddr[8] I2=$abc$45565$new_n1946_ I3=$abc$45565$auto$wreduce.cc:455:run$4504[8] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6093_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.raddr[7] I2=$abc$45565$new_n1946_ I3=$abc$45565$auto$wreduce.cc:455:run$4504[7] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6092_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.raddr[6] I2=$abc$45565$new_n1946_ I3=$abc$45565$auto$wreduce.cc:455:run$4504[6] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6091_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.raddr[5] I2=$abc$45565$new_n1946_ I3=$abc$45565$auto$wreduce.cc:455:run$4504[5] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6090_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.raddr[4] I2=$abc$45565$new_n1946_ I3=$abc$45565$auto$wreduce.cc:455:run$4504[4] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6089_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.raddr[3] I2=$abc$45565$new_n1946_ I3=$abc$45565$auto$wreduce.cc:455:run$4504[3] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6088_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.raddr[2] I2=$abc$45565$new_n1946_ I3=$abc$45565$auto$wreduce.cc:455:run$4504[2] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6087_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1939_ I1=$abc$45565$new_n2670_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I3=inst_dout_histdata.raddr[1] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6086_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101011000000
.gate SB_LUT4 I0=$abc$45565$new_n1927_ I1=inst_dout_histdata.raddr[0] I2=$false I3=$false O=$abc$45565$new_n2670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.raddr[0] I2=$abc$45565$new_n1946_ I3=$abc$45565$auto$wreduce.cc:455:run$4504[0] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6085_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_ I1=$abc$45565$new_n2673_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_ I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$16890
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$45565$new_n1932_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I2=$false I3=$false O=$abc$45565$new_n2673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$false I3=$false O=$abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[0] I1=inst_dout_histdata.dout_state[1] I2=$abc$45565$new_n1941_ I3=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ O=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[4] I1=inst_dout_histdata.dout_state[3] I2=inst_dout_histdata.dout_state[2] I3=$false O=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[7] I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$17807[3]_new_inv_ I2=$abc$45565$new_n2678_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[7]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9572_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I2=$abc$45565$new_n2679_ I3=inst_dout_histdata.tx_data_tmp_2byte[7] O=$abc$45565$new_n2678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I1=$abc$45565$new_n2680_ I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ I3=$false O=$abc$45565$new_n2679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=$abc$45565$new_n1932_ I2=$false I3=$false O=$abc$45565$new_n2680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I2=$false I3=$false O=$abc$45565$new_n2681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[1] I1=inst_dout_histdata.dout_state[0] I2=$abc$45565$new_n1941_ I3=$false O=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[7] I1=inst_dout_histdata.tx_data_tmp_2byte[7] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1941_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$11736[0]_new_inv_ I2=$false I3=$false O=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[0] I1=inst_dout_histdata.dout_state[1] I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$11736[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I1=$abc$45565$new_n2681_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$17807[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$45565$new_n1941_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$11713[0]_new_inv_ I2=$false I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[0] I1=inst_dout_histdata.dout_state[1] I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$11713[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[6] I1=$abc$45565$new_n2690_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$16910[2]_new_ I3=$abc$45565$new_n2692_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9571_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I1=$abc$45565$new_n2681_ I2=$abc$45565$new_n2679_ I3=$false O=$abc$45565$new_n2690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[6] I1=inst_dout_histdata.tx_data_tmp_4byte[6] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$16910[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=inst_dout_histdata.tx_data_tmp_4byte[6] O=$abc$45565$new_n2692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[5] I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$17807[3]_new_inv_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[5]_new_ I3=$abc$45565$new_n2694_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9570_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I2=$abc$45565$new_n2679_ I3=inst_dout_histdata.tx_data_tmp_2byte[5] O=$abc$45565$new_n2694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[5] I1=inst_dout_histdata.tx_data_tmp_2byte[5] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2697_ I1=inst_dout_histdata.tx_data_tmp_2byte[4] I2=$abc$45565$new_n2698_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9569_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I1=$abc$45565$new_n2681_ I2=$abc$45565$new_n2690_ I3=$false O=$abc$45565$new_n2697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$17807[3]_new_inv_ I3=inst_dout_histdata.tx_data_tmp_4byte[4] O=$abc$45565$new_n2698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[3] I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$17807[3]_new_inv_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[3]_new_ I3=$abc$45565$new_n2700_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9568_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I2=$abc$45565$new_n2679_ I3=inst_dout_histdata.tx_data_tmp_2byte[3] O=$abc$45565$new_n2700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[3] I1=inst_dout_histdata.tx_data_tmp_2byte[3] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[2] I1=$abc$45565$new_n2690_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$16942[2]_new_ I3=$abc$45565$new_n2704_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9567_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[2] I1=inst_dout_histdata.tx_data_tmp_4byte[2] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$16942[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=inst_dout_histdata.tx_data_tmp_4byte[2] O=$abc$45565$new_n2704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[1] I1=$abc$45565$new_n2690_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$16950[2]_new_ I3=$abc$45565$new_n2707_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9566_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[1] I1=inst_dout_histdata.tx_data_tmp_4byte[1] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$16950[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=inst_dout_histdata.tx_data_tmp_4byte[1] O=$abc$45565$new_n2707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[0] I1=$abc$45565$new_n2690_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$16958[2]_new_ I3=$abc$45565$new_n2710_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9565_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[0] I1=inst_dout_histdata.tx_data_tmp_4byte[0] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$16958[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=inst_dout_histdata.tx_data_tmp_4byte[0] O=$abc$45565$new_n2710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.bram_send_countdown[15] I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[15] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6100_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.bram_send_countdown[14] I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[14] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6099_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.bram_send_countdown[13] I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[13] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6098_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.bram_send_countdown[12] I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[12] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6097_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.bram_send_countdown[11] I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[11] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6096_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.bram_send_countdown[10] I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[10] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6095_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[9] I1=$abc$45565$new_n1927_ I2=$abc$45565$new_n2718_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$and$/usr/local/bin/../share/yosys/techmap.v:434$6084_Y[9]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6094_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=inst_dout_histdata.bram_send_countdown[9] I1=$abc$45565$new_n2680_ I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ O=$abc$45565$new_n2718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=inst_dout_histdata.bram_send_countdown[9] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$and$/usr/local/bin/../share/yosys/techmap.v:434$6084_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.bram_send_countdown[8] I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[8] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6093_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.bram_send_countdown[7] I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[7] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6092_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.bram_send_countdown[6] I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[6] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6091_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.bram_send_countdown[5] I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[5] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6090_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.bram_send_countdown[4] I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[4] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6089_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=inst_dout_histdata.bram_send_countdown[2] I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[2] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6087_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1947_ I1=bram_send_countdown_hist I2=$abc$45565$new_n1946_ I3=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[0] O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6085_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=inst_dout_histdata.dout_countdown[7] I1=$abc$45565$new_n1939_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9825_Y[7]_new_ I3=$abc$45565$new_n2731_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9836_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$45565$new_n2729_ I1=$abc$45565$auto$wreduce.cc:455:run$4506[7] I2=$abc$45565$new_n2730_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9825_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$false I3=$false O=$abc$45565$new_n2729_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_histdata.dout_countdown[7] I2=$false I3=$false O=$abc$45565$new_n2730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4506[7] I2=$abc$45565$new_n2730_ I3=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_ O=$abc$45565$new_n2731_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=inst_dout_histdata.dout_countdown[6] I1=$abc$45565$new_n1939_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9825_Y[6]_new_ I3=$abc$45565$new_n2735_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9835_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$45565$new_n2729_ I1=$abc$45565$auto$wreduce.cc:455:run$4506[6] I2=$abc$45565$new_n2734_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9825_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_histdata.dout_countdown[6] I2=$false I3=$false O=$abc$45565$new_n2734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4506[6] I2=$abc$45565$new_n2734_ I3=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_ O=$abc$45565$new_n2735_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=inst_dout_histdata.dout_countdown[3] I1=$abc$45565$new_n1939_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9825_Y[3]_new_ I3=$abc$45565$new_n2749_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9832_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$45565$new_n2729_ I1=$abc$45565$auto$wreduce.cc:455:run$4506[3] I2=$abc$45565$new_n2748_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9825_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_histdata.dout_countdown[3] I2=$false I3=$false O=$abc$45565$new_n2748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4506[3] I2=$abc$45565$new_n2748_ I3=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_ O=$abc$45565$new_n2749_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3772_Y[2]_new_inv_ I2=$abc$45565$new_n2753_ I3=$abc$45565$new_n2751_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9831_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000111111111
.gate SB_LUT4 I0=$abc$45565$new_n1939_ I1=inst_dout_histdata.dout_countdown[2] I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3765_Y[2]_new_inv_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ O=$abc$45565$new_n2751_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4506[2] I2=inst_dout_histdata.dout_countdown[2] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_histdata.$procmux$3765_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$new_n2681_ I3=$false O=$abc$45565$new_n2753_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4506[2] I2=inst_dout_histdata.dout_countdown[2] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_histdata.$procmux$3772_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1] I1=inst_dout_histdata.dout_countdown[1] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I3=$abc$45565$new_n2756_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9830_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3802_Y[1]_new_inv_ I3=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$17142[0]_new_ O=$abc$45565$new_n2756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3765_Y[1]_new_inv_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$17142[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=inst_dout_histdata.dout_countdown[0] I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=inst_dout_histdata.dout_countdown[1] I3=$false O=$abc$45565$techmap\inst_dout_histdata.$procmux$3765_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001011
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.dout_countdown[0] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=inst_dout_histdata.dout_countdown[1] O=$abc$45565$techmap\inst_dout_histdata.$procmux$3802_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011101111
.gate SB_LUT4 I0=$abc$45565$new_n2766_ I1=inst_dout_histdata.tx_data_tmp_4byte[31] I2=$abc$45565$new_n2767_ I3=$abc$45565$new_n2681_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10049_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[0] I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=inst_dout_histdata.dout_state[1] I3=$abc$45565$new_n1941_ O=$abc$45565$new_n2766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I1=inst_dout_histdata.ti_packet_sending[31] I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[31] O=$abc$45565$new_n2767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2766_ I1=inst_dout_histdata.tx_data_tmp_4byte[30] I2=$abc$45565$new_n2769_ I3=$abc$45565$new_n2681_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10048_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I1=inst_dout_histdata.ti_packet_sending[30] I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[30] O=$abc$45565$new_n2769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2766_ I1=inst_dout_histdata.tx_data_tmp_4byte[29] I2=$abc$45565$new_n2771_ I3=$abc$45565$new_n2681_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10047_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I1=inst_dout_histdata.ti_packet_sending[29] I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[29] O=$abc$45565$new_n2771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2766_ I1=inst_dout_histdata.tx_data_tmp_4byte[28] I2=$abc$45565$new_n2773_ I3=$abc$45565$new_n2681_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10046_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I1=inst_dout_histdata.ti_packet_sending[28] I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[28] O=$abc$45565$new_n2773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2766_ I1=inst_dout_histdata.tx_data_tmp_4byte[27] I2=$abc$45565$new_n2775_ I3=$abc$45565$new_n2681_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10045_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I1=inst_dout_histdata.ti_packet_sending[27] I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[27] O=$abc$45565$new_n2775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2766_ I1=inst_dout_histdata.tx_data_tmp_4byte[26] I2=$abc$45565$new_n2777_ I3=$abc$45565$new_n2681_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10044_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I1=inst_dout_histdata.ti_packet_sending[26] I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[26] O=$abc$45565$new_n2777_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2766_ I1=inst_dout_histdata.tx_data_tmp_4byte[25] I2=$abc$45565$new_n2779_ I3=$abc$45565$new_n2681_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10043_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I1=inst_dout_histdata.ti_packet_sending[25] I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[25] O=$abc$45565$new_n2779_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n2766_ I1=inst_dout_histdata.tx_data_tmp_4byte[24] I2=$abc$45565$new_n2781_ I3=$abc$45565$new_n2681_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10042_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I1=inst_dout_histdata.ti_packet_sending[24] I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[24] O=$abc$45565$new_n2781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[23]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[23]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[23]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10041_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[23] I1=inst_dout_histdata.ti_packet_sending[23] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[23] I2=$abc$45565$new_n2785_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[31] I2=inst_dout_histdata.tx_data_tmp_4byte[23] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2785_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[23] I1=inst_dout_histdata.tx_data_tmp_4byte[31] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[22]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[22]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[22]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10040_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[22] I1=inst_dout_histdata.ti_packet_sending[22] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[22] I2=$abc$45565$new_n2790_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[30] I2=inst_dout_histdata.tx_data_tmp_4byte[22] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2790_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[22] I1=inst_dout_histdata.tx_data_tmp_4byte[30] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[21]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[21]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[21]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10039_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[21] I1=inst_dout_histdata.ti_packet_sending[21] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[21] I2=$abc$45565$new_n2795_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[29] I2=inst_dout_histdata.tx_data_tmp_4byte[21] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[21] I1=inst_dout_histdata.tx_data_tmp_4byte[29] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[20]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[20]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[20]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10038_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[20] I1=inst_dout_histdata.ti_packet_sending[20] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[20] I2=$abc$45565$new_n2800_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[28] I2=inst_dout_histdata.tx_data_tmp_4byte[20] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2800_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[20] I1=inst_dout_histdata.tx_data_tmp_4byte[28] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[19]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[19]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[19]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10037_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[19] I1=inst_dout_histdata.ti_packet_sending[19] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[19] I2=$abc$45565$new_n2805_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[27] I2=inst_dout_histdata.tx_data_tmp_4byte[19] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2805_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[19] I1=inst_dout_histdata.tx_data_tmp_4byte[27] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[18]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[18]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[18]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10036_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[18] I1=inst_dout_histdata.ti_packet_sending[18] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[18] I2=$abc$45565$new_n2810_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[26] I2=inst_dout_histdata.tx_data_tmp_4byte[18] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2810_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[18] I1=inst_dout_histdata.tx_data_tmp_4byte[26] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[17]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[17]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[17]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10035_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[17] I1=inst_dout_histdata.ti_packet_sending[17] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[17] I2=$abc$45565$new_n2815_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[25] I2=inst_dout_histdata.tx_data_tmp_4byte[17] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[17] I1=inst_dout_histdata.tx_data_tmp_4byte[25] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[16]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[16]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[16]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10034_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[16] I1=inst_dout_histdata.ti_packet_sending[16] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[16] I2=$abc$45565$new_n2820_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[24] I2=inst_dout_histdata.tx_data_tmp_4byte[16] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2820_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[16] I1=inst_dout_histdata.tx_data_tmp_4byte[24] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[15]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[15]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[15]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10033_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[15] I1=inst_dout_histdata.ti_packet_sending[15] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[15] I2=$abc$45565$new_n2825_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[23] I2=inst_dout_histdata.tx_data_tmp_4byte[15] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[15] I1=inst_dout_histdata.tx_data_tmp_4byte[23] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[14]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[14]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[14]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10032_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[14] I1=inst_dout_histdata.ti_packet_sending[14] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[14] I2=$abc$45565$new_n2830_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[22] I2=inst_dout_histdata.tx_data_tmp_4byte[14] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[14] I1=inst_dout_histdata.tx_data_tmp_4byte[22] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[13]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[13]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[13]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10031_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[13] I1=inst_dout_histdata.ti_packet_sending[13] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[13] I2=$abc$45565$new_n2835_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[21] I2=inst_dout_histdata.tx_data_tmp_4byte[13] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2835_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[13] I1=inst_dout_histdata.tx_data_tmp_4byte[21] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[12]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[12]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[12]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10030_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[12] I1=inst_dout_histdata.ti_packet_sending[12] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[12] I2=$abc$45565$new_n2840_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[20] I2=inst_dout_histdata.tx_data_tmp_4byte[12] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2840_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[12] I1=inst_dout_histdata.tx_data_tmp_4byte[20] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[11]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[11]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[11]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10029_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[11] I1=inst_dout_histdata.ti_packet_sending[11] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[11] I2=$abc$45565$new_n2845_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[19] I2=inst_dout_histdata.tx_data_tmp_4byte[11] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[11] I1=inst_dout_histdata.tx_data_tmp_4byte[19] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[10]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[10]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[10]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10028_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[10] I1=inst_dout_histdata.ti_packet_sending[10] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[10] I2=$abc$45565$new_n2850_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[18] I2=inst_dout_histdata.tx_data_tmp_4byte[10] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2850_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[10] I1=inst_dout_histdata.tx_data_tmp_4byte[18] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[9]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[9]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[9]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10027_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[9] I1=inst_dout_histdata.ti_packet_sending[9] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[9] I2=$abc$45565$new_n2855_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[17] I2=inst_dout_histdata.tx_data_tmp_4byte[9] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2855_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[9] I1=inst_dout_histdata.tx_data_tmp_4byte[17] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[8]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[8]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[8]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10026_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[8] I1=inst_dout_histdata.ti_packet_sending[8] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[8] I2=$abc$45565$new_n2860_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[16] I2=inst_dout_histdata.tx_data_tmp_4byte[8] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[8] I1=inst_dout_histdata.tx_data_tmp_4byte[16] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[7]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[7]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[7]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10025_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[7] I1=inst_dout_histdata.ti_packet_sending[7] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[7] I2=$abc$45565$new_n2865_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[15] I2=inst_dout_histdata.tx_data_tmp_4byte[7] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[7] I1=inst_dout_histdata.tx_data_tmp_4byte[15] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[6]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[6]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[6]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10024_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[6] I2=$abc$45565$new_n2869_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[14] I2=inst_dout_histdata.tx_data_tmp_4byte[6] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2869_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[6] I1=inst_dout_histdata.ti_packet_sending[6] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[6] I1=inst_dout_histdata.tx_data_tmp_4byte[14] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[5]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[5]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[5]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10023_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[5] I1=inst_dout_histdata.ti_packet_sending[5] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[5] I2=$abc$45565$new_n2875_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[13] I2=inst_dout_histdata.tx_data_tmp_4byte[5] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[5] I1=inst_dout_histdata.tx_data_tmp_4byte[13] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[4]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[4]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[4]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10022_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[4] I1=inst_dout_histdata.ti_packet_sending[4] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[4] I2=$abc$45565$new_n2880_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[12] I2=inst_dout_histdata.tx_data_tmp_4byte[4] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2880_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[4] I1=inst_dout_histdata.tx_data_tmp_4byte[12] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[3]_new_ I1=$abc$45565$new_n2884_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[3]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10021_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[3] I1=inst_dout_histdata.ti_packet_sending[3] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[3] I2=$abc$45565$new_n2885_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$new_n2884_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[11] I2=inst_dout_histdata.tx_data_tmp_4byte[3] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2885_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[3] I1=inst_dout_histdata.tx_data_tmp_4byte[11] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[2]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[2]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10020_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[2] I1=inst_dout_histdata.ti_packet_sending[2] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[2] I2=$abc$45565$new_n2890_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[10] I2=inst_dout_histdata.tx_data_tmp_4byte[2] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2890_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[2] I1=inst_dout_histdata.tx_data_tmp_4byte[10] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[1]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[1]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[1]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10019_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[1] I1=inst_dout_histdata.ti_packet_sending[1] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[1] I2=$abc$45565$new_n2895_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[9] I2=inst_dout_histdata.tx_data_tmp_4byte[1] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[1] I1=inst_dout_histdata.tx_data_tmp_4byte[9] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[0]_new_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[0]_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[0]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10018_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[0] I1=inst_dout_histdata.ti_packet_sending[0] I2=$abc$45565$new_n2681_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=trigtime[0] I2=$abc$45565$new_n2900_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_4byte[8] I2=inst_dout_histdata.tx_data_tmp_4byte[0] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_4byte[0] I1=inst_dout_histdata.tx_data_tmp_4byte[8] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1] I1=inst_dout_histdata.tx_data_tmp_2byte[15] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I3=$abc$45565$new_n2903_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10315_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$45565$new_n2906_ I1=dram_histogram.q2[15] I2=$abc$45565$new_n2904_ I3=$abc$45565$new_n2908_ O=$abc$45565$new_n2903_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$45565$new_n2905_ I1=inst_dout_histdata.tx_data_tmp_2byte[15] I2=$false I3=$false O=$abc$45565$new_n2904_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I1=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$false O=$abc$45565$new_n2905_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_ I1=$abc$45565$new_n2673_ I2=$abc$45565$new_n2681_ I3=$false O=$abc$45565$new_n2906_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$11736[0]_new_inv_ I2=$false I3=$false O=$abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I3=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ O=$abc$45565$new_n2908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[14] I1=$abc$45565$new_n2913_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$abc$45565$new_n2910_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10314_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$45565$new_n2911_ I1=$abc$45565$new_n1946_ I2=dram_histogram.q2[14] I3=$false O=$abc$45565$new_n2910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_ I2=$false I3=$false O=$abc$45565$new_n2911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n2905_ I1=$abc$45565$new_n2908_ I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I3=$false O=$abc$45565$new_n2913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1] I2=$false I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n2916_ I1=$abc$45565$new_n2908_ I2=$abc$45565$new_n2917_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10313_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_histdata.tx_data_tmp_2byte[13] I2=$abc$45565$new_n2906_ I3=dram_histogram.q2[13] O=$abc$45565$new_n2916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[13] I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I2=$abc$45565$new_n2918_ I3=$false O=$abc$45565$new_n2917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_ I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I3=$false O=$abc$45565$new_n2918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$45565$new_n2920_ I1=dram_histogram.q2[12] I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$abc$45565$new_n2921_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10312_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=$abc$45565$new_n1946_ I1=$abc$45565$new_n2911_ I2=$false I3=$false O=$abc$45565$new_n2920_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$new_n2913_ I1=inst_dout_histdata.tx_data_tmp_2byte[12] I2=$false I3=$false O=$abc$45565$new_n2921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n2908_ I1=$abc$45565$new_n2924_ I2=$abc$45565$new_n2925_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10311_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110001
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_histdata.tx_data_tmp_2byte[11] I2=$abc$45565$new_n2906_ I3=dram_histogram.q2[11] O=$abc$45565$new_n2924_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$45565$new_n2918_ I1=inst_dout_histdata.tx_data_tmp_2byte[11] I2=$false I3=$false O=$abc$45565$new_n2925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n2920_ I1=dram_histogram.q2[10] I2=$abc$45565$new_n2927_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10310_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[10] I1=$abc$45565$new_n2913_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$false O=$abc$45565$new_n2927_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$45565$new_n2920_ I1=dram_histogram.q2[8] I2=$abc$45565$new_n2933_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10308_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[8] I1=$abc$45565$new_n2913_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$false O=$abc$45565$new_n2933_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$45565$new_n2935_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$new_n2940_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10307_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$new_n2939_ I1=dram_histogram.q2[7] I2=$abc$45565$new_n2936_ I3=inst_dout_histdata.tx_data_tmp_2byte[15] O=$abc$45565$new_n2935_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$45565$new_n2937_ I1=$abc$45565$new_n2938_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I3=$false O=$abc$45565$new_n2936_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I2=$false I3=$false O=$abc$45565$new_n2937_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_histdata.tx_data_tmp_2byte[7] I2=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I3=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ O=$abc$45565$new_n2938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_ I1=$abc$45565$new_n2673_ I2=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I3=$false O=$abc$45565$new_n2939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$new_n2905_ I1=$abc$45565$new_n2941_ I2=inst_dout_histdata.tx_data_tmp_2byte[7] I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[7]_new_ O=$abc$45565$new_n2940_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$45565$new_n2938_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$new_n2941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[7] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I3=inst_dout_histdata.tx_data_tmp_2byte[6] O=$abc$45565$new_n2948_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$45565$new_n2952_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$new_n2954_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10305_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$new_n2939_ I1=dram_histogram.q2[5] I2=$abc$45565$new_n2953_ I3=inst_dout_histdata.tx_data_tmp_2byte[13] O=$abc$45565$new_n2952_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ I1=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I3=$abc$45565$new_n2937_ O=$abc$45565$new_n2953_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[5] I1=$abc$45565$new_n2913_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$false O=$abc$45565$new_n2954_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$45565$new_n2956_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$new_n2959_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10304_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$new_n2939_ I1=dram_histogram.q2[4] I2=$abc$45565$new_n2957_ I3=inst_dout_histdata.tx_data_tmp_2byte[12] O=$abc$45565$new_n2956_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$45565$new_n2937_ I1=$abc$45565$new_n2958_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I3=$false O=$abc$45565$new_n2957_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_histdata.tx_data_tmp_2byte[4] I2=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I3=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ O=$abc$45565$new_n2958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$45565$new_n2905_ I1=$abc$45565$new_n2960_ I2=inst_dout_histdata.tx_data_tmp_2byte[4] I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[4]_new_ O=$abc$45565$new_n2959_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$45565$new_n2958_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$new_n2960_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[4] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$new_n2963_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$new_n2964_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10303_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$new_n2939_ I1=dram_histogram.q2[3] I2=$abc$45565$new_n2953_ I3=inst_dout_histdata.tx_data_tmp_2byte[11] O=$abc$45565$new_n2963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[3] I1=$abc$45565$new_n2913_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$false O=$abc$45565$new_n2964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10292_Y[2]_new_ I1=$abc$45565$new_n2966_ I2=$false I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10302_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$45565$new_n2967_ I1=$abc$45565$new_n2971_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10298_Y[2]_new_ O=$abc$45565$new_n2966_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$45565$new_n2970_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3712_Y[2]_new_ I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ I3=$false O=$abc$45565$new_n2967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_2byte[10] I2=inst_dout_histdata.tx_data_tmp_2byte[2] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_histdata.$procmux$3712_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=dram_histogram.q2[2] I1=inst_dout_histdata.dout_state[0] I2=inst_dout_histdata.dout_state[1] I3=$abc$45565$new_n2681_ O=$abc$45565$new_n2970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I3=inst_dout_histdata.tx_data_tmp_2byte[2] O=$abc$45565$new_n2971_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[2] I1=inst_dout_histdata.tx_data_tmp_2byte[10] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10298_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_histdata.tx_data_tmp_2byte[2] I2=$abc$45565$new_n2974_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10292_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[10] I1=dram_histogram.q2[2] I2=$abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10292_Y[1]_new_ I1=$abc$45565$new_n2978_ I2=$abc$45565$new_n2982_ I3=$abc$45565$new_n2983_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10301_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_histdata.tx_data_tmp_2byte[1] I2=$abc$45565$new_n2977_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10292_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[9] I1=dram_histogram.q2[1] I2=$abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2977_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I2=inst_dout_histdata.tx_data_tmp_2byte[1] I3=$abc$45565$new_n2979_ O=$abc$45565$new_n2978_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3706_Y[1]_new_inv_ I1=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[1]_new_inv_ I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ I3=$false O=$abc$45565$new_n2979_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=inst_dout_histdata.tx_data_tmp_2byte[9] I2=inst_dout_histdata.tx_data_tmp_2byte[1] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_histdata.$procmux$3706_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1] I1=inst_dout_histdata.tx_data_tmp_2byte[1] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=dram_histogram.q2[1] I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_ I3=$false O=$abc$45565$new_n2982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I1=$abc$45565$new_n2681_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3727_Y[1]_new_inv_ O=$abc$45565$new_n2983_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111100000101
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[1] I1=inst_dout_histdata.tx_data_tmp_2byte[9] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$false O=$abc$45565$techmap\inst_dout_histdata.$procmux$3727_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[1] I1=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_histdata.tx_data_tmp_2byte[0] I2=$abc$45565$new_n2988_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10292_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[8] I1=dram_histogram.q2[0] I2=$abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n2988_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n2681_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_ I2=inst_dout_histdata.dout_state[0] I3=$false O=$abc$45565$new_n2990_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[3] I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$new_n2997_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10403_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$45565$new_n2680_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_ O=$abc$45565$new_n2997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$45565$new_n1941_ I1=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ I2=$abc$45565$new_n3000_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10402_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$11736[0]_new_inv_ I3=$false O=$abc$45565$new_n3000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[0] I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I3=$false O=$abc$45565$new_n3004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_ I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$17819[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$17819[0]_new_ I2=$abc$45565$new_n3007_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10400_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$45565$new_n3004_ I1=$abc$45565$new_n2681_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I3=$abc$45565$new_n3009_ O=$abc$45565$new_n3007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011001110
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[0] I1=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_ I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ O=$abc$45565$new_n3009_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$45565$new_n1950_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18085
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I1=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ I2=$abc$45565$new_n3017_ I3=$false O=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=inst_dout_scldata.dout_state[2] I1=$abc$45565$new_n3014_ I2=$false I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_scldata.dout_state[0] I1=$abc$45565$new_n3015_ I2=inst_dout_scldata.dout_state[1] I3=$false O=$abc$45565$new_n3014_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=inst_dout_scldata.dout_state[4] I1=inst_dout_scldata.dout_state[3] I2=$false I3=$false O=$abc$45565$new_n3015_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$new_n3015_ I1=inst_dout_scldata.dout_state[2] I2=$false I3=$false O=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_scldata.dout_state[2] I1=$abc$45565$new_n3015_ I2=inst_dout_scldata.dout_state[0] I3=$false O=$abc$45565$new_n3017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$false I3=$false O=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n3020_ I1=inst_dout_scldata.tx_data_tmp_2byte[7] I2=$abc$45565$new_n3022_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9572_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10391_Y[3]_new_inv_ I2=$false I3=$false O=$abc$45565$new_n3020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=$abc$45565$new_n1950_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10391_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[7] I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18097[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[7]_new_ O=$abc$45565$new_n3022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[7] I1=inst_dout_scldata.tx_data_tmp_4byte[7] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18097[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.dout_state[1] I1=$abc$45565$new_n3017_ I2=$false I3=$false O=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[7] I1=inst_dout_scldata.tx_data_tmp_2byte[7] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n3017_ I1=inst_dout_scldata.dout_state[1] I2=$false I3=$false O=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n3020_ I1=inst_dout_scldata.tx_data_tmp_2byte[6] I2=$abc$45565$new_n3028_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9571_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[6] I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18105[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[6]_new_ O=$abc$45565$new_n3028_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[6] I1=inst_dout_scldata.tx_data_tmp_4byte[6] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18105[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[6] I1=inst_dout_scldata.tx_data_tmp_2byte[6] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n3020_ I1=inst_dout_scldata.tx_data_tmp_2byte[5] I2=$abc$45565$new_n3032_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9570_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[5] I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18113[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[5]_new_ O=$abc$45565$new_n3032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[5] I1=inst_dout_scldata.tx_data_tmp_4byte[5] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18113[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[5] I1=inst_dout_scldata.tx_data_tmp_2byte[5] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n3020_ I1=inst_dout_scldata.tx_data_tmp_2byte[4] I2=$abc$45565$new_n3036_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9569_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[4] I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18121[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[4]_new_ O=$abc$45565$new_n3036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[4] I1=inst_dout_scldata.tx_data_tmp_4byte[4] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18121[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[4] I1=inst_dout_scldata.tx_data_tmp_2byte[4] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n3020_ I1=inst_dout_scldata.tx_data_tmp_2byte[3] I2=$abc$45565$new_n3040_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9568_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[3] I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18129[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[3]_new_ O=$abc$45565$new_n3040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[3] I1=inst_dout_scldata.tx_data_tmp_4byte[3] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18129[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[3] I1=inst_dout_scldata.tx_data_tmp_2byte[3] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n3020_ I1=inst_dout_scldata.tx_data_tmp_2byte[2] I2=$abc$45565$new_n3044_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9567_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[2] I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18137[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[2]_new_ O=$abc$45565$new_n3044_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[2] I1=inst_dout_scldata.tx_data_tmp_4byte[2] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18137[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[2] I1=inst_dout_scldata.tx_data_tmp_2byte[2] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n3020_ I1=inst_dout_scldata.tx_data_tmp_2byte[1] I2=$abc$45565$new_n3048_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9566_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[1] I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18145[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[1]_new_ O=$abc$45565$new_n3048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[1] I1=inst_dout_scldata.tx_data_tmp_4byte[1] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18145[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[1] I1=inst_dout_scldata.tx_data_tmp_2byte[1] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n3020_ I1=inst_dout_scldata.tx_data_tmp_2byte[0] I2=$abc$45565$new_n3052_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9565_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[0] I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[0]_new_ I3=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18153[2]_new_ O=$abc$45565$new_n3052_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[0] I1=inst_dout_scldata.tx_data_tmp_2byte[0] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[0] I1=inst_dout_scldata.tx_data_tmp_4byte[0] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18153[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=inst_dout_scldata.bram_send_countdown[15] I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[15] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6100_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=inst_dout_scldata.bram_send_countdown[14] I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[14] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6099_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=inst_dout_scldata.bram_send_countdown[13] I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[13] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6098_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=inst_dout_scldata.bram_send_countdown[12] I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[12] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6097_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=inst_dout_scldata.bram_send_countdown[11] I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[11] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6096_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=inst_dout_scldata.bram_send_countdown[10] I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[10] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6095_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=inst_dout_scldata.bram_send_countdown[9] I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[9] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6094_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=inst_dout_scldata.bram_send_countdown[8] I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[8] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6093_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=inst_dout_scldata.bram_send_countdown[7] I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[7] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6092_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=inst_dout_scldata.bram_send_countdown[6] I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[6] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6091_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=inst_dout_scldata.bram_send_countdown[5] I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[5] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6090_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=inst_dout_scldata.bram_send_countdown[4] I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[4] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6089_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=inst_dout_scldata.bram_send_countdown[2] I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[2] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6087_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1969_ I1=bram_send_countdown_scl I2=$abc$45565$new_n1967_ I3=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[0] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6085_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[7]_new_inv_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I2=$abc$45565$new_n3071_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9836_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[7] I2=inst_dout_scldata.dout_countdown[7] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$new_n1960_ I1=inst_dout_scldata.dout_countdown[7] I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[7]_new_inv_ O=$abc$45565$new_n3071_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[7] I2=inst_dout_scldata.dout_countdown[7] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[6]_new_inv_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I2=$abc$45565$new_n3075_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9835_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[6] I2=inst_dout_scldata.dout_countdown[6] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$new_n1960_ I1=inst_dout_scldata.dout_countdown[6] I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[6]_new_inv_ O=$abc$45565$new_n3075_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[6] I2=inst_dout_scldata.dout_countdown[6] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[5]_new_inv_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I2=$abc$45565$new_n3079_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9834_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[5] I2=inst_dout_scldata.dout_countdown[5] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$new_n1960_ I1=inst_dout_scldata.dout_countdown[5] I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[5]_new_inv_ O=$abc$45565$new_n3079_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[5] I2=inst_dout_scldata.dout_countdown[5] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[4]_new_inv_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I2=$abc$45565$new_n3083_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9833_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[4] I2=inst_dout_scldata.dout_countdown[4] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$new_n1960_ I1=inst_dout_scldata.dout_countdown[4] I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[4]_new_inv_ O=$abc$45565$new_n3083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[4] I2=inst_dout_scldata.dout_countdown[4] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[3]_new_inv_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I2=$abc$45565$new_n3087_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9832_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[3] I2=inst_dout_scldata.dout_countdown[3] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$new_n1960_ I1=inst_dout_scldata.dout_countdown[3] I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[3]_new_inv_ O=$abc$45565$new_n3087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[3] I2=inst_dout_scldata.dout_countdown[3] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[2]_new_inv_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I2=$abc$45565$new_n3091_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9831_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[2] I2=inst_dout_scldata.dout_countdown[2] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_scldata.dout_countdown[2] I1=$abc$45565$new_n1960_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9827_Y[2]_new_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9826_Y[2]_new_ O=$abc$45565$new_n3091_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[2]_new_inv_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9827_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[2] I2=inst_dout_scldata.dout_countdown[2] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[2]_new_inv_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9826_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3802_Y[1]_new_inv_ I3=$abc$45565$new_n3096_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9830_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011111111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1] I1=inst_dout_scldata.dout_countdown[1] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I3=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18337[0]_new_ O=$abc$45565$new_n3096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[1]_new_inv_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18337[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=inst_dout_scldata.dout_countdown[0] I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=inst_dout_scldata.dout_countdown[1] I3=$false O=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001011
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.dout_countdown[0] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=inst_dout_scldata.dout_countdown[1] O=$abc$45565$techmap\inst_dout_scldata.$procmux$3802_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011101111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[0]_new_inv_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I2=$abc$45565$new_n3102_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9829_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[0] I2=inst_dout_scldata.dout_countdown[0] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$new_n1960_ I1=inst_dout_scldata.dout_countdown[0] I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[0]_new_inv_ O=$abc$45565$new_n3102_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4517[0] I2=inst_dout_scldata.dout_countdown[0] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$new_n3107_ I1=$abc$45565$new_n1956_ I2=$abc$45565$new_n3105_ I3=inst_dout_scldata.tx_data_tmp_4byte[31] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10049_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=$abc$45565$new_n3106_ I2=inst_dout_scldata.dout_state[2] I3=$abc$45565$new_n3015_ O=$abc$45565$new_n3105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=inst_dout_scldata.dout_state[0] I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=inst_dout_scldata.dout_state[1] I3=$false O=$abc$45565$new_n3106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ I1=inst_dout_scldata.ti_packet_sending[31] I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[31] O=$abc$45565$new_n3107_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n3109_ I1=$abc$45565$new_n1956_ I2=$abc$45565$new_n3105_ I3=inst_dout_scldata.tx_data_tmp_4byte[30] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10048_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ I1=inst_dout_scldata.ti_packet_sending[30] I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[30] O=$abc$45565$new_n3109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n3111_ I1=$abc$45565$new_n1956_ I2=$abc$45565$new_n3105_ I3=inst_dout_scldata.tx_data_tmp_4byte[29] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10047_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ I1=inst_dout_scldata.ti_packet_sending[29] I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[29] O=$abc$45565$new_n3111_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n3113_ I1=$abc$45565$new_n1956_ I2=$abc$45565$new_n3105_ I3=inst_dout_scldata.tx_data_tmp_4byte[28] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10046_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ I1=inst_dout_scldata.ti_packet_sending[28] I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[28] O=$abc$45565$new_n3113_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n3115_ I1=$abc$45565$new_n1956_ I2=$abc$45565$new_n3105_ I3=inst_dout_scldata.tx_data_tmp_4byte[27] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10045_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ I1=inst_dout_scldata.ti_packet_sending[27] I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[27] O=$abc$45565$new_n3115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n3117_ I1=$abc$45565$new_n1956_ I2=$abc$45565$new_n3105_ I3=inst_dout_scldata.tx_data_tmp_4byte[26] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10044_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ I1=inst_dout_scldata.ti_packet_sending[26] I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[26] O=$abc$45565$new_n3117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n3119_ I1=$abc$45565$new_n1956_ I2=$abc$45565$new_n3105_ I3=inst_dout_scldata.tx_data_tmp_4byte[25] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10043_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ I1=inst_dout_scldata.ti_packet_sending[25] I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[25] O=$abc$45565$new_n3119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n3121_ I1=$abc$45565$new_n1956_ I2=$abc$45565$new_n3105_ I3=inst_dout_scldata.tx_data_tmp_4byte[24] O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10042_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ I1=inst_dout_scldata.ti_packet_sending[24] I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=trigtime[24] O=$abc$45565$new_n3121_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[23]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[23]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[23]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10041_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[23] I1=inst_dout_scldata.ti_packet_sending[23] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[23] I2=$abc$45565$new_n3125_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[31] I2=inst_dout_scldata.tx_data_tmp_4byte[23] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[23] I1=inst_dout_scldata.tx_data_tmp_4byte[31] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[22]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[22]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[22]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10040_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[22] I1=inst_dout_scldata.ti_packet_sending[22] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[22] I2=$abc$45565$new_n3130_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[30] I2=inst_dout_scldata.tx_data_tmp_4byte[22] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[22] I1=inst_dout_scldata.tx_data_tmp_4byte[30] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[21]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[21]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[21]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10039_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[21] I1=inst_dout_scldata.ti_packet_sending[21] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[21] I2=$abc$45565$new_n3135_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[29] I2=inst_dout_scldata.tx_data_tmp_4byte[21] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3135_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[21] I1=inst_dout_scldata.tx_data_tmp_4byte[29] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[20]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[20]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[20]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10038_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[20] I1=inst_dout_scldata.ti_packet_sending[20] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[20] I2=$abc$45565$new_n3140_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[28] I2=inst_dout_scldata.tx_data_tmp_4byte[20] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3140_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[20] I1=inst_dout_scldata.tx_data_tmp_4byte[28] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[20]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[19]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[19]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[19]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10037_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[19] I1=inst_dout_scldata.ti_packet_sending[19] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[19] I2=$abc$45565$new_n3145_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[27] I2=inst_dout_scldata.tx_data_tmp_4byte[19] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3145_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[19] I1=inst_dout_scldata.tx_data_tmp_4byte[27] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[19]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[18]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[18]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[18]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10036_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[18] I1=inst_dout_scldata.ti_packet_sending[18] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[18] I2=$abc$45565$new_n3150_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[26] I2=inst_dout_scldata.tx_data_tmp_4byte[18] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[18] I1=inst_dout_scldata.tx_data_tmp_4byte[26] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[17]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[17]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[17]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10035_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[17] I1=inst_dout_scldata.ti_packet_sending[17] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[17] I2=$abc$45565$new_n3155_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[25] I2=inst_dout_scldata.tx_data_tmp_4byte[17] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3155_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[17] I1=inst_dout_scldata.tx_data_tmp_4byte[25] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[17]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[16]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[16]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[16]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10034_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[16] I1=inst_dout_scldata.ti_packet_sending[16] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[16] I2=$abc$45565$new_n3160_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[24] I2=inst_dout_scldata.tx_data_tmp_4byte[16] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3160_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[16] I1=inst_dout_scldata.tx_data_tmp_4byte[24] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[15]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[15]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[15]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10033_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[15] I1=inst_dout_scldata.ti_packet_sending[15] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[15] I2=$abc$45565$new_n3165_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[23] I2=inst_dout_scldata.tx_data_tmp_4byte[15] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3165_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[15] I1=inst_dout_scldata.tx_data_tmp_4byte[23] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[14]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[14]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[14]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10032_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[14] I1=inst_dout_scldata.ti_packet_sending[14] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[14] I2=$abc$45565$new_n3170_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[22] I2=inst_dout_scldata.tx_data_tmp_4byte[14] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3170_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[14] I1=inst_dout_scldata.tx_data_tmp_4byte[22] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[13]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[13]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[13]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10031_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[13] I1=inst_dout_scldata.ti_packet_sending[13] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[13] I2=$abc$45565$new_n3175_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[21] I2=inst_dout_scldata.tx_data_tmp_4byte[13] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[13] I1=inst_dout_scldata.tx_data_tmp_4byte[21] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[12]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[12]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[12]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10030_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[12] I1=inst_dout_scldata.ti_packet_sending[12] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[12] I2=$abc$45565$new_n3180_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[20] I2=inst_dout_scldata.tx_data_tmp_4byte[12] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[12] I1=inst_dout_scldata.tx_data_tmp_4byte[20] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[11]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[11]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[11]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10029_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[11] I1=inst_dout_scldata.ti_packet_sending[11] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[11] I2=$abc$45565$new_n3185_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[19] I2=inst_dout_scldata.tx_data_tmp_4byte[11] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3185_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[11] I1=inst_dout_scldata.tx_data_tmp_4byte[19] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[10]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[10]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[10]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10028_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[10] I1=inst_dout_scldata.ti_packet_sending[10] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[10] I2=$abc$45565$new_n3190_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[18] I2=inst_dout_scldata.tx_data_tmp_4byte[10] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3190_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[10] I1=inst_dout_scldata.tx_data_tmp_4byte[18] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[9]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[9]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[9]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10027_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[9] I1=inst_dout_scldata.ti_packet_sending[9] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[9] I2=$abc$45565$new_n3195_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[17] I2=inst_dout_scldata.tx_data_tmp_4byte[9] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3195_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[9] I1=inst_dout_scldata.tx_data_tmp_4byte[17] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[8]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[8]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[8]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10026_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[8] I1=inst_dout_scldata.ti_packet_sending[8] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[8] I2=$abc$45565$new_n3200_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[16] I2=inst_dout_scldata.tx_data_tmp_4byte[8] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3200_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[8] I1=inst_dout_scldata.tx_data_tmp_4byte[16] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[7]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[7]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[7]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10025_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[7] I1=inst_dout_scldata.ti_packet_sending[7] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[7] I2=$abc$45565$new_n3205_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[15] I2=inst_dout_scldata.tx_data_tmp_4byte[7] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3205_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[7] I1=inst_dout_scldata.tx_data_tmp_4byte[15] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[6]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[6]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[6]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10024_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[6] I1=inst_dout_scldata.ti_packet_sending[6] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[6] I2=$abc$45565$new_n3210_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[14] I2=inst_dout_scldata.tx_data_tmp_4byte[6] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3210_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[6] I1=inst_dout_scldata.tx_data_tmp_4byte[14] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[5]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[5]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[5]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10023_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[5] I2=$abc$45565$new_n3214_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[13] I2=inst_dout_scldata.tx_data_tmp_4byte[5] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[5] I1=inst_dout_scldata.ti_packet_sending[5] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[5] I1=inst_dout_scldata.tx_data_tmp_4byte[13] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[4]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[4]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[4]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10022_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[4] I1=inst_dout_scldata.ti_packet_sending[4] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[4] I2=$abc$45565$new_n3220_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[12] I2=inst_dout_scldata.tx_data_tmp_4byte[4] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3220_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[4] I1=inst_dout_scldata.tx_data_tmp_4byte[12] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[3]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[3]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[3]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10021_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[3] I1=inst_dout_scldata.ti_packet_sending[3] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[3] I2=$abc$45565$new_n3225_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[11] I2=inst_dout_scldata.tx_data_tmp_4byte[3] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3225_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[3] I1=inst_dout_scldata.tx_data_tmp_4byte[11] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[2]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[2]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[2]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10020_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[2] I1=inst_dout_scldata.ti_packet_sending[2] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[2] I2=$abc$45565$new_n3230_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[10] I2=inst_dout_scldata.tx_data_tmp_4byte[2] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[2] I1=inst_dout_scldata.tx_data_tmp_4byte[10] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[1]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[1]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[1]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10019_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[1] I1=inst_dout_scldata.ti_packet_sending[1] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[1] I2=$abc$45565$new_n3235_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[9] I2=inst_dout_scldata.tx_data_tmp_4byte[1] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3235_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[1] I1=inst_dout_scldata.tx_data_tmp_4byte[9] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[0]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[0]_new_ I2=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[0]_new_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10018_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[0] I1=inst_dout_scldata.ti_packet_sending[0] I2=$abc$45565$new_n1956_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=trigtime[0] I2=$abc$45565$new_n3240_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=inst_dout_scldata.tx_data_tmp_4byte[8] I2=inst_dout_scldata.tx_data_tmp_4byte[0] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3240_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_4byte[0] I1=inst_dout_scldata.tx_data_tmp_4byte[8] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[15] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I2=$abc$45565$new_n3243_ I3=$abc$45565$new_n3250_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10315_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[15] I2=$abc$45565$new_n3244_ I3=$abc$45565$new_n3249_ O=$abc$45565$new_n3243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[15] I2=$abc$45565$new_n3245_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3244_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[15] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[15] O=$abc$45565$new_n3245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=inst_dout_scldata.dout_state[1] I1=inst_dout_scldata.dout_state[0] I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ I3=$false O=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$45565$new_n3014_ I1=inst_dout_scldata.dout_state[2] I2=$false I3=$false O=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n1962_ I1=inst_dout_scldata.dout_state[2] I2=$false I3=$false O=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I1=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ I2=$abc$45565$new_n3017_ I3=$false O=$abc$45565$new_n3249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[15] I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ I3=$abc$45565$new_n3251_ O=$abc$45565$new_n3250_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1] I2=$false I3=$false O=$abc$45565$new_n3251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[14] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I2=$abc$45565$new_n3253_ I3=$abc$45565$new_n3256_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10314_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[14] I2=$abc$45565$new_n3254_ I3=$abc$45565$new_n3249_ O=$abc$45565$new_n3253_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[14] I2=$abc$45565$new_n3255_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[14] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[14] O=$abc$45565$new_n3255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[14] I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ I3=$abc$45565$new_n3251_ O=$abc$45565$new_n3256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[13] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I2=$abc$45565$new_n3258_ I3=$abc$45565$new_n3261_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10313_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[13] I2=$abc$45565$new_n3259_ I3=$abc$45565$new_n3249_ O=$abc$45565$new_n3258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[13] I2=$abc$45565$new_n3260_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[13] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[13] O=$abc$45565$new_n3260_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[13] I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ I3=$abc$45565$new_n3251_ O=$abc$45565$new_n3261_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[12] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I2=$abc$45565$new_n3263_ I3=$abc$45565$new_n3266_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10312_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[12] I2=$abc$45565$new_n3264_ I3=$abc$45565$new_n3249_ O=$abc$45565$new_n3263_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[12] I2=$abc$45565$new_n3265_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[12] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[12] O=$abc$45565$new_n3265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[12] I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ I3=$abc$45565$new_n3251_ O=$abc$45565$new_n3266_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[11] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I2=$abc$45565$new_n3268_ I3=$abc$45565$new_n3271_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10311_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[11] I2=$abc$45565$new_n3269_ I3=$abc$45565$new_n3249_ O=$abc$45565$new_n3268_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[11] I2=$abc$45565$new_n3270_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[11] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[11] O=$abc$45565$new_n3270_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[11] I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ I3=$abc$45565$new_n3251_ O=$abc$45565$new_n3271_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[10] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I2=$abc$45565$new_n3273_ I3=$abc$45565$new_n3276_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10310_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[10] I2=$abc$45565$new_n3274_ I3=$abc$45565$new_n3249_ O=$abc$45565$new_n3273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[10] I2=$abc$45565$new_n3275_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[10] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[10] O=$abc$45565$new_n3275_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[10] I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ I3=$abc$45565$new_n3251_ O=$abc$45565$new_n3276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[9] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I2=$abc$45565$new_n3278_ I3=$abc$45565$new_n3281_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10309_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[9] I2=$abc$45565$new_n3279_ I3=$abc$45565$new_n3249_ O=$abc$45565$new_n3278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[9] I2=$abc$45565$new_n3280_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[9] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[9] O=$abc$45565$new_n3280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[9] I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ I3=$abc$45565$new_n3251_ O=$abc$45565$new_n3281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[8] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I2=$abc$45565$new_n3283_ I3=$abc$45565$new_n3286_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10308_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[8] I2=$abc$45565$new_n3284_ I3=$abc$45565$new_n3249_ O=$abc$45565$new_n3283_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[8] I2=$abc$45565$new_n3285_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[8] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[8] O=$abc$45565$new_n3285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[8] I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ I3=$abc$45565$new_n3251_ O=$abc$45565$new_n3286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$45565$new_n3296_ I1=$abc$45565$new_n3288_ I2=$abc$45565$new_n3294_ I3=$abc$45565$new_n3290_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10307_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000111111111
.gate SB_LUT4 I0=$abc$45565$new_n3289_ I1=inst_dout_scldata.tx_data_tmp_2byte[15] I2=inst_dout_scldata.tx_data_tmp_2byte[7] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$new_n1950_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ I2=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I3=$false O=$abc$45565$new_n3289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=inst_dout_scldata.tx_data_tmp_2byte[7] I3=$abc$45565$new_n3291_ O=$abc$45565$new_n3290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1] I1=inst_dout_scldata.tx_data_tmp_2byte[7] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I3=$abc$45565$new_n3292_ O=$abc$45565$new_n3291_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[15] I2=$abc$45565$new_n3293_ I3=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ O=$abc$45565$new_n3292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[7] I2=$false I3=$false O=$abc$45565$new_n3293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[7] I2=$abc$45565$new_n3295_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[7] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[7] O=$abc$45565$new_n3295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I2=$false I3=$false O=$abc$45565$new_n3296_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=inst_dout_scldata.tx_data_tmp_2byte[6] I3=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18742[3]_new_inv_ O=$abc$45565$new_n3300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1] I1=inst_dout_scldata.tx_data_tmp_2byte[6] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10298_Y[6]_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18742[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[6] I1=inst_dout_scldata.tx_data_tmp_2byte[14] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10298_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[6] I2=$abc$45565$new_n3304_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[6] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[6] O=$abc$45565$new_n3304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=inst_dout_scldata.tx_data_tmp_2byte[5] I3=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18752[3]_new_inv_ O=$abc$45565$new_n3310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1] I1=inst_dout_scldata.tx_data_tmp_2byte[5] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10298_Y[5]_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18752[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[5] I1=inst_dout_scldata.tx_data_tmp_2byte[13] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10298_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[5] I2=$abc$45565$new_n3314_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[5] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[5] O=$abc$45565$new_n3314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n3296_ I1=$abc$45565$new_n3318_ I2=$abc$45565$new_n3323_ I3=$abc$45565$new_n3319_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10304_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000111111111
.gate SB_LUT4 I0=$abc$45565$new_n3289_ I1=inst_dout_scldata.tx_data_tmp_2byte[12] I2=inst_dout_scldata.tx_data_tmp_2byte[4] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=inst_dout_scldata.tx_data_tmp_2byte[4] I3=$abc$45565$new_n3320_ O=$abc$45565$new_n3319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1] I1=inst_dout_scldata.tx_data_tmp_2byte[4] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I3=$abc$45565$new_n3321_ O=$abc$45565$new_n3320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[12] I2=$abc$45565$new_n3322_ I3=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ O=$abc$45565$new_n3321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[4] I2=$false I3=$false O=$abc$45565$new_n3322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[4] I2=$abc$45565$new_n3324_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[4] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[4] O=$abc$45565$new_n3324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n3296_ I1=$abc$45565$new_n3326_ I2=$abc$45565$new_n3331_ I3=$abc$45565$new_n3327_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10303_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000111111111
.gate SB_LUT4 I0=$abc$45565$new_n3289_ I1=inst_dout_scldata.tx_data_tmp_2byte[11] I2=inst_dout_scldata.tx_data_tmp_2byte[3] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=inst_dout_scldata.tx_data_tmp_2byte[3] I3=$abc$45565$new_n3328_ O=$abc$45565$new_n3327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1] I1=inst_dout_scldata.tx_data_tmp_2byte[3] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I3=$abc$45565$new_n3329_ O=$abc$45565$new_n3328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[11] I2=$abc$45565$new_n3330_ I3=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ O=$abc$45565$new_n3329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[3] I2=$false I3=$false O=$abc$45565$new_n3330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[3] I2=$abc$45565$new_n3332_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[3] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[3] O=$abc$45565$new_n3332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n3296_ I1=$abc$45565$new_n3334_ I2=$abc$45565$new_n3339_ I3=$abc$45565$new_n3335_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10302_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000111111111
.gate SB_LUT4 I0=$abc$45565$new_n3289_ I1=inst_dout_scldata.tx_data_tmp_2byte[10] I2=inst_dout_scldata.tx_data_tmp_2byte[2] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=inst_dout_scldata.tx_data_tmp_2byte[2] I3=$abc$45565$new_n3336_ O=$abc$45565$new_n3335_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1] I1=inst_dout_scldata.tx_data_tmp_2byte[2] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I3=$abc$45565$new_n3337_ O=$abc$45565$new_n3336_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[10] I2=$abc$45565$new_n3338_ I3=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ O=$abc$45565$new_n3337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[2] I2=$false I3=$false O=$abc$45565$new_n3338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[2] I2=$abc$45565$new_n3340_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[2] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[2] O=$abc$45565$new_n3340_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10396_Y[0]_new_ I1=$abc$45565$new_n1960_ I2=inst_dout_scldata.tx_data_tmp_2byte[1] I3=$abc$45565$new_n3346_ O=$abc$45565$new_n3345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I1=ud_counter[1] I2=$abc$45565$new_n3347_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=ld_counter[1] I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I3=sud_counter[1] O=$abc$45565$new_n3347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n1956_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I2=$false I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10396_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n3351_ I1=$abc$45565$new_n3356_ I2=$abc$45565$new_n3251_ I3=$abc$45565$new_n3354_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10300_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$45565$new_n3289_ I1=$abc$45565$new_n3352_ I2=$abc$45565$new_n3353_ I3=$abc$45565$new_n3296_ O=$abc$45565$new_n3351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[8] I2=$false I3=$false O=$abc$45565$new_n3352_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[0] I2=$false I3=$false O=$abc$45565$new_n3353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10396_Y[0]_new_ I2=inst_dout_scldata.tx_data_tmp_2byte[0] I3=$abc$45565$new_n3355_ O=$abc$45565$new_n3354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_ I1=inst_dout_scldata.tx_data_tmp_2byte[8] I2=$abc$45565$new_n3353_ I3=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ O=$abc$45565$new_n3355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I1=ld_counter[0] I2=$abc$45565$new_n3357_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n3356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I1=sud_counter[0] I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I3=ud_counter[0] O=$abc$45565$new_n3357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ I1=inst_dout_scldata.dout_state[0] I2=inst_dout_scldata.dout_state[1] I3=$false O=$abc$45565$techmap\inst_dout_scldata.$procmux$3579_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3579_CMP_new_ I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$19014[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10396_Y[0]_new_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$19014[0]_new_ I2=$abc$45565$new_n3366_ I3=$abc$45565$new_n3014_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10401_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$new_n3367_ I3=$false O=$abc$45565$new_n3366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=inst_dout_scldata.dout_state[1] I1=inst_dout_scldata.dout_state[0] I2=$abc$45565$new_n3015_ I3=$false O=$abc$45565$new_n3367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$new_n3367_ I3=$false O=$abc$45565$new_n3372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I1=$abc$45565$new_n2908_ I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=inst_dout_histdata.dout_state[1] I1=inst_dout_histdata.dout_state[0] I2=$abc$45565$new_n1941_ I3=RSTn_i O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22186 I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302 I1=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22186
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22249 I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22249
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302 I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I1=$abc$45565$new_n3017_ I2=$abc$45565$new_n3382_ I3=RSTn_i O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ I1=$abc$45565$new_n1962_ I2=$false I3=$false O=$abc$45565$new_n3382_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$new_n3017_ I1=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24916 I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24979 I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_ I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24916
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24979
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$45565$new_n3251_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_ I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$new_n3390_ I1=$abc$45565$new_n3392_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26672
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=command_head[1] I1=RSTn_i I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$15828[0]_new_ I3=cmd_state[0] O=$abc$45565$new_n3390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_ I1=cmd_state[1] I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$15828[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=command_head[2] I1=command_head[0] I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$5372[1]_new_inv_ I3=command_head[3] O=$abc$45565$new_n3392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=command_head[4] I1=command_head[5] I2=command_head[6] I3=command_head[7] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$5372[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$45565$new_n3395_ I1=$abc$45565$new_n3392_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$15828[0]_new_ I1=RSTn_i I2=command_head[1] I3=cmd_state[0] O=$abc$45565$new_n3395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$45565$new_n3395_ I1=$abc$45565$new_n3397_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=command_head[0] I1=command_head[2] I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$5372[1]_new_inv_ I3=command_head[3] O=$abc$45565$new_n3397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$45565$new_n3395_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$31621[1]_new_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$5372[1]_new_inv_ I1=command_head[0] I2=command_head[2] I3=command_head[3] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$31621[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$45565$new_n3395_ I1=$abc$45565$new_n3401_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=command_head[0] I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$5372[1]_new_inv_ I2=command_head[2] I3=command_head[3] O=$abc$45565$new_n3401_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$45565$new_n3390_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$31621[1]_new_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n3390_ I1=$abc$45565$new_n3401_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$32739
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_ I1=$abc$45565$my_uart.received_new_ I2=$abc$45565$auto$simplemap.cc:168:logic_reduce$4925[0]_new_inv_ I3=RSTn_i O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33379
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=cmd_state[0] I1=cmd_state[1] I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:168:logic_reduce$4925[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$33575[1]_new_inv_ I1=$abc$45565$my_uart.received_new_ I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33585
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cmd_state[1] I1=cmd_state[0] I2=$abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_ I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$33575[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cmd_state[0] I1=$abc$45565$my_uart.received_new_ I2=RSTn_i I3=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$15828[0]_new_ O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33849
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34086
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=waddr[0] I1=RSTn_i I2=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_ I1=$abc$45565$auto$rtlil.cc:1969:NotGate$45239 I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35368
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[16] I1=pretrigger_sample[9] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] I3=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$5323[3]_new_inv_ O=$abc$45565$new_n3415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[12] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[13] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[14] I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[15] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$5323[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=pretrigger_sample[8] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[10] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[11] I3=trig O=$abc$45565$new_n3422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44969 I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[1] I2=$abc$45565$auto$rtlil.cc:1969:NotGate$45239 I3=$abc$45565$new_n3425_ O=$abc$45565$new_n3424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44973 I1=$abc$45565$auto$ice40_ffinit.cc:141:execute$44993 I2=pretrigger_sample[7] I3=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[3] O=$abc$45565$new_n3425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000110000010
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122 I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34883
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=bram_state[3] I1=bram_state[1] I2=bram_state[2] I3=RSTn_i O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000111111111
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35368 I1=$abc$45565$auto$ice40_ffinit.cc:141:execute$45001 I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35401
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I1=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749 I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_ I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_ I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=hist_state[3] I1=hist_state[2] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_ I3=RSTn_i O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35821
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000111111111
.gate SB_LUT4 I0=hist_state[2] I1=hist_state[3] I2=RSTn_i I3=hist_state[1] O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n3446_ I1=$abc$45565$new_n3436_ I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[5]_new_inv_ I3=RSTn_i O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I1=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ I2=$false I3=$false O=$abc$45565$new_n3436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$new_n3438_ I1=raw_hist_address[8] I2=raw_hist_address[9] I3=$abc$45565$auto$alumacc.cc:491:replace_alu$4683[15] O=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8958[1]_new_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[0]_new_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8944[2]_new_ I3=$false O=$abc$45565$new_n3438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[3]_new_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[2]_new_ I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8958[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=raw_hist_address[3] I1=raw_hist_address[1] I2=raw_hist_address[2] I3=raw_hist_address[0] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=raw_hist_address[4] I1=raw_hist_address[5] I2=raw_hist_address[6] I3=raw_hist_address[7] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=raw_hist_address[12] I1=$abc$45565$new_n3443_ I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=raw_hist_address[13] I1=raw_hist_address[14] I2=raw_hist_address[15] I3=$false O=$abc$45565$new_n3443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=raw_hist_address[10] I1=raw_hist_address[11] I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8944[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=raw_hist_address[9] I1=raw_hist_address[8] I2=$abc$45565$new_n3438_ I3=$abc$45565$auto$alumacc.cc:491:replace_alu$4696[15] O=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1832:Not$4667_new_ I1=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I2=$abc$45565$auto$rtlil.cc:1863:Or$4578_new_inv_ I3=$false O=$abc$45565$new_n3446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=raw_hist_address[10] I1=raw_hist_address[11] I2=$abc$45565$new_n3448_ I3=$abc$45565$auto$alumacc.cc:491:replace_alu$4657[15] O=$abc$45565$auto$rtlil.cc:1832:Not$4667_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=raw_hist_address[9] I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[0]_new_ I2=raw_hist_address[8] I3=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8958[1]_new_ O=$abc$45565$new_n3448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=raw_hist_address[11] I1=raw_hist_address[10] I2=$abc$45565$new_n3448_ I3=$abc$45565$auto$alumacc.cc:491:replace_alu$4670[15] O=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8958[1]_new_ I1=$abc$45565$new_n3451_ I2=$abc$45565$new_n3443_ I3=$abc$45565$auto$alumacc.cc:491:replace_alu$4571[15] O=$abc$45565$auto$rtlil.cc:1863:Or$4578_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=raw_hist_address[8] I1=raw_hist_address[9] I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$8944[2]_new_ I3=raw_hist_address[12] O=$abc$45565$new_n3451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_ I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_ I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37152
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749 I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37171
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=hist_state[0] I1=hist_state[2] I2=hist_state[3] I3=RSTn_i O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37266
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$45565$new_n2589_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=trig_hist_pulse I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=ld_counter[0] I1=trig_hist_pulse I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37885
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=trig_hist_pulse I1=$abc$45565$auto$alumacc.cc:491:replace_alu$4641[15] I2=write_done I3=RSTn_i O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 I1=ud_counter[0] I2=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38075
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 I1=sud_counter[0] I2=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38524
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$new_n3463_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=trig_hist_pulse I1=$abc$45565$auto$alumacc.cc:491:replace_alu$4636[15] I2=$abc$45565$auto$alumacc.cc:491:replace_alu$4641[15] I3=write_done O=$abc$45565$new_n3463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$45565$new_n3467_ I1=$abc$45565$new_n3471_ I2=$abc$45565$new_n3474_ I3=$abc$45565$new_n3475_ O=$abc$45565$auto$rtlil.cc:1835:ReduceAnd$4765_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=ADC[2] I1=ADCdelayN[2] I2=$abc$45565$new_n3468_ I3=$abc$45565$new_n3470_ O=$abc$45565$new_n3467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=ADC[6] I1=ADCdelayN[6] I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$10682[0]_new_ I3=$false O=$abc$45565$new_n3468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=ADCdelayN[12] I1=ADCdelayN[13] I2=ADCdelayN[14] I3=ADCdelayN[15] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$10682[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=ADC[3] I1=ADCdelayN[3] I2=ADC[8] I3=ADCdelayN[8] O=$abc$45565$new_n3470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=ADC[5] I1=ADCdelayN[5] I2=$abc$45565$auto$alumacc.cc:490:replace_alu$4758[0]_new_ I3=$abc$45565$new_n3473_ O=$abc$45565$new_n3471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=ADC[0] I1=ADCdelayN[0] I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:490:replace_alu$4758[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=ADC[4] I1=ADCdelayN[4] I2=ADC[7] I3=ADCdelayN[7] O=$abc$45565$new_n3473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=ADC[9] I1=ADCdelayN[9] I2=ADC[10] I3=ADCdelayN[10] O=$abc$45565$new_n3474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=ADC[1] I1=ADCdelayN[1] I2=ADC[11] I3=ADCdelayN[11] O=$abc$45565$new_n3475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=trigger_threshold[11] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[11] I2=$abc$45565$new_n3477_ I3=$abc$45565$new_n3479_ O=$abc$45565$new_n3476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[13] I1=trigger_threshold[13] I2=$abc$45565$new_n3478_ I3=$false O=$abc$45565$new_n3477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=trigger_threshold[15] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[15] I2=trigger_threshold[8] I3=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[8] O=$abc$45565$new_n3478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[2] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[2] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[1] I3=trigger_threshold[1] O=$abc$45565$new_n3479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[6] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[6] I2=$abc$45565$new_n3481_ I3=$abc$45565$new_n3484_ O=$abc$45565$new_n3480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[1] I1=trigger_threshold[1] I2=$abc$45565$new_n3482_ I3=$abc$45565$new_n3483_ O=$abc$45565$new_n3481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=trigger_threshold[4] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[4] I2=trigger_threshold[7] I3=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[7] O=$abc$45565$new_n3482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[15] I1=trigger_threshold[15] I2=trigger_threshold[13] I3=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[13] O=$abc$45565$new_n3483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[8] I1=trigger_threshold[8] I2=trigger_threshold[10] I3=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[10] O=$abc$45565$new_n3484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=trigger_threshold[0] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[0] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[5] I3=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[5] O=$abc$45565$new_n3486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000100110010000
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[2] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[2] I2=trigger_threshold[3] I3=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[3] O=$abc$45565$new_n3489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1] I1=RSTn_i I2=trig_pulse I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1] I1=$abc$45565$new_n1981_ I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40161
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=write_done I1=$abc$45565$new_n1981_ I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1] I3=RSTn_i O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40199
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1] I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n3501_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7579[1]_new_inv_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_ I3=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_ O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40531
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$40509[2]_new_ I1=$abc$45565$auto$ice40_ffinit.cc:141:execute$44913 I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$45565$new_n3497_ I1=$abc$45565$new_n3499_ I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$40509[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=SCLK_counter[5] I1=SCLK_counter[4] I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$9212[0]_new_ I3=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$9217[1]_new_ O=$abc$45565$new_n3497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=SCLK_counter[0] I1=SCLK_counter[1] I2=SCLK_counter[2] I3=SCLK_counter[3] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$9217[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:491:replace_alu$4709[7] I1=$abc$45565$auto$ice40_ffinit.cc:141:execute$45033 I2=$abc$45565$auto$ice40_ffinit.cc:141:execute$44913 I3=$abc$45565$auto$alumacc.cc:491:replace_alu$4593[7] O=$abc$45565$new_n3499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$40509[2]_new_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SCLK_counter[1] I1=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[8] I2=$abc$45565$new_n3502_ I3=$abc$45565$auto$maccmap.cc:240:synth$8968.C[31] O=$abc$45565$new_n3501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[0] I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7050[1]_new_inv_ I2=$false I3=$false O=$abc$45565$new_n3502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[4] I1=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[5] I2=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[6] I3=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[7] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7050[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[3] I1=SCLK_counter[1] I2=SCLK_counter[2] I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7579[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$45565$new_n3506_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7579[1]_new_inv_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_ I3=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_ O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40559
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=SCLK_counter[1] I1=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[8] I2=$abc$45565$new_n3507_ I3=$abc$45565$auto$maccmap.cc:240:synth$8968.C[31] O=$abc$45565$new_n3506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7050[1]_new_inv_ I1=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[0] I2=$false I3=$false O=$abc$45565$new_n3507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$new_n3509_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7579[1]_new_inv_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_ I3=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_ O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40587
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[8] I1=SCLK_counter[1] I2=$abc$45565$new_n3502_ I3=$abc$45565$auto$maccmap.cc:240:synth$8968.C[31] O=$abc$45565$new_n3509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$45565$new_n3511_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7579[1]_new_inv_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_ I3=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_ O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40615
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[8] I1=SCLK_counter[1] I2=$abc$45565$new_n3507_ I3=$abc$45565$auto$maccmap.cc:240:synth$8968.C[31] O=$abc$45565$new_n3511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$45565$new_n3501_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7267[1]_new_inv_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_ I3=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_ O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40643
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[3] I1=SCLK_counter[1] I2=SCLK_counter[2] I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7267[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=$abc$45565$new_n3506_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7267[1]_new_inv_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_ I3=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_ O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$45565$new_n3509_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7267[1]_new_inv_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_ I3=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_ O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40699
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$45565$new_n3511_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7267[1]_new_inv_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_ I3=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_ O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40727
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$45565$new_n3501_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7033[1]_new_inv_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_ I3=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_ O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40755
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=SCLK_counter[1] I1=SCLK_counter[2] I2=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[3] I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7033[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$45565$new_n3506_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7033[1]_new_inv_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_ I3=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_ O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40783
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$45565$new_n3509_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7033[1]_new_inv_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_ I3=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_ O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40811
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$45565$new_n3511_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$7033[1]_new_inv_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_ I3=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_ O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40839
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:140:execute$45032 I1=$abc$45565$new_n3497_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40843
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1969:NotGate$45381 I1=SCLK_counter[0] I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40852
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=tx_cnt[0] I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40864
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:491:replace_alu$4604[15] I1=$0\transmit_trig_scl[0:0] I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40933
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=scl_output_freq[10] I1=event_send_count_scl[10] I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5083[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=event_send_count_scl[0] I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40937
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:491:replace_alu$4609[15] I1=$0\transmit_trig_hist[0:0] I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40967
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[2] I1=histogram_output_freq[14] I2=event_send_count[14] I3=event_send_count[2] O=$abc$45565$new_n3555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000110000010
.gate SB_LUT4 I0=histogram_output_freq[10] I1=event_send_count[10] I2=histogram_output_freq[12] I3=event_send_count[12] O=$abc$45565$new_n3556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[6] I1=event_send_count[1] I2=histogram_output_freq[1] I3=event_send_count[6] O=$abc$45565$new_n3557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000110000010
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=event_send_count[0] I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_ I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41088
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$14540[0]_new_inv_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$14540[1]_new_inv_ I2=RSTn_i I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[0] I1=$abc$45565$new_n2127_ I2=$abc$45565$new_n2058_ I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$14540[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I1=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_ I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_ O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$14540[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=inst_dout_eventdata.dout_state[1] I1=inst_dout_eventdata.dout_state[0] I2=$abc$45565$new_n2127_ I3=RSTn_i O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42307 I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423 I1=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42307
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42370 I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42370
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423 I1=RSTn_i I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=transmit_trig2_event I1=transmit_trig_event I2=$false I3=$false O=$0\transmit_timing_event[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=transmit_trig2_hist I1=transmit_trig_hist I2=$false I3=$false O=$0\transmit_timing_hist[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=transmit_trig2_scl I1=transmit_trig_scl I2=$false I3=$false O=$0\transmit_timing_scl[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45033 I1=iCS2 I2=$false I3=$false O=$0\cs[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=trig2 I1=trig I2=$false I3=$false O=$0\trig_pulse[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=trig_hist2 I1=trig_hist I2=$false I3=$false O=$0\trig_hist_pulse[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][0]_new_inv_ I1=$abc$45565$new_n3577_ I2=$false I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4317.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8657_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=RS232_RX_i I1=my_uart.recv_state[1] I2=my_uart.recv_state[2] I3=my_uart.recv_state[0] O=$abc$45565$new_n3577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000000000001
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13007[0]_new_ I1=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][1]_new_ I2=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_ I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4317.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8657_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=my_uart.recv_state[1] I1=my_uart.recv_state[0] I2=my_uart.recv_state[2] I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13007[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$1\rx_countdown[5:0][2]_new_inv_ I1=$abc$45565$new_n3577_ I2=$abc$45565$new_n3581_ I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4317.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8657_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=RS232_RX_i I1=$abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_ I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_ I3=$abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_ O=$abc$45565$new_n3581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][3]_new_inv_ I1=$abc$45565$new_n3577_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13007[0]_new_ I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4317.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8657_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][4]_new_inv_ I1=$abc$45565$new_n3577_ I2=$false I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4317.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8657_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$6\rx_countdown[5:0][5]_new_inv_ I1=$abc$45565$new_n3577_ I2=$false I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4317.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8657_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$4\tx_countdown[5:0][0]_new_inv_ I1=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I2=$false I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8779_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$4\tx_countdown[5:0][1]_new_inv_ I1=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I2=$false I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8779_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$new_n2505_ I1=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I2=$abc$45565$techmap\my_uart.$1\tx_countdown[5:0][2]_new_inv_ I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8779_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I1=$abc$45565$techmap\my_uart.$1\tx_countdown[5:0][3]_new_inv_ I2=$abc$45565$new_n2539_ I3=$abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8779_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$4\tx_countdown[5:0][4]_new_inv_ I1=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I2=$false I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8779_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$techmap\my_uart.$4\tx_countdown[5:0][5]_new_inv_ I1=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I2=$false I3=$false O=$abc$45565$techmap$techmap\my_uart.$procmux$4137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8779_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$new_n3592_ I1=$abc$45565$new_n3595_ I2=$abc$45565$new_n3596_ I3=$false O=$0\hist_address[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[0] I1=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[0] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_ I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_ O=$abc$45565$new_n3592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I1=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I1=$abc$45565$auto$rtlil.cc:1832:Not$4667_new_ I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[0] I1=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I2=$abc$45565$new_n3436_ I3=$false O=$abc$45565$new_n3595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[0] I1=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I2=raw_hist_address[1] I3=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ O=$abc$45565$new_n3596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$45565$new_n3598_ I1=$abc$45565$new_n3599_ I2=$abc$45565$new_n3600_ I3=$false O=$0\hist_address[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=raw_hist_address[6] I1=raw_hist_address[5] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_ I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_ O=$abc$45565$new_n3598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=raw_hist_address[4] I1=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I2=$abc$45565$new_n3436_ I3=$false O=$abc$45565$new_n3599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=raw_hist_address[3] I1=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I2=raw_hist_address[2] I3=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ O=$abc$45565$new_n3600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$45565$new_n3602_ I1=$abc$45565$new_n3603_ I2=$abc$45565$new_n3604_ I3=$false O=$0\hist_address[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=raw_hist_address[7] I1=raw_hist_address[6] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_ I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_ O=$abc$45565$new_n3602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=raw_hist_address[5] I1=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I2=$abc$45565$new_n3436_ I3=$false O=$abc$45565$new_n3603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=raw_hist_address[4] I1=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I2=raw_hist_address[3] I3=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ O=$abc$45565$new_n3604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$45565$new_n3606_ I1=$abc$45565$new_n3607_ I2=$abc$45565$new_n3608_ I3=$false O=$0\hist_address[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=raw_hist_address[8] I1=raw_hist_address[7] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_ I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_ O=$abc$45565$new_n3606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=raw_hist_address[6] I1=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I2=$abc$45565$new_n3436_ I3=$false O=$abc$45565$new_n3607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I1=raw_hist_address[5] I2=raw_hist_address[4] I3=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ O=$abc$45565$new_n3608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$45565$new_n3610_ I1=$abc$45565$new_n3611_ I2=$abc$45565$new_n3612_ I3=$false O=$0\hist_address[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=raw_hist_address[9] I1=raw_hist_address[8] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_ I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_ O=$abc$45565$new_n3610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=raw_hist_address[7] I1=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I2=$abc$45565$new_n3436_ I3=$false O=$abc$45565$new_n3611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I1=raw_hist_address[6] I2=raw_hist_address[5] I3=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ O=$abc$45565$new_n3612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$45565$new_n3614_ I1=$abc$45565$new_n3615_ I2=$abc$45565$new_n3616_ I3=$false O=$0\hist_address[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_ I1=raw_hist_address[10] I2=raw_hist_address[9] I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_ O=$abc$45565$new_n3614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=raw_hist_address[8] I1=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I2=$abc$45565$new_n3436_ I3=$false O=$abc$45565$new_n3615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I1=raw_hist_address[7] I2=raw_hist_address[6] I3=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ O=$abc$45565$new_n3616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=raw_hist_address[8] I1=raw_hist_address[9] I2=$false I3=$false O=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$45565$new_n3627_ I1=$abc$45565$new_n3624_ I2=raw_hist_address[8] I3=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ O=$0\hist_address[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$45565$new_n3626_ I1=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[7] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[1]_new_ I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_ O=$abc$45565$new_n3624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ I1=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[7] I1=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[7] I2=$abc$45565$auto$rtlil.cc:1832:Not$4667_new_ I3=$false O=$abc$45565$new_n3626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[7]_new_inv_ I1=$abc$45565$auto$alumacc.cc:491:replace_alu$4683[15] I2=$false I3=$false O=$abc$45565$new_n3627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$new_n3629_ I1=$abc$45565$new_n3630_ I2=$abc$45565$new_n3631_ I3=$false O=$0\hist_address[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[8] I1=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[8] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_ I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_ O=$abc$45565$new_n3629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[8] I1=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I2=$abc$45565$new_n3436_ I3=$false O=$abc$45565$new_n3630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=raw_hist_address[9] I1=$abc$45565$auto$alumacc.cc:491:replace_alu$4696[15] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[1]_new_ I3=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[8] O=$abc$45565$new_n3631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$new_n3633_ I1=$abc$45565$new_n3634_ I2=$abc$45565$new_n3635_ I3=$false O=$0\hist_address[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[9] I1=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[9] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_ I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_ O=$abc$45565$new_n3633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[9] I1=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I2=$abc$45565$new_n3436_ I3=$false O=$abc$45565$new_n3634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[9] I1=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I2=raw_hist_address[10] I3=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ O=$abc$45565$new_n3635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$45565$new_n3637_ I1=$abc$45565$new_n3638_ I2=$abc$45565$new_n3639_ I3=$false O=$0\hist_address[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[10] I1=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[10] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_ I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_ O=$abc$45565$new_n3637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[10] I1=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I2=$abc$45565$new_n3436_ I3=$false O=$abc$45565$new_n3638_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[10] I1=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I2=raw_hist_address[11] I3=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ O=$abc$45565$new_n3639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$45565$new_n3641_ I1=$abc$45565$new_n3642_ I2=$abc$45565$new_n3643_ I3=$false O=$0\hist_address[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[11] I1=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[11] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_ I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_ O=$abc$45565$new_n3641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[11] I1=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I2=$abc$45565$new_n3436_ I3=$false O=$abc$45565$new_n3642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[11] I1=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I2=raw_hist_address[12] I3=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ O=$abc$45565$new_n3643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$45565$new_n3436_ I1=$abc$45565$procmux$3180_Y[12]_new_inv_ I2=$abc$45565$new_n3646_ I3=$false O=$0\hist_address[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_ I1=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[12] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_ I3=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[12] O=$abc$45565$procmux$3180_Y[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[12] I1=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I2=raw_hist_address[13] I3=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ O=$abc$45565$new_n3646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_ I2=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[13] I3=$abc$45565$new_n3648_ O=$0\hist_address[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[13] I1=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I2=raw_hist_address[14] I3=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ O=$abc$45565$new_n3648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[14] I1=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ I2=raw_hist_address[15] I3=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ O=$0\hist_address[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$40509[2]_new_ I1=SDO I2=$false I3=$false O=$abc$45565$procmux$3308_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SDO I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$40509[2]_new_ I2=$false I3=$false O=$abc$45565$procmux$3333_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=RSTn_i I1=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[0] I2=$false I3=$false O=$abc$45565$procmux$3495_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SCLK_counter[1] I1=RSTn_i I2=$false I3=$false O=$abc$45565$procmux$3495_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=RSTn_i I1=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[2] I2=$false I3=$false O=$abc$45565$procmux$3495_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RSTn_i I1=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[3] I2=$false I3=$false O=$abc$45565$procmux$3495_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RSTn_i I1=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[4] I2=$false I3=$false O=$abc$45565$procmux$3495_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RSTn_i I1=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[5] I2=$false I3=$false O=$abc$45565$procmux$3495_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RSTn_i I1=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[6] I2=$false I3=$false O=$abc$45565$procmux$3495_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RSTn_i I1=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[7] I2=$false I3=$false O=$abc$45565$procmux$3495_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[0] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=event_send_count_scl[1] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[2] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[3] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[4] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[5] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[6] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[7] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[8] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[9] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[10] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[11] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[12] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[13] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[14] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_scl[0:0] I1=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[15] I2=$false I3=$false O=$abc$45565$procmux$3527_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=scl_output_freq[13] I1=event_send_count_scl[13] I2=$abc$45565$new_n3681_ I3=$abc$45565$new_n3682_ O=$abc$45565$new_n3680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=event_send_count_scl[0] I1=scl_output_freq[0] I2=scl_output_freq[5] I3=event_send_count_scl[5] O=$abc$45565$new_n3681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=event_send_count_scl[9] I1=scl_output_freq[9] I2=scl_output_freq[3] I3=event_send_count_scl[3] O=$abc$45565$new_n3682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=scl_output_freq[11] I1=event_send_count_scl[11] I2=event_send_count_scl[3] I3=scl_output_freq[3] O=$abc$45565$new_n3684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5083[10]_new_ I1=scl_output_freq[15] I2=event_send_count_scl[15] I3=$abc$45565$new_n3686_ O=$abc$45565$new_n3685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=event_send_count_scl[1] I1=scl_output_freq[1] I2=scl_output_freq[14] I3=event_send_count_scl[14] O=$abc$45565$new_n3686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[2] I1=scl_output_freq[7] I2=event_send_count_scl[7] I3=event_send_count_scl[2] O=$abc$45565$new_n3687_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000110000010
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[4] I1=scl_output_freq[12] I2=event_send_count_scl[12] I3=event_send_count_scl[4] O=$abc$45565$new_n3688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000110000010
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[0] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=event_send_count[1] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[2] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[3] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[4] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[5] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[6] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[7] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[8] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[9] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[10] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[11] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[12] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[13] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[14] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\transmit_trig_hist[0:0] I1=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[15] I2=$false I3=$false O=$abc$45565$procmux$3541_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4521[2] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4521[3] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4521[4] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4521[5] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4521[8] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4521[9] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_ I1=$abc$45565$auto$wreduce.cc:455:run$4521[10] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[2] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[3] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[4] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[5] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[8] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[9] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_ I1=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[10] I2=$false I3=$false O=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=write_done I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$5250_new_inv_ I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_ I3=$false O=$0\write_done[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45025 I1=hist_write_wait[1] I2=$abc$45565$procmux$3207.B_AND_S[2]_new_ I3=$false O=$0\hist_write_wait[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$45565$procmux$3207.B_AND_S[2]_new_ I1=$abc$45565$sub$readgrbalpha_top.v:415$2761_Y[3] I2=$false I3=$false O=$0\hist_write_wait[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$5244_new_inv_ I1=$abc$45565$auto$ice40_ffinit.cc:141:execute$45029 I2=hist_read_wait[1] I3=$abc$45565$procmux$3207.B_AND_S[9]_new_ O=$0\hist_read_wait[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:168:logic_reduce$5244_new_inv_ I1=$abc$45565$procmux$3207.B_AND_S[9]_new_ I2=$abc$45565$sub$readgrbalpha_top.v:402$2758_Y[3] I3=$false O=$0\hist_read_wait[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=command_body_lsb[4] I1=$false I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44928
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=command_body_lsb[6] I1=$false I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44920
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=command_body_lsb[1] I1=$false I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44948
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=command_body_lsb[3] I1=$false I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44952
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=command_body_lsb[0] I1=$false I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44912
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=command_body_lsb[2] I1=$false I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44916
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=command_body_lsb[5] I1=$false I2=$false I3=$false O=$abc$45565$auto$ice40_ffinit.cc:140:execute$44932
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44893 I1=$false I2=$false I3=$false O=inst_dout_histdata.bram_send_countdown[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44897 I1=$false I2=$false I3=$false O=inst_dout_histdata.bram_send_countdown[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44901 I1=$false I2=$false I3=$false O=inst_dout_scldata.bram_send_countdown[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44905 I1=$false I2=$false I3=$false O=inst_dout_scldata.bram_send_countdown[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44909 I1=$false I2=$false I3=$false O=my_uart.rx_clk_divider[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44913 I1=$false I2=$false I3=$false O=debug_flag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44965 I1=$false I2=$false I3=$false O=write_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44969 I1=$false I2=$false I3=$false O=bram_freeze_countdown[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44973 I1=$false I2=$false I3=$false O=bram_freeze_countdown[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44977 I1=$false I2=$false I3=$false O=bram_freeze_countdown[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44981 I1=$false I2=$false I3=$false O=bram_freeze_countdown[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44985 I1=$false I2=$false I3=$false O=bram_freeze_countdown[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44989 I1=$false I2=$false I3=$false O=bram_freeze_countdown[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44993 I1=$false I2=$false I3=$false O=bram_freeze_countdown[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44997 I1=$false I2=$false I3=$false O=bram_freeze_countdown[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45001 I1=$false I2=$false I3=$false O=ram_write_wait[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45005 I1=$false I2=$false I3=$false O=ram_write_wait[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45009 I1=$false I2=$false I3=$false O=my_uart.rx_clk_divider[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45017 I1=$false I2=$false I3=$false O=hist_read_wait[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45021 I1=$false I2=$false I3=$false O=hist_write_wait[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45025 I1=$false I2=$false I3=$false O=hist_write_wait[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45029 I1=$false I2=$false I3=$false O=hist_read_wait[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45033 I1=$false I2=$false I3=$false O=iCS
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45037 I1=$false I2=$false I3=$false O=RS232_TX_o
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45041 I1=$false I2=$false I3=$false O=my_uart.tx_clk_divider[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45045 I1=$false I2=$false I3=$false O=my_uart.tx_clk_divider[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45049 I1=$false I2=$false I3=$false O=my_uart.tx_clk_divider[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45053 I1=$false I2=$false I3=$false O=my_uart.tx_clk_divider[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45057 I1=$false I2=$false I3=$false O=my_uart.rx_clk_divider[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45061 I1=$false I2=$false I3=$false O=my_uart.rx_clk_divider[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45065 I1=$false I2=$false I3=$false O=inst_dout_eventdata.bram_send_countdown[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$45069 I1=$false I2=$false I3=$false O=inst_dout_eventdata.bram_send_countdown[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RSTn_i I1=$false I2=$false I3=$false O=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[15] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[14] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[13] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[12] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=my_uart.tx_state[1] I1=$false I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sampling_counter[7] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sampling_counter[6] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sampling_counter[5] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sampling_counter[4] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sampling_counter[2] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sampling_counter[0] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[11] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[15] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[14] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[13] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[12] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[13] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[9] I1=$false I2=$false I3=$false O=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[8] I1=$false I2=$false I3=$false O=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[15] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[14] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[13] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[12] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[10] I1=$false I2=$false I3=$false O=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SCLK_counter[7] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SCLK_counter[6] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SCLK_counter[5] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SCLK_counter[4] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SCLK_counter[0] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[15] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[14] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[12] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[7] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[6] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[5] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[4] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[3] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[2] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[1] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=raw_hist_address[0] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[2] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[4] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[5] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[6] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[7] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SCLK_counter[1] I1=$false I2=$false I3=$false O=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ld_counter[1] I1=$false I2=$false I3=$false O=$abc$45565$add$readgrbalpha_top.v:352$2718_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ud_counter[1] I1=$false I2=$false I3=$false O=$abc$45565$add$readgrbalpha_top.v:353$2721_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sud_counter[1] I1=$false I2=$false I3=$false O=$abc$45565$add$readgrbalpha_top.v:354$2724_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sampling_counter[1] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=waddr[1] I1=$false I2=$false I3=$false O=$abc$45565$add$readgrbalpha_top.v:473$2773_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx_cnt[1] I1=$false I2=$false I3=$false O=$abc$45565$add$readgrbalpha_top.v:79$2668_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ram_write_wait[1] I1=$false I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:309:simplemap_lut$19820[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SCLK_counter[2] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[8] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[9] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_threshold[0] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_threshold[1] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_threshold[3] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_threshold[4] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_threshold[7] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_threshold[8] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_threshold[9] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_threshold[10] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_threshold[11] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_threshold[12] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_threshold[13] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_threshold[14] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_threshold[15] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_delay_num[1] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_delay_num[3] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_delay_num[4] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_delay_num[5] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_delay_num[6] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=trigger_delay_num[7] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[0] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[10] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[11] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[12] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[13] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[14] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pretrigger_sample[15] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[0] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[1] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[2] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[3] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[4] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[5] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[6] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[7] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[8] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[9] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[10] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak[11] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=histogram_output_freq[0] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=histogram_output_freq[1] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=histogram_output_freq[3] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=histogram_output_freq[4] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=histogram_output_freq[7] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=histogram_output_freq[8] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=histogram_output_freq[9] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=histogram_output_freq[10] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=histogram_output_freq[11] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=histogram_output_freq[12] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=histogram_output_freq[13] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=histogram_output_freq[14] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=histogram_output_freq[15] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sampling_counter[3] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[0] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[1] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[2] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[3] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[4] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[5] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[6] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[7] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[8] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[9] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[10] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCdelayN[11] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SCLK_counter[3] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[0] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[1] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[2] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[3] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[4] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[5] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[6] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[7] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[8] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[9] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[10] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=peak_hist[11] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[0] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[1] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[2] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[3] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[4] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[5] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[6] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[7] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[8] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[9] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[10] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[11] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[12] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[13] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[14] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ADCbaseline[15] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[0] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[1] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[3] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[5] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[6] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[7] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[8] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[9] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[10] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[11] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[12] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[13] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[14] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=scl_output_freq[15] I1=$false I2=$false I3=$false O=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=inst_dout_eventdata.vdata[7] I1=$abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_ I2=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I3=$abc$45565$new_n2398_ O=$abc$45565$new_n3941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111001100000011
.gate SB_LUT4 I0=$abc$45565$new_n2407_ I1=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I2=inst_dout_eventdata.tx_data_tmp_2byte[15] I3=$abc$45565$new_n3941_ O=$abc$45565$new_n3942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010111100000011
.gate SB_LUT4 I0=$abc$45565$new_n2397_ I1=$abc$45565$new_n3942_ I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$new_n3946_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10307_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$45565$new_n2364_ I1=$abc$45565$new_n2363_ I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$false O=$abc$45565$new_n3944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$45565$new_n3944_ I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2] I2=inst_dout_eventdata.tx_data_tmp_2byte[7] I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ O=$abc$45565$new_n3945_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001101011111
.gate SB_LUT4 I0=$abc$45565$new_n2402_ I1=peak[7] I2=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[7]_new_ I3=$abc$45565$new_n3945_ O=$abc$45565$new_n3946_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$45565$new_n2447_ I1=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I2=$abc$45565$new_n2363_ I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3947_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_eventdata.tx_data_tmp_2byte[3] I2=$abc$45565$new_n3947_ I3=$abc$45565$new_n2440_ O=$abc$45565$new_n3948_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[3] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ I3=$abc$45565$new_n2442_ O=$abc$45565$new_n3949_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$45565$new_n2438_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$new_n3949_ I3=$abc$45565$new_n3948_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10303_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$45565$new_n2467_ I1=$abc$45565$auto$wreduce.cc:455:run$4499[2]_new_ I2=$abc$45565$new_n2363_ I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3951_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=inst_dout_eventdata.tx_data_tmp_2byte[1] I2=$abc$45565$new_n3951_ I3=$abc$45565$new_n2460_ O=$abc$45565$new_n3952_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=inst_dout_eventdata.tx_data_tmp_2byte[1] I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2] I2=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_ I3=$abc$45565$new_n2462_ O=$abc$45565$new_n3953_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$45565$new_n2458_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$new_n3953_ I3=$abc$45565$new_n3952_ O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10301_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_ I1=$abc$45565$new_n2486_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$14593[0]_new_ I3=$abc$45565$new_n2068_ O=$abc$45565$new_n3955_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$45565$new_n2129_ I1=$abc$45565$new_n3955_ I2=$false I3=$false O=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10401_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$45565$new_n2499_ I1=RS232_RX_i I2=my_uart.recv_state[1] I3=my_uart.recv_state[0] O=$abc$45565$new_n3957_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101010101011
.gate SB_LUT4 I0=my_uart.recv_state[2] I1=$abc$45565$new_n3957_ I2=$abc$45565$new_n2080_ I3=$abc$45565$new_n2500_ O=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8652_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=bram_freeze_flg I1=$abc$45565$auto$simplemap.cc:168:logic_reduce$5352_new_inv_ I2=bram_state[1] I3=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_ O=$abc$45565$new_n3959_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1969:NotGate$45239 I1=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_ I2=$abc$45565$new_n3959_ I3=cs O=$abc$45565$procmux$3078.Y_B[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$45565$new_n1932_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I2=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I3=$abc$45565$auto$wreduce.cc:455:run$4506[5] O=$abc$45565$new_n3961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$new_n3961_ I1=$abc$45565$new_n1939_ I2=inst_dout_histdata.dout_countdown[5] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101011110000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I1=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_ I2=$false I3=$false O=$abc$45565$new_n3963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_histdata.dout_countdown[5] I1=$abc$45565$new_n1939_ I2=$abc$45565$new_n3962_ I3=$abc$45565$new_n3963_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9834_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$abc$45565$new_n1932_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I2=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I3=$abc$45565$auto$wreduce.cc:455:run$4506[4] O=$abc$45565$new_n3965_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$new_n3965_ I1=$abc$45565$new_n1939_ I2=inst_dout_histdata.dout_countdown[4] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3966_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101011110000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I1=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_ I2=$false I3=$false O=$abc$45565$new_n3967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_histdata.dout_countdown[4] I1=$abc$45565$new_n1939_ I2=$abc$45565$new_n3966_ I3=$abc$45565$new_n3967_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9833_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$abc$45565$new_n1932_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I2=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I3=$abc$45565$auto$wreduce.cc:455:run$4506[0] O=$abc$45565$new_n3969_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$45565$new_n3969_ I1=$abc$45565$new_n1939_ I2=inst_dout_histdata.dout_countdown[0] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101011110000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I1=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_ I2=$false I3=$false O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$17889_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_dout_histdata.dout_countdown[0] I1=$abc$45565$new_n1939_ I2=$abc$45565$new_n3970_ I3=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$17889_new_inv_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9829_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$abc$45565$new_n2908_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I2=inst_dout_histdata.tx_data_tmp_2byte[9] I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110010100000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_ I1=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I2=$abc$45565$new_n3973_ I3=inst_dout_histdata.tx_data_tmp_2byte[9] O=$abc$45565$new_n3974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101000000111111
.gate SB_LUT4 I0=$abc$45565$new_n2920_ I1=dram_histogram.q2[9] I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I3=$abc$45565$new_n3974_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10309_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=$abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_ I2=$abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_ I3=$abc$45565$new_n4024_ O=$abc$45565$new_n3977_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[14] I1=inst_dout_histdata.tx_data_tmp_2byte[6] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$new_n3977_ O=$abc$45565$new_n3978_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_ I1=$abc$45565$new_n2948_ I2=$false I3=$false O=$abc$45565$new_n3979_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$45565$new_n2920_ I1=dram_histogram.q2[6] I2=$abc$45565$new_n3979_ I3=$abc$45565$new_n3978_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10306_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I1=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3981_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101110000000011
.gate SB_LUT4 I0=inst_dout_histdata.tx_data_tmp_2byte[8] I1=inst_dout_histdata.tx_data_tmp_2byte[0] I2=$abc$45565$new_n3981_ I3=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ O=$abc$45565$new_n3982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101111111110011
.gate SB_LUT4 I0=$abc$45565$new_n2911_ I1=dram_histogram.q2[0] I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10292_Y[0]_new_ I3=$abc$45565$new_n2990_ O=$abc$45565$new_n3983_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I1=$abc$45565$new_n2681_ I2=$abc$45565$new_n1939_ I3=$false O=$abc$45565$new_n3984_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$45565$new_n3984_ I1=inst_dout_histdata.tx_data_tmp_2byte[0] I2=$abc$45565$new_n3983_ I3=$abc$45565$new_n3982_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10300_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_ I1=$abc$45565$new_n3004_ I2=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$17819[0]_new_ I3=$abc$45565$new_n2681_ O=$abc$45565$new_n3986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$11713[0]_new_inv_ I1=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ I2=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_ I3=$abc$45565$new_n3986_ O=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10401_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[14] I1=inst_dout_scldata.tx_data_tmp_2byte[6] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$false O=$abc$45565$techmap\inst_dout_scldata.$procmux$3727_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ I3=$false O=$abc$45565$new_n3989_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=$abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I3=$abc$45565$new_n3989_ O=$abc$45565$new_n3990_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$45565$new_n3990_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3727_Y[6]_new_ I2=$abc$45565$new_n3303_ I3=$abc$45565$new_n3300_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10306_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[13] I1=inst_dout_scldata.tx_data_tmp_2byte[5] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$false O=$abc$45565$techmap\inst_dout_scldata.$procmux$3727_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ I3=$false O=$abc$45565$new_n3993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=$abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_ I3=$abc$45565$new_n3993_ O=$abc$45565$new_n3994_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$45565$new_n3994_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3727_Y[5]_new_ I2=$abc$45565$new_n3313_ I3=$abc$45565$new_n3310_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10305_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=inst_dout_scldata.tx_data_tmp_2byte[9] I1=inst_dout_scldata.tx_data_tmp_2byte[1] I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$false O=$abc$45565$techmap\inst_dout_scldata.$procmux$3727_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_ I3=$false O=$abc$45565$new_n3997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$45565$new_n3289_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$new_n3296_ I3=$abc$45565$new_n3997_ O=$abc$45565$new_n3998_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$abc$45565$new_n3998_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3727_Y[1]_new_ I2=$abc$45565$new_n3345_ I3=$false O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10301_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ I1=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3579_CMP_new_ I3=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10391_Y[3]_new_inv_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10403_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3579_CMP_new_ I2=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I3=$abc$45565$auto$wreduce.cc:455:run$4507[3]_new_ O=$abc$45565$new_n4001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I3=$abc$45565$new_n4001_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10402_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$45565$new_n3014_ I1=$abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_ I2=$abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_ I3=$abc$45565$new_n1956_ O=$abc$45565$new_n4003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$abc$45565$new_n3251_ I1=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$19014[0]_new_ I2=$abc$45565$new_n3372_ I3=$abc$45565$new_n4003_ O=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10400_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=trigger_threshold[9] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[9] I2=$abc$45565$new_n3486_ I3=$abc$45565$new_n3489_ O=$abc$45565$new_n4009_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=trigger_threshold[12] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[12] I2=trigger_threshold[14] I3=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[14] O=$abc$45565$new_n4010_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$45565$new_n4009_ I1=$abc$45565$new_n4010_ I2=$abc$45565$new_n3476_ I3=$abc$45565$new_n3480_ O=$abc$45565$new_n4011_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$45565$auto$rtlil.cc:1835:ReduceAnd$4765_new_ I1=$abc$45565$auto$alumacc.cc:491:replace_alu$4759[15] I2=$abc$45565$new_n4011_ I3=$abc$45565$auto$alumacc.cc:491:replace_alu$4646[15] O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=histogram_output_freq[8] I1=event_send_count[8] I2=histogram_output_freq[9] I3=event_send_count[9] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$5062[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=raw_hist_address[9] I1=raw_hist_address[11] I2=$abc$45565$auto$alumacc.cc:491:replace_alu$4657[15] I3=raw_hist_address[10] O=$abc$45565$new_n4016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110010100011
.gate SB_LUT4 I0=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[7]_new_inv_ I1=$abc$45565$new_n4016_ I2=$abc$45565$auto$rtlil.cc:1832:Not$4680_new_ I3=$false O=$abc$45565$new_n4017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$45565$new_n4017_ I1=raw_hist_address[8] I2=$abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_ I3=$abc$45565$auto$rtlil.cc:1832:Not$4693_new_ O=$abc$45565$new_n4018_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=raw_hist_address[7] I1=$abc$45565$auto$alumacc.cc:491:replace_alu$4696[15] I2=$abc$45565$new_n4018_ I3=$false O=$0\hist_address[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=scl_output_freq[6] I1=event_send_count_scl[6] I2=scl_output_freq[8] I3=event_send_count_scl[8] O=$abc$45565$new_n4020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=event_send_count_scl[11] I1=scl_output_freq[11] I2=scl_output_freq[9] I3=event_send_count_scl[9] O=$abc$45565$new_n4021_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$45565$new_n4021_ I1=$abc$45565$new_n3684_ I2=$abc$45565$new_n3687_ I3=$abc$45565$new_n3688_ O=$abc$45565$new_n4022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$45565$new_n4020_ I1=$abc$45565$new_n4022_ I2=$abc$45565$new_n3680_ I3=$abc$45565$new_n3685_ O=$0\transmit_trig_scl[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_ I1=$abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_ I2=$abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_ I3=$abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_ O=$abc$45565$new_n4024_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44981 I1=pretrigger_sample[4] I2=$abc$45565$auto$ice40_ffinit.cc:141:execute$44985 I3=pretrigger_sample[5] O=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$5306[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44977 I1=pretrigger_sample[2] I2=$abc$45565$new_n3422_ I3=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$5306[2]_new_inv_ O=$abc$45565$new_n4028_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$abc$45565$auto$ice40_ffinit.cc:141:execute$44989 I1=pretrigger_sample[6] I2=$abc$45565$auto$ice40_ffinit.cc:141:execute$44997 I3=$abc$45565$sub$readgrbalpha_top.v:446$2765_Y[0] O=$abc$45565$new_n4029_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000100110010000
.gate SB_LUT4 I0=$abc$45565$new_n4029_ I1=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35368 I2=$abc$45565$new_n3415_ I3=$abc$45565$new_n3424_ O=$abc$45565$new_n4030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$45565$new_n4028_ I1=$abc$45565$new_n4030_ I2=$false I3=$false O=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=event_send_count[0] I1=histogram_output_freq[0] I2=histogram_output_freq[3] I3=event_send_count[3] O=$abc$45565$new_n4032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=histogram_output_freq[4] I1=event_send_count[4] I2=histogram_output_freq[7] I3=event_send_count[7] O=$abc$45565$new_n4035_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=histogram_output_freq[11] I1=event_send_count[11] I2=histogram_output_freq[15] I3=event_send_count[15] O=$abc$45565$new_n4036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=event_send_count[4] I1=histogram_output_freq[4] I2=histogram_output_freq[13] I3=event_send_count[13] O=$abc$45565$new_n4039_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$abc$45565$new_n4039_ I1=$abc$45565$new_n3555_ I2=$abc$45565$new_n3556_ I3=$abc$45565$new_n3557_ O=$abc$45565$new_n4040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$5062[4]_new_inv_ I1=$abc$45565$new_n4032_ I2=$abc$45565$new_n4035_ I3=$abc$45565$new_n4036_ O=$abc$45565$new_n4041_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[5] I1=event_send_count[5] I2=$abc$45565$new_n4040_ I3=$abc$45565$new_n4041_ O=$0\transmit_trig_hist[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[10] CO=$auto$alumacc.cc:474:replace_alu$4569.C[11] I0=$false I1=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[11] CO=$auto$alumacc.cc:474:replace_alu$4569.C[12] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[12] CO=$auto$alumacc.cc:474:replace_alu$4569.C[13] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[13] CO=$auto$alumacc.cc:474:replace_alu$4569.C[14] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[14] CO=$auto$alumacc.cc:474:replace_alu$4569.C[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[15] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4571[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0] CO=$auto$alumacc.cc:474:replace_alu$4569.C[2] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[2] CO=$auto$alumacc.cc:474:replace_alu$4569.C[3] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[3] CO=$auto$alumacc.cc:474:replace_alu$4569.C[4] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[4] CO=$auto$alumacc.cc:474:replace_alu$4569.C[5] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[5] CO=$auto$alumacc.cc:474:replace_alu$4569.C[6] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[6] CO=$auto$alumacc.cc:474:replace_alu$4569.C[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[7] CO=$auto$alumacc.cc:474:replace_alu$4569.C[8] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[8] CO=$auto$alumacc.cc:474:replace_alu$4569.C[9] I0=$false I1=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4569.C[9] CO=$auto$alumacc.cc:474:replace_alu$4569.C[10] I0=$false I1=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[0] CO=$auto$alumacc.cc:474:replace_alu$4580.C[2] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:374|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4580.C[2] CO=$auto$alumacc.cc:474:replace_alu$4580.C[3] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:374|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4580.C[3] CO=$auto$alumacc.cc:474:replace_alu$4580.C[4] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:374|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4580.C[4] CO=$auto$alumacc.cc:474:replace_alu$4580.C[5] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:374|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4580.C[5] CO=$auto$alumacc.cc:474:replace_alu$4580.C[6] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:374|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4580.C[6] CO=$auto$alumacc.cc:474:replace_alu$4580.C[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:374|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4580.C[7] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4582[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:374|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[0] CO=$auto$alumacc.cc:474:replace_alu$4591.C[2] I0=$true I1=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:284|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4591.C[2] CO=$auto$alumacc.cc:474:replace_alu$4591.C[3] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:284|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4591.C[3] CO=$auto$alumacc.cc:474:replace_alu$4591.C[4] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:284|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4591.C[4] CO=$auto$alumacc.cc:474:replace_alu$4591.C[5] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:284|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4591.C[5] CO=$auto$alumacc.cc:474:replace_alu$4591.C[6] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:284|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4591.C[6] CO=$auto$alumacc.cc:474:replace_alu$4591.C[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:284|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4591.C[7] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4593[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:284|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[10] CO=$auto$alumacc.cc:474:replace_alu$4602.C[11] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[11] CO=$auto$alumacc.cc:474:replace_alu$4602.C[12] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[12] CO=$auto$alumacc.cc:474:replace_alu$4602.C[13] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[13] CO=$auto$alumacc.cc:474:replace_alu$4602.C[14] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[14] CO=$auto$alumacc.cc:474:replace_alu$4602.C[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[15] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4604[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[0] CO=$auto$alumacc.cc:474:replace_alu$4602.C[2] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[2] CO=$auto$alumacc.cc:474:replace_alu$4602.C[3] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[3] CO=$auto$alumacc.cc:474:replace_alu$4602.C[4] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[4] CO=$auto$alumacc.cc:474:replace_alu$4602.C[5] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[5] CO=$auto$alumacc.cc:474:replace_alu$4602.C[6] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[6] CO=$auto$alumacc.cc:474:replace_alu$4602.C[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[7] CO=$auto$alumacc.cc:474:replace_alu$4602.C[8] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[8] CO=$auto$alumacc.cc:474:replace_alu$4602.C[9] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4602.C[9] CO=$auto$alumacc.cc:474:replace_alu$4602.C[10] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[10] CO=$auto$alumacc.cc:474:replace_alu$4607.C[11] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[11] CO=$auto$alumacc.cc:474:replace_alu$4607.C[12] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[12] CO=$auto$alumacc.cc:474:replace_alu$4607.C[13] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[13] CO=$auto$alumacc.cc:474:replace_alu$4607.C[14] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[14] CO=$auto$alumacc.cc:474:replace_alu$4607.C[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[15] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4609[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[0] CO=$auto$alumacc.cc:474:replace_alu$4607.C[2] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[2] CO=$auto$alumacc.cc:474:replace_alu$4607.C[3] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[3] CO=$auto$alumacc.cc:474:replace_alu$4607.C[4] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[4] CO=$auto$alumacc.cc:474:replace_alu$4607.C[5] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[5] CO=$auto$alumacc.cc:474:replace_alu$4607.C[6] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[6] CO=$auto$alumacc.cc:474:replace_alu$4607.C[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[7] CO=$auto$alumacc.cc:474:replace_alu$4607.C[8] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[8] CO=$auto$alumacc.cc:474:replace_alu$4607.C[9] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4607.C[9] CO=$auto$alumacc.cc:474:replace_alu$4607.C[10] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:55|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$4612.C[1] I0=ADC[0] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[10] CO=$auto$alumacc.cc:474:replace_alu$4612.C[11] I0=ADC[10] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[11] CO=$auto$alumacc.cc:474:replace_alu$4612.C[12] I0=ADC[11] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[12] CO=$auto$alumacc.cc:474:replace_alu$4612.C[13] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[13] CO=$auto$alumacc.cc:474:replace_alu$4612.C[14] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[14] CO=$auto$alumacc.cc:474:replace_alu$4612.C[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[15] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4614[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[1] CO=$auto$alumacc.cc:474:replace_alu$4612.C[2] I0=ADC[1] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[2] CO=$auto$alumacc.cc:474:replace_alu$4612.C[3] I0=ADC[2] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[3] CO=$auto$alumacc.cc:474:replace_alu$4612.C[4] I0=ADC[3] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[4] CO=$auto$alumacc.cc:474:replace_alu$4612.C[5] I0=ADC[4] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[5] CO=$auto$alumacc.cc:474:replace_alu$4612.C[6] I0=ADC[5] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[6] CO=$auto$alumacc.cc:474:replace_alu$4612.C[7] I0=ADC[6] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[7] CO=$auto$alumacc.cc:474:replace_alu$4612.C[8] I0=ADC[7] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[8] CO=$auto$alumacc.cc:474:replace_alu$4612.C[9] I0=ADC[8] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4612.C[9] CO=$auto$alumacc.cc:474:replace_alu$4612.C[10] I0=ADC[9] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:470|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$4623.C[1] I0=ADC[0] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[10] CO=$auto$alumacc.cc:474:replace_alu$4623.C[11] I0=ADC[10] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[11] CO=$auto$alumacc.cc:474:replace_alu$4623.C[12] I0=ADC[11] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[12] CO=$auto$alumacc.cc:474:replace_alu$4623.C[13] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[13] CO=$auto$alumacc.cc:474:replace_alu$4623.C[14] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[14] CO=$auto$alumacc.cc:474:replace_alu$4623.C[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[15] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4625[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[1] CO=$auto$alumacc.cc:474:replace_alu$4623.C[2] I0=ADC[1] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[2] CO=$auto$alumacc.cc:474:replace_alu$4623.C[3] I0=ADC[2] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[3] CO=$auto$alumacc.cc:474:replace_alu$4623.C[4] I0=ADC[3] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[4] CO=$auto$alumacc.cc:474:replace_alu$4623.C[5] I0=ADC[4] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[5] CO=$auto$alumacc.cc:474:replace_alu$4623.C[6] I0=ADC[5] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[6] CO=$auto$alumacc.cc:474:replace_alu$4623.C[7] I0=ADC[6] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[7] CO=$auto$alumacc.cc:474:replace_alu$4623.C[8] I0=ADC[7] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[8] CO=$auto$alumacc.cc:474:replace_alu$4623.C[9] I0=ADC[8] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4623.C[9] CO=$auto$alumacc.cc:474:replace_alu$4623.C[10] I0=ADC[9] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:375|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[10] CO=$auto$alumacc.cc:474:replace_alu$4634.C[11] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[11] CO=$auto$alumacc.cc:474:replace_alu$4634.C[12] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[12] CO=$auto$alumacc.cc:474:replace_alu$4634.C[13] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[13] CO=$auto$alumacc.cc:474:replace_alu$4634.C[14] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[14] CO=$auto$alumacc.cc:474:replace_alu$4634.C[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[15] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4636[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[0] CO=$auto$alumacc.cc:474:replace_alu$4634.C[2] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[2] CO=$auto$alumacc.cc:474:replace_alu$4634.C[3] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[3] CO=$auto$alumacc.cc:474:replace_alu$4634.C[4] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[4] CO=$auto$alumacc.cc:474:replace_alu$4634.C[5] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[5] CO=$auto$alumacc.cc:474:replace_alu$4634.C[6] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[6] CO=$auto$alumacc.cc:474:replace_alu$4634.C[7] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[7] CO=$auto$alumacc.cc:474:replace_alu$4634.C[8] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[8] CO=$auto$alumacc.cc:474:replace_alu$4634.C[9] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4634.C[9] CO=$auto$alumacc.cc:474:replace_alu$4634.C[10] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[10] CO=$auto$alumacc.cc:474:replace_alu$4639.C[11] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[11] CO=$auto$alumacc.cc:474:replace_alu$4639.C[12] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[12] CO=$auto$alumacc.cc:474:replace_alu$4639.C[13] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[13] CO=$auto$alumacc.cc:474:replace_alu$4639.C[14] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[14] CO=$auto$alumacc.cc:474:replace_alu$4639.C[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[15] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4641[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[0] CO=$auto$alumacc.cc:474:replace_alu$4639.C[2] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[2] CO=$auto$alumacc.cc:474:replace_alu$4639.C[3] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[3] CO=$auto$alumacc.cc:474:replace_alu$4639.C[4] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[4] CO=$auto$alumacc.cc:474:replace_alu$4639.C[5] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[5] CO=$auto$alumacc.cc:474:replace_alu$4639.C[6] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[6] CO=$auto$alumacc.cc:474:replace_alu$4639.C[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[7] CO=$auto$alumacc.cc:474:replace_alu$4639.C[8] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[8] CO=$auto$alumacc.cc:474:replace_alu$4639.C[9] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4639.C[9] CO=$auto$alumacc.cc:474:replace_alu$4639.C[10] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$4644.C[1] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[0] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[10] CO=$auto$alumacc.cc:474:replace_alu$4644.C[11] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[10] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[11] CO=$auto$alumacc.cc:474:replace_alu$4644.C[12] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[11] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[12] CO=$auto$alumacc.cc:474:replace_alu$4644.C[13] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[12] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[13] CO=$auto$alumacc.cc:474:replace_alu$4644.C[14] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[13] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[14] CO=$auto$alumacc.cc:474:replace_alu$4644.C[15] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[14] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[15] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4646[15] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[15] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[1] CO=$auto$alumacc.cc:474:replace_alu$4644.C[2] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[1] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[2] CO=$auto$alumacc.cc:474:replace_alu$4644.C[3] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[2] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[3] CO=$auto$alumacc.cc:474:replace_alu$4644.C[4] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[3] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[4] CO=$auto$alumacc.cc:474:replace_alu$4644.C[5] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[4] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[5] CO=$auto$alumacc.cc:474:replace_alu$4644.C[6] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[5] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[6] CO=$auto$alumacc.cc:474:replace_alu$4644.C[7] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[6] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[7] CO=$auto$alumacc.cc:474:replace_alu$4644.C[8] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[7] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[8] CO=$auto$alumacc.cc:474:replace_alu$4644.C[9] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[8] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4644.C[9] CO=$auto$alumacc.cc:474:replace_alu$4644.C[10] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[9] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[10] CO=$auto$alumacc.cc:474:replace_alu$4655.C[11] I0=$false I1=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[11] CO=$auto$alumacc.cc:474:replace_alu$4655.C[12] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[12] CO=$auto$alumacc.cc:474:replace_alu$4655.C[13] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[13] CO=$auto$alumacc.cc:474:replace_alu$4655.C[14] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[14] CO=$auto$alumacc.cc:474:replace_alu$4655.C[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[15] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4657[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0] CO=$auto$alumacc.cc:474:replace_alu$4655.C[2] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[2] CO=$auto$alumacc.cc:474:replace_alu$4655.C[3] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[3] CO=$auto$alumacc.cc:474:replace_alu$4655.C[4] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[4] CO=$auto$alumacc.cc:474:replace_alu$4655.C[5] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[5] CO=$auto$alumacc.cc:474:replace_alu$4655.C[6] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[6] CO=$auto$alumacc.cc:474:replace_alu$4655.C[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[7] CO=$auto$alumacc.cc:474:replace_alu$4655.C[8] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[8] CO=$auto$alumacc.cc:474:replace_alu$4655.C[9] I0=$true I1=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4655.C[9] CO=$auto$alumacc.cc:474:replace_alu$4655.C[10] I0=$false I1=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[10] CO=$auto$alumacc.cc:474:replace_alu$4668.C[11] I0=$true I1=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[11] CO=$auto$alumacc.cc:474:replace_alu$4668.C[12] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[12] CO=$auto$alumacc.cc:474:replace_alu$4668.C[13] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[13] CO=$auto$alumacc.cc:474:replace_alu$4668.C[14] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[14] CO=$auto$alumacc.cc:474:replace_alu$4668.C[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[15] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4670[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0] CO=$auto$alumacc.cc:474:replace_alu$4668.C[2] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[2] CO=$auto$alumacc.cc:474:replace_alu$4668.C[3] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[3] CO=$auto$alumacc.cc:474:replace_alu$4668.C[4] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[4] CO=$auto$alumacc.cc:474:replace_alu$4668.C[5] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[5] CO=$auto$alumacc.cc:474:replace_alu$4668.C[6] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[6] CO=$auto$alumacc.cc:474:replace_alu$4668.C[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[7] CO=$auto$alumacc.cc:474:replace_alu$4668.C[8] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[8] CO=$auto$alumacc.cc:474:replace_alu$4668.C[9] I0=$true I1=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4668.C[9] CO=$auto$alumacc.cc:474:replace_alu$4668.C[10] I0=$false I1=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[10] CO=$auto$alumacc.cc:474:replace_alu$4681.C[11] I0=$false I1=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[11] CO=$auto$alumacc.cc:474:replace_alu$4681.C[12] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[12] CO=$auto$alumacc.cc:474:replace_alu$4681.C[13] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[13] CO=$auto$alumacc.cc:474:replace_alu$4681.C[14] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[14] CO=$auto$alumacc.cc:474:replace_alu$4681.C[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[15] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4683[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0] CO=$auto$alumacc.cc:474:replace_alu$4681.C[2] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[2] CO=$auto$alumacc.cc:474:replace_alu$4681.C[3] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[3] CO=$auto$alumacc.cc:474:replace_alu$4681.C[4] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[4] CO=$auto$alumacc.cc:474:replace_alu$4681.C[5] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[5] CO=$auto$alumacc.cc:474:replace_alu$4681.C[6] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[6] CO=$auto$alumacc.cc:474:replace_alu$4681.C[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[7] CO=$auto$alumacc.cc:474:replace_alu$4681.C[8] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[8] CO=$auto$alumacc.cc:474:replace_alu$4681.C[9] I0=$true I1=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4681.C[9] CO=$auto$alumacc.cc:474:replace_alu$4681.C[10] I0=$true I1=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[10] CO=$auto$alumacc.cc:474:replace_alu$4694.C[11] I0=$false I1=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[11] CO=$auto$alumacc.cc:474:replace_alu$4694.C[12] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[12] CO=$auto$alumacc.cc:474:replace_alu$4694.C[13] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[13] CO=$auto$alumacc.cc:474:replace_alu$4694.C[14] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[14] CO=$auto$alumacc.cc:474:replace_alu$4694.C[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[15] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4696[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0] CO=$auto$alumacc.cc:474:replace_alu$4694.C[2] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[2] CO=$auto$alumacc.cc:474:replace_alu$4694.C[3] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[3] CO=$auto$alumacc.cc:474:replace_alu$4694.C[4] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[4] CO=$auto$alumacc.cc:474:replace_alu$4694.C[5] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[5] CO=$auto$alumacc.cc:474:replace_alu$4694.C[6] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[6] CO=$auto$alumacc.cc:474:replace_alu$4694.C[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[7] CO=$auto$alumacc.cc:474:replace_alu$4694.C[8] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[8] CO=$auto$alumacc.cc:474:replace_alu$4694.C[9] I0=$true I1=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4694.C[9] CO=$auto$alumacc.cc:474:replace_alu$4694.C[10] I0=$false I1=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[1] CO=$auto$alumacc.cc:474:replace_alu$4707.C[3] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:284|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4707.C[3] CO=$auto$alumacc.cc:474:replace_alu$4707.C[4] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:284|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4707.C[4] CO=$auto$alumacc.cc:474:replace_alu$4707.C[5] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:284|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4707.C[5] CO=$auto$alumacc.cc:474:replace_alu$4707.C[6] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:284|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4707.C[6] CO=$auto$alumacc.cc:474:replace_alu$4707.C[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:284|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4707.C[7] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4709[7] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:284|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=SCLK_counter[0] I3=$false O=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:273|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=SCLK_counter[0] CO=$auto$alumacc.cc:474:replace_alu$4712.C[2] I0=$false I1=SCLK_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:273|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SCLK_counter[2] I3=$auto$alumacc.cc:474:replace_alu$4712.C[2] O=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:273|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4712.C[2] CO=$auto$alumacc.cc:474:replace_alu$4712.C[3] I0=$false I1=SCLK_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:273|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SCLK_counter[3] I3=$auto$alumacc.cc:474:replace_alu$4712.C[3] O=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:273|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4712.C[3] CO=$auto$alumacc.cc:474:replace_alu$4712.C[4] I0=$false I1=SCLK_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:273|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SCLK_counter[4] I3=$auto$alumacc.cc:474:replace_alu$4712.C[4] O=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:273|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4712.C[4] CO=$auto$alumacc.cc:474:replace_alu$4712.C[5] I0=$false I1=SCLK_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:273|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SCLK_counter[5] I3=$auto$alumacc.cc:474:replace_alu$4712.C[5] O=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:273|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4712.C[5] CO=$auto$alumacc.cc:474:replace_alu$4712.C[6] I0=$false I1=SCLK_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:273|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SCLK_counter[6] I3=$auto$alumacc.cc:474:replace_alu$4712.C[6] O=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:273|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4712.C[6] CO=$auto$alumacc.cc:474:replace_alu$4712.C[7] I0=$false I1=SCLK_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:273|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SCLK_counter[7] I3=$auto$alumacc.cc:474:replace_alu$4712.C[7] O=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:273|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=ld_counter[0] I3=$false O=$add$readgrbalpha_top.v:352$2718_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[10] I3=$auto$alumacc.cc:474:replace_alu$4715.C[10] O=$add$readgrbalpha_top.v:352$2718_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4715.C[10] CO=$auto$alumacc.cc:474:replace_alu$4715.C[11] I0=$false I1=ld_counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[11] I3=$auto$alumacc.cc:474:replace_alu$4715.C[11] O=$add$readgrbalpha_top.v:352$2718_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4715.C[11] CO=$auto$alumacc.cc:474:replace_alu$4715.C[12] I0=$false I1=ld_counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[12] I3=$auto$alumacc.cc:474:replace_alu$4715.C[12] O=$add$readgrbalpha_top.v:352$2718_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4715.C[12] CO=$auto$alumacc.cc:474:replace_alu$4715.C[13] I0=$false I1=ld_counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[13] I3=$auto$alumacc.cc:474:replace_alu$4715.C[13] O=$add$readgrbalpha_top.v:352$2718_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4715.C[13] CO=$auto$alumacc.cc:474:replace_alu$4715.C[14] I0=$false I1=ld_counter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[14] I3=$auto$alumacc.cc:474:replace_alu$4715.C[14] O=$add$readgrbalpha_top.v:352$2718_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4715.C[14] CO=$auto$alumacc.cc:474:replace_alu$4715.C[15] I0=$false I1=ld_counter[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[15] I3=$auto$alumacc.cc:474:replace_alu$4715.C[15] O=$add$readgrbalpha_top.v:352$2718_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=ld_counter[0] CO=$auto$alumacc.cc:474:replace_alu$4715.C[2] I0=$false I1=ld_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[2] I3=$auto$alumacc.cc:474:replace_alu$4715.C[2] O=$add$readgrbalpha_top.v:352$2718_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4715.C[2] CO=$auto$alumacc.cc:474:replace_alu$4715.C[3] I0=$false I1=ld_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[3] I3=$auto$alumacc.cc:474:replace_alu$4715.C[3] O=$add$readgrbalpha_top.v:352$2718_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4715.C[3] CO=$auto$alumacc.cc:474:replace_alu$4715.C[4] I0=$false I1=ld_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[4] I3=$auto$alumacc.cc:474:replace_alu$4715.C[4] O=$add$readgrbalpha_top.v:352$2718_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4715.C[4] CO=$auto$alumacc.cc:474:replace_alu$4715.C[5] I0=$false I1=ld_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[5] I3=$auto$alumacc.cc:474:replace_alu$4715.C[5] O=$add$readgrbalpha_top.v:352$2718_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4715.C[5] CO=$auto$alumacc.cc:474:replace_alu$4715.C[6] I0=$false I1=ld_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[6] I3=$auto$alumacc.cc:474:replace_alu$4715.C[6] O=$add$readgrbalpha_top.v:352$2718_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4715.C[6] CO=$auto$alumacc.cc:474:replace_alu$4715.C[7] I0=$false I1=ld_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[7] I3=$auto$alumacc.cc:474:replace_alu$4715.C[7] O=$add$readgrbalpha_top.v:352$2718_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4715.C[7] CO=$auto$alumacc.cc:474:replace_alu$4715.C[8] I0=$false I1=ld_counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[8] I3=$auto$alumacc.cc:474:replace_alu$4715.C[8] O=$add$readgrbalpha_top.v:352$2718_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4715.C[8] CO=$auto$alumacc.cc:474:replace_alu$4715.C[9] I0=$false I1=ld_counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ld_counter[9] I3=$auto$alumacc.cc:474:replace_alu$4715.C[9] O=$add$readgrbalpha_top.v:352$2718_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4715.C[9] CO=$auto$alumacc.cc:474:replace_alu$4715.C[10] I0=$false I1=ld_counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=ud_counter[0] I3=$false O=$add$readgrbalpha_top.v:353$2721_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[10] I3=$auto$alumacc.cc:474:replace_alu$4718.C[10] O=$add$readgrbalpha_top.v:353$2721_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4718.C[10] CO=$auto$alumacc.cc:474:replace_alu$4718.C[11] I0=$false I1=ud_counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[11] I3=$auto$alumacc.cc:474:replace_alu$4718.C[11] O=$add$readgrbalpha_top.v:353$2721_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4718.C[11] CO=$auto$alumacc.cc:474:replace_alu$4718.C[12] I0=$false I1=ud_counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[12] I3=$auto$alumacc.cc:474:replace_alu$4718.C[12] O=$add$readgrbalpha_top.v:353$2721_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4718.C[12] CO=$auto$alumacc.cc:474:replace_alu$4718.C[13] I0=$false I1=ud_counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[13] I3=$auto$alumacc.cc:474:replace_alu$4718.C[13] O=$add$readgrbalpha_top.v:353$2721_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4718.C[13] CO=$auto$alumacc.cc:474:replace_alu$4718.C[14] I0=$false I1=ud_counter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[14] I3=$auto$alumacc.cc:474:replace_alu$4718.C[14] O=$add$readgrbalpha_top.v:353$2721_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4718.C[14] CO=$auto$alumacc.cc:474:replace_alu$4718.C[15] I0=$false I1=ud_counter[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[15] I3=$auto$alumacc.cc:474:replace_alu$4718.C[15] O=$add$readgrbalpha_top.v:353$2721_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=ud_counter[0] CO=$auto$alumacc.cc:474:replace_alu$4718.C[2] I0=$false I1=ud_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[2] I3=$auto$alumacc.cc:474:replace_alu$4718.C[2] O=$add$readgrbalpha_top.v:353$2721_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4718.C[2] CO=$auto$alumacc.cc:474:replace_alu$4718.C[3] I0=$false I1=ud_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[3] I3=$auto$alumacc.cc:474:replace_alu$4718.C[3] O=$add$readgrbalpha_top.v:353$2721_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4718.C[3] CO=$auto$alumacc.cc:474:replace_alu$4718.C[4] I0=$false I1=ud_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[4] I3=$auto$alumacc.cc:474:replace_alu$4718.C[4] O=$add$readgrbalpha_top.v:353$2721_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4718.C[4] CO=$auto$alumacc.cc:474:replace_alu$4718.C[5] I0=$false I1=ud_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[5] I3=$auto$alumacc.cc:474:replace_alu$4718.C[5] O=$add$readgrbalpha_top.v:353$2721_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4718.C[5] CO=$auto$alumacc.cc:474:replace_alu$4718.C[6] I0=$false I1=ud_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[6] I3=$auto$alumacc.cc:474:replace_alu$4718.C[6] O=$add$readgrbalpha_top.v:353$2721_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4718.C[6] CO=$auto$alumacc.cc:474:replace_alu$4718.C[7] I0=$false I1=ud_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[7] I3=$auto$alumacc.cc:474:replace_alu$4718.C[7] O=$add$readgrbalpha_top.v:353$2721_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4718.C[7] CO=$auto$alumacc.cc:474:replace_alu$4718.C[8] I0=$false I1=ud_counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[8] I3=$auto$alumacc.cc:474:replace_alu$4718.C[8] O=$add$readgrbalpha_top.v:353$2721_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4718.C[8] CO=$auto$alumacc.cc:474:replace_alu$4718.C[9] I0=$false I1=ud_counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ud_counter[9] I3=$auto$alumacc.cc:474:replace_alu$4718.C[9] O=$add$readgrbalpha_top.v:353$2721_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4718.C[9] CO=$auto$alumacc.cc:474:replace_alu$4718.C[10] I0=$false I1=ud_counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:353|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=sud_counter[0] I3=$false O=$add$readgrbalpha_top.v:354$2724_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[10] I3=$auto$alumacc.cc:474:replace_alu$4721.C[10] O=$add$readgrbalpha_top.v:354$2724_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4721.C[10] CO=$auto$alumacc.cc:474:replace_alu$4721.C[11] I0=$false I1=sud_counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[11] I3=$auto$alumacc.cc:474:replace_alu$4721.C[11] O=$add$readgrbalpha_top.v:354$2724_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4721.C[11] CO=$auto$alumacc.cc:474:replace_alu$4721.C[12] I0=$false I1=sud_counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[12] I3=$auto$alumacc.cc:474:replace_alu$4721.C[12] O=$add$readgrbalpha_top.v:354$2724_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4721.C[12] CO=$auto$alumacc.cc:474:replace_alu$4721.C[13] I0=$false I1=sud_counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[13] I3=$auto$alumacc.cc:474:replace_alu$4721.C[13] O=$add$readgrbalpha_top.v:354$2724_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4721.C[13] CO=$auto$alumacc.cc:474:replace_alu$4721.C[14] I0=$false I1=sud_counter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[14] I3=$auto$alumacc.cc:474:replace_alu$4721.C[14] O=$add$readgrbalpha_top.v:354$2724_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4721.C[14] CO=$auto$alumacc.cc:474:replace_alu$4721.C[15] I0=$false I1=sud_counter[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[15] I3=$auto$alumacc.cc:474:replace_alu$4721.C[15] O=$add$readgrbalpha_top.v:354$2724_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sud_counter[0] CO=$auto$alumacc.cc:474:replace_alu$4721.C[2] I0=$false I1=sud_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[2] I3=$auto$alumacc.cc:474:replace_alu$4721.C[2] O=$add$readgrbalpha_top.v:354$2724_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4721.C[2] CO=$auto$alumacc.cc:474:replace_alu$4721.C[3] I0=$false I1=sud_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[3] I3=$auto$alumacc.cc:474:replace_alu$4721.C[3] O=$add$readgrbalpha_top.v:354$2724_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4721.C[3] CO=$auto$alumacc.cc:474:replace_alu$4721.C[4] I0=$false I1=sud_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[4] I3=$auto$alumacc.cc:474:replace_alu$4721.C[4] O=$add$readgrbalpha_top.v:354$2724_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4721.C[4] CO=$auto$alumacc.cc:474:replace_alu$4721.C[5] I0=$false I1=sud_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[5] I3=$auto$alumacc.cc:474:replace_alu$4721.C[5] O=$add$readgrbalpha_top.v:354$2724_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4721.C[5] CO=$auto$alumacc.cc:474:replace_alu$4721.C[6] I0=$false I1=sud_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[6] I3=$auto$alumacc.cc:474:replace_alu$4721.C[6] O=$add$readgrbalpha_top.v:354$2724_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4721.C[6] CO=$auto$alumacc.cc:474:replace_alu$4721.C[7] I0=$false I1=sud_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[7] I3=$auto$alumacc.cc:474:replace_alu$4721.C[7] O=$add$readgrbalpha_top.v:354$2724_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4721.C[7] CO=$auto$alumacc.cc:474:replace_alu$4721.C[8] I0=$false I1=sud_counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[8] I3=$auto$alumacc.cc:474:replace_alu$4721.C[8] O=$add$readgrbalpha_top.v:354$2724_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4721.C[8] CO=$auto$alumacc.cc:474:replace_alu$4721.C[9] I0=$false I1=sud_counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sud_counter[9] I3=$auto$alumacc.cc:474:replace_alu$4721.C[9] O=$add$readgrbalpha_top.v:354$2724_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4721.C[9] CO=$auto$alumacc.cc:474:replace_alu$4721.C[10] I0=$false I1=sud_counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:354|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=sampling_counter[0] I3=$false O=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:376|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sampling_counter[0] CO=$auto$alumacc.cc:474:replace_alu$4724.C[2] I0=$false I1=sampling_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:376|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sampling_counter[2] I3=$auto$alumacc.cc:474:replace_alu$4724.C[2] O=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:376|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4724.C[2] CO=$auto$alumacc.cc:474:replace_alu$4724.C[3] I0=$false I1=sampling_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:376|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sampling_counter[3] I3=$auto$alumacc.cc:474:replace_alu$4724.C[3] O=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:376|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4724.C[3] CO=$auto$alumacc.cc:474:replace_alu$4724.C[4] I0=$false I1=sampling_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:376|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sampling_counter[4] I3=$auto$alumacc.cc:474:replace_alu$4724.C[4] O=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:376|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4724.C[4] CO=$auto$alumacc.cc:474:replace_alu$4724.C[5] I0=$false I1=sampling_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:376|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sampling_counter[5] I3=$auto$alumacc.cc:474:replace_alu$4724.C[5] O=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:376|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4724.C[5] CO=$auto$alumacc.cc:474:replace_alu$4724.C[6] I0=$false I1=sampling_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:376|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sampling_counter[6] I3=$auto$alumacc.cc:474:replace_alu$4724.C[6] O=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:376|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4724.C[6] CO=$auto$alumacc.cc:474:replace_alu$4724.C[7] I0=$false I1=sampling_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:376|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sampling_counter[7] I3=$auto$alumacc.cc:474:replace_alu$4724.C[7] O=$abc$45565$add$readgrbalpha_top.v:376$2731_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:376|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[2] I3=$false O=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[12] I3=$auto$alumacc.cc:474:replace_alu$4727.C[10] O=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4727.C[10] CO=$auto$alumacc.cc:474:replace_alu$4727.C[11] I0=$false I1=raw_hist_address[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[13] I3=$auto$alumacc.cc:474:replace_alu$4727.C[11] O=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4727.C[11] CO=$auto$alumacc.cc:474:replace_alu$4727.C[12] I0=$false I1=raw_hist_address[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[14] I3=$auto$alumacc.cc:474:replace_alu$4727.C[12] O=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4727.C[12] CO=$auto$alumacc.cc:474:replace_alu$4727.C[13] I0=$false I1=raw_hist_address[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[15] I3=$auto$alumacc.cc:474:replace_alu$4727.C[13] O=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4727.C[13] CO=$auto$alumacc.cc:474:replace_alu$4727.C[14] I0=$false I1=raw_hist_address[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$4727.C[14] O=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=raw_hist_address[8] CO=$auto$alumacc.cc:474:replace_alu$4727.C[8] I0=$false I1=raw_hist_address[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[10] I3=$auto$alumacc.cc:474:replace_alu$4727.C[8] O=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4727.C[8] CO=$auto$alumacc.cc:474:replace_alu$4727.C[9] I0=$false I1=raw_hist_address[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[11] I3=$auto$alumacc.cc:474:replace_alu$4727.C[9] O=$abc$45565$add$readgrbalpha_top.v:390$2742_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4727.C[9] CO=$auto$alumacc.cc:474:replace_alu$4727.C[10] I0=$false I1=raw_hist_address[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:390|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[3] I3=$false O=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[13] I3=$auto$alumacc.cc:474:replace_alu$4730.C[10] O=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4730.C[10] CO=$auto$alumacc.cc:474:replace_alu$4730.C[11] I0=$false I1=raw_hist_address[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[14] I3=$auto$alumacc.cc:474:replace_alu$4730.C[11] O=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4730.C[11] CO=$auto$alumacc.cc:474:replace_alu$4730.C[12] I0=$false I1=raw_hist_address[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[15] I3=$auto$alumacc.cc:474:replace_alu$4730.C[12] O=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4730.C[12] CO=$auto$alumacc.cc:474:replace_alu$4730.C[13] I0=$false I1=raw_hist_address[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$4730.C[13] O=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=raw_hist_address[8] CO=$auto$alumacc.cc:474:replace_alu$4730.C[7] I0=$false I1=raw_hist_address[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=raw_hist_address[10] I3=$auto$alumacc.cc:474:replace_alu$4730.C[7] O=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4730.C[7] CO=$auto$alumacc.cc:474:replace_alu$4730.C[8] I0=$true I1=raw_hist_address[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[11] I3=$auto$alumacc.cc:474:replace_alu$4730.C[8] O=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4730.C[8] CO=$auto$alumacc.cc:474:replace_alu$4730.C[9] I0=$false I1=raw_hist_address[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[12] I3=$auto$alumacc.cc:474:replace_alu$4730.C[9] O=$abc$45565$add$readgrbalpha_top.v:391$2747_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4730.C[9] CO=$auto$alumacc.cc:474:replace_alu$4730.C[10] I0=$false I1=raw_hist_address[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:391|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[4] I3=$false O=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[14] I3=$auto$alumacc.cc:474:replace_alu$4733.C[10] O=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4733.C[10] CO=$auto$alumacc.cc:474:replace_alu$4733.C[11] I0=$false I1=raw_hist_address[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[15] I3=$auto$alumacc.cc:474:replace_alu$4733.C[11] O=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4733.C[11] CO=$auto$alumacc.cc:474:replace_alu$4733.C[12] I0=$false I1=raw_hist_address[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$4733.C[12] O=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=raw_hist_address[9] CO=$auto$alumacc.cc:474:replace_alu$4733.C[7] I0=$true I1=raw_hist_address[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=raw_hist_address[11] I3=$auto$alumacc.cc:474:replace_alu$4733.C[7] O=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4733.C[7] CO=$auto$alumacc.cc:474:replace_alu$4733.C[8] I0=$true I1=raw_hist_address[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[12] I3=$auto$alumacc.cc:474:replace_alu$4733.C[8] O=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4733.C[8] CO=$auto$alumacc.cc:474:replace_alu$4733.C[9] I0=$false I1=raw_hist_address[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[13] I3=$auto$alumacc.cc:474:replace_alu$4733.C[9] O=$abc$45565$add$readgrbalpha_top.v:392$2752_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4733.C[9] CO=$auto$alumacc.cc:474:replace_alu$4733.C[10] I0=$false I1=raw_hist_address[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:392|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[5] I3=$false O=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[15] I3=$auto$alumacc.cc:474:replace_alu$4736.C[10] O=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4736.C[10] CO=$auto$alumacc.cc:474:replace_alu$4736.C[11] I0=$false I1=raw_hist_address[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$4736.C[11] O=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=raw_hist_address[10] CO=$auto$alumacc.cc:474:replace_alu$4736.C[7] I0=$false I1=raw_hist_address[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[12] I3=$auto$alumacc.cc:474:replace_alu$4736.C[7] O=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4736.C[7] CO=$auto$alumacc.cc:474:replace_alu$4736.C[8] I0=$false I1=raw_hist_address[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=raw_hist_address[13] I3=$auto$alumacc.cc:474:replace_alu$4736.C[8] O=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4736.C[8] CO=$auto$alumacc.cc:474:replace_alu$4736.C[9] I0=$true I1=raw_hist_address[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=raw_hist_address[14] I3=$auto$alumacc.cc:474:replace_alu$4736.C[9] O=$abc$45565$add$readgrbalpha_top.v:393$2757_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4736.C[9] CO=$auto$alumacc.cc:474:replace_alu$4736.C[10] I0=$false I1=raw_hist_address[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:393|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=count[0] I3=$false O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[10] I3=$auto$alumacc.cc:474:replace_alu$4739.C[10] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4739.C[10] CO=$auto$alumacc.cc:474:replace_alu$4739.C[11] I0=$false I1=count[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[11] I3=$auto$alumacc.cc:474:replace_alu$4739.C[11] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4739.C[11] CO=$auto$alumacc.cc:474:replace_alu$4739.C[12] I0=$false I1=count[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[12] I3=$auto$alumacc.cc:474:replace_alu$4739.C[12] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4739.C[12] CO=$auto$alumacc.cc:474:replace_alu$4739.C[13] I0=$false I1=count[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[13] I3=$auto$alumacc.cc:474:replace_alu$4739.C[13] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4739.C[13] CO=$auto$alumacc.cc:474:replace_alu$4739.C[14] I0=$false I1=count[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[14] I3=$auto$alumacc.cc:474:replace_alu$4739.C[14] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4739.C[14] CO=$auto$alumacc.cc:474:replace_alu$4739.C[15] I0=$false I1=count[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[15] I3=$auto$alumacc.cc:474:replace_alu$4739.C[15] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=count[0] CO=$auto$alumacc.cc:474:replace_alu$4739.C[2] I0=$false I1=count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[2] I3=$auto$alumacc.cc:474:replace_alu$4739.C[2] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4739.C[2] CO=$auto$alumacc.cc:474:replace_alu$4739.C[3] I0=$false I1=count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[3] I3=$auto$alumacc.cc:474:replace_alu$4739.C[3] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4739.C[3] CO=$auto$alumacc.cc:474:replace_alu$4739.C[4] I0=$false I1=count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[4] I3=$auto$alumacc.cc:474:replace_alu$4739.C[4] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4739.C[4] CO=$auto$alumacc.cc:474:replace_alu$4739.C[5] I0=$false I1=count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[5] I3=$auto$alumacc.cc:474:replace_alu$4739.C[5] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4739.C[5] CO=$auto$alumacc.cc:474:replace_alu$4739.C[6] I0=$false I1=count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[6] I3=$auto$alumacc.cc:474:replace_alu$4739.C[6] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4739.C[6] CO=$auto$alumacc.cc:474:replace_alu$4739.C[7] I0=$false I1=count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[7] I3=$auto$alumacc.cc:474:replace_alu$4739.C[7] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4739.C[7] CO=$auto$alumacc.cc:474:replace_alu$4739.C[8] I0=$false I1=count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[8] I3=$auto$alumacc.cc:474:replace_alu$4739.C[8] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4739.C[8] CO=$auto$alumacc.cc:474:replace_alu$4739.C[9] I0=$false I1=count[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[9] I3=$auto$alumacc.cc:474:replace_alu$4739.C[9] O=$abc$45565$add$readgrbalpha_top.v:409$2760_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4739.C[9] CO=$auto$alumacc.cc:474:replace_alu$4739.C[10] I0=$false I1=count[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:409|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=waddr[0] I3=$false O=$add$readgrbalpha_top.v:473$2773_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:473|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=waddr[0] CO=$auto$alumacc.cc:474:replace_alu$4742.C[2] I0=$false I1=waddr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:473|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=waddr[2] I3=$auto$alumacc.cc:474:replace_alu$4742.C[2] O=$add$readgrbalpha_top.v:473$2773_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:473|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4742.C[2] CO=$auto$alumacc.cc:474:replace_alu$4742.C[3] I0=$false I1=waddr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:473|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=waddr[3] I3=$auto$alumacc.cc:474:replace_alu$4742.C[3] O=$add$readgrbalpha_top.v:473$2773_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:473|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4742.C[3] CO=$auto$alumacc.cc:474:replace_alu$4742.C[4] I0=$false I1=waddr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:473|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=waddr[4] I3=$auto$alumacc.cc:474:replace_alu$4742.C[4] O=$add$readgrbalpha_top.v:473$2773_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:473|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4742.C[4] CO=$auto$alumacc.cc:474:replace_alu$4742.C[5] I0=$false I1=waddr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:473|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=waddr[5] I3=$auto$alumacc.cc:474:replace_alu$4742.C[5] O=$add$readgrbalpha_top.v:473$2773_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:473|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4742.C[5] CO=$auto$alumacc.cc:474:replace_alu$4742.C[6] I0=$false I1=waddr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:473|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=waddr[6] I3=$auto$alumacc.cc:474:replace_alu$4742.C[6] O=$add$readgrbalpha_top.v:473$2773_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:473|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4742.C[6] CO=$auto$alumacc.cc:474:replace_alu$4742.C[7] I0=$false I1=waddr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:473|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=waddr[7] I3=$auto$alumacc.cc:474:replace_alu$4742.C[7] O=$add$readgrbalpha_top.v:473$2773_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:473|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=event_send_count[0] I3=$false O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[10] I3=$auto$alumacc.cc:474:replace_alu$4745.C[10] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4745.C[10] CO=$auto$alumacc.cc:474:replace_alu$4745.C[11] I0=$false I1=event_send_count[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[11] I3=$auto$alumacc.cc:474:replace_alu$4745.C[11] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4745.C[11] CO=$auto$alumacc.cc:474:replace_alu$4745.C[12] I0=$false I1=event_send_count[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[12] I3=$auto$alumacc.cc:474:replace_alu$4745.C[12] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4745.C[12] CO=$auto$alumacc.cc:474:replace_alu$4745.C[13] I0=$false I1=event_send_count[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[13] I3=$auto$alumacc.cc:474:replace_alu$4745.C[13] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4745.C[13] CO=$auto$alumacc.cc:474:replace_alu$4745.C[14] I0=$false I1=event_send_count[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[14] I3=$auto$alumacc.cc:474:replace_alu$4745.C[14] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4745.C[14] CO=$auto$alumacc.cc:474:replace_alu$4745.C[15] I0=$false I1=event_send_count[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[15] I3=$auto$alumacc.cc:474:replace_alu$4745.C[15] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=event_send_count[0] CO=$auto$alumacc.cc:474:replace_alu$4745.C[2] I0=$false I1=event_send_count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[2] I3=$auto$alumacc.cc:474:replace_alu$4745.C[2] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4745.C[2] CO=$auto$alumacc.cc:474:replace_alu$4745.C[3] I0=$false I1=event_send_count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[3] I3=$auto$alumacc.cc:474:replace_alu$4745.C[3] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4745.C[3] CO=$auto$alumacc.cc:474:replace_alu$4745.C[4] I0=$false I1=event_send_count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[4] I3=$auto$alumacc.cc:474:replace_alu$4745.C[4] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4745.C[4] CO=$auto$alumacc.cc:474:replace_alu$4745.C[5] I0=$false I1=event_send_count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[5] I3=$auto$alumacc.cc:474:replace_alu$4745.C[5] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4745.C[5] CO=$auto$alumacc.cc:474:replace_alu$4745.C[6] I0=$false I1=event_send_count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[6] I3=$auto$alumacc.cc:474:replace_alu$4745.C[6] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4745.C[6] CO=$auto$alumacc.cc:474:replace_alu$4745.C[7] I0=$false I1=event_send_count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[7] I3=$auto$alumacc.cc:474:replace_alu$4745.C[7] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4745.C[7] CO=$auto$alumacc.cc:474:replace_alu$4745.C[8] I0=$false I1=event_send_count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[8] I3=$auto$alumacc.cc:474:replace_alu$4745.C[8] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4745.C[8] CO=$auto$alumacc.cc:474:replace_alu$4745.C[9] I0=$false I1=event_send_count[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count[9] I3=$auto$alumacc.cc:474:replace_alu$4745.C[9] O=$abc$45565$add$readgrbalpha_top.v:53$2658_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4745.C[9] CO=$auto$alumacc.cc:474:replace_alu$4745.C[10] I0=$false I1=event_send_count[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=event_send_count_scl[0] I3=$false O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[10] I3=$auto$alumacc.cc:474:replace_alu$4748.C[10] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4748.C[10] CO=$auto$alumacc.cc:474:replace_alu$4748.C[11] I0=$false I1=event_send_count_scl[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[11] I3=$auto$alumacc.cc:474:replace_alu$4748.C[11] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4748.C[11] CO=$auto$alumacc.cc:474:replace_alu$4748.C[12] I0=$false I1=event_send_count_scl[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[12] I3=$auto$alumacc.cc:474:replace_alu$4748.C[12] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4748.C[12] CO=$auto$alumacc.cc:474:replace_alu$4748.C[13] I0=$false I1=event_send_count_scl[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[13] I3=$auto$alumacc.cc:474:replace_alu$4748.C[13] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4748.C[13] CO=$auto$alumacc.cc:474:replace_alu$4748.C[14] I0=$false I1=event_send_count_scl[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[14] I3=$auto$alumacc.cc:474:replace_alu$4748.C[14] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4748.C[14] CO=$auto$alumacc.cc:474:replace_alu$4748.C[15] I0=$false I1=event_send_count_scl[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[15] I3=$auto$alumacc.cc:474:replace_alu$4748.C[15] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=event_send_count_scl[0] CO=$auto$alumacc.cc:474:replace_alu$4748.C[2] I0=$false I1=event_send_count_scl[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[2] I3=$auto$alumacc.cc:474:replace_alu$4748.C[2] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4748.C[2] CO=$auto$alumacc.cc:474:replace_alu$4748.C[3] I0=$false I1=event_send_count_scl[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[3] I3=$auto$alumacc.cc:474:replace_alu$4748.C[3] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4748.C[3] CO=$auto$alumacc.cc:474:replace_alu$4748.C[4] I0=$false I1=event_send_count_scl[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[4] I3=$auto$alumacc.cc:474:replace_alu$4748.C[4] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4748.C[4] CO=$auto$alumacc.cc:474:replace_alu$4748.C[5] I0=$false I1=event_send_count_scl[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[5] I3=$auto$alumacc.cc:474:replace_alu$4748.C[5] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4748.C[5] CO=$auto$alumacc.cc:474:replace_alu$4748.C[6] I0=$false I1=event_send_count_scl[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[6] I3=$auto$alumacc.cc:474:replace_alu$4748.C[6] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4748.C[6] CO=$auto$alumacc.cc:474:replace_alu$4748.C[7] I0=$false I1=event_send_count_scl[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[7] I3=$auto$alumacc.cc:474:replace_alu$4748.C[7] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4748.C[7] CO=$auto$alumacc.cc:474:replace_alu$4748.C[8] I0=$false I1=event_send_count_scl[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[8] I3=$auto$alumacc.cc:474:replace_alu$4748.C[8] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4748.C[8] CO=$auto$alumacc.cc:474:replace_alu$4748.C[9] I0=$false I1=event_send_count_scl[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=event_send_count_scl[9] I3=$auto$alumacc.cc:474:replace_alu$4748.C[9] O=$abc$45565$add$readgrbalpha_top.v:65$2663_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4748.C[9] CO=$auto$alumacc.cc:474:replace_alu$4748.C[10] I0=$false I1=event_send_count_scl[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:65|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=tx_cnt[0] I3=$false O=$add$readgrbalpha_top.v:79$2668_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[10] I3=$auto$alumacc.cc:474:replace_alu$4751.C[10] O=$add$readgrbalpha_top.v:79$2668_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[10] CO=$auto$alumacc.cc:474:replace_alu$4751.C[11] I0=$false I1=tx_cnt[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[11] I3=$auto$alumacc.cc:474:replace_alu$4751.C[11] O=$add$readgrbalpha_top.v:79$2668_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[11] CO=$auto$alumacc.cc:474:replace_alu$4751.C[12] I0=$false I1=tx_cnt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[12] I3=$auto$alumacc.cc:474:replace_alu$4751.C[12] O=$add$readgrbalpha_top.v:79$2668_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[12] CO=$auto$alumacc.cc:474:replace_alu$4751.C[13] I0=$false I1=tx_cnt[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[13] I3=$auto$alumacc.cc:474:replace_alu$4751.C[13] O=$add$readgrbalpha_top.v:79$2668_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[13] CO=$auto$alumacc.cc:474:replace_alu$4751.C[14] I0=$false I1=tx_cnt[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[14] I3=$auto$alumacc.cc:474:replace_alu$4751.C[14] O=$add$readgrbalpha_top.v:79$2668_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[14] CO=$auto$alumacc.cc:474:replace_alu$4751.C[15] I0=$false I1=tx_cnt[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[15] I3=$auto$alumacc.cc:474:replace_alu$4751.C[15] O=$add$readgrbalpha_top.v:79$2668_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[15] CO=$auto$alumacc.cc:474:replace_alu$4751.C[16] I0=$false I1=tx_cnt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[16] I3=$auto$alumacc.cc:474:replace_alu$4751.C[16] O=$add$readgrbalpha_top.v:79$2668_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[16] CO=$auto$alumacc.cc:474:replace_alu$4751.C[17] I0=$false I1=tx_cnt[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[17] I3=$auto$alumacc.cc:474:replace_alu$4751.C[17] O=$add$readgrbalpha_top.v:79$2668_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[17] CO=$auto$alumacc.cc:474:replace_alu$4751.C[18] I0=$false I1=tx_cnt[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[18] I3=$auto$alumacc.cc:474:replace_alu$4751.C[18] O=$add$readgrbalpha_top.v:79$2668_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[18] CO=$auto$alumacc.cc:474:replace_alu$4751.C[19] I0=$false I1=tx_cnt[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[19] I3=$auto$alumacc.cc:474:replace_alu$4751.C[19] O=$add$readgrbalpha_top.v:79$2668_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[19] CO=$auto$alumacc.cc:474:replace_alu$4751.C[20] I0=$false I1=tx_cnt[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=tx_cnt[0] CO=$auto$alumacc.cc:474:replace_alu$4751.C[2] I0=$false I1=tx_cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[20] I3=$auto$alumacc.cc:474:replace_alu$4751.C[20] O=$add$readgrbalpha_top.v:79$2668_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[20] CO=$auto$alumacc.cc:474:replace_alu$4751.C[21] I0=$false I1=tx_cnt[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[21] I3=$auto$alumacc.cc:474:replace_alu$4751.C[21] O=$add$readgrbalpha_top.v:79$2668_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[21] CO=$auto$alumacc.cc:474:replace_alu$4751.C[22] I0=$false I1=tx_cnt[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[22] I3=$auto$alumacc.cc:474:replace_alu$4751.C[22] O=$add$readgrbalpha_top.v:79$2668_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[22] CO=$auto$alumacc.cc:474:replace_alu$4751.C[23] I0=$false I1=tx_cnt[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[23] I3=$auto$alumacc.cc:474:replace_alu$4751.C[23] O=$add$readgrbalpha_top.v:79$2668_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[23] CO=$auto$alumacc.cc:474:replace_alu$4751.C[24] I0=$false I1=tx_cnt[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[24] I3=$auto$alumacc.cc:474:replace_alu$4751.C[24] O=$add$readgrbalpha_top.v:79$2668_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[24] CO=$auto$alumacc.cc:474:replace_alu$4751.C[25] I0=$false I1=tx_cnt[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[25] I3=$auto$alumacc.cc:474:replace_alu$4751.C[25] O=$add$readgrbalpha_top.v:79$2668_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[25] CO=$auto$alumacc.cc:474:replace_alu$4751.C[26] I0=$false I1=tx_cnt[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[26] I3=$auto$alumacc.cc:474:replace_alu$4751.C[26] O=$add$readgrbalpha_top.v:79$2668_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[26] CO=$auto$alumacc.cc:474:replace_alu$4751.C[27] I0=$false I1=tx_cnt[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[27] I3=$auto$alumacc.cc:474:replace_alu$4751.C[27] O=$add$readgrbalpha_top.v:79$2668_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[27] CO=$auto$alumacc.cc:474:replace_alu$4751.C[28] I0=$false I1=tx_cnt[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[28] I3=$auto$alumacc.cc:474:replace_alu$4751.C[28] O=$add$readgrbalpha_top.v:79$2668_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[28] CO=$auto$alumacc.cc:474:replace_alu$4751.C[29] I0=$false I1=tx_cnt[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[29] I3=$auto$alumacc.cc:474:replace_alu$4751.C[29] O=$add$readgrbalpha_top.v:79$2668_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[29] CO=$auto$alumacc.cc:474:replace_alu$4751.C[30] I0=$false I1=tx_cnt[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$4751.C[2] O=$add$readgrbalpha_top.v:79$2668_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[2] CO=$auto$alumacc.cc:474:replace_alu$4751.C[3] I0=$false I1=tx_cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[30] I3=$auto$alumacc.cc:474:replace_alu$4751.C[30] O=$add$readgrbalpha_top.v:79$2668_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[30] CO=$auto$alumacc.cc:474:replace_alu$4751.C[31] I0=$false I1=tx_cnt[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[31] I3=$auto$alumacc.cc:474:replace_alu$4751.C[31] O=$add$readgrbalpha_top.v:79$2668_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$4751.C[3] O=$add$readgrbalpha_top.v:79$2668_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[3] CO=$auto$alumacc.cc:474:replace_alu$4751.C[4] I0=$false I1=tx_cnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[4] I3=$auto$alumacc.cc:474:replace_alu$4751.C[4] O=$add$readgrbalpha_top.v:79$2668_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[4] CO=$auto$alumacc.cc:474:replace_alu$4751.C[5] I0=$false I1=tx_cnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[5] I3=$auto$alumacc.cc:474:replace_alu$4751.C[5] O=$add$readgrbalpha_top.v:79$2668_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[5] CO=$auto$alumacc.cc:474:replace_alu$4751.C[6] I0=$false I1=tx_cnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[6] I3=$auto$alumacc.cc:474:replace_alu$4751.C[6] O=$add$readgrbalpha_top.v:79$2668_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[6] CO=$auto$alumacc.cc:474:replace_alu$4751.C[7] I0=$false I1=tx_cnt[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[7] I3=$auto$alumacc.cc:474:replace_alu$4751.C[7] O=$add$readgrbalpha_top.v:79$2668_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[7] CO=$auto$alumacc.cc:474:replace_alu$4751.C[8] I0=$false I1=tx_cnt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[8] I3=$auto$alumacc.cc:474:replace_alu$4751.C[8] O=$add$readgrbalpha_top.v:79$2668_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[8] CO=$auto$alumacc.cc:474:replace_alu$4751.C[9] I0=$false I1=tx_cnt[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_cnt[9] I3=$auto$alumacc.cc:474:replace_alu$4751.C[9] O=$add$readgrbalpha_top.v:79$2668_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4751.C[9] CO=$auto$alumacc.cc:474:replace_alu$4751.C[10] I0=$false I1=tx_cnt[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_countdown[0] I2=$false I3=$true O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=my_uart.tx_countdown[0] CO=$auto$alumacc.cc:474:replace_alu$4754.C[2] I0=my_uart.tx_countdown[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_countdown[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4754.C[2] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4754.C[2] CO=$auto$alumacc.cc:474:replace_alu$4754.C[3] I0=my_uart.tx_countdown[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_countdown[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4754.C[3] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4754.C[3] CO=$auto$alumacc.cc:474:replace_alu$4754.C[4] I0=my_uart.tx_countdown[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_countdown[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4754.C[4] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4754.C[4] CO=$auto$alumacc.cc:474:replace_alu$4754.C[5] I0=my_uart.tx_countdown[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_countdown[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4754.C[5] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=ADC[0] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[0] I3=$true O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$4757.C[1] I0=ADC[0] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ADC[10] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[10] I3=$auto$alumacc.cc:474:replace_alu$4757.C[10] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[10] CO=$auto$alumacc.cc:474:replace_alu$4757.C[11] I0=ADC[10] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ADC[11] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[11] I3=$auto$alumacc.cc:474:replace_alu$4757.C[11] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[11] CO=$auto$alumacc.cc:474:replace_alu$4757.C[12] I0=ADC[11] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[12] I3=$auto$alumacc.cc:474:replace_alu$4757.C[12] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[12] CO=$auto$alumacc.cc:474:replace_alu$4757.C[13] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[13] I3=$auto$alumacc.cc:474:replace_alu$4757.C[13] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[13] CO=$auto$alumacc.cc:474:replace_alu$4757.C[14] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[14] I3=$auto$alumacc.cc:474:replace_alu$4757.C[14] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[14] CO=$auto$alumacc.cc:474:replace_alu$4757.C[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[15] I3=$auto$alumacc.cc:474:replace_alu$4757.C[15] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[15] CO=$abc$45565$auto$alumacc.cc:491:replace_alu$4759[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ADC[1] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[1] I3=$auto$alumacc.cc:474:replace_alu$4757.C[1] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[1] CO=$auto$alumacc.cc:474:replace_alu$4757.C[2] I0=ADC[1] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ADC[2] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[2] I3=$auto$alumacc.cc:474:replace_alu$4757.C[2] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[2] CO=$auto$alumacc.cc:474:replace_alu$4757.C[3] I0=ADC[2] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ADC[3] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[3] I3=$auto$alumacc.cc:474:replace_alu$4757.C[3] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[3] CO=$auto$alumacc.cc:474:replace_alu$4757.C[4] I0=ADC[3] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ADC[4] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[4] I3=$auto$alumacc.cc:474:replace_alu$4757.C[4] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[4] CO=$auto$alumacc.cc:474:replace_alu$4757.C[5] I0=ADC[4] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ADC[5] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[5] I3=$auto$alumacc.cc:474:replace_alu$4757.C[5] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[5] CO=$auto$alumacc.cc:474:replace_alu$4757.C[6] I0=ADC[5] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ADC[6] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[6] I3=$auto$alumacc.cc:474:replace_alu$4757.C[6] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[6] CO=$auto$alumacc.cc:474:replace_alu$4757.C[7] I0=ADC[6] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ADC[7] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[7] I3=$auto$alumacc.cc:474:replace_alu$4757.C[7] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[7] CO=$auto$alumacc.cc:474:replace_alu$4757.C[8] I0=ADC[7] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ADC[8] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[8] I3=$auto$alumacc.cc:474:replace_alu$4757.C[8] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[8] CO=$auto$alumacc.cc:474:replace_alu$4757.C[9] I0=ADC[8] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ADC[9] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[9] I3=$auto$alumacc.cc:474:replace_alu$4757.C[9] O=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4757.C[9] CO=$auto$alumacc.cc:474:replace_alu$4757.C[10] I0=ADC[9] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:327|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[0] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[0] I3=$true O=$0\raw_hist_address[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$4768.C[1] I0=peak_hist[0] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[10] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[10] I3=$auto$alumacc.cc:474:replace_alu$4768.C[10] O=$0\raw_hist_address[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[10] CO=$auto$alumacc.cc:474:replace_alu$4768.C[11] I0=peak_hist[10] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[11] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[11] I3=$auto$alumacc.cc:474:replace_alu$4768.C[11] O=$0\raw_hist_address[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[11] CO=$auto$alumacc.cc:474:replace_alu$4768.C[12] I0=peak_hist[11] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[12] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[12] I3=$auto$alumacc.cc:474:replace_alu$4768.C[12] O=$0\raw_hist_address[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[12] CO=$auto$alumacc.cc:474:replace_alu$4768.C[13] I0=peak_hist[12] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[13] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[13] I3=$auto$alumacc.cc:474:replace_alu$4768.C[13] O=$0\raw_hist_address[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[13] CO=$auto$alumacc.cc:474:replace_alu$4768.C[14] I0=peak_hist[13] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[14] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[14] I3=$auto$alumacc.cc:474:replace_alu$4768.C[14] O=$0\raw_hist_address[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[14] CO=$auto$alumacc.cc:474:replace_alu$4768.C[15] I0=peak_hist[14] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[15] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[15] I3=$auto$alumacc.cc:474:replace_alu$4768.C[15] O=$0\raw_hist_address[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=peak_hist[1] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[1] I3=$auto$alumacc.cc:474:replace_alu$4768.C[1] O=$0\raw_hist_address[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[1] CO=$auto$alumacc.cc:474:replace_alu$4768.C[2] I0=peak_hist[1] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[2] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[2] I3=$auto$alumacc.cc:474:replace_alu$4768.C[2] O=$0\raw_hist_address[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[2] CO=$auto$alumacc.cc:474:replace_alu$4768.C[3] I0=peak_hist[2] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[3] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[3] I3=$auto$alumacc.cc:474:replace_alu$4768.C[3] O=$0\raw_hist_address[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[3] CO=$auto$alumacc.cc:474:replace_alu$4768.C[4] I0=peak_hist[3] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[4] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[4] I3=$auto$alumacc.cc:474:replace_alu$4768.C[4] O=$0\raw_hist_address[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[4] CO=$auto$alumacc.cc:474:replace_alu$4768.C[5] I0=peak_hist[4] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[5] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[5] I3=$auto$alumacc.cc:474:replace_alu$4768.C[5] O=$0\raw_hist_address[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[5] CO=$auto$alumacc.cc:474:replace_alu$4768.C[6] I0=peak_hist[5] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[6] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[6] I3=$auto$alumacc.cc:474:replace_alu$4768.C[6] O=$0\raw_hist_address[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[6] CO=$auto$alumacc.cc:474:replace_alu$4768.C[7] I0=peak_hist[6] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[7] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[7] I3=$auto$alumacc.cc:474:replace_alu$4768.C[7] O=$0\raw_hist_address[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[7] CO=$auto$alumacc.cc:474:replace_alu$4768.C[8] I0=peak_hist[7] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[8] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[8] I3=$auto$alumacc.cc:474:replace_alu$4768.C[8] O=$0\raw_hist_address[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[8] CO=$auto$alumacc.cc:474:replace_alu$4768.C[9] I0=peak_hist[8] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=peak_hist[9] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[9] I3=$auto$alumacc.cc:474:replace_alu$4768.C[9] O=$0\raw_hist_address[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4768.C[9] CO=$auto$alumacc.cc:474:replace_alu$4768.C[10] I0=peak_hist[9] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:381|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=hist_read_wait[0] I2=$false I3=$true O=$abc$45565$sub$readgrbalpha_top.v:402$2758_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=hist_read_wait[0] CO=$auto$alumacc.cc:474:replace_alu$4771.C[2] I0=hist_read_wait[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=hist_read_wait[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4771.C[2] O=$abc$45565$sub$readgrbalpha_top.v:402$2758_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4771.C[2] CO=$auto$alumacc.cc:474:replace_alu$4771.C[3] I0=hist_read_wait[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=hist_read_wait[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4771.C[3] O=$abc$45565$sub$readgrbalpha_top.v:402$2758_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=hist_write_wait[0] I2=$false I3=$true O=$abc$45565$sub$readgrbalpha_top.v:415$2761_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=hist_write_wait[0] CO=$auto$alumacc.cc:474:replace_alu$4774.C[2] I0=hist_write_wait[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=hist_write_wait[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4774.C[2] O=$abc$45565$sub$readgrbalpha_top.v:415$2761_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4774.C[2] CO=$auto$alumacc.cc:474:replace_alu$4774.C[3] I0=hist_write_wait[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=hist_write_wait[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4774.C[3] O=$abc$45565$sub$readgrbalpha_top.v:415$2761_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[0] I3=$true O=$abc$45565$sub$readgrbalpha_top.v:446$2765_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[10] I3=$auto$alumacc.cc:474:replace_alu$4777.C[10] O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4777.C[10] CO=$auto$alumacc.cc:474:replace_alu$4777.C[11] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[11] I3=$auto$alumacc.cc:474:replace_alu$4777.C[11] O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4777.C[11] CO=$auto$alumacc.cc:474:replace_alu$4777.C[12] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[12] I3=$auto$alumacc.cc:474:replace_alu$4777.C[12] O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4777.C[12] CO=$auto$alumacc.cc:474:replace_alu$4777.C[13] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[13] I3=$auto$alumacc.cc:474:replace_alu$4777.C[13] O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4777.C[13] CO=$auto$alumacc.cc:474:replace_alu$4777.C[14] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[14] I3=$auto$alumacc.cc:474:replace_alu$4777.C[14] O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4777.C[14] CO=$auto$alumacc.cc:474:replace_alu$4777.C[15] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[15] I3=$auto$alumacc.cc:474:replace_alu$4777.C[15] O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4777.C[15] CO=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] O=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[8] CO=$auto$alumacc.cc:474:replace_alu$4777.C[10] I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:446|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ram_write_wait[0] I2=$false I3=$true O=$abc$45565$sub$readgrbalpha_top.v:471$2771_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=ram_write_wait[0] CO=$auto$alumacc.cc:474:replace_alu$4780.C[2] I0=ram_write_wait[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ram_write_wait[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4780.C[2] O=$abc$45565$sub$readgrbalpha_top.v:471$2771_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4780.C[2] CO=$auto$alumacc.cc:474:replace_alu$4780.C[3] I0=ram_write_wait[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=ram_write_wait[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4780.C[3] O=$sub$readgrbalpha_top.v:471$2771_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=waddr[0] I2=$auto$alumacc.cc:474:replace_alu$4783.BB[0] I3=$true O=$procmux$3047_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$4783.C[1] I0=waddr[0] I1=$auto$alumacc.cc:474:replace_alu$4783.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[1] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[1] I3=$auto$alumacc.cc:474:replace_alu$4783.C[1] O=$procmux$3047_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4783.C[1] CO=$auto$alumacc.cc:474:replace_alu$4783.C[2] I0=waddr[1] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[2] I2=$auto$alumacc.cc:474:replace_alu$4783.BB[2] I3=$auto$alumacc.cc:474:replace_alu$4783.C[2] O=$procmux$3047_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4783.C[2] CO=$auto$alumacc.cc:474:replace_alu$4783.C[3] I0=waddr[2] I1=$auto$alumacc.cc:474:replace_alu$4783.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[3] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[3] I3=$auto$alumacc.cc:474:replace_alu$4783.C[3] O=$procmux$3047_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4783.C[3] CO=$auto$alumacc.cc:474:replace_alu$4783.C[4] I0=waddr[3] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[4] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[4] I3=$auto$alumacc.cc:474:replace_alu$4783.C[4] O=$procmux$3047_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4783.C[4] CO=$auto$alumacc.cc:474:replace_alu$4783.C[5] I0=waddr[4] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[5] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[5] I3=$auto$alumacc.cc:474:replace_alu$4783.C[5] O=$procmux$3047_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4783.C[5] CO=$auto$alumacc.cc:474:replace_alu$4783.C[6] I0=waddr[5] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[6] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[6] I3=$auto$alumacc.cc:474:replace_alu$4783.C[6] O=$procmux$3047_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4783.C[6] CO=$auto$alumacc.cc:474:replace_alu$4783.C[7] I0=waddr[6] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[7] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[7] I3=$auto$alumacc.cc:474:replace_alu$4783.C[7] O=$procmux$3047_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:474|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=waddr[0] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[0] I3=$true O=$0\raddr_start[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$4786.C[1] I0=waddr[0] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[1] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[1] I3=$auto$alumacc.cc:474:replace_alu$4786.C[1] O=$0\raddr_start[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4786.C[1] CO=$auto$alumacc.cc:474:replace_alu$4786.C[2] I0=waddr[1] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[2] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[2] I3=$auto$alumacc.cc:474:replace_alu$4786.C[2] O=$0\raddr_start[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4786.C[2] CO=$auto$alumacc.cc:474:replace_alu$4786.C[3] I0=waddr[2] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[3] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[3] I3=$auto$alumacc.cc:474:replace_alu$4786.C[3] O=$0\raddr_start[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4786.C[3] CO=$auto$alumacc.cc:474:replace_alu$4786.C[4] I0=waddr[3] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[4] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[4] I3=$auto$alumacc.cc:474:replace_alu$4786.C[4] O=$0\raddr_start[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4786.C[4] CO=$auto$alumacc.cc:474:replace_alu$4786.C[5] I0=waddr[4] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[5] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[5] I3=$auto$alumacc.cc:474:replace_alu$4786.C[5] O=$0\raddr_start[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4786.C[5] CO=$auto$alumacc.cc:474:replace_alu$4786.C[6] I0=waddr[5] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[6] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[6] I3=$auto$alumacc.cc:474:replace_alu$4786.C[6] O=$0\raddr_start[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4786.C[6] CO=$auto$alumacc.cc:474:replace_alu$4786.C[7] I0=waddr[6] I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=waddr[7] I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[7] I3=$auto$alumacc.cc:474:replace_alu$4786.C[7] O=$0\raddr_start[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:478|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=bram_freeze_countdown[0] I2=$false I3=$true O=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:487|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bram_freeze_countdown[0] CO=$auto$alumacc.cc:474:replace_alu$4789.C[2] I0=bram_freeze_countdown[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:487|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bram_freeze_countdown[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4789.C[2] O=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:487|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4789.C[2] CO=$auto$alumacc.cc:474:replace_alu$4789.C[3] I0=bram_freeze_countdown[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:487|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bram_freeze_countdown[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4789.C[3] O=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:487|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4789.C[3] CO=$auto$alumacc.cc:474:replace_alu$4789.C[4] I0=bram_freeze_countdown[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:487|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bram_freeze_countdown[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4789.C[4] O=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:487|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4789.C[4] CO=$auto$alumacc.cc:474:replace_alu$4789.C[5] I0=bram_freeze_countdown[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:487|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bram_freeze_countdown[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4789.C[5] O=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:487|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4789.C[5] CO=$auto$alumacc.cc:474:replace_alu$4789.C[6] I0=bram_freeze_countdown[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:487|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bram_freeze_countdown[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4789.C[6] O=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:487|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4789.C[6] CO=$auto$alumacc.cc:474:replace_alu$4789.C[7] I0=bram_freeze_countdown[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:487|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bram_freeze_countdown[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4789.C[7] O=$abc$45565$sub$readgrbalpha_top.v:487$2778_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:487|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=inst_dout_eventdata.raddr[0] I3=$false O=$abc$45565$auto$wreduce.cc:455:run$4498[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=inst_dout_eventdata.raddr[0] CO=$auto$alumacc.cc:474:replace_alu$4792.C[2] I0=$false I1=inst_dout_eventdata.raddr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=inst_dout_eventdata.raddr[2] I3=$auto$alumacc.cc:474:replace_alu$4792.C[2] O=$abc$45565$auto$wreduce.cc:455:run$4498[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4792.C[2] CO=$auto$alumacc.cc:474:replace_alu$4792.C[3] I0=$false I1=inst_dout_eventdata.raddr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=inst_dout_eventdata.raddr[3] I3=$auto$alumacc.cc:474:replace_alu$4792.C[3] O=$abc$45565$auto$wreduce.cc:455:run$4498[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4792.C[3] CO=$auto$alumacc.cc:474:replace_alu$4792.C[4] I0=$false I1=inst_dout_eventdata.raddr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=inst_dout_eventdata.raddr[4] I3=$auto$alumacc.cc:474:replace_alu$4792.C[4] O=$abc$45565$auto$wreduce.cc:455:run$4498[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4792.C[4] CO=$auto$alumacc.cc:474:replace_alu$4792.C[5] I0=$false I1=inst_dout_eventdata.raddr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=inst_dout_eventdata.raddr[5] I3=$auto$alumacc.cc:474:replace_alu$4792.C[5] O=$abc$45565$auto$wreduce.cc:455:run$4498[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4792.C[5] CO=$auto$alumacc.cc:474:replace_alu$4792.C[6] I0=$false I1=inst_dout_eventdata.raddr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=inst_dout_eventdata.raddr[6] I3=$auto$alumacc.cc:474:replace_alu$4792.C[6] O=$abc$45565$auto$wreduce.cc:455:run$4498[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4792.C[6] CO=$auto$alumacc.cc:474:replace_alu$4792.C[7] I0=$false I1=inst_dout_eventdata.raddr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=inst_dout_eventdata.raddr[7] I3=$auto$alumacc.cc:474:replace_alu$4792.C[7] O=$abc$45565$auto$wreduce.cc:455:run$4498[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.dout_countdown[0] I2=$false I3=$true O=$abc$45565$auto$wreduce.cc:455:run$4503[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=inst_dout_eventdata.dout_countdown[0] CO=$auto$alumacc.cc:474:replace_alu$4795.C[2] I0=inst_dout_eventdata.dout_countdown[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.dout_countdown[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4795.C[2] O=$abc$45565$auto$wreduce.cc:455:run$4503[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4795.C[2] CO=$auto$alumacc.cc:474:replace_alu$4795.C[3] I0=inst_dout_eventdata.dout_countdown[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.dout_countdown[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4795.C[3] O=$abc$45565$auto$wreduce.cc:455:run$4503[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4795.C[3] CO=$auto$alumacc.cc:474:replace_alu$4795.C[4] I0=inst_dout_eventdata.dout_countdown[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.dout_countdown[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4795.C[4] O=$abc$45565$auto$wreduce.cc:455:run$4503[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4795.C[4] CO=$auto$alumacc.cc:474:replace_alu$4795.C[5] I0=inst_dout_eventdata.dout_countdown[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.dout_countdown[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4795.C[5] O=$abc$45565$auto$wreduce.cc:455:run$4503[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4795.C[5] CO=$auto$alumacc.cc:474:replace_alu$4795.C[6] I0=inst_dout_eventdata.dout_countdown[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.dout_countdown[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4795.C[6] O=$abc$45565$auto$wreduce.cc:455:run$4503[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4795.C[6] CO=$auto$alumacc.cc:474:replace_alu$4795.C[7] I0=inst_dout_eventdata.dout_countdown[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.dout_countdown[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4795.C[7] O=$abc$45565$auto$wreduce.cc:455:run$4503[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[0] I2=$false I3=$true O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[10] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4798.C[10] CO=$auto$alumacc.cc:474:replace_alu$4798.C[11] I0=inst_dout_eventdata.bram_send_countdown[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[11] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4798.C[11] CO=$auto$alumacc.cc:474:replace_alu$4798.C[12] I0=inst_dout_eventdata.bram_send_countdown[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[12] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4798.C[12] CO=$auto$alumacc.cc:474:replace_alu$4798.C[13] I0=inst_dout_eventdata.bram_send_countdown[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[13] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4798.C[13] CO=$auto$alumacc.cc:474:replace_alu$4798.C[14] I0=inst_dout_eventdata.bram_send_countdown[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[14] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4798.C[14] CO=$auto$alumacc.cc:474:replace_alu$4798.C[15] I0=inst_dout_eventdata.bram_send_countdown[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[15] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=inst_dout_eventdata.bram_send_countdown[0] CO=$auto$alumacc.cc:474:replace_alu$4798.C[2] I0=inst_dout_eventdata.bram_send_countdown[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[2] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4798.C[2] CO=$auto$alumacc.cc:474:replace_alu$4798.C[3] I0=inst_dout_eventdata.bram_send_countdown[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[3] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4798.C[3] CO=$auto$alumacc.cc:474:replace_alu$4798.C[4] I0=inst_dout_eventdata.bram_send_countdown[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[4] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4798.C[4] CO=$auto$alumacc.cc:474:replace_alu$4798.C[5] I0=inst_dout_eventdata.bram_send_countdown[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[5] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4798.C[5] CO=$auto$alumacc.cc:474:replace_alu$4798.C[6] I0=inst_dout_eventdata.bram_send_countdown[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[6] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4798.C[6] CO=$auto$alumacc.cc:474:replace_alu$4798.C[7] I0=inst_dout_eventdata.bram_send_countdown[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[7] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4798.C[7] CO=$auto$alumacc.cc:474:replace_alu$4798.C[8] I0=inst_dout_eventdata.bram_send_countdown[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[8] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4798.C[8] CO=$auto$alumacc.cc:474:replace_alu$4798.C[9] I0=inst_dout_eventdata.bram_send_countdown[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_eventdata.bram_send_countdown[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4798.C[9] O=$abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4798.C[9] CO=$auto$alumacc.cc:474:replace_alu$4798.C[10] I0=inst_dout_eventdata.bram_send_countdown[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=inst_dout_histdata.raddr[0] I3=$false O=$abc$45565$auto$wreduce.cc:455:run$4504[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=inst_dout_histdata.raddr[0] CO=$auto$alumacc.cc:474:replace_alu$4801.C[2] I0=$false I1=inst_dout_histdata.raddr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=inst_dout_histdata.raddr[2] I3=$auto$alumacc.cc:474:replace_alu$4801.C[2] O=$abc$45565$auto$wreduce.cc:455:run$4504[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4801.C[2] CO=$auto$alumacc.cc:474:replace_alu$4801.C[3] I0=$false I1=inst_dout_histdata.raddr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=inst_dout_histdata.raddr[3] I3=$auto$alumacc.cc:474:replace_alu$4801.C[3] O=$abc$45565$auto$wreduce.cc:455:run$4504[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4801.C[3] CO=$auto$alumacc.cc:474:replace_alu$4801.C[4] I0=$false I1=inst_dout_histdata.raddr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=inst_dout_histdata.raddr[4] I3=$auto$alumacc.cc:474:replace_alu$4801.C[4] O=$abc$45565$auto$wreduce.cc:455:run$4504[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4801.C[4] CO=$auto$alumacc.cc:474:replace_alu$4801.C[5] I0=$false I1=inst_dout_histdata.raddr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=inst_dout_histdata.raddr[5] I3=$auto$alumacc.cc:474:replace_alu$4801.C[5] O=$abc$45565$auto$wreduce.cc:455:run$4504[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4801.C[5] CO=$auto$alumacc.cc:474:replace_alu$4801.C[6] I0=$false I1=inst_dout_histdata.raddr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=inst_dout_histdata.raddr[6] I3=$auto$alumacc.cc:474:replace_alu$4801.C[6] O=$abc$45565$auto$wreduce.cc:455:run$4504[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4801.C[6] CO=$auto$alumacc.cc:474:replace_alu$4801.C[7] I0=$false I1=inst_dout_histdata.raddr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=inst_dout_histdata.raddr[7] I3=$auto$alumacc.cc:474:replace_alu$4801.C[7] O=$abc$45565$auto$wreduce.cc:455:run$4504[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4801.C[7] CO=$auto$alumacc.cc:474:replace_alu$4801.C[8] I0=$false I1=inst_dout_histdata.raddr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=inst_dout_histdata.raddr[8] I3=$auto$alumacc.cc:474:replace_alu$4801.C[8] O=$abc$45565$auto$wreduce.cc:455:run$4504[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.dout_countdown[0] I2=$false I3=$true O=$abc$45565$auto$wreduce.cc:455:run$4506[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=inst_dout_histdata.dout_countdown[0] CO=$auto$alumacc.cc:474:replace_alu$4804.C[2] I0=inst_dout_histdata.dout_countdown[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.dout_countdown[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4804.C[2] O=$abc$45565$auto$wreduce.cc:455:run$4506[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4804.C[2] CO=$auto$alumacc.cc:474:replace_alu$4804.C[3] I0=inst_dout_histdata.dout_countdown[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.dout_countdown[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4804.C[3] O=$abc$45565$auto$wreduce.cc:455:run$4506[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4804.C[3] CO=$auto$alumacc.cc:474:replace_alu$4804.C[4] I0=inst_dout_histdata.dout_countdown[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.dout_countdown[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4804.C[4] O=$abc$45565$auto$wreduce.cc:455:run$4506[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4804.C[4] CO=$auto$alumacc.cc:474:replace_alu$4804.C[5] I0=inst_dout_histdata.dout_countdown[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.dout_countdown[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4804.C[5] O=$abc$45565$auto$wreduce.cc:455:run$4506[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4804.C[5] CO=$auto$alumacc.cc:474:replace_alu$4804.C[6] I0=inst_dout_histdata.dout_countdown[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.dout_countdown[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4804.C[6] O=$abc$45565$auto$wreduce.cc:455:run$4506[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4804.C[6] CO=$auto$alumacc.cc:474:replace_alu$4804.C[7] I0=inst_dout_histdata.dout_countdown[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.dout_countdown[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4804.C[7] O=$abc$45565$auto$wreduce.cc:455:run$4506[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=bram_send_countdown_hist I2=$false I3=$true O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[10] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4807.C[10] CO=$auto$alumacc.cc:474:replace_alu$4807.C[11] I0=inst_dout_histdata.bram_send_countdown[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[11] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4807.C[11] CO=$auto$alumacc.cc:474:replace_alu$4807.C[12] I0=inst_dout_histdata.bram_send_countdown[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[12] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4807.C[12] CO=$auto$alumacc.cc:474:replace_alu$4807.C[13] I0=inst_dout_histdata.bram_send_countdown[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[13] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4807.C[13] CO=$auto$alumacc.cc:474:replace_alu$4807.C[14] I0=inst_dout_histdata.bram_send_countdown[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[14] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4807.C[14] CO=$auto$alumacc.cc:474:replace_alu$4807.C[15] I0=inst_dout_histdata.bram_send_countdown[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[15] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bram_send_countdown_hist CO=$auto$alumacc.cc:474:replace_alu$4807.C[2] I0=inst_dout_histdata.bram_send_countdown[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[2] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4807.C[2] CO=$auto$alumacc.cc:474:replace_alu$4807.C[3] I0=inst_dout_histdata.bram_send_countdown[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[3] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4807.C[3] CO=$auto$alumacc.cc:474:replace_alu$4807.C[4] I0=inst_dout_histdata.bram_send_countdown[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[4] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4807.C[4] CO=$auto$alumacc.cc:474:replace_alu$4807.C[5] I0=inst_dout_histdata.bram_send_countdown[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[5] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4807.C[5] CO=$auto$alumacc.cc:474:replace_alu$4807.C[6] I0=inst_dout_histdata.bram_send_countdown[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[6] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4807.C[6] CO=$auto$alumacc.cc:474:replace_alu$4807.C[7] I0=inst_dout_histdata.bram_send_countdown[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[7] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4807.C[7] CO=$auto$alumacc.cc:474:replace_alu$4807.C[8] I0=inst_dout_histdata.bram_send_countdown[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[8] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4807.C[8] CO=$auto$alumacc.cc:474:replace_alu$4807.C[9] I0=inst_dout_histdata.bram_send_countdown[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_histdata.bram_send_countdown[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4807.C[9] O=$abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4807.C[9] CO=$auto$alumacc.cc:474:replace_alu$4807.C[10] I0=inst_dout_histdata.bram_send_countdown[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.dout_countdown[0] I2=$false I3=$true O=$abc$45565$auto$wreduce.cc:455:run$4517[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=inst_dout_scldata.dout_countdown[0] CO=$auto$alumacc.cc:474:replace_alu$4810.C[2] I0=inst_dout_scldata.dout_countdown[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.dout_countdown[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4810.C[2] O=$abc$45565$auto$wreduce.cc:455:run$4517[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4810.C[2] CO=$auto$alumacc.cc:474:replace_alu$4810.C[3] I0=inst_dout_scldata.dout_countdown[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.dout_countdown[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4810.C[3] O=$abc$45565$auto$wreduce.cc:455:run$4517[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4810.C[3] CO=$auto$alumacc.cc:474:replace_alu$4810.C[4] I0=inst_dout_scldata.dout_countdown[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.dout_countdown[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4810.C[4] O=$abc$45565$auto$wreduce.cc:455:run$4517[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4810.C[4] CO=$auto$alumacc.cc:474:replace_alu$4810.C[5] I0=inst_dout_scldata.dout_countdown[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.dout_countdown[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4810.C[5] O=$abc$45565$auto$wreduce.cc:455:run$4517[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4810.C[5] CO=$auto$alumacc.cc:474:replace_alu$4810.C[6] I0=inst_dout_scldata.dout_countdown[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.dout_countdown[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4810.C[6] O=$abc$45565$auto$wreduce.cc:455:run$4517[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4810.C[6] CO=$auto$alumacc.cc:474:replace_alu$4810.C[7] I0=inst_dout_scldata.dout_countdown[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.dout_countdown[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4810.C[7] O=$abc$45565$auto$wreduce.cc:455:run$4517[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:113|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=bram_send_countdown_scl I2=$false I3=$true O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[10] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[10] CO=$auto$alumacc.cc:474:replace_alu$4813.C[11] I0=inst_dout_scldata.bram_send_countdown[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[11] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[11] CO=$auto$alumacc.cc:474:replace_alu$4813.C[12] I0=inst_dout_scldata.bram_send_countdown[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[12] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[12] CO=$auto$alumacc.cc:474:replace_alu$4813.C[13] I0=inst_dout_scldata.bram_send_countdown[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[13] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[13] CO=$auto$alumacc.cc:474:replace_alu$4813.C[14] I0=inst_dout_scldata.bram_send_countdown[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[14] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[14] CO=$auto$alumacc.cc:474:replace_alu$4813.C[15] I0=inst_dout_scldata.bram_send_countdown[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[15] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bram_send_countdown_scl CO=$auto$alumacc.cc:474:replace_alu$4813.C[2] I0=inst_dout_scldata.bram_send_countdown[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[2] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[2] CO=$auto$alumacc.cc:474:replace_alu$4813.C[3] I0=inst_dout_scldata.bram_send_countdown[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[3] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[3] CO=$auto$alumacc.cc:474:replace_alu$4813.C[4] I0=inst_dout_scldata.bram_send_countdown[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[4] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[4] CO=$auto$alumacc.cc:474:replace_alu$4813.C[5] I0=inst_dout_scldata.bram_send_countdown[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[5] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[5] CO=$auto$alumacc.cc:474:replace_alu$4813.C[6] I0=inst_dout_scldata.bram_send_countdown[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[6] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[6] CO=$auto$alumacc.cc:474:replace_alu$4813.C[7] I0=inst_dout_scldata.bram_send_countdown[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[7] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[7] CO=$auto$alumacc.cc:474:replace_alu$4813.C[8] I0=inst_dout_scldata.bram_send_countdown[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[8] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[8] CO=$auto$alumacc.cc:474:replace_alu$4813.C[9] I0=inst_dout_scldata.bram_send_countdown[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=inst_dout_scldata.bram_send_countdown[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4813.C[9] O=$abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4813.C[9] CO=$auto$alumacc.cc:474:replace_alu$4813.C[10] I0=inst_dout_scldata.bram_send_countdown[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_bits_remaining[0] I2=$false I3=$true O=$abc$45565$auto$wreduce.cc:455:run$4519[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:138|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=my_uart.rx_bits_remaining[0] CO=$auto$alumacc.cc:474:replace_alu$4816.C[2] I0=my_uart.rx_bits_remaining[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:138|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_bits_remaining[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4816.C[2] O=$abc$45565$auto$wreduce.cc:455:run$4519[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:138|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4816.C[2] CO=$auto$alumacc.cc:474:replace_alu$4816.C[3] I0=my_uart.rx_bits_remaining[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:138|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_bits_remaining[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4816.C[3] O=$abc$45565$auto$wreduce.cc:455:run$4519[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:138|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=my_uart.tx_bits_remaining[0] I2=$false I3=$true O=$abc$45565$auto$wreduce.cc:455:run$4520[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:193|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=my_uart.tx_bits_remaining[0] CO=$auto$alumacc.cc:474:replace_alu$4819.C[2] I0=my_uart.tx_bits_remaining[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:193|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_bits_remaining[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4819.C[2] O=$abc$45565$auto$wreduce.cc:455:run$4520[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:193|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4819.C[2] CO=$auto$alumacc.cc:474:replace_alu$4819.C[3] I0=my_uart.tx_bits_remaining[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:193|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_bits_remaining[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4819.C[3] O=$abc$45565$auto$wreduce.cc:455:run$4520[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:193|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=my_uart.rx_clk_divider[0] I2=$false I3=$true O=$abc$45565$auto$wreduce.cc:455:run$4521[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=my_uart.rx_clk_divider[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4822.C[10] O=$abc$45565$auto$wreduce.cc:455:run$4521[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=my_uart.rx_clk_divider[0] CO=$auto$alumacc.cc:474:replace_alu$4822.C[2] I0=my_uart.rx_clk_divider[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_clk_divider[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4822.C[2] O=$abc$45565$auto$wreduce.cc:455:run$4521[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4822.C[2] CO=$auto$alumacc.cc:474:replace_alu$4822.C[3] I0=my_uart.rx_clk_divider[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_clk_divider[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4822.C[3] O=$abc$45565$auto$wreduce.cc:455:run$4521[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4822.C[3] CO=$auto$alumacc.cc:474:replace_alu$4822.C[4] I0=my_uart.rx_clk_divider[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_clk_divider[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4822.C[4] O=$abc$45565$auto$wreduce.cc:455:run$4521[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4822.C[4] CO=$auto$alumacc.cc:474:replace_alu$4822.C[5] I0=my_uart.rx_clk_divider[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_clk_divider[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4822.C[5] O=$abc$45565$auto$wreduce.cc:455:run$4521[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4822.C[5] CO=$auto$alumacc.cc:474:replace_alu$4822.C[6] I0=my_uart.rx_clk_divider[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_clk_divider[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4822.C[6] O=$abc$45565$auto$wreduce.cc:455:run$4521[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4822.C[6] CO=$auto$alumacc.cc:474:replace_alu$4822.C[7] I0=my_uart.rx_clk_divider[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_clk_divider[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4822.C[7] O=$abc$45565$auto$wreduce.cc:455:run$4521[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4822.C[7] CO=$auto$alumacc.cc:474:replace_alu$4822.C[8] I0=my_uart.rx_clk_divider[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_clk_divider[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4822.C[8] O=$abc$45565$auto$wreduce.cc:455:run$4521[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4822.C[8] CO=$auto$alumacc.cc:474:replace_alu$4822.C[9] I0=my_uart.rx_clk_divider[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_clk_divider[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4822.C[9] O=$abc$45565$auto$wreduce.cc:455:run$4521[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4822.C[9] CO=$auto$alumacc.cc:474:replace_alu$4822.C[10] I0=my_uart.rx_clk_divider[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_countdown[0] I2=$false I3=$true O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=my_uart.rx_countdown[0] CO=$auto$alumacc.cc:474:replace_alu$4825.C[2] I0=my_uart.rx_countdown[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_countdown[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4825.C[2] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4825.C[2] CO=$auto$alumacc.cc:474:replace_alu$4825.C[3] I0=my_uart.rx_countdown[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_countdown[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4825.C[3] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4825.C[3] CO=$auto$alumacc.cc:474:replace_alu$4825.C[4] I0=my_uart.rx_countdown[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_countdown[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4825.C[4] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4825.C[4] CO=$auto$alumacc.cc:474:replace_alu$4825.C[5] I0=my_uart.rx_countdown[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.rx_countdown[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4825.C[5] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=my_uart.tx_clk_divider[0] I2=$false I3=$true O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=my_uart.tx_clk_divider[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4828.C[10] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=my_uart.tx_clk_divider[0] CO=$auto$alumacc.cc:474:replace_alu$4828.C[2] I0=my_uart.tx_clk_divider[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_clk_divider[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4828.C[2] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4828.C[2] CO=$auto$alumacc.cc:474:replace_alu$4828.C[3] I0=my_uart.tx_clk_divider[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_clk_divider[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4828.C[3] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4828.C[3] CO=$auto$alumacc.cc:474:replace_alu$4828.C[4] I0=my_uart.tx_clk_divider[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_clk_divider[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4828.C[4] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4828.C[4] CO=$auto$alumacc.cc:474:replace_alu$4828.C[5] I0=my_uart.tx_clk_divider[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_clk_divider[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4828.C[5] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4828.C[5] CO=$auto$alumacc.cc:474:replace_alu$4828.C[6] I0=my_uart.tx_clk_divider[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_clk_divider[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4828.C[6] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4828.C[6] CO=$auto$alumacc.cc:474:replace_alu$4828.C[7] I0=my_uart.tx_clk_divider[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_clk_divider[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4828.C[7] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4828.C[7] CO=$auto$alumacc.cc:474:replace_alu$4828.C[8] I0=my_uart.tx_clk_divider[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_clk_divider[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4828.C[8] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4828.C[8] CO=$auto$alumacc.cc:474:replace_alu$4828.C[9] I0=my_uart.tx_clk_divider[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=my_uart.tx_clk_divider[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$4828.C[9] O=$abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$4828.C[9] CO=$auto$alumacc.cc:474:replace_alu$4828.C[10] I0=my_uart.tx_clk_divider[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:95|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[0] I2=$false I3=$false O=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$45565$add$readgrbalpha_top.v:273$2684_Y[1] CO=$auto$maccmap.cc:240:synth$8968.C[3] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[3] I3=$auto$maccmap.cc:240:synth$8968.C[3] O=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$8968.C[3] CO=$auto$maccmap.cc:240:synth$8968.C[4] I0=$true I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[4] I2=$false I3=$auto$maccmap.cc:240:synth$8968.C[4] O=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$8968.C[4] CO=$auto$maccmap.cc:240:synth$8968.C[5] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[5] I2=$false I3=$auto$maccmap.cc:240:synth$8968.C[5] O=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$8968.C[5] CO=$auto$maccmap.cc:240:synth$8968.C[6] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[6] I2=$false I3=$auto$maccmap.cc:240:synth$8968.C[6] O=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$8968.C[6] CO=$auto$maccmap.cc:240:synth$8968.C[7] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[7] I2=$false I3=$auto$maccmap.cc:240:synth$8968.C[7] O=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$8968.C[7] CO=$abc$45565$auto$maccmap.cc:240:synth$8968.C[31] I0=$abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$false I3=$abc$45565$auto$maccmap.cc:240:synth$8968.C[31] O=$abc$45565$add$readgrbalpha_top.v:284$2699_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10300_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10301_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10302_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10303_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10304_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10305_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10306_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10307_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10308_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10309_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10310_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10311_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10312_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10313_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10314_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10315_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137 Q=inst_dout_histdata.tx_data_tmp_2byte[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10018_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10019_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10020_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10021_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10022_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10023_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10024_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10025_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10026_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10027_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10028_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10029_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10030_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10031_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10032_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10033_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10034_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10035_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10036_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10037_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10038_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10039_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10040_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10041_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10042_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10043_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10044_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10045_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10046_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10047_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10048_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10049_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441 Q=inst_dout_histdata.tx_data_tmp_4byte[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9829_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.dout_countdown[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9830_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.dout_countdown[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9831_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.dout_countdown[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9832_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.dout_countdown[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9833_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.dout_countdown[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9834_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.dout_countdown[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9835_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.dout_countdown[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9836_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.dout_countdown[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10400_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22186 Q=inst_dout_histdata.dout_state[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10401_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22186 Q=inst_dout_histdata.dout_state[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10402_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22186 Q=inst_dout_histdata.dout_state[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10403_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22186 Q=inst_dout_histdata.dout_state[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22186 Q=inst_dout_histdata.dout_state[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[8] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[9] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[10] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[11] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[12] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[13] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[14] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[15] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[16] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[17] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[18] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[19] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[20] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[21] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[22] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[23] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[24] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[25] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[26] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[27] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[28] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[29] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[30] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[31] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258 Q=inst_dout_histdata.ti_packet_sending[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22249 Q=inst_dout_histdata.running R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6085_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=bram_send_countdown_hist
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44892 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44893
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6087_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=inst_dout_histdata.bram_send_countdown[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44896 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44897
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6089_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=inst_dout_histdata.bram_send_countdown[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6090_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=inst_dout_histdata.bram_send_countdown[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6091_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=inst_dout_histdata.bram_send_countdown[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6092_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=inst_dout_histdata.bram_send_countdown[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6093_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=inst_dout_histdata.bram_send_countdown[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6094_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=inst_dout_histdata.bram_send_countdown[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6095_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=inst_dout_histdata.bram_send_countdown[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6096_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=inst_dout_histdata.bram_send_countdown[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6097_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=inst_dout_histdata.bram_send_countdown[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6098_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=inst_dout_histdata.bram_send_countdown[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6099_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=inst_dout_histdata.bram_send_countdown[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6100_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311 Q=inst_dout_histdata.bram_send_countdown[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9565_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.tx_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9566_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.tx_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9567_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.tx_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9568_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.tx_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9569_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.tx_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9570_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.tx_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9571_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.tx_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9572_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.tx_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$16890 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049 Q=inst_dout_histdata.transmit
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6085_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302 Q=inst_dout_histdata.raddr[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6086_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302 Q=inst_dout_histdata.raddr[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6087_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302 Q=inst_dout_histdata.raddr[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6088_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302 Q=inst_dout_histdata.raddr[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6089_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302 Q=inst_dout_histdata.raddr[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6090_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302 Q=inst_dout_histdata.raddr[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6091_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302 Q=inst_dout_histdata.raddr[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6092_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302 Q=inst_dout_histdata.raddr[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6093_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302 Q=inst_dout_histdata.raddr[8] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:183|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10300_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10301_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10302_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10303_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10304_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10305_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10306_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10307_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10308_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10309_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10310_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10311_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10312_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10313_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10314_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10315_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867 Q=inst_dout_scldata.tx_data_tmp_2byte[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10018_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10019_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10020_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10021_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10022_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10023_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10024_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10025_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10026_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10027_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10028_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10029_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10030_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10031_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10032_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10033_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10034_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10035_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10036_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10037_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10038_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10039_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10040_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10041_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10042_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10043_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10044_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10045_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10046_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10047_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10048_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10049_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171 Q=inst_dout_scldata.tx_data_tmp_4byte[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9829_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.dout_countdown[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9830_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.dout_countdown[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9831_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.dout_countdown[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9832_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.dout_countdown[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9833_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.dout_countdown[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9834_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.dout_countdown[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9835_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.dout_countdown[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9836_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.dout_countdown[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10400_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24916 Q=inst_dout_scldata.dout_state[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10401_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24916 Q=inst_dout_scldata.dout_state[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10402_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24916 Q=inst_dout_scldata.dout_state[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10403_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24916 Q=inst_dout_scldata.dout_state[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24916 Q=inst_dout_scldata.dout_state[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[8] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[9] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[10] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[11] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[12] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[13] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[14] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[15] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[16] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[17] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[18] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[19] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[20] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[21] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[22] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[23] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[24] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[25] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[26] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[27] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[28] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[29] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[30] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[31] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988 Q=inst_dout_scldata.ti_packet_sending[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24979 Q=inst_dout_scldata.running R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6085_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=bram_send_countdown_scl
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44900 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44901
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6087_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=inst_dout_scldata.bram_send_countdown[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44904 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44905
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6089_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=inst_dout_scldata.bram_send_countdown[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6090_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=inst_dout_scldata.bram_send_countdown[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6091_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=inst_dout_scldata.bram_send_countdown[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6092_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=inst_dout_scldata.bram_send_countdown[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6093_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=inst_dout_scldata.bram_send_countdown[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6094_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=inst_dout_scldata.bram_send_countdown[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6095_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=inst_dout_scldata.bram_send_countdown[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6096_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=inst_dout_scldata.bram_send_countdown[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6097_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=inst_dout_scldata.bram_send_countdown[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6098_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=inst_dout_scldata.bram_send_countdown[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6099_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=inst_dout_scldata.bram_send_countdown[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6100_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041 Q=inst_dout_scldata.bram_send_countdown[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9565_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.tx_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9566_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.tx_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9567_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.tx_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9568_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.tx_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9569_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.tx_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9570_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.tx_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9571_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.tx_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9572_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.tx_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$18085 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779 Q=inst_dout_scldata.transmit
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:213|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6396_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$26501 Q=my_uart.rx_bits_remaining[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6397_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$26501 Q=my_uart.rx_bits_remaining[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6398_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$26501 Q=my_uart.rx_bits_remaining[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4352.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6399_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$26501 Q=my_uart.rx_bits_remaining[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44912 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26672 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44913
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=histogram_output_freq[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=histogram_output_freq[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44916 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=histogram_output_freq[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=histogram_output_freq[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44932 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44920 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=$abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=histogram_output_freq[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=histogram_output_freq[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=histogram_output_freq[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=histogram_output_freq[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=histogram_output_freq[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=histogram_output_freq[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=histogram_output_freq[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=histogram_output_freq[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784 Q=histogram_output_freq[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44916 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44928 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=$abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551 Q=scl_output_freq[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585 Q=waveform_transfer_num[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585 Q=waveform_transfer_num[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585 Q=waveform_transfer_num[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585 Q=waveform_transfer_num[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585 Q=waveform_transfer_num[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44932 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44933
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585 Q=waveform_transfer_num[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585 Q=waveform_transfer_num[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=trigger_threshold[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=trigger_threshold[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44916 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=trigger_threshold[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=trigger_threshold[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44932 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44920 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=$abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=trigger_threshold[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=trigger_threshold[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=trigger_threshold[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=trigger_threshold[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=trigger_threshold[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=trigger_threshold[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=trigger_threshold[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=trigger_threshold[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863 Q=trigger_threshold[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44948 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44952 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=$abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_msb[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648 Q=pretrigger_sample[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44912 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$32739 Q=$auto$alumacc.cc:474:replace_alu$4783.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$32739 Q=trigger_delay_num[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44916 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$32739 Q=$auto$alumacc.cc:474:replace_alu$4783.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$32739 Q=trigger_delay_num[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$32739 Q=trigger_delay_num[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$32739 Q=trigger_delay_num[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$32739 Q=trigger_delay_num[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=command_body_lsb[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$32739 Q=trigger_delay_num[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=my_uart.rx_data[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33379 Q=command_head[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=my_uart.rx_data[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33379 Q=command_head[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=my_uart.rx_data[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33379 Q=command_head[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=my_uart.rx_data[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33379 Q=command_head[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=my_uart.rx_data[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33379 Q=command_head[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=my_uart.rx_data[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33379 Q=command_head[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=my_uart.rx_data[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33379 Q=command_head[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=my_uart.rx_data[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33379 Q=command_head[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33585 Q=command_body_lsb[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33585 Q=command_body_lsb[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33585 Q=command_body_lsb[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33585 Q=command_body_lsb[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33585 Q=command_body_lsb[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33585 Q=command_body_lsb[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33585 Q=command_body_lsb[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33585 Q=command_body_lsb[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33849 Q=command_body_msb[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33849 Q=command_body_msb[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33849 Q=command_body_msb[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33849 Q=command_body_msb[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33849 Q=command_body_msb[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33849 Q=command_body_msb[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33849 Q=command_body_msb[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33849 Q=command_body_msb[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$2850.Y_B[0] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34086 Q=cmd_state[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$2850.Y_B[1] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34086 Q=cmd_state[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34086 Q=cmd_state[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34086 Q=cmd_state[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:580|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=SCLK D=ADC[0] Q=din[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=ADC[1] Q=din[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=ADC[2] Q=din[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=ADC[3] Q=din[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=ADC[4] Q=din[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=ADC[5] Q=din[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=ADC[6] Q=din[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=ADC[7] Q=din[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=ADC[8] Q=din[8] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=ADC[9] Q=din[9] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=ADC[10] Q=din[10] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=ADC[11] Q=din[11] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44964 E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44965
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:473$2773_Y[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=waddr[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$add$readgrbalpha_top.v:473$2773_Y[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34191 Q=waddr[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:473$2773_Y[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=waddr[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:473$2773_Y[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=waddr[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:473$2773_Y[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=waddr[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:473$2773_Y[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=waddr[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:473$2773_Y[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=waddr[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:473$2773_Y[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=waddr[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raddr_start[7:0][0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34405 Q=raddr_start[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raddr_start[7:0][1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34405 Q=raddr_start[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raddr_start[7:0][2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34405 Q=raddr_start[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raddr_start[7:0][3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34405 Q=raddr_start[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raddr_start[7:0][4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34405 Q=raddr_start[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raddr_start[7:0][5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34405 Q=raddr_start[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raddr_start[7:0][6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34405 Q=raddr_start[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raddr_start[7:0][7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34405 Q=raddr_start[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3078.Y_B[0] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34883 Q=bram_state[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3078.Y_B[1] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34883 Q=bram_state[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34883 Q=bram_state[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34883 Q=bram_state[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3066.Y_B E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122 Q=bram_freeze_flg R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44996 E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44997
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44968 E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44969
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44976 E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44977
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44972 E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44973
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44980 E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44981
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44984 E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44985
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44988 E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44989
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44992 E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44993
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$procmux$3047_Y[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=delayaddr[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$procmux$3047_Y[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=delayaddr[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$procmux$3047_Y[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=delayaddr[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$procmux$3047_Y[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=delayaddr[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$procmux$3047_Y[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=delayaddr[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$procmux$3047_Y[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=delayaddr[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$procmux$3047_Y[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=delayaddr[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$procmux$3047_Y[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152 Q=delayaddr[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3038.Y_B E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122 Q=bram_ready R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[0] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[1] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[2] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[3] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[4] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[5] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[6] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[7] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[8] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[8] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[9] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[9] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[10] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[10] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[11] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[11] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[12] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[12] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[13] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[13] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[14] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[14] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3028.Y_B[15] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209 Q=peak[15] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45000 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35368 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45001
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$auto$simplemap.cc:309:simplemap_lut$19820[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35401 Q=ram_write_wait[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45239
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45004 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35368 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45005
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$sub$readgrbalpha_top.v:471$2771_Y[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35368 Q=ram_write_wait[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45239
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][8] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][9] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][10] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][11] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][12] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][13] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][14] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\peak_hist[15:0][15] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460 Q=peak_hist[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3222.Y_B[0] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749 Q=sampling_counter[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3222.Y_B[1] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749 Q=sampling_counter[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3222.Y_B[2] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749 Q=sampling_counter[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3222.Y_B[3] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749 Q=sampling_counter[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3222.Y_B[4] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749 Q=sampling_counter[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3222.Y_B[5] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749 Q=sampling_counter[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3222.Y_B[6] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749 Q=sampling_counter[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3222.Y_B[7] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749 Q=sampling_counter[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3207.Y_B[0] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35821 Q=hist_state[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3207.Y_B[1] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35821 Q=hist_state[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3207.Y_B[2] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35821 Q=hist_state[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35821 Q=hist_state[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][8] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][9] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][10] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][11] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][12] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][13] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][14] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\count[15:0][15] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872 Q=count[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[8] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[9] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[10] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[11] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[12] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[13] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[14] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=count[15] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176 Q=hist_count_addone[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][8] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][9] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][10] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][11] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][12] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][13] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_address[15:0][14] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501 Q=hist_address[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\write_hist[0:0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37152 Q=write_hist
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\write_done[0:0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37171 Q=write_done
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45024 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37171 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45025
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_write_wait[3:0][1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37171 Q=hist_write_wait[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45020 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37171 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45021
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_write_wait[3:0][3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37171 Q=hist_write_wait[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45028 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37266 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45029
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_read_wait[3:0][1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37266 Q=hist_read_wait[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45016 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37266 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45017
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\hist_read_wait[3:0][3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37266 Q=hist_read_wait[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][8] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][9] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][10] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][11] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][12] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][13] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][14] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\raw_hist_address[15:0][15] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354 Q=raw_hist_address[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[0] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$add$readgrbalpha_top.v:352$2718_Y[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37885 Q=ld_counter[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[2] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[3] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[4] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[5] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[6] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[7] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[8] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[8] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[9] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[9] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[10] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[10] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[11] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[11] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[12] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[12] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[13] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[13] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[14] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[14] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:352$2718_Y[15] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855 Q=ld_counter[15] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$add$readgrbalpha_top.v:353$2721_Y[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38075 Q=ud_counter[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[8] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[8] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[9] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[9] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[10] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[10] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[11] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[11] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[12] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[12] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[13] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[13] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[14] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[14] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:353$2721_Y[15] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036 Q=ud_counter[15] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$add$readgrbalpha_top.v:354$2724_Y[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38524 Q=sud_counter[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[8] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[8] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[9] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[9] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[10] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[10] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[11] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[11] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[12] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[12] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[13] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[13] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[14] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[14] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$add$readgrbalpha_top.v:354$2724_Y[15] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466 Q=sud_counter[15] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:346|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[8] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[9] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[10] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[11] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[12] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[13] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[14] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[15] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[16] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[17] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[18] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[19] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[20] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[21] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[22] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[23] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[24] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[25] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[26] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[27] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[28] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[29] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[30] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[31] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132 Q=trigtime[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40161 Q=trig R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40199 Q=trig_hist R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=SCLK D=trig Q=trig2
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=trig_hist Q=trig_hist2
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$0\trig_pulse[0:0] Q=trig_pulse
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$0\trig_hist_pulse[0:0] Q=trig_hist_pulse
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$true E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$true E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$true E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$true E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218 Q=ADCbaseline[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:322|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=SCLK D=$0\cs[0:0] Q=cs
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:289|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=iCS Q=iCS2
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:289|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3308_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40531 Q=ADC[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3308_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40559 Q=ADC[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3333_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40587 Q=ADC[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3308_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40615 Q=ADC[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3333_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40643 Q=ADC[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3333_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40671 Q=ADC[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3333_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40699 Q=ADC[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3333_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40727 Q=ADC[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3333_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40755 Q=ADC[8] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3308_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40783 Q=ADC[9] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3308_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40811 Q=ADC[10] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3308_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40839 Q=ADC[11] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:282|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45032 E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40843 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45033
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:277|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=SCLK D=$abc$45565$procmux$3495_Y[0] Q=SCLK_counter[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45381
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=SCLK D=$abc$45565$procmux$3495_Y[1] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40852 Q=SCLK_counter[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45381
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=SCLK D=$abc$45565$procmux$3495_Y[2] Q=SCLK_counter[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45381
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$abc$45565$procmux$3495_Y[3] Q=SCLK_counter[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45381
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$abc$45565$procmux$3495_Y[4] Q=SCLK_counter[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45381
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$abc$45565$procmux$3495_Y[5] Q=SCLK_counter[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45381
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$abc$45565$procmux$3495_Y[6] Q=SCLK_counter[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45381
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$abc$45565$procmux$3495_Y[7] Q=SCLK_counter[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45381
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[0] Q=tx_cnt[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=SCLK D=$abc$45565$add$readgrbalpha_top.v:79$2668_Y[1] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40864 Q=tx_cnt[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[2] Q=tx_cnt[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[3] Q=tx_cnt[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[4] Q=tx_cnt[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[5] Q=tx_cnt[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[6] Q=tx_cnt[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[7] Q=tx_cnt[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[8] Q=tx_cnt[8] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[9] Q=tx_cnt[9] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[10] Q=tx_cnt[10] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[11] Q=tx_cnt[11] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[12] Q=tx_cnt[12] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[13] Q=tx_cnt[13] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[14] Q=tx_cnt[14] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[15] Q=tx_cnt[15] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[16] Q=tx_cnt[16] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[17] Q=tx_cnt[17] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[18] Q=tx_cnt[18] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[19] Q=tx_cnt[19] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[20] Q=tx_cnt[20] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[21] Q=tx_cnt[21] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[22] Q=tx_cnt[22] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[23] Q=tx_cnt[23] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[24] Q=tx_cnt[24] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[25] Q=tx_cnt[25] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[26] Q=tx_cnt[26] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[27] Q=tx_cnt[27] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[28] Q=tx_cnt[28] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[29] Q=tx_cnt[29] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[30] Q=tx_cnt[30] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=SCLK D=$add$readgrbalpha_top.v:79$2668_Y[31] Q=tx_cnt[31] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=SCLK D=tx_cnt[1] E=RSTn_i Q=transmit_trig_event
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=transmit_trig_event E=RSTn_i Q=transmit_trig2_event
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=transmit_trig_hist E=RSTn_i Q=transmit_trig2_hist
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=transmit_trig_scl E=RSTn_i Q=transmit_trig2_scl
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\transmit_timing_event[0:0] E=RSTn_i Q=transmit_timing_event
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\transmit_timing_hist[0:0] E=RSTn_i Q=transmit_timing_hist
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$0\transmit_timing_scl[0:0] E=RSTn_i Q=transmit_timing_scl
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFNE C=inst_dout_eventdata.running D=$0\transmit_trig_scl[0:0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40933 Q=transmit_trig_scl
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:7"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[0] Q=event_send_count_scl[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNESR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[1] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40937 Q=event_send_count_scl[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:7"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[2] Q=event_send_count_scl[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[3] Q=event_send_count_scl[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[4] Q=event_send_count_scl[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[5] Q=event_send_count_scl[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[6] Q=event_send_count_scl[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[7] Q=event_send_count_scl[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[8] Q=event_send_count_scl[8] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[9] Q=event_send_count_scl[9] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[10] Q=event_send_count_scl[10] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[11] Q=event_send_count_scl[11] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[12] Q=event_send_count_scl[12] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[13] Q=event_send_count_scl[13] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[14] Q=event_send_count_scl[14] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3527_Y[15] Q=event_send_count_scl[15] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNE C=inst_dout_eventdata.running D=$0\transmit_trig_hist[0:0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40967 Q=transmit_trig_hist
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:7"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[0] Q=event_send_count[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNESR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[1] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40971 Q=event_send_count[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:7"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[2] Q=event_send_count[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[3] Q=event_send_count[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[4] Q=event_send_count[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[5] Q=event_send_count[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[6] Q=event_send_count[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[7] Q=event_send_count[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[8] Q=event_send_count[8] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[9] Q=event_send_count[9] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[10] Q=event_send_count[10] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[11] Q=event_send_count[11] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[12] Q=event_send_count[12] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[13] Q=event_send_count[13] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[14] Q=event_send_count[14] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=inst_dout_eventdata.running D=$abc$45565$procmux$3541_Y[15] Q=event_send_count[15] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:50|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6186_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983 Q=my_uart.tx_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6187_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983 Q=my_uart.tx_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6188_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983 Q=my_uart.tx_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6189_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983 Q=my_uart.tx_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6190_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983 Q=my_uart.tx_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6191_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983 Q=my_uart.tx_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6192_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983 Q=my_uart.tx_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4127.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6193_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983 Q=my_uart.tx_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4132.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6396_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983 Q=my_uart.tx_bits_remaining[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4132.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6397_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983 Q=my_uart.tx_bits_remaining[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4132.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6398_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983 Q=my_uart.tx_bits_remaining[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4132.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6399_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983 Q=my_uart.tx_bits_remaining[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8779_Y[0] Q=my_uart.tx_countdown[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8779_Y[1] Q=my_uart.tx_countdown[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8779_Y[2] Q=my_uart.tx_countdown[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8779_Y[3] Q=my_uart.tx_countdown[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8779_Y[4] Q=my_uart.tx_countdown[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4137.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8779_Y[5] Q=my_uart.tx_countdown[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8776_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$41055 Q=my_uart.tx_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4141.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8777_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$41055 Q=my_uart.tx_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45036 E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45037
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41088 Q=my_uart.rx_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41088 Q=my_uart.rx_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41088 Q=my_uart.rx_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41088 Q=my_uart.rx_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41088 Q=my_uart.rx_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41088 Q=my_uart.rx_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=my_uart.rx_data[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41088 Q=my_uart.rx_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=RS232_RX_i E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41088 Q=my_uart.rx_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4317.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8657_Y[0] Q=my_uart.rx_countdown[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4317.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8657_Y[1] Q=my_uart.rx_countdown[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4317.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8657_Y[2] Q=my_uart.rx_countdown[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4317.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8657_Y[3] Q=my_uart.rx_countdown[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4317.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8657_Y[4] Q=my_uart.rx_countdown[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4317.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$8657_Y[5] Q=my_uart.rx_countdown[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8652_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$41225 Q=my_uart.recv_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8653_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$41225 Q=my_uart.recv_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\my_uart.$procmux$4323.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8654_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$41225 Q=my_uart.recv_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45044 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45045
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45040 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45041
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][2] Q=my_uart.tx_clk_divider[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][3] Q=my_uart.tx_clk_divider[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][4] Q=my_uart.tx_clk_divider[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][5] Q=my_uart.tx_clk_divider[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45048 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45049
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45052 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45053
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][8] Q=my_uart.tx_clk_divider[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][9] Q=my_uart.tx_clk_divider[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\tx_clk_divider[10:0][10] Q=my_uart.tx_clk_divider[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45056 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45057
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45060 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45061
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][2] Q=my_uart.rx_clk_divider[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][3] Q=my_uart.rx_clk_divider[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][4] Q=my_uart.rx_clk_divider[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][5] Q=my_uart.rx_clk_divider[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$44908 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$44909
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45008 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45009
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][8] Q=my_uart.rx_clk_divider[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][9] Q=my_uart.rx_clk_divider[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=SCLK D=$abc$45565$techmap\my_uart.$0\rx_clk_divider[10:0][10] Q=my_uart.rx_clk_divider[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:247|osdvu/uart.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10300_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10301_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10302_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10303_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10304_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10305_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10306_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10307_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10308_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10309_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10310_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10311_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10312_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10313_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10314_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10315_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258 Q=inst_dout_eventdata.tx_data_tmp_2byte[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10018_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10019_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10020_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10021_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10022_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10023_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10024_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10025_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10026_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10027_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10028_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10029_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10030_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10031_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10032_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10033_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10034_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10035_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10036_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10037_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10038_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10039_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10040_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10041_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10042_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10043_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10044_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10045_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10046_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10047_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10048_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10049_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562 Q=inst_dout_eventdata.tx_data_tmp_4byte[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9829_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.dout_countdown[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9830_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.dout_countdown[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9831_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.dout_countdown[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9832_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.dout_countdown[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9833_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.dout_countdown[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9834_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.dout_countdown[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9835_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.dout_countdown[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3767.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9836_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.dout_countdown[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10400_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42307 Q=inst_dout_eventdata.dout_state[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10401_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42307 Q=inst_dout_eventdata.dout_state[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10402_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42307 Q=inst_dout_eventdata.dout_state[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10403_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42307 Q=inst_dout_eventdata.dout_state[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$false E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42307 Q=inst_dout_eventdata.dout_state[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[0] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[1] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[2] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[3] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[4] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[5] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[6] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[7] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[8] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[9] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[10] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[11] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[12] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[13] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[14] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[15] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[16] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[17] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[18] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[19] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[20] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[21] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[22] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[23] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[24] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[25] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[26] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[27] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[28] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[29] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[30] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=tx_cnt[31] E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379 Q=inst_dout_eventdata.ti_packet_sending[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2] E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42370 Q=inst_dout_eventdata.running R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6085_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45064 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45065
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6087_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$ice40_ffinit.cc:140:execute$45068 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=$abc$45565$auto$ice40_ffinit.cc:141:execute$45069
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6089_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6090_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6091_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6092_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6093_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6094_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6095_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6096_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6097_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6098_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6099_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3870.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6100_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432 Q=inst_dout_eventdata.bram_send_countdown[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9565_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.tx_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9566_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.tx_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9567_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.tx_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9568_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.tx_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9569_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.tx_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9570_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.tx_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9571_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.tx_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$9572_Y E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.tx_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=SCLK D=$abc$45565$auto$simplemap.cc:127:simplemap_reduce$13280 E=$abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170 Q=inst_dout_eventdata.transmit
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6085_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423 Q=inst_dout_eventdata.raddr[0] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6086_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423 Q=inst_dout_eventdata.raddr[1] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6087_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423 Q=inst_dout_eventdata.raddr[2] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6088_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423 Q=inst_dout_eventdata.raddr[3] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6089_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423 Q=inst_dout_eventdata.raddr[4] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6090_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423 Q=inst_dout_eventdata.raddr[5] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6091_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423 Q=inst_dout_eventdata.raddr[6] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=SCLK D=$abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6092_Y E=$abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423 Q=inst_dout_eventdata.raddr[7] R=$abc$45565$auto$rtlil.cc:1969:NotGate$45073
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:151|dout_eventdata.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=inst_dout_histdata.raddr[0] RADDR[1]=inst_dout_histdata.raddr[1] RADDR[2]=inst_dout_histdata.raddr[2] RADDR[3]=inst_dout_histdata.raddr[3] RADDR[4]=inst_dout_histdata.raddr[4] RADDR[5]=inst_dout_histdata.raddr[5] RADDR[6]=inst_dout_histdata.raddr[6] RADDR[7]=inst_dout_histdata.raddr[7] RADDR[8]=inst_dout_histdata.raddr[8] RADDR[9]=$false RADDR[10]=$false RCLK=SCLK RCLKE=$true RDATA[0]=dram_histogram.q2[0] RDATA[1]=$techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[1] RDATA[2]=dram_histogram.q2[1] RDATA[3]=$techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[3] RDATA[4]=dram_histogram.q2[2] RDATA[5]=$techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[5] RDATA[6]=dram_histogram.q2[3] RDATA[7]=$techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[7] RDATA[8]=dram_histogram.q2[4] RDATA[9]=$techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[9] RDATA[10]=dram_histogram.q2[5] RDATA[11]=$techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[11] RDATA[12]=dram_histogram.q2[6] RDATA[13]=$techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[13] RDATA[14]=dram_histogram.q2[7] RDATA[15]=$techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=hist_address[0] WADDR[1]=hist_address[1] WADDR[2]=hist_address[2] WADDR[3]=hist_address[3] WADDR[4]=hist_address[4] WADDR[5]=hist_address[5] WADDR[6]=hist_address[6] WADDR[7]=hist_address[7] WADDR[8]=hist_address[8] WADDR[9]=$false WADDR[10]=$false WCLK=SCLK WCLKE=write_hist WDATA[0]=hist_count_addone[0] WDATA[1]=$undef WDATA[2]=hist_count_addone[1] WDATA[3]=$undef WDATA[4]=hist_count_addone[2] WDATA[5]=$undef WDATA[6]=hist_count_addone[3] WDATA[7]=$undef WDATA[8]=hist_count_addone[4] WDATA[9]=$undef WDATA[10]=hist_count_addone[5] WDATA[11]=$undef WDATA[12]=hist_count_addone[6] WDATA[13]=$undef WDATA[14]=hist_count_addone[7] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=hist_address[0] RADDR[1]=hist_address[1] RADDR[2]=hist_address[2] RADDR[3]=hist_address[3] RADDR[4]=hist_address[4] RADDR[5]=hist_address[5] RADDR[6]=hist_address[6] RADDR[7]=hist_address[7] RADDR[8]=hist_address[8] RADDR[9]=$false RADDR[10]=$false RCLK=SCLK RCLKE=$true RDATA[0]=dram_histogram.q1[0] RDATA[1]=$techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[1] RDATA[2]=dram_histogram.q1[1] RDATA[3]=$techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[3] RDATA[4]=dram_histogram.q1[2] RDATA[5]=$techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[5] RDATA[6]=dram_histogram.q1[3] RDATA[7]=$techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[7] RDATA[8]=dram_histogram.q1[4] RDATA[9]=$techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[9] RDATA[10]=dram_histogram.q1[5] RDATA[11]=$techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[11] RDATA[12]=dram_histogram.q1[6] RDATA[13]=$techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[13] RDATA[14]=dram_histogram.q1[7] RDATA[15]=$techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[15] RE=$true WADDR[0]=hist_address[0] WADDR[1]=hist_address[1] WADDR[2]=hist_address[2] WADDR[3]=hist_address[3] WADDR[4]=hist_address[4] WADDR[5]=hist_address[5] WADDR[6]=hist_address[6] WADDR[7]=hist_address[7] WADDR[8]=hist_address[8] WADDR[9]=$false WADDR[10]=$false WCLK=SCLK WCLKE=write_hist WDATA[0]=hist_count_addone[0] WDATA[1]=$undef WDATA[2]=hist_count_addone[1] WDATA[3]=$undef WDATA[4]=hist_count_addone[2] WDATA[5]=$undef WDATA[6]=hist_count_addone[3] WDATA[7]=$undef WDATA[8]=hist_count_addone[4] WDATA[9]=$undef WDATA[10]=hist_count_addone[5] WDATA[11]=$undef WDATA[12]=hist_count_addone[6] WDATA[13]=$undef WDATA[14]=hist_count_addone[7] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=inst_dout_histdata.raddr[0] RADDR[1]=inst_dout_histdata.raddr[1] RADDR[2]=inst_dout_histdata.raddr[2] RADDR[3]=inst_dout_histdata.raddr[3] RADDR[4]=inst_dout_histdata.raddr[4] RADDR[5]=inst_dout_histdata.raddr[5] RADDR[6]=inst_dout_histdata.raddr[6] RADDR[7]=inst_dout_histdata.raddr[7] RADDR[8]=inst_dout_histdata.raddr[8] RADDR[9]=$false RADDR[10]=$false RCLK=SCLK RCLKE=$true RDATA[0]=dram_histogram.q2[8] RDATA[1]=$techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[1] RDATA[2]=dram_histogram.q2[9] RDATA[3]=$techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[3] RDATA[4]=dram_histogram.q2[10] RDATA[5]=$techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[5] RDATA[6]=dram_histogram.q2[11] RDATA[7]=$techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[7] RDATA[8]=dram_histogram.q2[12] RDATA[9]=$techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[9] RDATA[10]=dram_histogram.q2[13] RDATA[11]=$techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[11] RDATA[12]=dram_histogram.q2[14] RDATA[13]=$techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[13] RDATA[14]=dram_histogram.q2[15] RDATA[15]=$techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=hist_address[0] WADDR[1]=hist_address[1] WADDR[2]=hist_address[2] WADDR[3]=hist_address[3] WADDR[4]=hist_address[4] WADDR[5]=hist_address[5] WADDR[6]=hist_address[6] WADDR[7]=hist_address[7] WADDR[8]=hist_address[8] WADDR[9]=$false WADDR[10]=$false WCLK=SCLK WCLKE=write_hist WDATA[0]=hist_count_addone[8] WDATA[1]=$undef WDATA[2]=hist_count_addone[9] WDATA[3]=$undef WDATA[4]=hist_count_addone[10] WDATA[5]=$undef WDATA[6]=hist_count_addone[11] WDATA[7]=$undef WDATA[8]=hist_count_addone[12] WDATA[9]=$undef WDATA[10]=hist_count_addone[13] WDATA[11]=$undef WDATA[12]=hist_count_addone[14] WDATA[13]=$undef WDATA[14]=hist_count_addone[15] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=hist_address[0] RADDR[1]=hist_address[1] RADDR[2]=hist_address[2] RADDR[3]=hist_address[3] RADDR[4]=hist_address[4] RADDR[5]=hist_address[5] RADDR[6]=hist_address[6] RADDR[7]=hist_address[7] RADDR[8]=hist_address[8] RADDR[9]=$false RADDR[10]=$false RCLK=SCLK RCLKE=$true RDATA[0]=dram_histogram.q1[8] RDATA[1]=$techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[1] RDATA[2]=dram_histogram.q1[9] RDATA[3]=$techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[3] RDATA[4]=dram_histogram.q1[10] RDATA[5]=$techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[5] RDATA[6]=dram_histogram.q1[11] RDATA[7]=$techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[7] RDATA[8]=dram_histogram.q1[12] RDATA[9]=$techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[9] RDATA[10]=dram_histogram.q1[13] RDATA[11]=$techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[11] RDATA[12]=dram_histogram.q1[14] RDATA[13]=$techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[13] RDATA[14]=dram_histogram.q1[15] RDATA[15]=$techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[15] RE=$true WADDR[0]=hist_address[0] WADDR[1]=hist_address[1] WADDR[2]=hist_address[2] WADDR[3]=hist_address[3] WADDR[4]=hist_address[4] WADDR[5]=hist_address[5] WADDR[6]=hist_address[6] WADDR[7]=hist_address[7] WADDR[8]=hist_address[8] WADDR[9]=$false WADDR[10]=$false WCLK=SCLK WCLKE=write_hist WDATA[0]=hist_count_addone[8] WDATA[1]=$undef WDATA[2]=hist_count_addone[9] WDATA[3]=$undef WDATA[4]=hist_count_addone[10] WDATA[5]=$undef WDATA[6]=hist_count_addone[11] WDATA[7]=$undef WDATA[8]=hist_count_addone[12] WDATA[9]=$undef WDATA[10]=hist_count_addone[13] WDATA[11]=$undef WDATA[12]=hist_count_addone[14] WDATA[13]=$undef WDATA[14]=hist_count_addone[15] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_PLL40_CORE BYPASS=$false LOCK=myPLL.locked PLLOUTCORE=SCLK REFERENCECLK=CLK_i RESETB=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:560|pll.v:19"
.param DIVF 1001111
.param DIVQ 101
.param DIVR 0000
.param FEEDBACK_PATH "SIMPLE"
.param FILTER_RANGE 001
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=delayaddr[0] RADDR[1]=delayaddr[1] RADDR[2]=delayaddr[2] RADDR[3]=delayaddr[3] RADDR[4]=delayaddr[4] RADDR[5]=delayaddr[5] RADDR[6]=delayaddr[6] RADDR[7]=delayaddr[7] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=SCLK RCLKE=$true RDATA[0]=ADCdelayN[0] RDATA[1]=ADCdelayN[1] RDATA[2]=ADCdelayN[2] RDATA[3]=ADCdelayN[3] RDATA[4]=ADCdelayN[4] RDATA[5]=ADCdelayN[5] RDATA[6]=ADCdelayN[6] RDATA[7]=ADCdelayN[7] RDATA[8]=ADCdelayN[8] RDATA[9]=ADCdelayN[9] RDATA[10]=ADCdelayN[10] RDATA[11]=ADCdelayN[11] RDATA[12]=ADCdelayN[12] RDATA[13]=ADCdelayN[13] RDATA[14]=ADCdelayN[14] RDATA[15]=ADCdelayN[15] RE=$true WADDR[0]=waddr[0] WADDR[1]=waddr[1] WADDR[2]=waddr[2] WADDR[3]=waddr[3] WADDR[4]=waddr[4] WADDR[5]=waddr[5] WADDR[6]=waddr[6] WADDR[7]=waddr[7] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=SCLK WCLKE=$true WDATA[0]=din[0] WDATA[1]=din[1] WDATA[2]=din[2] WDATA[3]=din[3] WDATA[4]=din[4] WDATA[5]=din[5] WDATA[6]=din[6] WDATA[7]=din[7] WDATA[8]=din[8] WDATA[9]=din[9] WDATA[10]=din[10] WDATA[11]=din[11] WDATA[12]=$false WDATA[13]=$false WDATA[14]=$false WDATA[15]=$false WE=write_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:531|ram_256_16bit.v:11"
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=inst_dout_eventdata.raddr[0] RADDR[1]=inst_dout_eventdata.raddr[1] RADDR[2]=inst_dout_eventdata.raddr[2] RADDR[3]=inst_dout_eventdata.raddr[3] RADDR[4]=inst_dout_eventdata.raddr[4] RADDR[5]=inst_dout_eventdata.raddr[5] RADDR[6]=inst_dout_eventdata.raddr[6] RADDR[7]=inst_dout_eventdata.raddr[7] RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=SCLK RCLKE=$true RDATA[0]=inst_dout_eventdata.vdata[0] RDATA[1]=inst_dout_eventdata.vdata[1] RDATA[2]=inst_dout_eventdata.vdata[2] RDATA[3]=inst_dout_eventdata.vdata[3] RDATA[4]=inst_dout_eventdata.vdata[4] RDATA[5]=inst_dout_eventdata.vdata[5] RDATA[6]=inst_dout_eventdata.vdata[6] RDATA[7]=inst_dout_eventdata.vdata[7] RDATA[8]=inst_dout_eventdata.vdata[8] RDATA[9]=inst_dout_eventdata.vdata[9] RDATA[10]=inst_dout_eventdata.vdata[10] RDATA[11]=inst_dout_eventdata.vdata[11] RDATA[12]=inst_dout_eventdata.vdata[12] RDATA[13]=inst_dout_eventdata.vdata[13] RDATA[14]=inst_dout_eventdata.vdata[14] RDATA[15]=inst_dout_eventdata.vdata[15] RE=$true WADDR[0]=waddr[0] WADDR[1]=waddr[1] WADDR[2]=waddr[2] WADDR[3]=waddr[3] WADDR[4]=waddr[4] WADDR[5]=waddr[5] WADDR[6]=waddr[6] WADDR[7]=waddr[7] WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=SCLK WCLKE=$true WDATA[0]=din[0] WDATA[1]=din[1] WDATA[2]=din[2] WDATA[3]=din[3] WDATA[4]=din[4] WDATA[5]=din[5] WDATA[6]=din[6] WDATA[7]=din[7] WDATA[8]=din[8] WDATA[9]=din[9] WDATA[10]=din[10] WDATA[11]=din[11] WDATA[12]=$false WDATA[13]=$false WDATA[14]=$false WDATA[15]=$false WE=write_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "readgrbalpha_top.v:507|ram_256_16bit.v:11"
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.names $false $0\hist_address[15:0][15]
1 1
.names $abc$45565$add$readgrbalpha_top.v:352$2718_Y[1] $add$readgrbalpha_top.v:352$2718_Y[1]
1 1
.names $abc$45565$add$readgrbalpha_top.v:353$2721_Y[1] $add$readgrbalpha_top.v:353$2721_Y[1]
1 1
.names $abc$45565$add$readgrbalpha_top.v:354$2724_Y[1] $add$readgrbalpha_top.v:354$2724_Y[1]
1 1
.names $abc$45565$add$readgrbalpha_top.v:473$2773_Y[1] $add$readgrbalpha_top.v:473$2773_Y[1]
1 1
.names $abc$45565$add$readgrbalpha_top.v:79$2668_Y[1] $add$readgrbalpha_top.v:79$2668_Y[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4569.C[0]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0] $auto$alumacc.cc:474:replace_alu$4569.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4580.C[0]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[0] $auto$alumacc.cc:474:replace_alu$4580.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4591.C[0]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[0] $auto$alumacc.cc:474:replace_alu$4591.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4602.C[0]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[0] $auto$alumacc.cc:474:replace_alu$4602.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4607.C[0]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[0] $auto$alumacc.cc:474:replace_alu$4607.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4612.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4623.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4634.C[0]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[0] $auto$alumacc.cc:474:replace_alu$4634.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4639.C[0]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[0] $auto$alumacc.cc:474:replace_alu$4639.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4644.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4655.C[0]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0] $auto$alumacc.cc:474:replace_alu$4655.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4668.C[0]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0] $auto$alumacc.cc:474:replace_alu$4668.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4681.C[0]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0] $auto$alumacc.cc:474:replace_alu$4681.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4694.C[0]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0] $auto$alumacc.cc:474:replace_alu$4694.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4707.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4707.C[1]
1 1
.names $abc$45565$add$readgrbalpha_top.v:273$2684_Y[1] $auto$alumacc.cc:474:replace_alu$4707.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4712.C[0]
1 1
.names SCLK_counter[0] $auto$alumacc.cc:474:replace_alu$4712.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4715.C[0]
1 1
.names ld_counter[0] $auto$alumacc.cc:474:replace_alu$4715.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4718.C[0]
1 1
.names ud_counter[0] $auto$alumacc.cc:474:replace_alu$4718.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4721.C[0]
1 1
.names sud_counter[0] $auto$alumacc.cc:474:replace_alu$4721.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4724.C[0]
1 1
.names sampling_counter[0] $auto$alumacc.cc:474:replace_alu$4724.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4727.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4727.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4727.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4727.C[3]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4727.C[4]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4727.C[5]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4727.C[6]
1 1
.names raw_hist_address[8] $auto$alumacc.cc:474:replace_alu$4727.C[7]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4730.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4730.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4730.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4730.C[3]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4730.C[4]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4730.C[5]
1 1
.names raw_hist_address[8] $auto$alumacc.cc:474:replace_alu$4730.C[6]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4733.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4733.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4733.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4733.C[3]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4733.C[4]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4733.C[5]
1 1
.names raw_hist_address[9] $auto$alumacc.cc:474:replace_alu$4733.C[6]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4736.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4736.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4736.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4736.C[3]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4736.C[4]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4736.C[5]
1 1
.names raw_hist_address[10] $auto$alumacc.cc:474:replace_alu$4736.C[6]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4739.C[0]
1 1
.names count[0] $auto$alumacc.cc:474:replace_alu$4739.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4742.C[0]
1 1
.names waddr[0] $auto$alumacc.cc:474:replace_alu$4742.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4745.C[0]
1 1
.names event_send_count[0] $auto$alumacc.cc:474:replace_alu$4745.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4748.C[0]
1 1
.names event_send_count_scl[0] $auto$alumacc.cc:474:replace_alu$4748.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4751.C[0]
1 1
.names tx_cnt[0] $auto$alumacc.cc:474:replace_alu$4751.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4754.C[0]
1 1
.names my_uart.tx_countdown[0] $auto$alumacc.cc:474:replace_alu$4754.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4757.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4768.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4771.C[0]
1 1
.names hist_read_wait[0] $auto$alumacc.cc:474:replace_alu$4771.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4774.C[0]
1 1
.names hist_write_wait[0] $auto$alumacc.cc:474:replace_alu$4774.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4777.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4777.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4777.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4777.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4777.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4777.C[5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4777.C[6]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4777.C[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4777.C[8]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[8] $auto$alumacc.cc:474:replace_alu$4777.C[9]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[16]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[17]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[18]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[19]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[20]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[21]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[22]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[23]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[24]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[25]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[26]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[27]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[28]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[29]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[30]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31] $auto$alumacc.cc:474:replace_alu$4777.C[31]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4780.C[0]
1 1
.names ram_write_wait[0] $auto$alumacc.cc:474:replace_alu$4780.C[1]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[1] $auto$alumacc.cc:474:replace_alu$4783.BB[1]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[3] $auto$alumacc.cc:474:replace_alu$4783.BB[3]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[4] $auto$alumacc.cc:474:replace_alu$4783.BB[4]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[5] $auto$alumacc.cc:474:replace_alu$4783.BB[5]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[6] $auto$alumacc.cc:474:replace_alu$4783.BB[6]
1 1
.names $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[7] $auto$alumacc.cc:474:replace_alu$4783.BB[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4783.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4786.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4789.C[0]
1 1
.names bram_freeze_countdown[0] $auto$alumacc.cc:474:replace_alu$4789.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4792.C[0]
1 1
.names inst_dout_eventdata.raddr[0] $auto$alumacc.cc:474:replace_alu$4792.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4795.C[0]
1 1
.names inst_dout_eventdata.dout_countdown[0] $auto$alumacc.cc:474:replace_alu$4795.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4798.C[0]
1 1
.names inst_dout_eventdata.bram_send_countdown[0] $auto$alumacc.cc:474:replace_alu$4798.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$4801.C[0]
1 1
.names inst_dout_histdata.raddr[0] $auto$alumacc.cc:474:replace_alu$4801.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4804.C[0]
1 1
.names inst_dout_histdata.dout_countdown[0] $auto$alumacc.cc:474:replace_alu$4804.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4807.C[0]
1 1
.names bram_send_countdown_hist $auto$alumacc.cc:474:replace_alu$4807.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4810.C[0]
1 1
.names inst_dout_scldata.dout_countdown[0] $auto$alumacc.cc:474:replace_alu$4810.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4813.C[0]
1 1
.names bram_send_countdown_scl $auto$alumacc.cc:474:replace_alu$4813.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4816.C[0]
1 1
.names my_uart.rx_bits_remaining[0] $auto$alumacc.cc:474:replace_alu$4816.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4819.C[0]
1 1
.names my_uart.tx_bits_remaining[0] $auto$alumacc.cc:474:replace_alu$4819.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4822.C[0]
1 1
.names my_uart.rx_clk_divider[0] $auto$alumacc.cc:474:replace_alu$4822.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4825.C[0]
1 1
.names my_uart.rx_countdown[0] $auto$alumacc.cc:474:replace_alu$4825.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$4828.C[0]
1 1
.names my_uart.tx_clk_divider[0] $auto$alumacc.cc:474:replace_alu$4828.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$8968.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$8968.C[1]
1 1
.names $abc$45565$add$readgrbalpha_top.v:273$2684_Y[1] $auto$maccmap.cc:240:synth$8968.C[2]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[8]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[9]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[10]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[11]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[12]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[13]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[14]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[15]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[16]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[17]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[18]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[19]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[20]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[21]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[22]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[23]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[24]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[25]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[26]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[27]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[28]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[29]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[30]
1 1
.names $abc$45565$auto$maccmap.cc:240:synth$8968.C[31] $auto$maccmap.cc:240:synth$8968.C[31]
1 1
.names $abc$45565$sub$readgrbalpha_top.v:471$2771_Y[0] $sub$readgrbalpha_top.v:471$2771_Y[0]
1 1
.names $abc$45565$auto$simplemap.cc:309:simplemap_lut$19820[2] $sub$readgrbalpha_top.v:471$2771_Y[1]
1 1
.names $abc$45565$sub$readgrbalpha_top.v:471$2771_Y[2] $sub$readgrbalpha_top.v:471$2771_Y[2]
1 1
.names dram_histogram.q1[8] $techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[0]
1 1
.names dram_histogram.q1[9] $techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[2]
1 1
.names dram_histogram.q1[10] $techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[4]
1 1
.names dram_histogram.q1[11] $techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[6]
1 1
.names dram_histogram.q1[12] $techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[8]
1 1
.names dram_histogram.q1[13] $techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[10]
1 1
.names dram_histogram.q1[14] $techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[12]
1 1
.names dram_histogram.q1[15] $techmap4842\dram_histogram.mem.1.0.1.A1DATA_16[14]
1 1
.names dram_histogram.q2[8] $techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[0]
1 1
.names dram_histogram.q2[9] $techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[2]
1 1
.names dram_histogram.q2[10] $techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[4]
1 1
.names dram_histogram.q2[11] $techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[6]
1 1
.names dram_histogram.q2[12] $techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[8]
1 1
.names dram_histogram.q2[13] $techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[10]
1 1
.names dram_histogram.q2[14] $techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[12]
1 1
.names dram_histogram.q2[15] $techmap4843\dram_histogram.mem.1.0.0.A1DATA_16[14]
1 1
.names dram_histogram.q1[0] $techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[0]
1 1
.names dram_histogram.q1[1] $techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[2]
1 1
.names dram_histogram.q1[2] $techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[4]
1 1
.names dram_histogram.q1[3] $techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[6]
1 1
.names dram_histogram.q1[4] $techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[8]
1 1
.names dram_histogram.q1[5] $techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[10]
1 1
.names dram_histogram.q1[6] $techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[12]
1 1
.names dram_histogram.q1[7] $techmap4844\dram_histogram.mem.0.0.1.A1DATA_16[14]
1 1
.names dram_histogram.q2[0] $techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[0]
1 1
.names dram_histogram.q2[1] $techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[2]
1 1
.names dram_histogram.q2[2] $techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[4]
1 1
.names dram_histogram.q2[3] $techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[6]
1 1
.names dram_histogram.q2[4] $techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[8]
1 1
.names dram_histogram.q2[5] $techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[10]
1 1
.names dram_histogram.q2[6] $techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[12]
1 1
.names dram_histogram.q2[7] $techmap4845\dram_histogram.mem.0.0.0.A1DATA_16[14]
1 1
.names SCLK CLK
1 1
.names iCS CS
1 1
.names debug_flag LED_o[0]
1 1
.names event_send_count[1] LED_o[1]
1 1
.names event_send_count[2] LED_o[2]
1 1
.names event_send_count[3] LED_o[3]
1 1
.names event_send_count[4] LED_o[4]
1 1
.names event_send_count[5] LED_o[5]
1 1
.names event_send_count[6] LED_o[6]
1 1
.names event_send_count[7] LED_o[7]
1 1
.names inst_dout_eventdata.bram_send_countdown[0] bram_send_countdown[0]
1 1
.names inst_dout_eventdata.bram_send_countdown[1] bram_send_countdown[1]
1 1
.names inst_dout_eventdata.bram_send_countdown[2] bram_send_countdown[2]
1 1
.names inst_dout_eventdata.bram_send_countdown[3] bram_send_countdown[3]
1 1
.names inst_dout_eventdata.bram_send_countdown[4] bram_send_countdown[4]
1 1
.names inst_dout_eventdata.bram_send_countdown[5] bram_send_countdown[5]
1 1
.names inst_dout_eventdata.bram_send_countdown[6] bram_send_countdown[6]
1 1
.names inst_dout_eventdata.bram_send_countdown[7] bram_send_countdown[7]
1 1
.names command_body_lsb[0] command_body[0]
1 1
.names command_body_lsb[1] command_body[1]
1 1
.names command_body_lsb[2] command_body[2]
1 1
.names command_body_lsb[3] command_body[3]
1 1
.names command_body_lsb[4] command_body[4]
1 1
.names command_body_lsb[5] command_body[5]
1 1
.names command_body_lsb[6] command_body[6]
1 1
.names command_body_lsb[7] command_body[7]
1 1
.names command_body_msb[0] command_body[8]
1 1
.names command_body_msb[1] command_body[9]
1 1
.names command_body_msb[2] command_body[10]
1 1
.names command_body_msb[3] command_body[11]
1 1
.names command_body_msb[4] command_body[12]
1 1
.names command_body_msb[5] command_body[13]
1 1
.names command_body_msb[6] command_body[14]
1 1
.names command_body_msb[7] command_body[15]
1 1
.names inst_dout_eventdata.vdata[0] dout[0]
1 1
.names inst_dout_eventdata.vdata[1] dout[1]
1 1
.names inst_dout_eventdata.vdata[2] dout[2]
1 1
.names inst_dout_eventdata.vdata[3] dout[3]
1 1
.names inst_dout_eventdata.vdata[4] dout[4]
1 1
.names inst_dout_eventdata.vdata[5] dout[5]
1 1
.names inst_dout_eventdata.vdata[6] dout[6]
1 1
.names inst_dout_eventdata.vdata[7] dout[7]
1 1
.names inst_dout_eventdata.vdata[8] dout[8]
1 1
.names inst_dout_eventdata.vdata[9] dout[9]
1 1
.names inst_dout_eventdata.vdata[10] dout[10]
1 1
.names inst_dout_eventdata.vdata[11] dout[11]
1 1
.names inst_dout_eventdata.vdata[12] dout[12]
1 1
.names inst_dout_eventdata.vdata[13] dout[13]
1 1
.names inst_dout_eventdata.vdata[14] dout[14]
1 1
.names inst_dout_eventdata.vdata[15] dout[15]
1 1
.names hist_address[0] dram_histogram.addr1[0]
1 1
.names hist_address[1] dram_histogram.addr1[1]
1 1
.names hist_address[2] dram_histogram.addr1[2]
1 1
.names hist_address[3] dram_histogram.addr1[3]
1 1
.names hist_address[4] dram_histogram.addr1[4]
1 1
.names hist_address[5] dram_histogram.addr1[5]
1 1
.names hist_address[6] dram_histogram.addr1[6]
1 1
.names hist_address[7] dram_histogram.addr1[7]
1 1
.names hist_address[8] dram_histogram.addr1[8]
1 1
.names inst_dout_histdata.raddr[0] dram_histogram.addr2[0]
1 1
.names inst_dout_histdata.raddr[1] dram_histogram.addr2[1]
1 1
.names inst_dout_histdata.raddr[2] dram_histogram.addr2[2]
1 1
.names inst_dout_histdata.raddr[3] dram_histogram.addr2[3]
1 1
.names inst_dout_histdata.raddr[4] dram_histogram.addr2[4]
1 1
.names inst_dout_histdata.raddr[5] dram_histogram.addr2[5]
1 1
.names inst_dout_histdata.raddr[6] dram_histogram.addr2[6]
1 1
.names inst_dout_histdata.raddr[7] dram_histogram.addr2[7]
1 1
.names inst_dout_histdata.raddr[8] dram_histogram.addr2[8]
1 1
.names SCLK dram_histogram.clk
1 1
.names hist_count_addone[0] dram_histogram.d1[0]
1 1
.names hist_count_addone[1] dram_histogram.d1[1]
1 1
.names hist_count_addone[2] dram_histogram.d1[2]
1 1
.names hist_count_addone[3] dram_histogram.d1[3]
1 1
.names hist_count_addone[4] dram_histogram.d1[4]
1 1
.names hist_count_addone[5] dram_histogram.d1[5]
1 1
.names hist_count_addone[6] dram_histogram.d1[6]
1 1
.names hist_count_addone[7] dram_histogram.d1[7]
1 1
.names hist_count_addone[8] dram_histogram.d1[8]
1 1
.names hist_count_addone[9] dram_histogram.d1[9]
1 1
.names hist_count_addone[10] dram_histogram.d1[10]
1 1
.names hist_count_addone[11] dram_histogram.d1[11]
1 1
.names hist_count_addone[12] dram_histogram.d1[12]
1 1
.names hist_count_addone[13] dram_histogram.d1[13]
1 1
.names hist_count_addone[14] dram_histogram.d1[14]
1 1
.names hist_count_addone[15] dram_histogram.d1[15]
1 1
.names $false dram_histogram.d2[0]
1 1
.names $false dram_histogram.d2[1]
1 1
.names $false dram_histogram.d2[2]
1 1
.names $false dram_histogram.d2[3]
1 1
.names $false dram_histogram.d2[4]
1 1
.names $false dram_histogram.d2[5]
1 1
.names $false dram_histogram.d2[6]
1 1
.names $false dram_histogram.d2[7]
1 1
.names $false dram_histogram.d2[8]
1 1
.names $false dram_histogram.d2[9]
1 1
.names $false dram_histogram.d2[10]
1 1
.names $false dram_histogram.d2[11]
1 1
.names $false dram_histogram.d2[12]
1 1
.names $false dram_histogram.d2[13]
1 1
.names $false dram_histogram.d2[14]
1 1
.names $false dram_histogram.d2[15]
1 1
.names $false dram_histogram.i[0]
1 1
.names $false dram_histogram.i[1]
1 1
.names $false dram_histogram.i[2]
1 1
.names $false dram_histogram.i[3]
1 1
.names $false dram_histogram.i[4]
1 1
.names $false dram_histogram.i[5]
1 1
.names $false dram_histogram.i[6]
1 1
.names $false dram_histogram.i[7]
1 1
.names $false dram_histogram.i[8]
1 1
.names $true dram_histogram.i[9]
1 1
.names $false dram_histogram.i[10]
1 1
.names $false dram_histogram.i[11]
1 1
.names $false dram_histogram.i[12]
1 1
.names $false dram_histogram.i[13]
1 1
.names $false dram_histogram.i[14]
1 1
.names $false dram_histogram.i[15]
1 1
.names $false dram_histogram.i[16]
1 1
.names $false dram_histogram.i[17]
1 1
.names $false dram_histogram.i[18]
1 1
.names $false dram_histogram.i[19]
1 1
.names $false dram_histogram.i[20]
1 1
.names $false dram_histogram.i[21]
1 1
.names $false dram_histogram.i[22]
1 1
.names $false dram_histogram.i[23]
1 1
.names $false dram_histogram.i[24]
1 1
.names $false dram_histogram.i[25]
1 1
.names $false dram_histogram.i[26]
1 1
.names $false dram_histogram.i[27]
1 1
.names $false dram_histogram.i[28]
1 1
.names $false dram_histogram.i[29]
1 1
.names $false dram_histogram.i[30]
1 1
.names $false dram_histogram.i[31]
1 1
.names write_hist dram_histogram.load1
1 1
.names $false dram_histogram.load2
1 1
.names $false dummyADC[0]
1 1
.names $false dummyADC[1]
1 1
.names $true dummyADC[2]
1 1
.names $false dummyADC[3]
1 1
.names $true dummyADC[4]
1 1
.names $true dummyADC[5]
1 1
.names $true dummyADC[6]
1 1
.names $true dummyADC[7]
1 1
.names $true dummyADC[8]
1 1
.names $false dummyADC[9]
1 1
.names $false dummyADC[10]
1 1
.names $false dummyADC[11]
1 1
.names $false dummyADC[12]
1 1
.names $false dummyADC[13]
1 1
.names $false dummyADC[14]
1 1
.names $false dummyADC[15]
1 1
.names SCLK dummyADC_inst.CLK_i
1 1
.names RSTn_i dummyADC_inst.RSTn_i
1 1
.names cs dummyADC_inst.cs
1 1
.names $false dummyADC_inst.dummyADC[0]
1 1
.names $false dummyADC_inst.dummyADC[1]
1 1
.names $true dummyADC_inst.dummyADC[2]
1 1
.names $false dummyADC_inst.dummyADC[3]
1 1
.names $true dummyADC_inst.dummyADC[4]
1 1
.names $true dummyADC_inst.dummyADC[5]
1 1
.names $true dummyADC_inst.dummyADC[6]
1 1
.names $true dummyADC_inst.dummyADC[7]
1 1
.names $true dummyADC_inst.dummyADC[8]
1 1
.names $false dummyADC_inst.dummyADC[9]
1 1
.names $false dummyADC_inst.dummyADC[10]
1 1
.names $false dummyADC_inst.dummyADC[11]
1 1
.names $false dummyADC_inst.dummyADC[12]
1 1
.names $false dummyADC_inst.dummyADC[13]
1 1
.names $false dummyADC_inst.dummyADC[14]
1 1
.names $false dummyADC_inst.dummyADC[15]
1 1
.names $false dummyADC_inst.dummyADC_o[0]
1 1
.names $false dummyADC_inst.dummyADC_o[1]
1 1
.names $true dummyADC_inst.dummyADC_o[2]
1 1
.names $false dummyADC_inst.dummyADC_o[3]
1 1
.names $true dummyADC_inst.dummyADC_o[4]
1 1
.names $true dummyADC_inst.dummyADC_o[5]
1 1
.names $true dummyADC_inst.dummyADC_o[6]
1 1
.names $true dummyADC_inst.dummyADC_o[7]
1 1
.names $true dummyADC_inst.dummyADC_o[8]
1 1
.names $false dummyADC_inst.dummyADC_o[9]
1 1
.names $false dummyADC_inst.dummyADC_o[10]
1 1
.names $false dummyADC_inst.dummyADC_o[11]
1 1
.names $false dummyADC_inst.dummyADC_o[12]
1 1
.names $false dummyADC_inst.dummyADC_o[13]
1 1
.names $false dummyADC_inst.dummyADC_o[14]
1 1
.names $false dummyADC_inst.dummyADC_o[15]
1 1
.names inst_dout_eventdata.running event_sending
1 1
.names dram_histogram.q1[0] hist_count[0]
1 1
.names dram_histogram.q1[1] hist_count[1]
1 1
.names dram_histogram.q1[2] hist_count[2]
1 1
.names dram_histogram.q1[3] hist_count[3]
1 1
.names dram_histogram.q1[4] hist_count[4]
1 1
.names dram_histogram.q1[5] hist_count[5]
1 1
.names dram_histogram.q1[6] hist_count[6]
1 1
.names dram_histogram.q1[7] hist_count[7]
1 1
.names dram_histogram.q1[8] hist_count[8]
1 1
.names dram_histogram.q1[9] hist_count[9]
1 1
.names dram_histogram.q1[10] hist_count[10]
1 1
.names dram_histogram.q1[11] hist_count[11]
1 1
.names dram_histogram.q1[12] hist_count[12]
1 1
.names dram_histogram.q1[13] hist_count[13]
1 1
.names dram_histogram.q1[14] hist_count[14]
1 1
.names dram_histogram.q1[15] hist_count[15]
1 1
.names inst_dout_histdata.raddr[0] hist_readaddr[0]
1 1
.names inst_dout_histdata.raddr[1] hist_readaddr[1]
1 1
.names inst_dout_histdata.raddr[2] hist_readaddr[2]
1 1
.names inst_dout_histdata.raddr[3] hist_readaddr[3]
1 1
.names inst_dout_histdata.raddr[4] hist_readaddr[4]
1 1
.names inst_dout_histdata.raddr[5] hist_readaddr[5]
1 1
.names inst_dout_histdata.raddr[6] hist_readaddr[6]
1 1
.names inst_dout_histdata.raddr[7] hist_readaddr[7]
1 1
.names inst_dout_histdata.raddr[8] hist_readaddr[8]
1 1
.names dram_histogram.q2[0] hist_readout_data[0]
1 1
.names dram_histogram.q2[1] hist_readout_data[1]
1 1
.names dram_histogram.q2[2] hist_readout_data[2]
1 1
.names dram_histogram.q2[3] hist_readout_data[3]
1 1
.names dram_histogram.q2[4] hist_readout_data[4]
1 1
.names dram_histogram.q2[5] hist_readout_data[5]
1 1
.names dram_histogram.q2[6] hist_readout_data[6]
1 1
.names dram_histogram.q2[7] hist_readout_data[7]
1 1
.names dram_histogram.q2[8] hist_readout_data[8]
1 1
.names dram_histogram.q2[9] hist_readout_data[9]
1 1
.names dram_histogram.q2[10] hist_readout_data[10]
1 1
.names dram_histogram.q2[11] hist_readout_data[11]
1 1
.names dram_histogram.q2[12] hist_readout_data[12]
1 1
.names dram_histogram.q2[13] hist_readout_data[13]
1 1
.names dram_histogram.q2[14] hist_readout_data[14]
1 1
.names dram_histogram.q2[15] hist_readout_data[15]
1 1
.names inst_dout_histdata.running hist_sending
1 1
.names SCLK inst_dout_eventdata.CLK
1 1
.names RSTn_i inst_dout_eventdata.RSTn_i
1 1
.names inst_dout_eventdata.bram_send_countdown[0] inst_dout_eventdata.bram_send_countdown_o[0]
1 1
.names inst_dout_eventdata.bram_send_countdown[1] inst_dout_eventdata.bram_send_countdown_o[1]
1 1
.names inst_dout_eventdata.bram_send_countdown[2] inst_dout_eventdata.bram_send_countdown_o[2]
1 1
.names inst_dout_eventdata.bram_send_countdown[3] inst_dout_eventdata.bram_send_countdown_o[3]
1 1
.names inst_dout_eventdata.bram_send_countdown[4] inst_dout_eventdata.bram_send_countdown_o[4]
1 1
.names inst_dout_eventdata.bram_send_countdown[5] inst_dout_eventdata.bram_send_countdown_o[5]
1 1
.names inst_dout_eventdata.bram_send_countdown[6] inst_dout_eventdata.bram_send_countdown_o[6]
1 1
.names inst_dout_eventdata.bram_send_countdown[7] inst_dout_eventdata.bram_send_countdown_o[7]
1 1
.names inst_dout_eventdata.bram_send_countdown[8] inst_dout_eventdata.bram_send_countdown_o[8]
1 1
.names inst_dout_eventdata.bram_send_countdown[9] inst_dout_eventdata.bram_send_countdown_o[9]
1 1
.names inst_dout_eventdata.bram_send_countdown[10] inst_dout_eventdata.bram_send_countdown_o[10]
1 1
.names inst_dout_eventdata.bram_send_countdown[11] inst_dout_eventdata.bram_send_countdown_o[11]
1 1
.names inst_dout_eventdata.bram_send_countdown[12] inst_dout_eventdata.bram_send_countdown_o[12]
1 1
.names inst_dout_eventdata.bram_send_countdown[13] inst_dout_eventdata.bram_send_countdown_o[13]
1 1
.names inst_dout_eventdata.bram_send_countdown[14] inst_dout_eventdata.bram_send_countdown_o[14]
1 1
.names inst_dout_eventdata.bram_send_countdown[15] inst_dout_eventdata.bram_send_countdown_o[15]
1 1
.names peak[0] inst_dout_eventdata.data1[0]
1 1
.names peak[1] inst_dout_eventdata.data1[1]
1 1
.names peak[2] inst_dout_eventdata.data1[2]
1 1
.names peak[3] inst_dout_eventdata.data1[3]
1 1
.names peak[4] inst_dout_eventdata.data1[4]
1 1
.names peak[5] inst_dout_eventdata.data1[5]
1 1
.names peak[6] inst_dout_eventdata.data1[6]
1 1
.names peak[7] inst_dout_eventdata.data1[7]
1 1
.names peak[8] inst_dout_eventdata.data1[8]
1 1
.names peak[9] inst_dout_eventdata.data1[9]
1 1
.names peak[10] inst_dout_eventdata.data1[10]
1 1
.names peak[11] inst_dout_eventdata.data1[11]
1 1
.names peak[12] inst_dout_eventdata.data1[12]
1 1
.names peak[13] inst_dout_eventdata.data1[13]
1 1
.names peak[14] inst_dout_eventdata.data1[14]
1 1
.names peak[15] inst_dout_eventdata.data1[15]
1 1
.names peak_hist[0] inst_dout_eventdata.data2[0]
1 1
.names peak_hist[1] inst_dout_eventdata.data2[1]
1 1
.names peak_hist[2] inst_dout_eventdata.data2[2]
1 1
.names peak_hist[3] inst_dout_eventdata.data2[3]
1 1
.names peak_hist[4] inst_dout_eventdata.data2[4]
1 1
.names peak_hist[5] inst_dout_eventdata.data2[5]
1 1
.names peak_hist[6] inst_dout_eventdata.data2[6]
1 1
.names peak_hist[7] inst_dout_eventdata.data2[7]
1 1
.names peak_hist[8] inst_dout_eventdata.data2[8]
1 1
.names peak_hist[9] inst_dout_eventdata.data2[9]
1 1
.names peak_hist[10] inst_dout_eventdata.data2[10]
1 1
.names peak_hist[11] inst_dout_eventdata.data2[11]
1 1
.names peak_hist[12] inst_dout_eventdata.data2[12]
1 1
.names peak_hist[13] inst_dout_eventdata.data2[13]
1 1
.names peak_hist[14] inst_dout_eventdata.data2[14]
1 1
.names peak_hist[15] inst_dout_eventdata.data2[15]
1 1
.names hist_address[0] inst_dout_eventdata.data3[0]
1 1
.names hist_address[1] inst_dout_eventdata.data3[1]
1 1
.names hist_address[2] inst_dout_eventdata.data3[2]
1 1
.names hist_address[3] inst_dout_eventdata.data3[3]
1 1
.names hist_address[4] inst_dout_eventdata.data3[4]
1 1
.names hist_address[5] inst_dout_eventdata.data3[5]
1 1
.names hist_address[6] inst_dout_eventdata.data3[6]
1 1
.names hist_address[7] inst_dout_eventdata.data3[7]
1 1
.names hist_address[8] inst_dout_eventdata.data3[8]
1 1
.names hist_address[9] inst_dout_eventdata.data3[9]
1 1
.names hist_address[10] inst_dout_eventdata.data3[10]
1 1
.names hist_address[11] inst_dout_eventdata.data3[11]
1 1
.names hist_address[12] inst_dout_eventdata.data3[12]
1 1
.names hist_address[13] inst_dout_eventdata.data3[13]
1 1
.names hist_address[14] inst_dout_eventdata.data3[14]
1 1
.names hist_address[15] inst_dout_eventdata.data3[15]
1 1
.names waveform_transfer_num[0] inst_dout_eventdata.data_length[0]
1 1
.names waveform_transfer_num[1] inst_dout_eventdata.data_length[1]
1 1
.names waveform_transfer_num[2] inst_dout_eventdata.data_length[2]
1 1
.names waveform_transfer_num[3] inst_dout_eventdata.data_length[3]
1 1
.names waveform_transfer_num[4] inst_dout_eventdata.data_length[4]
1 1
.names waveform_transfer_num[6] inst_dout_eventdata.data_length[6]
1 1
.names waveform_transfer_num[7] inst_dout_eventdata.data_length[7]
1 1
.names $false inst_dout_eventdata.data_length[8]
1 1
.names $false inst_dout_eventdata.data_length[9]
1 1
.names $false inst_dout_eventdata.data_length[10]
1 1
.names $false inst_dout_eventdata.data_length[11]
1 1
.names $false inst_dout_eventdata.data_length[12]
1 1
.names $false inst_dout_eventdata.data_length[13]
1 1
.names $false inst_dout_eventdata.data_length[14]
1 1
.names $false inst_dout_eventdata.data_length[15]
1 1
.names waveform_transfer_num[0] inst_dout_eventdata.datasize[0]
1 1
.names waveform_transfer_num[1] inst_dout_eventdata.datasize[1]
1 1
.names waveform_transfer_num[2] inst_dout_eventdata.datasize[2]
1 1
.names waveform_transfer_num[3] inst_dout_eventdata.datasize[3]
1 1
.names waveform_transfer_num[4] inst_dout_eventdata.datasize[4]
1 1
.names inst_dout_eventdata.data_length[5] inst_dout_eventdata.datasize[5]
1 1
.names waveform_transfer_num[6] inst_dout_eventdata.datasize[6]
1 1
.names waveform_transfer_num[7] inst_dout_eventdata.datasize[7]
1 1
.names $false inst_dout_eventdata.datasize[8]
1 1
.names $false inst_dout_eventdata.datasize[9]
1 1
.names $false inst_dout_eventdata.datasize[10]
1 1
.names $false inst_dout_eventdata.datasize[11]
1 1
.names $false inst_dout_eventdata.datasize[12]
1 1
.names $false inst_dout_eventdata.datasize[13]
1 1
.names $false inst_dout_eventdata.datasize[14]
1 1
.names $false inst_dout_eventdata.datasize[15]
1 1
.names $true inst_dout_eventdata.header[0]
1 1
.names $true inst_dout_eventdata.header[1]
1 1
.names $true inst_dout_eventdata.header[2]
1 1
.names $true inst_dout_eventdata.header[3]
1 1
.names $true inst_dout_eventdata.header[4]
1 1
.names $true inst_dout_eventdata.header[5]
1 1
.names $true inst_dout_eventdata.header[6]
1 1
.names $true inst_dout_eventdata.header[7]
1 1
.names $true inst_dout_eventdata.header[8]
1 1
.names $true inst_dout_eventdata.header[9]
1 1
.names $true inst_dout_eventdata.header[10]
1 1
.names $true inst_dout_eventdata.header[11]
1 1
.names $true inst_dout_eventdata.header[12]
1 1
.names $true inst_dout_eventdata.header[13]
1 1
.names $true inst_dout_eventdata.header[14]
1 1
.names $true inst_dout_eventdata.header[15]
1 1
.names $true inst_dout_eventdata.mem_wait[0]
1 1
.names $false inst_dout_eventdata.mem_wait[1]
1 1
.names $true inst_dout_eventdata.mem_wait[2]
1 1
.names $false inst_dout_eventdata.mem_wait[3]
1 1
.names $false inst_dout_eventdata.raddr[8]
1 1
.names $false inst_dout_eventdata.raddr[9]
1 1
.names $false inst_dout_eventdata.raddr[10]
1 1
.names $false inst_dout_eventdata.raddr[11]
1 1
.names $false inst_dout_eventdata.raddr[12]
1 1
.names $false inst_dout_eventdata.raddr[13]
1 1
.names $false inst_dout_eventdata.raddr[14]
1 1
.names $false inst_dout_eventdata.raddr[15]
1 1
.names inst_dout_eventdata.raddr[0] inst_dout_eventdata.raddr_o[0]
1 1
.names inst_dout_eventdata.raddr[1] inst_dout_eventdata.raddr_o[1]
1 1
.names inst_dout_eventdata.raddr[2] inst_dout_eventdata.raddr_o[2]
1 1
.names inst_dout_eventdata.raddr[3] inst_dout_eventdata.raddr_o[3]
1 1
.names inst_dout_eventdata.raddr[4] inst_dout_eventdata.raddr_o[4]
1 1
.names inst_dout_eventdata.raddr[5] inst_dout_eventdata.raddr_o[5]
1 1
.names inst_dout_eventdata.raddr[6] inst_dout_eventdata.raddr_o[6]
1 1
.names inst_dout_eventdata.raddr[7] inst_dout_eventdata.raddr_o[7]
1 1
.names $false inst_dout_eventdata.raddr_o[8]
1 1
.names $false inst_dout_eventdata.raddr_o[9]
1 1
.names $false inst_dout_eventdata.raddr_o[10]
1 1
.names $false inst_dout_eventdata.raddr_o[11]
1 1
.names $false inst_dout_eventdata.raddr_o[12]
1 1
.names $false inst_dout_eventdata.raddr_o[13]
1 1
.names $false inst_dout_eventdata.raddr_o[14]
1 1
.names $false inst_dout_eventdata.raddr_o[15]
1 1
.names raddr_start[0] inst_dout_eventdata.raddr_start[0]
1 1
.names raddr_start[1] inst_dout_eventdata.raddr_start[1]
1 1
.names raddr_start[2] inst_dout_eventdata.raddr_start[2]
1 1
.names raddr_start[3] inst_dout_eventdata.raddr_start[3]
1 1
.names raddr_start[4] inst_dout_eventdata.raddr_start[4]
1 1
.names raddr_start[5] inst_dout_eventdata.raddr_start[5]
1 1
.names raddr_start[6] inst_dout_eventdata.raddr_start[6]
1 1
.names raddr_start[7] inst_dout_eventdata.raddr_start[7]
1 1
.names inst_dout_eventdata.running inst_dout_eventdata.running_o
1 1
.names inst_dout_eventdata.dout_state[0] inst_dout_eventdata.test_o[0]
1 1
.names inst_dout_eventdata.dout_state[1] inst_dout_eventdata.test_o[1]
1 1
.names inst_dout_eventdata.dout_state[2] inst_dout_eventdata.test_o[2]
1 1
.names inst_dout_eventdata.dout_state[3] inst_dout_eventdata.test_o[3]
1 1
.names inst_dout_eventdata.dout_state[4] inst_dout_eventdata.test_o[4]
1 1
.names $false inst_dout_eventdata.test_o[5]
1 1
.names $false inst_dout_eventdata.test_o[6]
1 1
.names $false inst_dout_eventdata.test_o[7]
1 1
.names $false inst_dout_eventdata.test_o[8]
1 1
.names $false inst_dout_eventdata.test_o[9]
1 1
.names $false inst_dout_eventdata.test_o[10]
1 1
.names $false inst_dout_eventdata.test_o[11]
1 1
.names $false inst_dout_eventdata.test_o[12]
1 1
.names $false inst_dout_eventdata.test_o[13]
1 1
.names $false inst_dout_eventdata.test_o[14]
1 1
.names $false inst_dout_eventdata.test_o[15]
1 1
.names tx_cnt[0] inst_dout_eventdata.ti[0]
1 1
.names tx_cnt[1] inst_dout_eventdata.ti[1]
1 1
.names tx_cnt[2] inst_dout_eventdata.ti[2]
1 1
.names tx_cnt[3] inst_dout_eventdata.ti[3]
1 1
.names tx_cnt[4] inst_dout_eventdata.ti[4]
1 1
.names tx_cnt[5] inst_dout_eventdata.ti[5]
1 1
.names tx_cnt[6] inst_dout_eventdata.ti[6]
1 1
.names tx_cnt[7] inst_dout_eventdata.ti[7]
1 1
.names tx_cnt[8] inst_dout_eventdata.ti[8]
1 1
.names tx_cnt[9] inst_dout_eventdata.ti[9]
1 1
.names tx_cnt[10] inst_dout_eventdata.ti[10]
1 1
.names tx_cnt[11] inst_dout_eventdata.ti[11]
1 1
.names tx_cnt[12] inst_dout_eventdata.ti[12]
1 1
.names tx_cnt[13] inst_dout_eventdata.ti[13]
1 1
.names tx_cnt[14] inst_dout_eventdata.ti[14]
1 1
.names tx_cnt[15] inst_dout_eventdata.ti[15]
1 1
.names tx_cnt[16] inst_dout_eventdata.ti[16]
1 1
.names tx_cnt[17] inst_dout_eventdata.ti[17]
1 1
.names tx_cnt[18] inst_dout_eventdata.ti[18]
1 1
.names tx_cnt[19] inst_dout_eventdata.ti[19]
1 1
.names tx_cnt[20] inst_dout_eventdata.ti[20]
1 1
.names tx_cnt[21] inst_dout_eventdata.ti[21]
1 1
.names tx_cnt[22] inst_dout_eventdata.ti[22]
1 1
.names tx_cnt[23] inst_dout_eventdata.ti[23]
1 1
.names tx_cnt[24] inst_dout_eventdata.ti[24]
1 1
.names tx_cnt[25] inst_dout_eventdata.ti[25]
1 1
.names tx_cnt[26] inst_dout_eventdata.ti[26]
1 1
.names tx_cnt[27] inst_dout_eventdata.ti[27]
1 1
.names tx_cnt[28] inst_dout_eventdata.ti[28]
1 1
.names tx_cnt[29] inst_dout_eventdata.ti[29]
1 1
.names tx_cnt[30] inst_dout_eventdata.ti[30]
1 1
.names tx_cnt[31] inst_dout_eventdata.ti[31]
1 1
.names $false inst_dout_eventdata.ti[32]
1 1
.names inst_dout_eventdata.transmit inst_dout_eventdata.transmit_o
1 1
.names bram_ready inst_dout_eventdata.transmit_start
1 1
.names transmit_timing_event inst_dout_eventdata.transmit_timing
1 1
.names trigtime[0] inst_dout_eventdata.trigtime[0]
1 1
.names trigtime[1] inst_dout_eventdata.trigtime[1]
1 1
.names trigtime[2] inst_dout_eventdata.trigtime[2]
1 1
.names trigtime[3] inst_dout_eventdata.trigtime[3]
1 1
.names trigtime[4] inst_dout_eventdata.trigtime[4]
1 1
.names trigtime[5] inst_dout_eventdata.trigtime[5]
1 1
.names trigtime[6] inst_dout_eventdata.trigtime[6]
1 1
.names trigtime[7] inst_dout_eventdata.trigtime[7]
1 1
.names trigtime[8] inst_dout_eventdata.trigtime[8]
1 1
.names trigtime[9] inst_dout_eventdata.trigtime[9]
1 1
.names trigtime[10] inst_dout_eventdata.trigtime[10]
1 1
.names trigtime[11] inst_dout_eventdata.trigtime[11]
1 1
.names trigtime[12] inst_dout_eventdata.trigtime[12]
1 1
.names trigtime[13] inst_dout_eventdata.trigtime[13]
1 1
.names trigtime[14] inst_dout_eventdata.trigtime[14]
1 1
.names trigtime[15] inst_dout_eventdata.trigtime[15]
1 1
.names trigtime[16] inst_dout_eventdata.trigtime[16]
1 1
.names trigtime[17] inst_dout_eventdata.trigtime[17]
1 1
.names trigtime[18] inst_dout_eventdata.trigtime[18]
1 1
.names trigtime[19] inst_dout_eventdata.trigtime[19]
1 1
.names trigtime[20] inst_dout_eventdata.trigtime[20]
1 1
.names trigtime[21] inst_dout_eventdata.trigtime[21]
1 1
.names trigtime[22] inst_dout_eventdata.trigtime[22]
1 1
.names trigtime[23] inst_dout_eventdata.trigtime[23]
1 1
.names trigtime[24] inst_dout_eventdata.trigtime[24]
1 1
.names trigtime[25] inst_dout_eventdata.trigtime[25]
1 1
.names trigtime[26] inst_dout_eventdata.trigtime[26]
1 1
.names trigtime[27] inst_dout_eventdata.trigtime[27]
1 1
.names trigtime[28] inst_dout_eventdata.trigtime[28]
1 1
.names trigtime[29] inst_dout_eventdata.trigtime[29]
1 1
.names trigtime[30] inst_dout_eventdata.trigtime[30]
1 1
.names trigtime[31] inst_dout_eventdata.trigtime[31]
1 1
.names $false inst_dout_eventdata.trigtime[32]
1 1
.names inst_dout_eventdata.tx_data[0] inst_dout_eventdata.tx_byte_o[0]
1 1
.names inst_dout_eventdata.tx_data[1] inst_dout_eventdata.tx_byte_o[1]
1 1
.names inst_dout_eventdata.tx_data[2] inst_dout_eventdata.tx_byte_o[2]
1 1
.names inst_dout_eventdata.tx_data[3] inst_dout_eventdata.tx_byte_o[3]
1 1
.names inst_dout_eventdata.tx_data[4] inst_dout_eventdata.tx_byte_o[4]
1 1
.names inst_dout_eventdata.tx_data[5] inst_dout_eventdata.tx_byte_o[5]
1 1
.names inst_dout_eventdata.tx_data[6] inst_dout_eventdata.tx_byte_o[6]
1 1
.names inst_dout_eventdata.tx_data[7] inst_dout_eventdata.tx_byte_o[7]
1 1
.names SCLK inst_dout_histdata.CLK
1 1
.names RSTn_i inst_dout_histdata.RSTn_i
1 1
.names bram_send_countdown_hist inst_dout_histdata.bram_send_countdown[0]
1 1
.names bram_send_countdown_hist inst_dout_histdata.bram_send_countdown_o[0]
1 1
.names inst_dout_histdata.bram_send_countdown[1] inst_dout_histdata.bram_send_countdown_o[1]
1 1
.names inst_dout_histdata.bram_send_countdown[2] inst_dout_histdata.bram_send_countdown_o[2]
1 1
.names inst_dout_histdata.bram_send_countdown[3] inst_dout_histdata.bram_send_countdown_o[3]
1 1
.names inst_dout_histdata.bram_send_countdown[4] inst_dout_histdata.bram_send_countdown_o[4]
1 1
.names inst_dout_histdata.bram_send_countdown[5] inst_dout_histdata.bram_send_countdown_o[5]
1 1
.names inst_dout_histdata.bram_send_countdown[6] inst_dout_histdata.bram_send_countdown_o[6]
1 1
.names inst_dout_histdata.bram_send_countdown[7] inst_dout_histdata.bram_send_countdown_o[7]
1 1
.names inst_dout_histdata.bram_send_countdown[8] inst_dout_histdata.bram_send_countdown_o[8]
1 1
.names inst_dout_histdata.bram_send_countdown[9] inst_dout_histdata.bram_send_countdown_o[9]
1 1
.names inst_dout_histdata.bram_send_countdown[10] inst_dout_histdata.bram_send_countdown_o[10]
1 1
.names inst_dout_histdata.bram_send_countdown[11] inst_dout_histdata.bram_send_countdown_o[11]
1 1
.names inst_dout_histdata.bram_send_countdown[12] inst_dout_histdata.bram_send_countdown_o[12]
1 1
.names inst_dout_histdata.bram_send_countdown[13] inst_dout_histdata.bram_send_countdown_o[13]
1 1
.names inst_dout_histdata.bram_send_countdown[14] inst_dout_histdata.bram_send_countdown_o[14]
1 1
.names inst_dout_histdata.bram_send_countdown[15] inst_dout_histdata.bram_send_countdown_o[15]
1 1
.names $false inst_dout_histdata.data1[0]
1 1
.names $true inst_dout_histdata.data1[1]
1 1
.names $false inst_dout_histdata.data1[2]
1 1
.names $false inst_dout_histdata.data1[3]
1 1
.names $false inst_dout_histdata.data1[4]
1 1
.names $false inst_dout_histdata.data1[5]
1 1
.names $false inst_dout_histdata.data1[6]
1 1
.names $false inst_dout_histdata.data1[7]
1 1
.names $false inst_dout_histdata.data1[8]
1 1
.names $false inst_dout_histdata.data1[9]
1 1
.names $false inst_dout_histdata.data1[10]
1 1
.names $false inst_dout_histdata.data1[11]
1 1
.names $false inst_dout_histdata.data1[12]
1 1
.names $false inst_dout_histdata.data1[13]
1 1
.names $false inst_dout_histdata.data1[14]
1 1
.names $false inst_dout_histdata.data1[15]
1 1
.names $true inst_dout_histdata.data2[0]
1 1
.names $true inst_dout_histdata.data2[1]
1 1
.names $false inst_dout_histdata.data2[2]
1 1
.names $false inst_dout_histdata.data2[3]
1 1
.names $false inst_dout_histdata.data2[4]
1 1
.names $false inst_dout_histdata.data2[5]
1 1
.names $false inst_dout_histdata.data2[6]
1 1
.names $false inst_dout_histdata.data2[7]
1 1
.names $false inst_dout_histdata.data2[8]
1 1
.names $false inst_dout_histdata.data2[9]
1 1
.names $false inst_dout_histdata.data2[10]
1 1
.names $false inst_dout_histdata.data2[11]
1 1
.names $false inst_dout_histdata.data2[12]
1 1
.names $false inst_dout_histdata.data2[13]
1 1
.names $false inst_dout_histdata.data2[14]
1 1
.names $false inst_dout_histdata.data2[15]
1 1
.names $false inst_dout_histdata.data3[0]
1 1
.names $false inst_dout_histdata.data3[1]
1 1
.names $true inst_dout_histdata.data3[2]
1 1
.names $false inst_dout_histdata.data3[3]
1 1
.names $false inst_dout_histdata.data3[4]
1 1
.names $false inst_dout_histdata.data3[5]
1 1
.names $false inst_dout_histdata.data3[6]
1 1
.names $false inst_dout_histdata.data3[7]
1 1
.names $false inst_dout_histdata.data3[8]
1 1
.names $false inst_dout_histdata.data3[9]
1 1
.names $false inst_dout_histdata.data3[10]
1 1
.names $false inst_dout_histdata.data3[11]
1 1
.names $false inst_dout_histdata.data3[12]
1 1
.names $false inst_dout_histdata.data3[13]
1 1
.names $false inst_dout_histdata.data3[14]
1 1
.names $false inst_dout_histdata.data3[15]
1 1
.names $false inst_dout_histdata.data_length[0]
1 1
.names $false inst_dout_histdata.data_length[1]
1 1
.names $false inst_dout_histdata.data_length[2]
1 1
.names $false inst_dout_histdata.data_length[3]
1 1
.names $false inst_dout_histdata.data_length[4]
1 1
.names $false inst_dout_histdata.data_length[5]
1 1
.names $false inst_dout_histdata.data_length[6]
1 1
.names $false inst_dout_histdata.data_length[7]
1 1
.names $false inst_dout_histdata.data_length[8]
1 1
.names $true inst_dout_histdata.data_length[9]
1 1
.names $false inst_dout_histdata.data_length[10]
1 1
.names $false inst_dout_histdata.data_length[11]
1 1
.names $false inst_dout_histdata.data_length[12]
1 1
.names $false inst_dout_histdata.data_length[13]
1 1
.names $false inst_dout_histdata.data_length[14]
1 1
.names $false inst_dout_histdata.data_length[15]
1 1
.names $false inst_dout_histdata.datasize[0]
1 1
.names $false inst_dout_histdata.datasize[1]
1 1
.names $false inst_dout_histdata.datasize[2]
1 1
.names $false inst_dout_histdata.datasize[3]
1 1
.names $false inst_dout_histdata.datasize[4]
1 1
.names $false inst_dout_histdata.datasize[5]
1 1
.names $false inst_dout_histdata.datasize[6]
1 1
.names $false inst_dout_histdata.datasize[7]
1 1
.names $false inst_dout_histdata.datasize[8]
1 1
.names $true inst_dout_histdata.datasize[9]
1 1
.names $false inst_dout_histdata.datasize[10]
1 1
.names $false inst_dout_histdata.datasize[11]
1 1
.names $false inst_dout_histdata.datasize[12]
1 1
.names $false inst_dout_histdata.datasize[13]
1 1
.names $false inst_dout_histdata.datasize[14]
1 1
.names $false inst_dout_histdata.datasize[15]
1 1
.names $false inst_dout_histdata.header[0]
1 1
.names $true inst_dout_histdata.header[1]
1 1
.names $true inst_dout_histdata.header[2]
1 1
.names $true inst_dout_histdata.header[3]
1 1
.names $true inst_dout_histdata.header[4]
1 1
.names $true inst_dout_histdata.header[5]
1 1
.names $true inst_dout_histdata.header[6]
1 1
.names $true inst_dout_histdata.header[7]
1 1
.names $true inst_dout_histdata.header[8]
1 1
.names $true inst_dout_histdata.header[9]
1 1
.names $true inst_dout_histdata.header[10]
1 1
.names $true inst_dout_histdata.header[11]
1 1
.names $true inst_dout_histdata.header[12]
1 1
.names $true inst_dout_histdata.header[13]
1 1
.names $true inst_dout_histdata.header[14]
1 1
.names $true inst_dout_histdata.header[15]
1 1
.names $true inst_dout_histdata.mem_wait[0]
1 1
.names $false inst_dout_histdata.mem_wait[1]
1 1
.names $true inst_dout_histdata.mem_wait[2]
1 1
.names $false inst_dout_histdata.mem_wait[3]
1 1
.names $false inst_dout_histdata.raddr[9]
1 1
.names $false inst_dout_histdata.raddr[10]
1 1
.names $false inst_dout_histdata.raddr[11]
1 1
.names $false inst_dout_histdata.raddr[12]
1 1
.names $false inst_dout_histdata.raddr[13]
1 1
.names $false inst_dout_histdata.raddr[14]
1 1
.names $false inst_dout_histdata.raddr[15]
1 1
.names inst_dout_histdata.raddr[0] inst_dout_histdata.raddr_o[0]
1 1
.names inst_dout_histdata.raddr[1] inst_dout_histdata.raddr_o[1]
1 1
.names inst_dout_histdata.raddr[2] inst_dout_histdata.raddr_o[2]
1 1
.names inst_dout_histdata.raddr[3] inst_dout_histdata.raddr_o[3]
1 1
.names inst_dout_histdata.raddr[4] inst_dout_histdata.raddr_o[4]
1 1
.names inst_dout_histdata.raddr[5] inst_dout_histdata.raddr_o[5]
1 1
.names inst_dout_histdata.raddr[6] inst_dout_histdata.raddr_o[6]
1 1
.names inst_dout_histdata.raddr[7] inst_dout_histdata.raddr_o[7]
1 1
.names inst_dout_histdata.raddr[8] inst_dout_histdata.raddr_o[8]
1 1
.names $false inst_dout_histdata.raddr_o[9]
1 1
.names $false inst_dout_histdata.raddr_o[10]
1 1
.names $false inst_dout_histdata.raddr_o[11]
1 1
.names $false inst_dout_histdata.raddr_o[12]
1 1
.names $false inst_dout_histdata.raddr_o[13]
1 1
.names $false inst_dout_histdata.raddr_o[14]
1 1
.names $false inst_dout_histdata.raddr_o[15]
1 1
.names $false inst_dout_histdata.raddr_start[0]
1 1
.names $false inst_dout_histdata.raddr_start[1]
1 1
.names $false inst_dout_histdata.raddr_start[2]
1 1
.names $false inst_dout_histdata.raddr_start[3]
1 1
.names $false inst_dout_histdata.raddr_start[4]
1 1
.names $false inst_dout_histdata.raddr_start[5]
1 1
.names $false inst_dout_histdata.raddr_start[6]
1 1
.names $false inst_dout_histdata.raddr_start[7]
1 1
.names inst_dout_histdata.running inst_dout_histdata.running_o
1 1
.names inst_dout_histdata.dout_state[0] inst_dout_histdata.test_o[0]
1 1
.names inst_dout_histdata.dout_state[1] inst_dout_histdata.test_o[1]
1 1
.names inst_dout_histdata.dout_state[2] inst_dout_histdata.test_o[2]
1 1
.names inst_dout_histdata.dout_state[3] inst_dout_histdata.test_o[3]
1 1
.names inst_dout_histdata.dout_state[4] inst_dout_histdata.test_o[4]
1 1
.names $false inst_dout_histdata.test_o[5]
1 1
.names $false inst_dout_histdata.test_o[6]
1 1
.names $false inst_dout_histdata.test_o[7]
1 1
.names $false inst_dout_histdata.test_o[8]
1 1
.names $false inst_dout_histdata.test_o[9]
1 1
.names $false inst_dout_histdata.test_o[10]
1 1
.names $false inst_dout_histdata.test_o[11]
1 1
.names $false inst_dout_histdata.test_o[12]
1 1
.names $false inst_dout_histdata.test_o[13]
1 1
.names $false inst_dout_histdata.test_o[14]
1 1
.names $false inst_dout_histdata.test_o[15]
1 1
.names tx_cnt[0] inst_dout_histdata.ti[0]
1 1
.names tx_cnt[1] inst_dout_histdata.ti[1]
1 1
.names tx_cnt[2] inst_dout_histdata.ti[2]
1 1
.names tx_cnt[3] inst_dout_histdata.ti[3]
1 1
.names tx_cnt[4] inst_dout_histdata.ti[4]
1 1
.names tx_cnt[5] inst_dout_histdata.ti[5]
1 1
.names tx_cnt[6] inst_dout_histdata.ti[6]
1 1
.names tx_cnt[7] inst_dout_histdata.ti[7]
1 1
.names tx_cnt[8] inst_dout_histdata.ti[8]
1 1
.names tx_cnt[9] inst_dout_histdata.ti[9]
1 1
.names tx_cnt[10] inst_dout_histdata.ti[10]
1 1
.names tx_cnt[11] inst_dout_histdata.ti[11]
1 1
.names tx_cnt[12] inst_dout_histdata.ti[12]
1 1
.names tx_cnt[13] inst_dout_histdata.ti[13]
1 1
.names tx_cnt[14] inst_dout_histdata.ti[14]
1 1
.names tx_cnt[15] inst_dout_histdata.ti[15]
1 1
.names tx_cnt[16] inst_dout_histdata.ti[16]
1 1
.names tx_cnt[17] inst_dout_histdata.ti[17]
1 1
.names tx_cnt[18] inst_dout_histdata.ti[18]
1 1
.names tx_cnt[19] inst_dout_histdata.ti[19]
1 1
.names tx_cnt[20] inst_dout_histdata.ti[20]
1 1
.names tx_cnt[21] inst_dout_histdata.ti[21]
1 1
.names tx_cnt[22] inst_dout_histdata.ti[22]
1 1
.names tx_cnt[23] inst_dout_histdata.ti[23]
1 1
.names tx_cnt[24] inst_dout_histdata.ti[24]
1 1
.names tx_cnt[25] inst_dout_histdata.ti[25]
1 1
.names tx_cnt[26] inst_dout_histdata.ti[26]
1 1
.names tx_cnt[27] inst_dout_histdata.ti[27]
1 1
.names tx_cnt[28] inst_dout_histdata.ti[28]
1 1
.names tx_cnt[29] inst_dout_histdata.ti[29]
1 1
.names tx_cnt[30] inst_dout_histdata.ti[30]
1 1
.names tx_cnt[31] inst_dout_histdata.ti[31]
1 1
.names $false inst_dout_histdata.ti[32]
1 1
.names inst_dout_histdata.transmit inst_dout_histdata.transmit_o
1 1
.names transmit_timing_hist inst_dout_histdata.transmit_start
1 1
.names transmit_timing_event inst_dout_histdata.transmit_timing
1 1
.names trigtime[0] inst_dout_histdata.trigtime[0]
1 1
.names trigtime[1] inst_dout_histdata.trigtime[1]
1 1
.names trigtime[2] inst_dout_histdata.trigtime[2]
1 1
.names trigtime[3] inst_dout_histdata.trigtime[3]
1 1
.names trigtime[4] inst_dout_histdata.trigtime[4]
1 1
.names trigtime[5] inst_dout_histdata.trigtime[5]
1 1
.names trigtime[6] inst_dout_histdata.trigtime[6]
1 1
.names trigtime[7] inst_dout_histdata.trigtime[7]
1 1
.names trigtime[8] inst_dout_histdata.trigtime[8]
1 1
.names trigtime[9] inst_dout_histdata.trigtime[9]
1 1
.names trigtime[10] inst_dout_histdata.trigtime[10]
1 1
.names trigtime[11] inst_dout_histdata.trigtime[11]
1 1
.names trigtime[12] inst_dout_histdata.trigtime[12]
1 1
.names trigtime[13] inst_dout_histdata.trigtime[13]
1 1
.names trigtime[14] inst_dout_histdata.trigtime[14]
1 1
.names trigtime[15] inst_dout_histdata.trigtime[15]
1 1
.names trigtime[16] inst_dout_histdata.trigtime[16]
1 1
.names trigtime[17] inst_dout_histdata.trigtime[17]
1 1
.names trigtime[18] inst_dout_histdata.trigtime[18]
1 1
.names trigtime[19] inst_dout_histdata.trigtime[19]
1 1
.names trigtime[20] inst_dout_histdata.trigtime[20]
1 1
.names trigtime[21] inst_dout_histdata.trigtime[21]
1 1
.names trigtime[22] inst_dout_histdata.trigtime[22]
1 1
.names trigtime[23] inst_dout_histdata.trigtime[23]
1 1
.names trigtime[24] inst_dout_histdata.trigtime[24]
1 1
.names trigtime[25] inst_dout_histdata.trigtime[25]
1 1
.names trigtime[26] inst_dout_histdata.trigtime[26]
1 1
.names trigtime[27] inst_dout_histdata.trigtime[27]
1 1
.names trigtime[28] inst_dout_histdata.trigtime[28]
1 1
.names trigtime[29] inst_dout_histdata.trigtime[29]
1 1
.names trigtime[30] inst_dout_histdata.trigtime[30]
1 1
.names trigtime[31] inst_dout_histdata.trigtime[31]
1 1
.names $false inst_dout_histdata.trigtime[32]
1 1
.names inst_dout_histdata.tx_data[0] inst_dout_histdata.tx_byte_o[0]
1 1
.names inst_dout_histdata.tx_data[1] inst_dout_histdata.tx_byte_o[1]
1 1
.names inst_dout_histdata.tx_data[2] inst_dout_histdata.tx_byte_o[2]
1 1
.names inst_dout_histdata.tx_data[3] inst_dout_histdata.tx_byte_o[3]
1 1
.names inst_dout_histdata.tx_data[4] inst_dout_histdata.tx_byte_o[4]
1 1
.names inst_dout_histdata.tx_data[5] inst_dout_histdata.tx_byte_o[5]
1 1
.names inst_dout_histdata.tx_data[6] inst_dout_histdata.tx_byte_o[6]
1 1
.names inst_dout_histdata.tx_data[7] inst_dout_histdata.tx_byte_o[7]
1 1
.names dram_histogram.q2[0] inst_dout_histdata.vdata[0]
1 1
.names dram_histogram.q2[1] inst_dout_histdata.vdata[1]
1 1
.names dram_histogram.q2[2] inst_dout_histdata.vdata[2]
1 1
.names dram_histogram.q2[3] inst_dout_histdata.vdata[3]
1 1
.names dram_histogram.q2[4] inst_dout_histdata.vdata[4]
1 1
.names dram_histogram.q2[5] inst_dout_histdata.vdata[5]
1 1
.names dram_histogram.q2[6] inst_dout_histdata.vdata[6]
1 1
.names dram_histogram.q2[7] inst_dout_histdata.vdata[7]
1 1
.names dram_histogram.q2[8] inst_dout_histdata.vdata[8]
1 1
.names dram_histogram.q2[9] inst_dout_histdata.vdata[9]
1 1
.names dram_histogram.q2[10] inst_dout_histdata.vdata[10]
1 1
.names dram_histogram.q2[11] inst_dout_histdata.vdata[11]
1 1
.names dram_histogram.q2[12] inst_dout_histdata.vdata[12]
1 1
.names dram_histogram.q2[13] inst_dout_histdata.vdata[13]
1 1
.names dram_histogram.q2[14] inst_dout_histdata.vdata[14]
1 1
.names dram_histogram.q2[15] inst_dout_histdata.vdata[15]
1 1
.names SCLK inst_dout_scldata.CLK
1 1
.names RSTn_i inst_dout_scldata.RSTn_i
1 1
.names bram_send_countdown_scl inst_dout_scldata.bram_send_countdown[0]
1 1
.names bram_send_countdown_scl inst_dout_scldata.bram_send_countdown_o[0]
1 1
.names inst_dout_scldata.bram_send_countdown[1] inst_dout_scldata.bram_send_countdown_o[1]
1 1
.names inst_dout_scldata.bram_send_countdown[2] inst_dout_scldata.bram_send_countdown_o[2]
1 1
.names inst_dout_scldata.bram_send_countdown[3] inst_dout_scldata.bram_send_countdown_o[3]
1 1
.names inst_dout_scldata.bram_send_countdown[4] inst_dout_scldata.bram_send_countdown_o[4]
1 1
.names inst_dout_scldata.bram_send_countdown[5] inst_dout_scldata.bram_send_countdown_o[5]
1 1
.names inst_dout_scldata.bram_send_countdown[6] inst_dout_scldata.bram_send_countdown_o[6]
1 1
.names inst_dout_scldata.bram_send_countdown[7] inst_dout_scldata.bram_send_countdown_o[7]
1 1
.names inst_dout_scldata.bram_send_countdown[8] inst_dout_scldata.bram_send_countdown_o[8]
1 1
.names inst_dout_scldata.bram_send_countdown[9] inst_dout_scldata.bram_send_countdown_o[9]
1 1
.names inst_dout_scldata.bram_send_countdown[10] inst_dout_scldata.bram_send_countdown_o[10]
1 1
.names inst_dout_scldata.bram_send_countdown[11] inst_dout_scldata.bram_send_countdown_o[11]
1 1
.names inst_dout_scldata.bram_send_countdown[12] inst_dout_scldata.bram_send_countdown_o[12]
1 1
.names inst_dout_scldata.bram_send_countdown[13] inst_dout_scldata.bram_send_countdown_o[13]
1 1
.names inst_dout_scldata.bram_send_countdown[14] inst_dout_scldata.bram_send_countdown_o[14]
1 1
.names inst_dout_scldata.bram_send_countdown[15] inst_dout_scldata.bram_send_countdown_o[15]
1 1
.names ld_counter[0] inst_dout_scldata.data1[0]
1 1
.names ld_counter[1] inst_dout_scldata.data1[1]
1 1
.names ld_counter[2] inst_dout_scldata.data1[2]
1 1
.names ld_counter[3] inst_dout_scldata.data1[3]
1 1
.names ld_counter[4] inst_dout_scldata.data1[4]
1 1
.names ld_counter[5] inst_dout_scldata.data1[5]
1 1
.names ld_counter[6] inst_dout_scldata.data1[6]
1 1
.names ld_counter[7] inst_dout_scldata.data1[7]
1 1
.names ld_counter[8] inst_dout_scldata.data1[8]
1 1
.names ld_counter[9] inst_dout_scldata.data1[9]
1 1
.names ld_counter[10] inst_dout_scldata.data1[10]
1 1
.names ld_counter[11] inst_dout_scldata.data1[11]
1 1
.names ld_counter[12] inst_dout_scldata.data1[12]
1 1
.names ld_counter[13] inst_dout_scldata.data1[13]
1 1
.names ld_counter[14] inst_dout_scldata.data1[14]
1 1
.names ld_counter[15] inst_dout_scldata.data1[15]
1 1
.names ud_counter[0] inst_dout_scldata.data2[0]
1 1
.names ud_counter[1] inst_dout_scldata.data2[1]
1 1
.names ud_counter[2] inst_dout_scldata.data2[2]
1 1
.names ud_counter[3] inst_dout_scldata.data2[3]
1 1
.names ud_counter[4] inst_dout_scldata.data2[4]
1 1
.names ud_counter[5] inst_dout_scldata.data2[5]
1 1
.names ud_counter[6] inst_dout_scldata.data2[6]
1 1
.names ud_counter[7] inst_dout_scldata.data2[7]
1 1
.names ud_counter[8] inst_dout_scldata.data2[8]
1 1
.names ud_counter[9] inst_dout_scldata.data2[9]
1 1
.names ud_counter[10] inst_dout_scldata.data2[10]
1 1
.names ud_counter[11] inst_dout_scldata.data2[11]
1 1
.names ud_counter[12] inst_dout_scldata.data2[12]
1 1
.names ud_counter[13] inst_dout_scldata.data2[13]
1 1
.names ud_counter[14] inst_dout_scldata.data2[14]
1 1
.names ud_counter[15] inst_dout_scldata.data2[15]
1 1
.names sud_counter[0] inst_dout_scldata.data3[0]
1 1
.names sud_counter[1] inst_dout_scldata.data3[1]
1 1
.names sud_counter[2] inst_dout_scldata.data3[2]
1 1
.names sud_counter[3] inst_dout_scldata.data3[3]
1 1
.names sud_counter[4] inst_dout_scldata.data3[4]
1 1
.names sud_counter[5] inst_dout_scldata.data3[5]
1 1
.names sud_counter[6] inst_dout_scldata.data3[6]
1 1
.names sud_counter[7] inst_dout_scldata.data3[7]
1 1
.names sud_counter[8] inst_dout_scldata.data3[8]
1 1
.names sud_counter[9] inst_dout_scldata.data3[9]
1 1
.names sud_counter[10] inst_dout_scldata.data3[10]
1 1
.names sud_counter[11] inst_dout_scldata.data3[11]
1 1
.names sud_counter[12] inst_dout_scldata.data3[12]
1 1
.names sud_counter[13] inst_dout_scldata.data3[13]
1 1
.names sud_counter[14] inst_dout_scldata.data3[14]
1 1
.names sud_counter[15] inst_dout_scldata.data3[15]
1 1
.names $false inst_dout_scldata.data_length[0]
1 1
.names $false inst_dout_scldata.data_length[1]
1 1
.names $false inst_dout_scldata.data_length[2]
1 1
.names $false inst_dout_scldata.data_length[3]
1 1
.names $false inst_dout_scldata.data_length[4]
1 1
.names $false inst_dout_scldata.data_length[5]
1 1
.names $false inst_dout_scldata.data_length[6]
1 1
.names $false inst_dout_scldata.data_length[7]
1 1
.names $false inst_dout_scldata.data_length[8]
1 1
.names $false inst_dout_scldata.data_length[9]
1 1
.names $false inst_dout_scldata.data_length[10]
1 1
.names $false inst_dout_scldata.data_length[11]
1 1
.names $false inst_dout_scldata.data_length[12]
1 1
.names $false inst_dout_scldata.data_length[13]
1 1
.names $false inst_dout_scldata.data_length[14]
1 1
.names $false inst_dout_scldata.data_length[15]
1 1
.names $false inst_dout_scldata.datasize[0]
1 1
.names $false inst_dout_scldata.datasize[1]
1 1
.names $false inst_dout_scldata.datasize[2]
1 1
.names $false inst_dout_scldata.datasize[3]
1 1
.names $false inst_dout_scldata.datasize[4]
1 1
.names $false inst_dout_scldata.datasize[5]
1 1
.names $false inst_dout_scldata.datasize[6]
1 1
.names $false inst_dout_scldata.datasize[7]
1 1
.names $false inst_dout_scldata.datasize[8]
1 1
.names $false inst_dout_scldata.datasize[9]
1 1
.names $false inst_dout_scldata.datasize[10]
1 1
.names $false inst_dout_scldata.datasize[11]
1 1
.names $false inst_dout_scldata.datasize[12]
1 1
.names $false inst_dout_scldata.datasize[13]
1 1
.names $false inst_dout_scldata.datasize[14]
1 1
.names $false inst_dout_scldata.datasize[15]
1 1
.names $true inst_dout_scldata.header[0]
1 1
.names $false inst_dout_scldata.header[1]
1 1
.names $true inst_dout_scldata.header[2]
1 1
.names $true inst_dout_scldata.header[3]
1 1
.names $true inst_dout_scldata.header[4]
1 1
.names $true inst_dout_scldata.header[5]
1 1
.names $true inst_dout_scldata.header[6]
1 1
.names $true inst_dout_scldata.header[7]
1 1
.names $true inst_dout_scldata.header[8]
1 1
.names $true inst_dout_scldata.header[9]
1 1
.names $true inst_dout_scldata.header[10]
1 1
.names $true inst_dout_scldata.header[11]
1 1
.names $true inst_dout_scldata.header[12]
1 1
.names $true inst_dout_scldata.header[13]
1 1
.names $true inst_dout_scldata.header[14]
1 1
.names $true inst_dout_scldata.header[15]
1 1
.names $true inst_dout_scldata.mem_wait[0]
1 1
.names $false inst_dout_scldata.mem_wait[1]
1 1
.names $true inst_dout_scldata.mem_wait[2]
1 1
.names $false inst_dout_scldata.mem_wait[3]
1 1
.names $false inst_dout_scldata.raddr[0]
1 1
.names $false inst_dout_scldata.raddr[1]
1 1
.names $false inst_dout_scldata.raddr[2]
1 1
.names $false inst_dout_scldata.raddr[3]
1 1
.names $false inst_dout_scldata.raddr[4]
1 1
.names $false inst_dout_scldata.raddr[5]
1 1
.names $false inst_dout_scldata.raddr[6]
1 1
.names $false inst_dout_scldata.raddr[7]
1 1
.names $false inst_dout_scldata.raddr[8]
1 1
.names $false inst_dout_scldata.raddr[9]
1 1
.names $false inst_dout_scldata.raddr[10]
1 1
.names $false inst_dout_scldata.raddr[11]
1 1
.names $false inst_dout_scldata.raddr[12]
1 1
.names $false inst_dout_scldata.raddr[13]
1 1
.names $false inst_dout_scldata.raddr[14]
1 1
.names $false inst_dout_scldata.raddr[15]
1 1
.names $false inst_dout_scldata.raddr_o[0]
1 1
.names $false inst_dout_scldata.raddr_o[1]
1 1
.names $false inst_dout_scldata.raddr_o[2]
1 1
.names $false inst_dout_scldata.raddr_o[3]
1 1
.names $false inst_dout_scldata.raddr_o[4]
1 1
.names $false inst_dout_scldata.raddr_o[5]
1 1
.names $false inst_dout_scldata.raddr_o[6]
1 1
.names $false inst_dout_scldata.raddr_o[7]
1 1
.names $false inst_dout_scldata.raddr_o[8]
1 1
.names $false inst_dout_scldata.raddr_o[9]
1 1
.names $false inst_dout_scldata.raddr_o[10]
1 1
.names $false inst_dout_scldata.raddr_o[11]
1 1
.names $false inst_dout_scldata.raddr_o[12]
1 1
.names $false inst_dout_scldata.raddr_o[13]
1 1
.names $false inst_dout_scldata.raddr_o[14]
1 1
.names $false inst_dout_scldata.raddr_o[15]
1 1
.names $false inst_dout_scldata.raddr_start[0]
1 1
.names $false inst_dout_scldata.raddr_start[1]
1 1
.names $false inst_dout_scldata.raddr_start[2]
1 1
.names $false inst_dout_scldata.raddr_start[3]
1 1
.names $false inst_dout_scldata.raddr_start[4]
1 1
.names $false inst_dout_scldata.raddr_start[5]
1 1
.names $false inst_dout_scldata.raddr_start[6]
1 1
.names $false inst_dout_scldata.raddr_start[7]
1 1
.names inst_dout_scldata.running inst_dout_scldata.running_o
1 1
.names inst_dout_scldata.dout_state[0] inst_dout_scldata.test_o[0]
1 1
.names inst_dout_scldata.dout_state[1] inst_dout_scldata.test_o[1]
1 1
.names inst_dout_scldata.dout_state[2] inst_dout_scldata.test_o[2]
1 1
.names inst_dout_scldata.dout_state[3] inst_dout_scldata.test_o[3]
1 1
.names inst_dout_scldata.dout_state[4] inst_dout_scldata.test_o[4]
1 1
.names $false inst_dout_scldata.test_o[5]
1 1
.names $false inst_dout_scldata.test_o[6]
1 1
.names $false inst_dout_scldata.test_o[7]
1 1
.names $false inst_dout_scldata.test_o[8]
1 1
.names $false inst_dout_scldata.test_o[9]
1 1
.names $false inst_dout_scldata.test_o[10]
1 1
.names $false inst_dout_scldata.test_o[11]
1 1
.names $false inst_dout_scldata.test_o[12]
1 1
.names $false inst_dout_scldata.test_o[13]
1 1
.names $false inst_dout_scldata.test_o[14]
1 1
.names $false inst_dout_scldata.test_o[15]
1 1
.names tx_cnt[0] inst_dout_scldata.ti[0]
1 1
.names tx_cnt[1] inst_dout_scldata.ti[1]
1 1
.names tx_cnt[2] inst_dout_scldata.ti[2]
1 1
.names tx_cnt[3] inst_dout_scldata.ti[3]
1 1
.names tx_cnt[4] inst_dout_scldata.ti[4]
1 1
.names tx_cnt[5] inst_dout_scldata.ti[5]
1 1
.names tx_cnt[6] inst_dout_scldata.ti[6]
1 1
.names tx_cnt[7] inst_dout_scldata.ti[7]
1 1
.names tx_cnt[8] inst_dout_scldata.ti[8]
1 1
.names tx_cnt[9] inst_dout_scldata.ti[9]
1 1
.names tx_cnt[10] inst_dout_scldata.ti[10]
1 1
.names tx_cnt[11] inst_dout_scldata.ti[11]
1 1
.names tx_cnt[12] inst_dout_scldata.ti[12]
1 1
.names tx_cnt[13] inst_dout_scldata.ti[13]
1 1
.names tx_cnt[14] inst_dout_scldata.ti[14]
1 1
.names tx_cnt[15] inst_dout_scldata.ti[15]
1 1
.names tx_cnt[16] inst_dout_scldata.ti[16]
1 1
.names tx_cnt[17] inst_dout_scldata.ti[17]
1 1
.names tx_cnt[18] inst_dout_scldata.ti[18]
1 1
.names tx_cnt[19] inst_dout_scldata.ti[19]
1 1
.names tx_cnt[20] inst_dout_scldata.ti[20]
1 1
.names tx_cnt[21] inst_dout_scldata.ti[21]
1 1
.names tx_cnt[22] inst_dout_scldata.ti[22]
1 1
.names tx_cnt[23] inst_dout_scldata.ti[23]
1 1
.names tx_cnt[24] inst_dout_scldata.ti[24]
1 1
.names tx_cnt[25] inst_dout_scldata.ti[25]
1 1
.names tx_cnt[26] inst_dout_scldata.ti[26]
1 1
.names tx_cnt[27] inst_dout_scldata.ti[27]
1 1
.names tx_cnt[28] inst_dout_scldata.ti[28]
1 1
.names tx_cnt[29] inst_dout_scldata.ti[29]
1 1
.names tx_cnt[30] inst_dout_scldata.ti[30]
1 1
.names tx_cnt[31] inst_dout_scldata.ti[31]
1 1
.names $false inst_dout_scldata.ti[32]
1 1
.names inst_dout_scldata.transmit inst_dout_scldata.transmit_o
1 1
.names transmit_timing_scl inst_dout_scldata.transmit_start
1 1
.names transmit_timing_event inst_dout_scldata.transmit_timing
1 1
.names trigtime[0] inst_dout_scldata.trigtime[0]
1 1
.names trigtime[1] inst_dout_scldata.trigtime[1]
1 1
.names trigtime[2] inst_dout_scldata.trigtime[2]
1 1
.names trigtime[3] inst_dout_scldata.trigtime[3]
1 1
.names trigtime[4] inst_dout_scldata.trigtime[4]
1 1
.names trigtime[5] inst_dout_scldata.trigtime[5]
1 1
.names trigtime[6] inst_dout_scldata.trigtime[6]
1 1
.names trigtime[7] inst_dout_scldata.trigtime[7]
1 1
.names trigtime[8] inst_dout_scldata.trigtime[8]
1 1
.names trigtime[9] inst_dout_scldata.trigtime[9]
1 1
.names trigtime[10] inst_dout_scldata.trigtime[10]
1 1
.names trigtime[11] inst_dout_scldata.trigtime[11]
1 1
.names trigtime[12] inst_dout_scldata.trigtime[12]
1 1
.names trigtime[13] inst_dout_scldata.trigtime[13]
1 1
.names trigtime[14] inst_dout_scldata.trigtime[14]
1 1
.names trigtime[15] inst_dout_scldata.trigtime[15]
1 1
.names trigtime[16] inst_dout_scldata.trigtime[16]
1 1
.names trigtime[17] inst_dout_scldata.trigtime[17]
1 1
.names trigtime[18] inst_dout_scldata.trigtime[18]
1 1
.names trigtime[19] inst_dout_scldata.trigtime[19]
1 1
.names trigtime[20] inst_dout_scldata.trigtime[20]
1 1
.names trigtime[21] inst_dout_scldata.trigtime[21]
1 1
.names trigtime[22] inst_dout_scldata.trigtime[22]
1 1
.names trigtime[23] inst_dout_scldata.trigtime[23]
1 1
.names trigtime[24] inst_dout_scldata.trigtime[24]
1 1
.names trigtime[25] inst_dout_scldata.trigtime[25]
1 1
.names trigtime[26] inst_dout_scldata.trigtime[26]
1 1
.names trigtime[27] inst_dout_scldata.trigtime[27]
1 1
.names trigtime[28] inst_dout_scldata.trigtime[28]
1 1
.names trigtime[29] inst_dout_scldata.trigtime[29]
1 1
.names trigtime[30] inst_dout_scldata.trigtime[30]
1 1
.names trigtime[31] inst_dout_scldata.trigtime[31]
1 1
.names $false inst_dout_scldata.trigtime[32]
1 1
.names inst_dout_scldata.tx_data[0] inst_dout_scldata.tx_byte_o[0]
1 1
.names inst_dout_scldata.tx_data[1] inst_dout_scldata.tx_byte_o[1]
1 1
.names inst_dout_scldata.tx_data[2] inst_dout_scldata.tx_byte_o[2]
1 1
.names inst_dout_scldata.tx_data[3] inst_dout_scldata.tx_byte_o[3]
1 1
.names inst_dout_scldata.tx_data[4] inst_dout_scldata.tx_byte_o[4]
1 1
.names inst_dout_scldata.tx_data[5] inst_dout_scldata.tx_byte_o[5]
1 1
.names inst_dout_scldata.tx_data[6] inst_dout_scldata.tx_byte_o[6]
1 1
.names inst_dout_scldata.tx_data[7] inst_dout_scldata.tx_byte_o[7]
1 1
.names $false inst_dout_scldata.vdata[0]
1 1
.names $false inst_dout_scldata.vdata[1]
1 1
.names $false inst_dout_scldata.vdata[2]
1 1
.names $false inst_dout_scldata.vdata[3]
1 1
.names $false inst_dout_scldata.vdata[4]
1 1
.names $false inst_dout_scldata.vdata[5]
1 1
.names $false inst_dout_scldata.vdata[6]
1 1
.names $false inst_dout_scldata.vdata[7]
1 1
.names $false inst_dout_scldata.vdata[8]
1 1
.names $false inst_dout_scldata.vdata[9]
1 1
.names $false inst_dout_scldata.vdata[10]
1 1
.names $false inst_dout_scldata.vdata[11]
1 1
.names $false inst_dout_scldata.vdata[12]
1 1
.names $false inst_dout_scldata.vdata[13]
1 1
.names $false inst_dout_scldata.vdata[14]
1 1
.names $false inst_dout_scldata.vdata[15]
1 1
.names myPLL.locked locked
1 1
.names CLK_i myPLL.clock_in
1 1
.names SCLK myPLL.clock_out
1 1
.names SCLK my_uart.clk
1 1
.names $undef my_uart.rst
1 1
.names RS232_RX_i my_uart.rx
1 1
.names my_uart.rx_data[0] my_uart.rx_byte[0]
1 1
.names my_uart.rx_data[1] my_uart.rx_byte[1]
1 1
.names my_uart.rx_data[2] my_uart.rx_byte[2]
1 1
.names my_uart.rx_data[3] my_uart.rx_byte[3]
1 1
.names my_uart.rx_data[4] my_uart.rx_byte[4]
1 1
.names my_uart.rx_data[5] my_uart.rx_byte[5]
1 1
.names my_uart.rx_data[6] my_uart.rx_byte[6]
1 1
.names my_uart.rx_data[7] my_uart.rx_byte[7]
1 1
.names RS232_TX_o my_uart.tx
1 1
.names RS232_TX_o my_uart.tx_out
1 1
.names $undef pretrigger_sample[1]
1 1
.names $undef pretrigger_sample[3]
1 1
.names inst_dout_eventdata.raddr[0] raddr[0]
1 1
.names inst_dout_eventdata.raddr[1] raddr[1]
1 1
.names inst_dout_eventdata.raddr[2] raddr[2]
1 1
.names inst_dout_eventdata.raddr[3] raddr[3]
1 1
.names inst_dout_eventdata.raddr[4] raddr[4]
1 1
.names inst_dout_eventdata.raddr[5] raddr[5]
1 1
.names inst_dout_eventdata.raddr[6] raddr[6]
1 1
.names inst_dout_eventdata.raddr[7] raddr[7]
1 1
.names din[0] ram_adcdelay.din[0]
1 1
.names din[1] ram_adcdelay.din[1]
1 1
.names din[2] ram_adcdelay.din[2]
1 1
.names din[3] ram_adcdelay.din[3]
1 1
.names din[4] ram_adcdelay.din[4]
1 1
.names din[5] ram_adcdelay.din[5]
1 1
.names din[6] ram_adcdelay.din[6]
1 1
.names din[7] ram_adcdelay.din[7]
1 1
.names din[8] ram_adcdelay.din[8]
1 1
.names din[9] ram_adcdelay.din[9]
1 1
.names din[10] ram_adcdelay.din[10]
1 1
.names din[11] ram_adcdelay.din[11]
1 1
.names $false ram_adcdelay.din[12]
1 1
.names $false ram_adcdelay.din[13]
1 1
.names $false ram_adcdelay.din[14]
1 1
.names $false ram_adcdelay.din[15]
1 1
.names ADCdelayN[0] ram_adcdelay.dout[0]
1 1
.names ADCdelayN[1] ram_adcdelay.dout[1]
1 1
.names ADCdelayN[2] ram_adcdelay.dout[2]
1 1
.names ADCdelayN[3] ram_adcdelay.dout[3]
1 1
.names ADCdelayN[4] ram_adcdelay.dout[4]
1 1
.names ADCdelayN[5] ram_adcdelay.dout[5]
1 1
.names ADCdelayN[6] ram_adcdelay.dout[6]
1 1
.names ADCdelayN[7] ram_adcdelay.dout[7]
1 1
.names ADCdelayN[8] ram_adcdelay.dout[8]
1 1
.names ADCdelayN[9] ram_adcdelay.dout[9]
1 1
.names ADCdelayN[10] ram_adcdelay.dout[10]
1 1
.names ADCdelayN[11] ram_adcdelay.dout[11]
1 1
.names ADCdelayN[12] ram_adcdelay.dout[12]
1 1
.names ADCdelayN[13] ram_adcdelay.dout[13]
1 1
.names ADCdelayN[14] ram_adcdelay.dout[14]
1 1
.names ADCdelayN[15] ram_adcdelay.dout[15]
1 1
.names delayaddr[0] ram_adcdelay.raddr[0]
1 1
.names delayaddr[1] ram_adcdelay.raddr[1]
1 1
.names delayaddr[2] ram_adcdelay.raddr[2]
1 1
.names delayaddr[3] ram_adcdelay.raddr[3]
1 1
.names delayaddr[4] ram_adcdelay.raddr[4]
1 1
.names delayaddr[5] ram_adcdelay.raddr[5]
1 1
.names delayaddr[6] ram_adcdelay.raddr[6]
1 1
.names delayaddr[7] ram_adcdelay.raddr[7]
1 1
.names SCLK ram_adcdelay.rclk
1 1
.names waddr[0] ram_adcdelay.waddr[0]
1 1
.names waddr[1] ram_adcdelay.waddr[1]
1 1
.names waddr[2] ram_adcdelay.waddr[2]
1 1
.names waddr[3] ram_adcdelay.waddr[3]
1 1
.names waddr[4] ram_adcdelay.waddr[4]
1 1
.names waddr[5] ram_adcdelay.waddr[5]
1 1
.names waddr[6] ram_adcdelay.waddr[6]
1 1
.names waddr[7] ram_adcdelay.waddr[7]
1 1
.names SCLK ram_adcdelay.wclk
1 1
.names write_en ram_adcdelay.write_en
1 1
.names din[0] ram_inst.din[0]
1 1
.names din[1] ram_inst.din[1]
1 1
.names din[2] ram_inst.din[2]
1 1
.names din[3] ram_inst.din[3]
1 1
.names din[4] ram_inst.din[4]
1 1
.names din[5] ram_inst.din[5]
1 1
.names din[6] ram_inst.din[6]
1 1
.names din[7] ram_inst.din[7]
1 1
.names din[8] ram_inst.din[8]
1 1
.names din[9] ram_inst.din[9]
1 1
.names din[10] ram_inst.din[10]
1 1
.names din[11] ram_inst.din[11]
1 1
.names $false ram_inst.din[12]
1 1
.names $false ram_inst.din[13]
1 1
.names $false ram_inst.din[14]
1 1
.names $false ram_inst.din[15]
1 1
.names inst_dout_eventdata.vdata[0] ram_inst.dout[0]
1 1
.names inst_dout_eventdata.vdata[1] ram_inst.dout[1]
1 1
.names inst_dout_eventdata.vdata[2] ram_inst.dout[2]
1 1
.names inst_dout_eventdata.vdata[3] ram_inst.dout[3]
1 1
.names inst_dout_eventdata.vdata[4] ram_inst.dout[4]
1 1
.names inst_dout_eventdata.vdata[5] ram_inst.dout[5]
1 1
.names inst_dout_eventdata.vdata[6] ram_inst.dout[6]
1 1
.names inst_dout_eventdata.vdata[7] ram_inst.dout[7]
1 1
.names inst_dout_eventdata.vdata[8] ram_inst.dout[8]
1 1
.names inst_dout_eventdata.vdata[9] ram_inst.dout[9]
1 1
.names inst_dout_eventdata.vdata[10] ram_inst.dout[10]
1 1
.names inst_dout_eventdata.vdata[11] ram_inst.dout[11]
1 1
.names inst_dout_eventdata.vdata[12] ram_inst.dout[12]
1 1
.names inst_dout_eventdata.vdata[13] ram_inst.dout[13]
1 1
.names inst_dout_eventdata.vdata[14] ram_inst.dout[14]
1 1
.names inst_dout_eventdata.vdata[15] ram_inst.dout[15]
1 1
.names inst_dout_eventdata.raddr[0] ram_inst.raddr[0]
1 1
.names inst_dout_eventdata.raddr[1] ram_inst.raddr[1]
1 1
.names inst_dout_eventdata.raddr[2] ram_inst.raddr[2]
1 1
.names inst_dout_eventdata.raddr[3] ram_inst.raddr[3]
1 1
.names inst_dout_eventdata.raddr[4] ram_inst.raddr[4]
1 1
.names inst_dout_eventdata.raddr[5] ram_inst.raddr[5]
1 1
.names inst_dout_eventdata.raddr[6] ram_inst.raddr[6]
1 1
.names inst_dout_eventdata.raddr[7] ram_inst.raddr[7]
1 1
.names SCLK ram_inst.rclk
1 1
.names waddr[0] ram_inst.waddr[0]
1 1
.names waddr[1] ram_inst.waddr[1]
1 1
.names waddr[2] ram_inst.waddr[2]
1 1
.names waddr[3] ram_inst.waddr[3]
1 1
.names waddr[4] ram_inst.waddr[4]
1 1
.names waddr[5] ram_inst.waddr[5]
1 1
.names waddr[6] ram_inst.waddr[6]
1 1
.names waddr[7] ram_inst.waddr[7]
1 1
.names SCLK ram_inst.wclk
1 1
.names write_en ram_inst.write_en
1 1
.names my_uart.rx_data[0] rx_byte[0]
1 1
.names my_uart.rx_data[1] rx_byte[1]
1 1
.names my_uart.rx_data[2] rx_byte[2]
1 1
.names my_uart.rx_data[3] rx_byte[3]
1 1
.names my_uart.rx_data[4] rx_byte[4]
1 1
.names my_uart.rx_data[5] rx_byte[5]
1 1
.names my_uart.rx_data[6] rx_byte[6]
1 1
.names my_uart.rx_data[7] rx_byte[7]
1 1
.names $false scl_readaddr[0]
1 1
.names $false scl_readaddr[1]
1 1
.names $false scl_readaddr[2]
1 1
.names $false scl_readaddr[3]
1 1
.names $false scl_readaddr[4]
1 1
.names $false scl_readaddr[5]
1 1
.names $false scl_readaddr[6]
1 1
.names $false scl_readaddr[7]
1 1
.names $false scl_readaddr[8]
1 1
.names $false scl_readaddr[9]
1 1
.names $false scl_readaddr[10]
1 1
.names $false scl_readaddr[11]
1 1
.names $false scl_readaddr[12]
1 1
.names $false scl_readaddr[13]
1 1
.names $false scl_readaddr[14]
1 1
.names $false scl_readaddr[15]
1 1
.names inst_dout_scldata.running scl_sending
1 1
.names SCLK sysclock
1 1
.names inst_dout_eventdata.dout_state[0] testreg[0]
1 1
.names inst_dout_eventdata.dout_state[1] testreg[1]
1 1
.names inst_dout_eventdata.dout_state[2] testreg[2]
1 1
.names inst_dout_eventdata.dout_state[3] testreg[3]
1 1
.names inst_dout_eventdata.dout_state[4] testreg[4]
1 1
.names $false testreg[5]
1 1
.names $false testreg[6]
1 1
.names $false testreg[7]
1 1
.names $false testreg[8]
1 1
.names $false testreg[9]
1 1
.names $false testreg[10]
1 1
.names $false testreg[11]
1 1
.names $false testreg[12]
1 1
.names $false testreg[13]
1 1
.names $false testreg[14]
1 1
.names $false testreg[15]
1 1
.names inst_dout_eventdata.transmit transmit_event
1 1
.names inst_dout_histdata.transmit transmit_hist
1 1
.names inst_dout_scldata.transmit transmit_scl
1 1
.names $undef trigger_delay_num[0]
1 1
.names $undef trigger_delay_num[2]
1 1
.names $false trigger_delay_num[8]
1 1
.names $false trigger_delay_num[9]
1 1
.names $false trigger_delay_num[10]
1 1
.names $false trigger_delay_num[11]
1 1
.names $false trigger_delay_num[12]
1 1
.names $false trigger_delay_num[13]
1 1
.names $false trigger_delay_num[14]
1 1
.names $false trigger_delay_num[15]
1 1
.names $undef trigger_threshold[2]
1 1
.names $undef trigger_threshold[5]
1 1
.names $undef trigger_threshold[6]
1 1
.names inst_dout_eventdata.tx_data[0] tx_byte_event[0]
1 1
.names inst_dout_eventdata.tx_data[1] tx_byte_event[1]
1 1
.names inst_dout_eventdata.tx_data[2] tx_byte_event[2]
1 1
.names inst_dout_eventdata.tx_data[3] tx_byte_event[3]
1 1
.names inst_dout_eventdata.tx_data[4] tx_byte_event[4]
1 1
.names inst_dout_eventdata.tx_data[5] tx_byte_event[5]
1 1
.names inst_dout_eventdata.tx_data[6] tx_byte_event[6]
1 1
.names inst_dout_eventdata.tx_data[7] tx_byte_event[7]
1 1
.names inst_dout_histdata.tx_data[0] tx_byte_hist[0]
1 1
.names inst_dout_histdata.tx_data[1] tx_byte_hist[1]
1 1
.names inst_dout_histdata.tx_data[2] tx_byte_hist[2]
1 1
.names inst_dout_histdata.tx_data[3] tx_byte_hist[3]
1 1
.names inst_dout_histdata.tx_data[4] tx_byte_hist[4]
1 1
.names inst_dout_histdata.tx_data[5] tx_byte_hist[5]
1 1
.names inst_dout_histdata.tx_data[6] tx_byte_hist[6]
1 1
.names inst_dout_histdata.tx_data[7] tx_byte_hist[7]
1 1
.names inst_dout_scldata.tx_data[0] tx_byte_scl[0]
1 1
.names inst_dout_scldata.tx_data[1] tx_byte_scl[1]
1 1
.names inst_dout_scldata.tx_data[2] tx_byte_scl[2]
1 1
.names inst_dout_scldata.tx_data[3] tx_byte_scl[3]
1 1
.names inst_dout_scldata.tx_data[4] tx_byte_scl[4]
1 1
.names inst_dout_scldata.tx_data[5] tx_byte_scl[5]
1 1
.names inst_dout_scldata.tx_data[6] tx_byte_scl[6]
1 1
.names inst_dout_scldata.tx_data[7] tx_byte_scl[7]
1 1
.names inst_dout_eventdata.data_length[5] waveform_transfer_num[5]
1 1
.end
