OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/beeri/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project2/runs/RUN_2025.05.10_13.50.20/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   alu
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     938
Number of terminals:      29
Number of snets:          2
Number of nets:           326

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 203.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 12516.
[INFO DRT-0033] mcon shape region query size = 3048.
[INFO DRT-0033] met1 shape region query size = 2081.
[INFO DRT-0033] via shape region query size = 580.
[INFO DRT-0033] met2 shape region query size = 359.
[INFO DRT-0033] via2 shape region query size = 464.
[INFO DRT-0033] met3 shape region query size = 364.
[INFO DRT-0033] via3 shape region query size = 464.
[INFO DRT-0033] met4 shape region query size = 156.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 36.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 664 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 185 unique inst patterns.
[INFO DRT-0084]   Complete 230 groups.
#scanned instances     = 938
#unique  instances     = 203
#stdCellGenAp          = 5213
#stdCellValidPlanarAp  = 25
#stdCellValidViaAp     = 3981
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1089
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:04, memory = 125.44 (MB), peak = 125.44 (MB)

Number of guides:     5185

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1059.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1235.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1001.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 348.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 130.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 13.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2190 vertical wires in 1 frboxes and 1596 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 633 vertical wires in 1 frboxes and 641 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 132.33 (MB), peak = 132.33 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 132.33 (MB), peak = 132.33 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 140.52 (MB).
    Completing 20% with 138 violations.
    elapsed time = 00:00:09, memory = 152.16 (MB).
    Completing 30% with 346 violations.
    elapsed time = 00:00:16, memory = 169.24 (MB).
    Completing 40% with 500 violations.
    elapsed time = 00:00:20, memory = 169.24 (MB).
[INFO DRT-0199]   Number of violations = 785.
Viol/Layer         li1   mcon   met1   met2   met3   met4   met5
Cut Spacing          0      1      0      0      0      0      0
Metal Spacing        1      0     22     61     21      1      0
Recheck              8      0     80     58     25      8      0
Short                2      2    340    120     30      4      1
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:20, memory = 495.26 (MB), peak = 495.26 (MB)
Total wire length = 30869 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10608 um.
Total wire length on LAYER met2 = 10711 um.
Total wire length on LAYER met3 = 5895 um.
Total wire length on LAYER met4 = 3064 um.
Total wire length on LAYER met5 = 589 um.
Total number of vias = 3786.
Up-via summary (total 3786):

-----------------------
 FR_MASTERSLICE       0
            li1    1092
           met1    1892
           met2     520
           met3     262
           met4      20
-----------------------
                   3786


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 785 violations.
    elapsed time = 00:00:00, memory = 498.61 (MB).
    Completing 20% with 785 violations.
    elapsed time = 00:00:00, memory = 498.61 (MB).
    Completing 30% with 785 violations.
    elapsed time = 00:00:00, memory = 500.16 (MB).
    Completing 40% with 785 violations.
    elapsed time = 00:00:00, memory = 500.16 (MB).
    Completing 50% with 800 violations.
    elapsed time = 00:00:01, memory = 506.02 (MB).
    Completing 60% with 800 violations.
    elapsed time = 00:00:03, memory = 506.02 (MB).
    Completing 70% with 827 violations.
    elapsed time = 00:00:03, memory = 506.02 (MB).
    Completing 80% with 827 violations.
    elapsed time = 00:00:06, memory = 506.02 (MB).
    Completing 90% with 773 violations.
    elapsed time = 00:00:15, memory = 506.02 (MB).
    Completing 100% with 575 violations.
    elapsed time = 00:00:15, memory = 506.02 (MB).
[INFO DRT-0199]   Number of violations = 575.
Viol/Layer        mcon   met1   met2   met3   met5
Cut Spacing          2      0      0      0      0
Metal Spacing        0     43     35     14      3
Recheck              0      1      0      0      0
Short                0    342    115     16      4
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:15, memory = 509.16 (MB), peak = 509.16 (MB)
Total wire length = 30543 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10492 um.
Total wire length on LAYER met2 = 10562 um.
Total wire length on LAYER met3 = 5799 um.
Total wire length on LAYER met4 = 3107 um.
Total wire length on LAYER met5 = 581 um.
Total number of vias = 3820.
Up-via summary (total 3820):

-----------------------
 FR_MASTERSLICE       0
            li1    1092
           met1    1893
           met2     551
           met3     264
           met4      20
-----------------------
                   3820


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 575 violations.
    elapsed time = 00:00:00, memory = 509.16 (MB).
    Completing 20% with 575 violations.
    elapsed time = 00:00:00, memory = 509.16 (MB).
    Completing 30% with 575 violations.
    elapsed time = 00:00:00, memory = 509.16 (MB).
    Completing 40% with 575 violations.
    elapsed time = 00:00:00, memory = 509.93 (MB).
    Completing 50% with 565 violations.
    elapsed time = 00:00:00, memory = 524.30 (MB).
    Completing 60% with 565 violations.
    elapsed time = 00:00:04, memory = 532.10 (MB).
    Completing 70% with 548 violations.
    elapsed time = 00:00:04, memory = 532.10 (MB).
    Completing 80% with 548 violations.
    elapsed time = 00:00:07, memory = 532.10 (MB).
    Completing 90% with 558 violations.
    elapsed time = 00:00:20, memory = 532.10 (MB).
    Completing 100% with 476 violations.
    elapsed time = 00:00:20, memory = 532.10 (MB).
[INFO DRT-0199]   Number of violations = 476.
Viol/Layer        met1   met2   met3
Metal Spacing       28     43     10
Short              291     87     17
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:20, memory = 532.10 (MB), peak = 532.10 (MB)
Total wire length = 30236 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10311 um.
Total wire length on LAYER met2 = 10588 um.
Total wire length on LAYER met3 = 5734 um.
Total wire length on LAYER met4 = 3049 um.
Total wire length on LAYER met5 = 552 um.
Total number of vias = 3810.
Up-via summary (total 3810):

-----------------------
 FR_MASTERSLICE       0
            li1    1092
           met1    1876
           met2     546
           met3     276
           met4      20
-----------------------
                   3810


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 476 violations.
    elapsed time = 00:00:07, memory = 543.95 (MB).
    Completing 20% with 476 violations.
    elapsed time = 00:00:22, memory = 553.99 (MB).
    Completing 30% with 476 violations.
    elapsed time = 00:00:32, memory = 553.99 (MB).
    Completing 40% with 438 violations.
    elapsed time = 00:00:37, memory = 553.99 (MB).
[INFO DRT-0199]   Number of violations = 428.
Viol/Layer        met1   met2   met3
Metal Spacing       25     51      7
Short              231    105      9
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:37, memory = 522.09 (MB), peak = 553.99 (MB)
Total wire length = 30156 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10191 um.
Total wire length on LAYER met2 = 10444 um.
Total wire length on LAYER met3 = 5729 um.
Total wire length on LAYER met4 = 3237 um.
Total wire length on LAYER met5 = 552 um.
Total number of vias = 3905.
Up-via summary (total 3905):

-----------------------
 FR_MASTERSLICE       0
            li1    1092
           met1    1894
           met2     597
           met3     302
           met4      20
-----------------------
                   3905


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 428 violations.
    elapsed time = 00:00:00, memory = 522.09 (MB).
    Completing 20% with 428 violations.
    elapsed time = 00:00:00, memory = 522.09 (MB).
    Completing 30% with 428 violations.
    elapsed time = 00:00:00, memory = 522.09 (MB).
    Completing 40% with 428 violations.
    elapsed time = 00:00:01, memory = 522.09 (MB).
    Completing 50% with 385 violations.
    elapsed time = 00:00:01, memory = 522.09 (MB).
