//! **************************************************************************
// Written by: Map P.68d on Tue Dec 09 11:25:40 2014
//! **************************************************************************

SCHEMATIC START;
COMP "DDR2_DQS_N<0>" LOCATE = SITE "AA30" LEVEL 1;
COMP "DDR2_DQS_N<1>" LOCATE = SITE "AK27" LEVEL 1;
COMP "DDR2_DQS_N<2>" LOCATE = SITE "AJ27" LEVEL 1;
COMP "DDR2_DQS_N<3>" LOCATE = SITE "AA31" LEVEL 1;
COMP "DDR2_DQS_N<4>" LOCATE = SITE "Y29" LEVEL 1;
COMP "DDR2_DQS_N<5>" LOCATE = SITE "E27" LEVEL 1;
COMP "DDR2_DQS_N<6>" LOCATE = SITE "G28" LEVEL 1;
COMP "DDR2_DQS_N<7>" LOCATE = SITE "H27" LEVEL 1;
COMP "DDR2_DQS_P<0>" LOCATE = SITE "AA29" LEVEL 1;
COMP "DDR2_DQS_P<1>" LOCATE = SITE "AK28" LEVEL 1;
COMP "DDR2_DQS_P<2>" LOCATE = SITE "AK26" LEVEL 1;
COMP "DDR2_DQS_P<3>" LOCATE = SITE "AB31" LEVEL 1;
COMP "DDR2_DQS_P<4>" LOCATE = SITE "Y28" LEVEL 1;
COMP "DDR2_DQS_P<5>" LOCATE = SITE "E26" LEVEL 1;
COMP "DDR2_DQS_P<6>" LOCATE = SITE "H28" LEVEL 1;
COMP "DDR2_DQS_P<7>" LOCATE = SITE "G27" LEVEL 1;
COMP "DDR2_A<10>" LOCATE = SITE "J31" LEVEL 1;
COMP "DDR2_A<11>" LOCATE = SITE "R29" LEVEL 1;
COMP "DDR2_A<12>" LOCATE = SITE "T31" LEVEL 1;
COMP "FPGA_SERIAL_RX" LOCATE = SITE "AG15" LEVEL 1;
COMP "DDR2_D<10>" LOCATE = SITE "AH28" LEVEL 1;
COMP "DDR2_D<11>" LOCATE = SITE "AA28" LEVEL 1;
COMP "FPGA_SERIAL_TX" LOCATE = SITE "AG20" LEVEL 1;
COMP "DDR2_D<20>" LOCATE = SITE "AB26" LEVEL 1;
COMP "DDR2_D<12>" LOCATE = SITE "AG25" LEVEL 1;
COMP "DDR2_D<21>" LOCATE = SITE "AA24" LEVEL 1;
COMP "DDR2_D<13>" LOCATE = SITE "AJ26" LEVEL 1;
COMP "DDR2_D<30>" LOCATE = SITE "V27" LEVEL 1;
COMP "DDR2_D<22>" LOCATE = SITE "AB27" LEVEL 1;
COMP "DDR2_D<14>" LOCATE = SITE "AG28" LEVEL 1;
COMP "DDR2_D<31>" LOCATE = SITE "W27" LEVEL 1;
COMP "DDR2_D<23>" LOCATE = SITE "AA25" LEVEL 1;
COMP "DDR2_D<15>" LOCATE = SITE "AB28" LEVEL 1;
COMP "DDR2_D<40>" LOCATE = SITE "R24" LEVEL 1;
COMP "DDR2_D<32>" LOCATE = SITE "V29" LEVEL 1;
COMP "DDR2_D<24>" LOCATE = SITE "AC29" LEVEL 1;
COMP "DDR2_D<16>" LOCATE = SITE "AC28" LEVEL 1;
COMP "DDR2_D<41>" LOCATE = SITE "P25" LEVEL 1;
COMP "DDR2_D<33>" LOCATE = SITE "Y27" LEVEL 1;
COMP "DDR2_D<25>" LOCATE = SITE "AB30" LEVEL 1;
COMP "DDR2_D<17>" LOCATE = SITE "AB25" LEVEL 1;
COMP "DDR2_D<50>" LOCATE = SITE "F25" LEVEL 1;
COMP "DDR2_D<42>" LOCATE = SITE "N24" LEVEL 1;
COMP "DDR2_D<34>" LOCATE = SITE "Y26" LEVEL 1;
COMP "DDR2_D<26>" LOCATE = SITE "W31" LEVEL 1;
COMP "DDR2_D<18>" LOCATE = SITE "AC27" LEVEL 1;
COMP "DDR2_D<51>" LOCATE = SITE "H25" LEVEL 1;
COMP "DDR2_D<43>" LOCATE = SITE "P26" LEVEL 1;
COMP "DDR2_D<35>" LOCATE = SITE "W24" LEVEL 1;
COMP "DDR2_D<27>" LOCATE = SITE "V30" LEVEL 1;
COMP "DDR2_D<19>" LOCATE = SITE "AA26" LEVEL 1;
COMP "DDR2_D<60>" LOCATE = SITE "J27" LEVEL 1;
COMP "DDR2_D<52>" LOCATE = SITE "K27" LEVEL 1;
COMP "DDR2_D<44>" LOCATE = SITE "T24" LEVEL 1;
COMP "DDR2_D<36>" LOCATE = SITE "V28" LEVEL 1;
COMP "DDR2_D<28>" LOCATE = SITE "AC30" LEVEL 1;
COMP "DDR2_D<61>" LOCATE = SITE "M25" LEVEL 1;
COMP "DDR2_D<53>" LOCATE = SITE "K28" LEVEL 1;
COMP "DDR2_D<45>" LOCATE = SITE "N25" LEVEL 1;
COMP "DDR2_D<37>" LOCATE = SITE "W25" LEVEL 1;
COMP "DDR2_D<29>" LOCATE = SITE "W29" LEVEL 1;
COMP "DDR2_D<62>" LOCATE = SITE "L25" LEVEL 1;
COMP "DDR2_D<54>" LOCATE = SITE "H24" LEVEL 1;
COMP "DDR2_D<46>" LOCATE = SITE "P27" LEVEL 1;
COMP "DDR2_D<38>" LOCATE = SITE "W26" LEVEL 1;
COMP "DDR2_D<63>" LOCATE = SITE "L24" LEVEL 1;
COMP "DDR2_D<55>" LOCATE = SITE "G26" LEVEL 1;
COMP "DDR2_D<47>" LOCATE = SITE "N28" LEVEL 1;
COMP "DDR2_D<39>" LOCATE = SITE "V24" LEVEL 1;
COMP "DDR2_D<56>" LOCATE = SITE "G25" LEVEL 1;
COMP "DDR2_D<48>" LOCATE = SITE "M28" LEVEL 1;
COMP "DDR2_D<57>" LOCATE = SITE "M26" LEVEL 1;
COMP "DDR2_D<49>" LOCATE = SITE "L28" LEVEL 1;
COMP "DDR2_D<58>" LOCATE = SITE "J24" LEVEL 1;
COMP "DDR2_D<59>" LOCATE = SITE "L26" LEVEL 1;
COMP "DDR2_BA<0>" LOCATE = SITE "G31" LEVEL 1;
COMP "DDR2_BA<1>" LOCATE = SITE "J30" LEVEL 1;
COMP "USER_CLK" LOCATE = SITE "AH15" LEVEL 1;
COMP "DDR2_DM<0>" LOCATE = SITE "AJ31" LEVEL 1;
COMP "DDR2_DM<1>" LOCATE = SITE "AE28" LEVEL 1;
COMP "DDR2_DM<2>" LOCATE = SITE "Y24" LEVEL 1;
COMP "DDR2_DM<3>" LOCATE = SITE "Y31" LEVEL 1;
COMP "DDR2_DM<4>" LOCATE = SITE "V25" LEVEL 1;
COMP "DDR2_DM<5>" LOCATE = SITE "P24" LEVEL 1;
COMP "DDR2_DM<6>" LOCATE = SITE "F26" LEVEL 1;
COMP "DDR2_DM<7>" LOCATE = SITE "J25" LEVEL 1;
COMP "DDR2_CAS_B" LOCATE = SITE "E31" LEVEL 1;
COMP "DDR2_RAS_B" LOCATE = SITE "H30" LEVEL 1;
COMP "GPIO_LED<0>" LOCATE = SITE "H18" LEVEL 1;
COMP "GPIO_LED<1>" LOCATE = SITE "L18" LEVEL 1;
COMP "GPIO_LED<2>" LOCATE = SITE "G15" LEVEL 1;
COMP "GPIO_LED<3>" LOCATE = SITE "AD26" LEVEL 1;
COMP "GPIO_LED<4>" LOCATE = SITE "G16" LEVEL 1;
COMP "GPIO_LED<5>" LOCATE = SITE "AD25" LEVEL 1;
COMP "GPIO_LED<6>" LOCATE = SITE "AD24" LEVEL 1;
COMP "GPIO_LED<7>" LOCATE = SITE "AE24" LEVEL 1;
COMP "DDR2_A<0>" LOCATE = SITE "L30" LEVEL 1;
COMP "DDR2_A<1>" LOCATE = SITE "M30" LEVEL 1;
COMP "DDR2_A<2>" LOCATE = SITE "N29" LEVEL 1;
COMP "DDR2_A<3>" LOCATE = SITE "P29" LEVEL 1;
COMP "DDR2_A<4>" LOCATE = SITE "K31" LEVEL 1;
COMP "DDR2_A<5>" LOCATE = SITE "L31" LEVEL 1;
COMP "DDR2_A<6>" LOCATE = SITE "P31" LEVEL 1;
COMP "DDR2_A<7>" LOCATE = SITE "P30" LEVEL 1;
COMP "DDR2_A<8>" LOCATE = SITE "M31" LEVEL 1;
COMP "DDR2_A<9>" LOCATE = SITE "R28" LEVEL 1;
COMP "DDR2_D<0>" LOCATE = SITE "AF30" LEVEL 1;
COMP "DDR2_D<1>" LOCATE = SITE "AK31" LEVEL 1;
COMP "DDR2_D<2>" LOCATE = SITE "AF31" LEVEL 1;
COMP "DDR2_D<3>" LOCATE = SITE "AD30" LEVEL 1;
COMP "DDR2_D<4>" LOCATE = SITE "AJ30" LEVEL 1;
COMP "DDR2_D<5>" LOCATE = SITE "AF29" LEVEL 1;
COMP "DDR2_D<6>" LOCATE = SITE "AD29" LEVEL 1;
COMP "DDR2_D<7>" LOCATE = SITE "AE29" LEVEL 1;
COMP "DDR2_D<8>" LOCATE = SITE "AH27" LEVEL 1;
COMP "DDR2_D<9>" LOCATE = SITE "AF28" LEVEL 1;
COMP "DDR2_CS_B" LOCATE = SITE "L29" LEVEL 1;
COMP "DDR2_WE_B" LOCATE = SITE "K29" LEVEL 1;
COMP "DDR2_CKE" LOCATE = SITE "T28" LEVEL 1;
COMP "DDR2_ODT" LOCATE = SITE "F31" LEVEL 1;
COMP "GPIO_SW_C" LOCATE = SITE "AJ6" LEVEL 1;
COMP "GPIO_SW_S" LOCATE = SITE "V8" LEVEL 1;
COMP "DDR2_CLK_N<0>" LOCATE = SITE "AJ29" LEVEL 1;
COMP "DDR2_CLK_N<1>" LOCATE = SITE "F28" LEVEL 1;
COMP "DDR2_CLK_P<0>" LOCATE = SITE "AK29" LEVEL 1;
COMP "DDR2_CLK_P<1>" LOCATE = SITE "E28" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>"
        LOCATE = SITE "ILOGIC_X0Y58" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>"
        LOCATE = SITE "ILOGIC_X0Y102" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>"
        LOCATE = SITE "ILOGIC_X0Y274" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>"
        LOCATE = SITE "ILOGIC_X0Y75" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>"
        LOCATE = SITE "ILOGIC_X0Y244" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>"
        LOCATE = SITE "ILOGIC_X0Y87" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>"
        LOCATE = SITE "ILOGIC_X0Y100" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>"
        LOCATE = SITE "ILOGIC_X0Y260" LEVEL 1;
COMP
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y58" LEVEL 1;
COMP
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y102" LEVEL 1;
COMP
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y274" LEVEL 1;
COMP
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y75" LEVEL 1;
COMP
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y244" LEVEL 1;
COMP
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y87" LEVEL 1;
COMP
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y100" LEVEL 1;
COMP
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce"
        LOCATE = SITE "IODELAY_X0Y260" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"
        LOCATE = SITE "SLICE_X0Y29" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"
        LOCATE = SITE "SLICE_X0Y31" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"
        LOCATE = SITE "SLICE_X0Y48" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"
        LOCATE = SITE "SLICE_X0Y50" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"
        LOCATE = SITE "SLICE_X0Y51" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"
        LOCATE = SITE "SLICE_X0Y128" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"
        LOCATE = SITE "SLICE_X0Y130" LEVEL 1;
COMP "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"
        LOCATE = SITE "SLICE_X0Y131" LEVEL 1;
PIN
        mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<88>
        = BEL
        "mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME RDCLKL;
PIN
        mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<90>
        = BEL
        "mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME RDRCLKL;
PIN
        mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<122>
        = BEL
        "mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME WRCLKL;
PIN
        mem_arch/icache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<87>
        = BEL
        "mem_arch/icache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME RDCLKU;
PIN
        mem_arch/icache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<89>
        = BEL
        "mem_arch/icache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME RDRCLKU;
PIN
        mem_arch/icache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<120>
        = BEL
        "mem_arch/icache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME WRCLKU;
PIN
        mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<67>
        = BEL
        "mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME RDCLKL;
PIN
        mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<69>
        = BEL
        "mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME RDRCLKL;
PIN
        mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<95>
        = BEL
        "mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME WRCLKL;
PIN
        mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<67>
        = BEL
        "mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME RDCLKL;
PIN
        mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<69>
        = BEL
        "mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME RDRCLKL;
PIN
        mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<95>
        = BEL
        "mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP"
        PINNAME WRCLKL;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKL;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKU;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKL;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKU;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKL;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKU;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKL;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKU;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKL;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKU;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKL;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKU;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<58>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKL;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<59>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKU;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<61>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKL;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<62>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKU;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKL;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKU;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKL;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKU;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKL;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKU;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKL;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKU;
PIN
        mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<80>
        = BEL
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKL;
PIN
        mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<81>
        = BEL
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKU;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>
        = BEL
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
TIMEGRP cpu_clk = BEL "count_r_0" BEL "rst_sr_0" BEL "rst_sr_1" BEL "rst_sr_2"
        BEL "cpu_clk_buf" BEL "CPU/uart/uareceive/RXShift_1" BEL
        "CPU/uart/uareceive/RXShift_2" BEL "CPU/uart/uareceive/RXShift_3" BEL
        "CPU/uart/uareceive/RXShift_4" BEL "CPU/uart/uareceive/RXShift_5" BEL
        "CPU/uart/uareceive/RXShift_6" BEL "CPU/uart/uareceive/RXShift_7" BEL
        "CPU/uart/uareceive/HasByte" BEL "CPU/uart/uareceive/ClockCounter_0"
        BEL "CPU/uart/uareceive/ClockCounter_1" BEL
        "CPU/uart/uareceive/ClockCounter_2" BEL
        "CPU/uart/uareceive/ClockCounter_3" BEL
        "CPU/uart/uareceive/ClockCounter_4" BEL
        "CPU/uart/uareceive/ClockCounter_5" BEL
        "CPU/uart/uareceive/ClockCounter_6" BEL
        "CPU/uart/uareceive/ClockCounter_7" BEL
        "CPU/uart/uareceive/ClockCounter_8" BEL
        "CPU/uart/uareceive/BitCounter_0" BEL
        "CPU/uart/uareceive/BitCounter_3" BEL
        "CPU/uart/uareceive/BitCounter_1" BEL
        "CPU/uart/uareceive/BitCounter_2" BEL "CPU/uart/uatransmit/TXShift_0"
        BEL "CPU/uart/uatransmit/TXShift_1" BEL
        "CPU/uart/uatransmit/TXShift_2" BEL "CPU/uart/uatransmit/TXShift_3"
        BEL "CPU/uart/uatransmit/TXShift_4" BEL
        "CPU/uart/uatransmit/TXShift_5" BEL "CPU/uart/uatransmit/TXShift_6"
        BEL "CPU/uart/uatransmit/TXShift_7" BEL
        "CPU/uart/uatransmit/TXShift_8" BEL "CPU/uart/uatransmit/TXShift_9"
        BEL "CPU/uart/uatransmit/ClockCounter_0" BEL
        "CPU/uart/uatransmit/ClockCounter_1" BEL
        "CPU/uart/uatransmit/ClockCounter_2" BEL
        "CPU/uart/uatransmit/ClockCounter_3" BEL
        "CPU/uart/uatransmit/ClockCounter_4" BEL
        "CPU/uart/uatransmit/ClockCounter_5" BEL
        "CPU/uart/uatransmit/ClockCounter_6" BEL
        "CPU/uart/uatransmit/ClockCounter_7" BEL
        "CPU/uart/uatransmit/ClockCounter_8" BEL
        "CPU/uart/uatransmit/BitCounter_0" BEL
        "CPU/uart/uatransmit/BitCounter_3" BEL
        "CPU/uart/uatransmit/BitCounter_1" BEL
        "CPU/uart/uatransmit/BitCounter_2" BEL "CPU/pip2/OUT_PC_0" BEL
        "CPU/pip2/OUT_PC_1" BEL "CPU/pip2/OUT_PC_2" BEL "CPU/pip2/OUT_PC_3"
        BEL "CPU/pip2/OUT_PC_4" BEL "CPU/pip2/OUT_PC_5" BEL
        "CPU/pip2/OUT_PC_6" BEL "CPU/pip2/OUT_PC_7" BEL "CPU/pip2/OUT_PC_8"
        BEL "CPU/pip2/OUT_PC_9" BEL "CPU/pip2/OUT_PC_10" BEL
        "CPU/pip2/OUT_PC_11" BEL "CPU/pip2/OUT_PC_12" BEL "CPU/pip2/OUT_PC_13"
        BEL "CPU/pip2/OUT_PC_14" BEL "CPU/pip2/OUT_PC_15" BEL
        "CPU/pip2/OUT_PC_16" BEL "CPU/pip2/OUT_PC_17" BEL "CPU/pip2/OUT_PC_18"
        BEL "CPU/pip2/OUT_PC_19" BEL "CPU/pip2/OUT_PC_20" BEL
        "CPU/pip2/OUT_PC_21" BEL "CPU/pip2/OUT_PC_22" BEL "CPU/pip2/OUT_PC_23"
        BEL "CPU/pip2/OUT_PC_24" BEL "CPU/pip2/OUT_PC_25" BEL
        "CPU/pip2/OUT_PC_26" BEL "CPU/pip2/OUT_PC_27" BEL "CPU/pip2/OUT_PC_28"
        BEL "CPU/pip2/OUT_PC_29" BEL "CPU/pip2/OUT_PC_30" BEL
        "CPU/pip2/OUT_PC_31" BEL "CPU/pip2/out_jump" BEL
        "CPU/pip2/pip2_UARTOut_0" BEL "CPU/pip2/pip2_UARTOut_1" BEL
        "CPU/pip2/pip2_UARTOut_2" BEL "CPU/pip2/pip2_UARTOut_3" BEL
        "CPU/pip2/pip2_UARTOut_4" BEL "CPU/pip2/pip2_UARTOut_5" BEL
        "CPU/pip2/pip2_UARTOut_6" BEL "CPU/pip2/pip2_UARTOut_7" BEL
        "CPU/pip2/pip2_UARTOut_8" BEL "CPU/pip2/pip2_UARTOut_9" BEL
        "CPU/pip2/pip2_UARTOut_10" BEL "CPU/pip2/pip2_UARTOut_11" BEL
        "CPU/pip2/pip2_UARTOut_12" BEL "CPU/pip2/pip2_UARTOut_13" BEL
        "CPU/pip2/pip2_UARTOut_14" BEL "CPU/pip2/pip2_UARTOut_15" BEL
        "CPU/pip2/pip2_UARTOut_16" BEL "CPU/pip2/pip2_UARTOut_17" BEL
        "CPU/pip2/pip2_UARTOut_18" BEL "CPU/pip2/pip2_UARTOut_19" BEL
        "CPU/pip2/pip2_UARTOut_20" BEL "CPU/pip2/pip2_UARTOut_21" BEL
        "CPU/pip2/pip2_UARTOut_22" BEL "CPU/pip2/pip2_UARTOut_23" BEL
        "CPU/pip2/pip2_UARTOut_24" BEL "CPU/pip2/pip2_UARTOut_25" BEL
        "CPU/pip2/pip2_UARTOut_26" BEL "CPU/pip2/pip2_UARTOut_27" BEL
        "CPU/pip2/pip2_UARTOut_28" BEL "CPU/pip2/pip2_UARTOut_29" BEL
        "CPU/pip2/pip2_UARTOut_30" BEL "CPU/pip2/pip2_UARTOut_31" BEL
        "CPU/pip2/out2_regWrite" BEL "CPU/pip2/out2_inst_0" BEL
        "CPU/pip2/out2_inst_1" BEL "CPU/pip2/out2_inst_2" BEL
        "CPU/pip2/out2_inst_3" BEL "CPU/pip2/out2_inst_4" BEL
        "CPU/pip2/out2_inst_5" BEL "CPU/pip2/out2_inst_6" BEL
        "CPU/pip2/out2_inst_7" BEL "CPU/pip2/out2_inst_8" BEL
        "CPU/pip2/out2_inst_9" BEL "CPU/pip2/out2_inst_10" BEL
        "CPU/pip2/out2_inst_11" BEL "CPU/pip2/out2_alu_result_0" BEL
        "CPU/pip2/out2_alu_result_1" BEL "CPU/pip2/out2_alu_result_2" BEL
        "CPU/pip2/out2_alu_result_3" BEL "CPU/pip2/out2_alu_result_4" BEL
        "CPU/pip2/out2_alu_result_5" BEL "CPU/pip2/out2_alu_result_6" BEL
        "CPU/pip2/out2_alu_result_7" BEL "CPU/pip2/out2_alu_result_8" BEL
        "CPU/pip2/out2_alu_result_9" BEL "CPU/pip2/out2_alu_result_10" BEL
        "CPU/pip2/out2_alu_result_11" BEL "CPU/pip2/out2_alu_result_12" BEL
        "CPU/pip2/out2_alu_result_13" BEL "CPU/pip2/out2_alu_result_14" BEL
        "CPU/pip2/out2_alu_result_15" BEL "CPU/pip2/out2_alu_result_16" BEL
        "CPU/pip2/out2_alu_result_17" BEL "CPU/pip2/out2_alu_result_18" BEL
        "CPU/pip2/out2_alu_result_19" BEL "CPU/pip2/out2_alu_result_20" BEL
        "CPU/pip2/out2_alu_result_21" BEL "CPU/pip2/out2_alu_result_22" BEL
        "CPU/pip2/out2_alu_result_23" BEL "CPU/pip2/out2_alu_result_24" BEL
        "CPU/pip2/out2_alu_result_25" BEL "CPU/pip2/out2_alu_result_26" BEL
        "CPU/pip2/out2_alu_result_27" BEL "CPU/pip2/out2_alu_result_28" BEL
        "CPU/pip2/out2_alu_result_29" BEL "CPU/pip2/out2_alu_result_30" BEL
        "CPU/pip2/out2_alu_result_31" BEL "CPU/pip2/out2_memOrReg" BEL
        "CPU/pip2/out2_size_0" BEL "CPU/pip2/out2_size_1" BEL
        "CPU/pip2/out2_size_2" BEL "CPU/pip2/OUT_isUARTLoad" BEL
        "CPU/pip2/out2_take_branch" BEL "CPU/pip1/out_rd1_0" BEL
        "CPU/pip1/out_rd1_1" BEL "CPU/pip1/out_rd1_2" BEL "CPU/pip1/out_rd1_3"
        BEL "CPU/pip1/out_rd1_4" BEL "CPU/pip1/out_rd1_5" BEL
        "CPU/pip1/out_rd1_6" BEL "CPU/pip1/out_rd1_7" BEL "CPU/pip1/out_rd1_8"
        BEL "CPU/pip1/out_rd1_9" BEL "CPU/pip1/out_rd1_10" BEL
        "CPU/pip1/out_rd1_11" BEL "CPU/pip1/out_rd1_12" BEL
        "CPU/pip1/out_rd1_13" BEL "CPU/pip1/out_rd1_14" BEL
        "CPU/pip1/out_rd1_15" BEL "CPU/pip1/out_rd1_16" BEL
        "CPU/pip1/out_rd1_17" BEL "CPU/pip1/out_rd1_18" BEL
        "CPU/pip1/out_rd1_19" BEL "CPU/pip1/out_rd1_20" BEL
        "CPU/pip1/out_rd1_21" BEL "CPU/pip1/out_rd1_22" BEL
        "CPU/pip1/out_rd1_23" BEL "CPU/pip1/out_rd1_24" BEL
        "CPU/pip1/out_rd1_25" BEL "CPU/pip1/out_rd1_26" BEL
        "CPU/pip1/out_rd1_27" BEL "CPU/pip1/out_rd1_28" BEL
        "CPU/pip1/out_rd1_29" BEL "CPU/pip1/out_rd1_30" BEL
        "CPU/pip1/out_rd1_31" BEL "CPU/pip1/out_P_PC_0" BEL
        "CPU/pip1/out_P_PC_1" BEL "CPU/pip1/out_P_PC_2" BEL
        "CPU/pip1/out_P_PC_3" BEL "CPU/pip1/out_P_PC_4" BEL
        "CPU/pip1/out_P_PC_5" BEL "CPU/pip1/out_P_PC_6" BEL
        "CPU/pip1/out_P_PC_7" BEL "CPU/pip1/out_P_PC_8" BEL
        "CPU/pip1/out_P_PC_9" BEL "CPU/pip1/out_P_PC_10" BEL
        "CPU/pip1/out_P_PC_11" BEL "CPU/pip1/out_P_PC_12" BEL
        "CPU/pip1/out_P_PC_13" BEL "CPU/pip1/out_P_PC_14" BEL
        "CPU/pip1/out_P_PC_15" BEL "CPU/pip1/out_P_PC_16" BEL
        "CPU/pip1/out_P_PC_17" BEL "CPU/pip1/out_P_PC_18" BEL
        "CPU/pip1/out_P_PC_19" BEL "CPU/pip1/out_P_PC_20" BEL
        "CPU/pip1/out_P_PC_21" BEL "CPU/pip1/out_P_PC_22" BEL
        "CPU/pip1/out_P_PC_23" BEL "CPU/pip1/out_P_PC_24" BEL
        "CPU/pip1/out_P_PC_25" BEL "CPU/pip1/out_P_PC_26" BEL
        "CPU/pip1/out_P_PC_27" BEL "CPU/pip1/out_P_PC_28" BEL
        "CPU/pip1/out_P_PC_29" BEL "CPU/pip1/out_P_PC_30" BEL
        "CPU/pip1/out_P_PC_31" BEL "CPU/pip1/out_inst_0" BEL
        "CPU/pip1/out_inst_1" BEL "CPU/pip1/out_inst_2" BEL
        "CPU/pip1/out_inst_3" BEL "CPU/pip1/out_inst_4" BEL
        "CPU/pip1/out_inst_5" BEL "CPU/pip1/out_inst_6" BEL
        "CPU/pip1/out_inst_7" BEL "CPU/pip1/out_inst_8" BEL
        "CPU/pip1/out_inst_9" BEL "CPU/pip1/out_inst_10" BEL
        "CPU/pip1/out_inst_11" BEL "CPU/pip1/out_inst_12" BEL
        "CPU/pip1/out_inst_13" BEL "CPU/pip1/out_inst_14" BEL
        "CPU/pip1/out_inst_15" BEL "CPU/pip1/out_inst_16" BEL
        "CPU/pip1/out_inst_17" BEL "CPU/pip1/out_inst_18" BEL
        "CPU/pip1/out_inst_19" BEL "CPU/pip1/out_inst_20" BEL
        "CPU/pip1/out_inst_21" BEL "CPU/pip1/out_inst_22" BEL
        "CPU/pip1/out_inst_23" BEL "CPU/pip1/out_inst_24" BEL
        "CPU/pip1/out_inst_25" BEL "CPU/pip1/out_inst_26" BEL
        "CPU/pip1/out_inst_27" BEL "CPU/pip1/out_inst_28" BEL
        "CPU/pip1/out_inst_29" BEL "CPU/pip1/out_inst_30" BEL
        "CPU/pip1/out_inst_31" BEL "CPU/pip1/out_rd2_0" BEL
        "CPU/pip1/out_rd2_1" BEL "CPU/pip1/out_rd2_2" BEL "CPU/pip1/out_rd2_3"
        BEL "CPU/pip1/out_rd2_4" BEL "CPU/pip1/out_rd2_5" BEL
        "CPU/pip1/out_rd2_6" BEL "CPU/pip1/out_rd2_7" BEL "CPU/pip1/out_rd2_8"
        BEL "CPU/pip1/out_rd2_9" BEL "CPU/pip1/out_rd2_10" BEL
        "CPU/pip1/out_rd2_11" BEL "CPU/pip1/out_rd2_12" BEL
        "CPU/pip1/out_rd2_13" BEL "CPU/pip1/out_rd2_14" BEL
        "CPU/pip1/out_rd2_15" BEL "CPU/pip1/out_rd2_16" BEL
        "CPU/pip1/out_rd2_17" BEL "CPU/pip1/out_rd2_18" BEL
        "CPU/pip1/out_rd2_19" BEL "CPU/pip1/out_rd2_20" BEL
        "CPU/pip1/out_rd2_21" BEL "CPU/pip1/out_rd2_22" BEL
        "CPU/pip1/out_rd2_23" BEL "CPU/pip1/out_rd2_24" BEL
        "CPU/pip1/out_rd2_25" BEL "CPU/pip1/out_rd2_26" BEL
        "CPU/pip1/out_rd2_27" BEL "CPU/pip1/out_rd2_28" BEL
        "CPU/pip1/out_rd2_29" BEL "CPU/pip1/out_rd2_30" BEL
        "CPU/pip1/out_rd2_31" BEL "CPU/pip1/out_regWrite" BEL
        "CPU/pip1/out_ALUop_0" BEL "CPU/pip1/out_ALUop_1" BEL
        "CPU/pip1/out_ALUop_2" BEL "CPU/pip1/out_ALUop_3" BEL
        "CPU/pip1/out_rd1Sel" BEL "CPU/pip1/out_rd2Sel_0" BEL
        "CPU/pip1/out_rd2Sel_1" BEL "CPU/pip1/out_rd2Sel_2" BEL
        "CPU/pip1/out_jump" BEL "CPU/pip1/out_dramWrite" BEL
        "CPU/pip1/out_memOrReg" BEL "CPU/pip1/out_branch" BEL
        "CPU/regfile/reg3_0" BEL "CPU/regfile/reg3_1" BEL "CPU/regfile/reg3_2"
        BEL "CPU/regfile/reg3_3" BEL "CPU/regfile/reg3_4" BEL
        "CPU/regfile/reg3_5" BEL "CPU/regfile/reg3_6" BEL "CPU/regfile/reg3_7"
        BEL "CPU/regfile/reg3_8" BEL "CPU/regfile/reg3_9" BEL
        "CPU/regfile/reg3_10" BEL "CPU/regfile/reg3_11" BEL
        "CPU/regfile/reg3_12" BEL "CPU/regfile/reg3_13" BEL
        "CPU/regfile/reg3_14" BEL "CPU/regfile/reg3_15" BEL
        "CPU/regfile/reg3_16" BEL "CPU/regfile/reg3_17" BEL
        "CPU/regfile/reg3_18" BEL "CPU/regfile/reg3_19" BEL
        "CPU/regfile/reg3_20" BEL "CPU/regfile/reg3_21" BEL
        "CPU/regfile/reg3_22" BEL "CPU/regfile/reg3_23" BEL
        "CPU/regfile/reg3_24" BEL "CPU/regfile/reg3_25" BEL
        "CPU/regfile/reg3_26" BEL "CPU/regfile/reg3_27" BEL
        "CPU/regfile/reg3_28" BEL "CPU/regfile/reg3_29" BEL
        "CPU/regfile/reg3_30" BEL "CPU/regfile/reg3_31" BEL
        "CPU/regfile/reg1_0" BEL "CPU/regfile/reg1_1" BEL "CPU/regfile/reg1_2"
        BEL "CPU/regfile/reg1_3" BEL "CPU/regfile/reg1_4" BEL
        "CPU/regfile/reg1_5" BEL "CPU/regfile/reg1_6" BEL "CPU/regfile/reg1_7"
        BEL "CPU/regfile/reg1_8" BEL "CPU/regfile/reg1_9" BEL
        "CPU/regfile/reg1_10" BEL "CPU/regfile/reg1_11" BEL
        "CPU/regfile/reg1_12" BEL "CPU/regfile/reg1_13" BEL
        "CPU/regfile/reg1_14" BEL "CPU/regfile/reg1_15" BEL
        "CPU/regfile/reg1_16" BEL "CPU/regfile/reg1_17" BEL
        "CPU/regfile/reg1_18" BEL "CPU/regfile/reg1_19" BEL
        "CPU/regfile/reg1_20" BEL "CPU/regfile/reg1_21" BEL
        "CPU/regfile/reg1_22" BEL "CPU/regfile/reg1_23" BEL
        "CPU/regfile/reg1_24" BEL "CPU/regfile/reg1_25" BEL
        "CPU/regfile/reg1_26" BEL "CPU/regfile/reg1_27" BEL
        "CPU/regfile/reg1_28" BEL "CPU/regfile/reg1_29" BEL
        "CPU/regfile/reg1_30" BEL "CPU/regfile/reg1_31" BEL
        "CPU/regfile/reg2_0" BEL "CPU/regfile/reg2_1" BEL "CPU/regfile/reg2_2"
        BEL "CPU/regfile/reg2_3" BEL "CPU/regfile/reg2_4" BEL
        "CPU/regfile/reg2_5" BEL "CPU/regfile/reg2_6" BEL "CPU/regfile/reg2_7"
        BEL "CPU/regfile/reg2_8" BEL "CPU/regfile/reg2_9" BEL
        "CPU/regfile/reg2_10" BEL "CPU/regfile/reg2_11" BEL
        "CPU/regfile/reg2_12" BEL "CPU/regfile/reg2_13" BEL
        "CPU/regfile/reg2_14" BEL "CPU/regfile/reg2_15" BEL
        "CPU/regfile/reg2_16" BEL "CPU/regfile/reg2_17" BEL
        "CPU/regfile/reg2_18" BEL "CPU/regfile/reg2_19" BEL
        "CPU/regfile/reg2_20" BEL "CPU/regfile/reg2_21" BEL
        "CPU/regfile/reg2_22" BEL "CPU/regfile/reg2_23" BEL
        "CPU/regfile/reg2_24" BEL "CPU/regfile/reg2_25" BEL
        "CPU/regfile/reg2_26" BEL "CPU/regfile/reg2_27" BEL
        "CPU/regfile/reg2_28" BEL "CPU/regfile/reg2_29" BEL
        "CPU/regfile/reg2_30" BEL "CPU/regfile/reg2_31" BEL
        "CPU/regfile/reg4_0" BEL "CPU/regfile/reg4_1" BEL "CPU/regfile/reg4_2"
        BEL "CPU/regfile/reg4_3" BEL "CPU/regfile/reg4_4" BEL
        "CPU/regfile/reg4_5" BEL "CPU/regfile/reg4_6" BEL "CPU/regfile/reg4_7"
        BEL "CPU/regfile/reg4_8" BEL "CPU/regfile/reg4_9" BEL
        "CPU/regfile/reg4_10" BEL "CPU/regfile/reg4_11" BEL
        "CPU/regfile/reg4_12" BEL "CPU/regfile/reg4_13" BEL
        "CPU/regfile/reg4_14" BEL "CPU/regfile/reg4_15" BEL
        "CPU/regfile/reg4_16" BEL "CPU/regfile/reg4_17" BEL
        "CPU/regfile/reg4_18" BEL "CPU/regfile/reg4_19" BEL
        "CPU/regfile/reg4_20" BEL "CPU/regfile/reg4_21" BEL
        "CPU/regfile/reg4_22" BEL "CPU/regfile/reg4_23" BEL
        "CPU/regfile/reg4_24" BEL "CPU/regfile/reg4_25" BEL
        "CPU/regfile/reg4_26" BEL "CPU/regfile/reg4_27" BEL
        "CPU/regfile/reg4_28" BEL "CPU/regfile/reg4_29" BEL
        "CPU/regfile/reg4_30" BEL "CPU/regfile/reg4_31" BEL
        "CPU/regfile/reg5_0" BEL "CPU/regfile/reg5_1" BEL "CPU/regfile/reg5_2"
        BEL "CPU/regfile/reg5_3" BEL "CPU/regfile/reg5_4" BEL
        "CPU/regfile/reg5_5" BEL "CPU/regfile/reg5_6" BEL "CPU/regfile/reg5_7"
        BEL "CPU/regfile/reg5_8" BEL "CPU/regfile/reg5_9" BEL
        "CPU/regfile/reg5_10" BEL "CPU/regfile/reg5_11" BEL
        "CPU/regfile/reg5_12" BEL "CPU/regfile/reg5_13" BEL
        "CPU/regfile/reg5_14" BEL "CPU/regfile/reg5_15" BEL
        "CPU/regfile/reg5_16" BEL "CPU/regfile/reg5_17" BEL
        "CPU/regfile/reg5_18" BEL "CPU/regfile/reg5_19" BEL
        "CPU/regfile/reg5_20" BEL "CPU/regfile/reg5_21" BEL
        "CPU/regfile/reg5_22" BEL "CPU/regfile/reg5_23" BEL
        "CPU/regfile/reg5_24" BEL "CPU/regfile/reg5_25" BEL
        "CPU/regfile/reg5_26" BEL "CPU/regfile/reg5_27" BEL
        "CPU/regfile/reg5_28" BEL "CPU/regfile/reg5_29" BEL
        "CPU/regfile/reg5_30" BEL "CPU/regfile/reg5_31" BEL
        "CPU/regfile/reg6_0" BEL "CPU/regfile/reg6_1" BEL "CPU/regfile/reg6_2"
        BEL "CPU/regfile/reg6_3" BEL "CPU/regfile/reg6_4" BEL
        "CPU/regfile/reg6_5" BEL "CPU/regfile/reg6_6" BEL "CPU/regfile/reg6_7"
        BEL "CPU/regfile/reg6_8" BEL "CPU/regfile/reg6_9" BEL
        "CPU/regfile/reg6_10" BEL "CPU/regfile/reg6_11" BEL
        "CPU/regfile/reg6_12" BEL "CPU/regfile/reg6_13" BEL
        "CPU/regfile/reg6_14" BEL "CPU/regfile/reg6_15" BEL
        "CPU/regfile/reg6_16" BEL "CPU/regfile/reg6_17" BEL
        "CPU/regfile/reg6_18" BEL "CPU/regfile/reg6_19" BEL
        "CPU/regfile/reg6_20" BEL "CPU/regfile/reg6_21" BEL
        "CPU/regfile/reg6_22" BEL "CPU/regfile/reg6_23" BEL
        "CPU/regfile/reg6_24" BEL "CPU/regfile/reg6_25" BEL
        "CPU/regfile/reg6_26" BEL "CPU/regfile/reg6_27" BEL
        "CPU/regfile/reg6_28" BEL "CPU/regfile/reg6_29" BEL
        "CPU/regfile/reg6_30" BEL "CPU/regfile/reg6_31" BEL
        "CPU/regfile/reg7_0" BEL "CPU/regfile/reg7_1" BEL "CPU/regfile/reg7_2"
        BEL "CPU/regfile/reg7_3" BEL "CPU/regfile/reg7_4" BEL
        "CPU/regfile/reg7_5" BEL "CPU/regfile/reg7_6" BEL "CPU/regfile/reg7_7"
        BEL "CPU/regfile/reg7_8" BEL "CPU/regfile/reg7_9" BEL
        "CPU/regfile/reg7_10" BEL "CPU/regfile/reg7_11" BEL
        "CPU/regfile/reg7_12" BEL "CPU/regfile/reg7_13" BEL
        "CPU/regfile/reg7_14" BEL "CPU/regfile/reg7_15" BEL
        "CPU/regfile/reg7_16" BEL "CPU/regfile/reg7_17" BEL
        "CPU/regfile/reg7_18" BEL "CPU/regfile/reg7_19" BEL
        "CPU/regfile/reg7_20" BEL "CPU/regfile/reg7_21" BEL
        "CPU/regfile/reg7_22" BEL "CPU/regfile/reg7_23" BEL
        "CPU/regfile/reg7_24" BEL "CPU/regfile/reg7_25" BEL
        "CPU/regfile/reg7_26" BEL "CPU/regfile/reg7_27" BEL
        "CPU/regfile/reg7_28" BEL "CPU/regfile/reg7_29" BEL
        "CPU/regfile/reg7_30" BEL "CPU/regfile/reg7_31" BEL
        "CPU/regfile/reg8_0" BEL "CPU/regfile/reg8_1" BEL "CPU/regfile/reg8_2"
        BEL "CPU/regfile/reg8_3" BEL "CPU/regfile/reg8_4" BEL
        "CPU/regfile/reg8_5" BEL "CPU/regfile/reg8_6" BEL "CPU/regfile/reg8_7"
        BEL "CPU/regfile/reg8_8" BEL "CPU/regfile/reg8_9" BEL
        "CPU/regfile/reg8_10" BEL "CPU/regfile/reg8_11" BEL
        "CPU/regfile/reg8_12" BEL "CPU/regfile/reg8_13" BEL
        "CPU/regfile/reg8_14" BEL "CPU/regfile/reg8_15" BEL
        "CPU/regfile/reg8_16" BEL "CPU/regfile/reg8_17" BEL
        "CPU/regfile/reg8_18" BEL "CPU/regfile/reg8_19" BEL
        "CPU/regfile/reg8_20" BEL "CPU/regfile/reg8_21" BEL
        "CPU/regfile/reg8_22" BEL "CPU/regfile/reg8_23" BEL
        "CPU/regfile/reg8_24" BEL "CPU/regfile/reg8_25" BEL
        "CPU/regfile/reg8_26" BEL "CPU/regfile/reg8_27" BEL
        "CPU/regfile/reg8_28" BEL "CPU/regfile/reg8_29" BEL
        "CPU/regfile/reg8_30" BEL "CPU/regfile/reg8_31" BEL
        "CPU/regfile/reg9_0" BEL "CPU/regfile/reg9_1" BEL "CPU/regfile/reg9_2"
        BEL "CPU/regfile/reg9_3" BEL "CPU/regfile/reg9_4" BEL
        "CPU/regfile/reg9_5" BEL "CPU/regfile/reg9_6" BEL "CPU/regfile/reg9_7"
        BEL "CPU/regfile/reg9_8" BEL "CPU/regfile/reg9_9" BEL
        "CPU/regfile/reg9_10" BEL "CPU/regfile/reg9_11" BEL
        "CPU/regfile/reg9_12" BEL "CPU/regfile/reg9_13" BEL
        "CPU/regfile/reg9_14" BEL "CPU/regfile/reg9_15" BEL
        "CPU/regfile/reg9_16" BEL "CPU/regfile/reg9_17" BEL
        "CPU/regfile/reg9_18" BEL "CPU/regfile/reg9_19" BEL
        "CPU/regfile/reg9_20" BEL "CPU/regfile/reg9_21" BEL
        "CPU/regfile/reg9_22" BEL "CPU/regfile/reg9_23" BEL
        "CPU/regfile/reg9_24" BEL "CPU/regfile/reg9_25" BEL
        "CPU/regfile/reg9_26" BEL "CPU/regfile/reg9_27" BEL
        "CPU/regfile/reg9_28" BEL "CPU/regfile/reg9_29" BEL
        "CPU/regfile/reg9_30" BEL "CPU/regfile/reg9_31" BEL
        "CPU/regfile/reg10_0" BEL "CPU/regfile/reg10_1" BEL
        "CPU/regfile/reg10_2" BEL "CPU/regfile/reg10_3" BEL
        "CPU/regfile/reg10_4" BEL "CPU/regfile/reg10_5" BEL
        "CPU/regfile/reg10_6" BEL "CPU/regfile/reg10_7" BEL
        "CPU/regfile/reg10_8" BEL "CPU/regfile/reg10_9" BEL
        "CPU/regfile/reg10_10" BEL "CPU/regfile/reg10_11" BEL
        "CPU/regfile/reg10_12" BEL "CPU/regfile/reg10_13" BEL
        "CPU/regfile/reg10_14" BEL "CPU/regfile/reg10_15" BEL
        "CPU/regfile/reg10_16" BEL "CPU/regfile/reg10_17" BEL
        "CPU/regfile/reg10_18" BEL "CPU/regfile/reg10_19" BEL
        "CPU/regfile/reg10_20" BEL "CPU/regfile/reg10_21" BEL
        "CPU/regfile/reg10_22" BEL "CPU/regfile/reg10_23" BEL
        "CPU/regfile/reg10_24" BEL "CPU/regfile/reg10_25" BEL
        "CPU/regfile/reg10_26" BEL "CPU/regfile/reg10_27" BEL
        "CPU/regfile/reg10_28" BEL "CPU/regfile/reg10_29" BEL
        "CPU/regfile/reg10_30" BEL "CPU/regfile/reg10_31" BEL
        "CPU/regfile/reg11_0" BEL "CPU/regfile/reg11_1" BEL
        "CPU/regfile/reg11_2" BEL "CPU/regfile/reg11_3" BEL
        "CPU/regfile/reg11_4" BEL "CPU/regfile/reg11_5" BEL
        "CPU/regfile/reg11_6" BEL "CPU/regfile/reg11_7" BEL
        "CPU/regfile/reg11_8" BEL "CPU/regfile/reg11_9" BEL
        "CPU/regfile/reg11_10" BEL "CPU/regfile/reg11_11" BEL
        "CPU/regfile/reg11_12" BEL "CPU/regfile/reg11_13" BEL
        "CPU/regfile/reg11_14" BEL "CPU/regfile/reg11_15" BEL
        "CPU/regfile/reg11_16" BEL "CPU/regfile/reg11_17" BEL
        "CPU/regfile/reg11_18" BEL "CPU/regfile/reg11_19" BEL
        "CPU/regfile/reg11_20" BEL "CPU/regfile/reg11_21" BEL
        "CPU/regfile/reg11_22" BEL "CPU/regfile/reg11_23" BEL
        "CPU/regfile/reg11_24" BEL "CPU/regfile/reg11_25" BEL
        "CPU/regfile/reg11_26" BEL "CPU/regfile/reg11_27" BEL
        "CPU/regfile/reg11_28" BEL "CPU/regfile/reg11_29" BEL
        "CPU/regfile/reg11_30" BEL "CPU/regfile/reg11_31" BEL
        "CPU/regfile/reg12_0" BEL "CPU/regfile/reg12_1" BEL
        "CPU/regfile/reg12_2" BEL "CPU/regfile/reg12_3" BEL
        "CPU/regfile/reg12_4" BEL "CPU/regfile/reg12_5" BEL
        "CPU/regfile/reg12_6" BEL "CPU/regfile/reg12_7" BEL
        "CPU/regfile/reg12_8" BEL "CPU/regfile/reg12_9" BEL
        "CPU/regfile/reg12_10" BEL "CPU/regfile/reg12_11" BEL
        "CPU/regfile/reg12_12" BEL "CPU/regfile/reg12_13" BEL
        "CPU/regfile/reg12_14" BEL "CPU/regfile/reg12_15" BEL
        "CPU/regfile/reg12_16" BEL "CPU/regfile/reg12_17" BEL
        "CPU/regfile/reg12_18" BEL "CPU/regfile/reg12_19" BEL
        "CPU/regfile/reg12_20" BEL "CPU/regfile/reg12_21" BEL
        "CPU/regfile/reg12_22" BEL "CPU/regfile/reg12_23" BEL
        "CPU/regfile/reg12_24" BEL "CPU/regfile/reg12_25" BEL
        "CPU/regfile/reg12_26" BEL "CPU/regfile/reg12_27" BEL
        "CPU/regfile/reg12_28" BEL "CPU/regfile/reg12_29" BEL
        "CPU/regfile/reg12_30" BEL "CPU/regfile/reg12_31" BEL
        "CPU/regfile/reg13_0" BEL "CPU/regfile/reg13_1" BEL
        "CPU/regfile/reg13_2" BEL "CPU/regfile/reg13_3" BEL
        "CPU/regfile/reg13_4" BEL "CPU/regfile/reg13_5" BEL
        "CPU/regfile/reg13_6" BEL "CPU/regfile/reg13_7" BEL
        "CPU/regfile/reg13_8" BEL "CPU/regfile/reg13_9" BEL
        "CPU/regfile/reg13_10" BEL "CPU/regfile/reg13_11" BEL
        "CPU/regfile/reg13_12" BEL "CPU/regfile/reg13_13" BEL
        "CPU/regfile/reg13_14" BEL "CPU/regfile/reg13_15" BEL
        "CPU/regfile/reg13_16" BEL "CPU/regfile/reg13_17" BEL
        "CPU/regfile/reg13_18" BEL "CPU/regfile/reg13_19" BEL
        "CPU/regfile/reg13_20" BEL "CPU/regfile/reg13_21" BEL
        "CPU/regfile/reg13_22" BEL "CPU/regfile/reg13_23" BEL
        "CPU/regfile/reg13_24" BEL "CPU/regfile/reg13_25" BEL
        "CPU/regfile/reg13_26" BEL "CPU/regfile/reg13_27" BEL
        "CPU/regfile/reg13_28" BEL "CPU/regfile/reg13_29" BEL
        "CPU/regfile/reg13_30" BEL "CPU/regfile/reg13_31" BEL
        "CPU/regfile/reg14_0" BEL "CPU/regfile/reg14_1" BEL
        "CPU/regfile/reg14_2" BEL "CPU/regfile/reg14_3" BEL
        "CPU/regfile/reg14_4" BEL "CPU/regfile/reg14_5" BEL
        "CPU/regfile/reg14_6" BEL "CPU/regfile/reg14_7" BEL
        "CPU/regfile/reg14_8" BEL "CPU/regfile/reg14_9" BEL
        "CPU/regfile/reg14_10" BEL "CPU/regfile/reg14_11" BEL
        "CPU/regfile/reg14_12" BEL "CPU/regfile/reg14_13" BEL
        "CPU/regfile/reg14_14" BEL "CPU/regfile/reg14_15" BEL
        "CPU/regfile/reg14_16" BEL "CPU/regfile/reg14_17" BEL
        "CPU/regfile/reg14_18" BEL "CPU/regfile/reg14_19" BEL
        "CPU/regfile/reg14_20" BEL "CPU/regfile/reg14_21" BEL
        "CPU/regfile/reg14_22" BEL "CPU/regfile/reg14_23" BEL
        "CPU/regfile/reg14_24" BEL "CPU/regfile/reg14_25" BEL
        "CPU/regfile/reg14_26" BEL "CPU/regfile/reg14_27" BEL
        "CPU/regfile/reg14_28" BEL "CPU/regfile/reg14_29" BEL
        "CPU/regfile/reg14_30" BEL "CPU/regfile/reg14_31" BEL
        "CPU/regfile/reg15_0" BEL "CPU/regfile/reg15_1" BEL
        "CPU/regfile/reg15_2" BEL "CPU/regfile/reg15_3" BEL
        "CPU/regfile/reg15_4" BEL "CPU/regfile/reg15_5" BEL
        "CPU/regfile/reg15_6" BEL "CPU/regfile/reg15_7" BEL
        "CPU/regfile/reg15_8" BEL "CPU/regfile/reg15_9" BEL
        "CPU/regfile/reg15_10" BEL "CPU/regfile/reg15_11" BEL
        "CPU/regfile/reg15_12" BEL "CPU/regfile/reg15_13" BEL
        "CPU/regfile/reg15_14" BEL "CPU/regfile/reg15_15" BEL
        "CPU/regfile/reg15_16" BEL "CPU/regfile/reg15_17" BEL
        "CPU/regfile/reg15_18" BEL "CPU/regfile/reg15_19" BEL
        "CPU/regfile/reg15_20" BEL "CPU/regfile/reg15_21" BEL
        "CPU/regfile/reg15_22" BEL "CPU/regfile/reg15_23" BEL
        "CPU/regfile/reg15_24" BEL "CPU/regfile/reg15_25" BEL
        "CPU/regfile/reg15_26" BEL "CPU/regfile/reg15_27" BEL
        "CPU/regfile/reg15_28" BEL "CPU/regfile/reg15_29" BEL
        "CPU/regfile/reg15_30" BEL "CPU/regfile/reg15_31" BEL
        "CPU/regfile/reg16_0" BEL "CPU/regfile/reg16_1" BEL
        "CPU/regfile/reg16_2" BEL "CPU/regfile/reg16_3" BEL
        "CPU/regfile/reg16_4" BEL "CPU/regfile/reg16_5" BEL
        "CPU/regfile/reg16_6" BEL "CPU/regfile/reg16_7" BEL
        "CPU/regfile/reg16_8" BEL "CPU/regfile/reg16_9" BEL
        "CPU/regfile/reg16_10" BEL "CPU/regfile/reg16_11" BEL
        "CPU/regfile/reg16_12" BEL "CPU/regfile/reg16_13" BEL
        "CPU/regfile/reg16_14" BEL "CPU/regfile/reg16_15" BEL
        "CPU/regfile/reg16_16" BEL "CPU/regfile/reg16_17" BEL
        "CPU/regfile/reg16_18" BEL "CPU/regfile/reg16_19" BEL
        "CPU/regfile/reg16_20" BEL "CPU/regfile/reg16_21" BEL
        "CPU/regfile/reg16_22" BEL "CPU/regfile/reg16_23" BEL
        "CPU/regfile/reg16_24" BEL "CPU/regfile/reg16_25" BEL
        "CPU/regfile/reg16_26" BEL "CPU/regfile/reg16_27" BEL
        "CPU/regfile/reg16_28" BEL "CPU/regfile/reg16_29" BEL
        "CPU/regfile/reg16_30" BEL "CPU/regfile/reg16_31" BEL
        "CPU/regfile/reg17_0" BEL "CPU/regfile/reg17_1" BEL
        "CPU/regfile/reg17_2" BEL "CPU/regfile/reg17_3" BEL
        "CPU/regfile/reg17_4" BEL "CPU/regfile/reg17_5" BEL
        "CPU/regfile/reg17_6" BEL "CPU/regfile/reg17_7" BEL
        "CPU/regfile/reg17_8" BEL "CPU/regfile/reg17_9" BEL
        "CPU/regfile/reg17_10" BEL "CPU/regfile/reg17_11" BEL
        "CPU/regfile/reg17_12" BEL "CPU/regfile/reg17_13" BEL
        "CPU/regfile/reg17_14" BEL "CPU/regfile/reg17_15" BEL
        "CPU/regfile/reg17_16" BEL "CPU/regfile/reg17_17" BEL
        "CPU/regfile/reg17_18" BEL "CPU/regfile/reg17_19" BEL
        "CPU/regfile/reg17_20" BEL "CPU/regfile/reg17_21" BEL
        "CPU/regfile/reg17_22" BEL "CPU/regfile/reg17_23" BEL
        "CPU/regfile/reg17_24" BEL "CPU/regfile/reg17_25" BEL
        "CPU/regfile/reg17_26" BEL "CPU/regfile/reg17_27" BEL
        "CPU/regfile/reg17_28" BEL "CPU/regfile/reg17_29" BEL
        "CPU/regfile/reg17_30" BEL "CPU/regfile/reg17_31" BEL
        "CPU/regfile/reg18_0" BEL "CPU/regfile/reg18_1" BEL
        "CPU/regfile/reg18_2" BEL "CPU/regfile/reg18_3" BEL
        "CPU/regfile/reg18_4" BEL "CPU/regfile/reg18_5" BEL
        "CPU/regfile/reg18_6" BEL "CPU/regfile/reg18_7" BEL
        "CPU/regfile/reg18_8" BEL "CPU/regfile/reg18_9" BEL
        "CPU/regfile/reg18_10" BEL "CPU/regfile/reg18_11" BEL
        "CPU/regfile/reg18_12" BEL "CPU/regfile/reg18_13" BEL
        "CPU/regfile/reg18_14" BEL "CPU/regfile/reg18_15" BEL
        "CPU/regfile/reg18_16" BEL "CPU/regfile/reg18_17" BEL
        "CPU/regfile/reg18_18" BEL "CPU/regfile/reg18_19" BEL
        "CPU/regfile/reg18_20" BEL "CPU/regfile/reg18_21" BEL
        "CPU/regfile/reg18_22" BEL "CPU/regfile/reg18_23" BEL
        "CPU/regfile/reg18_24" BEL "CPU/regfile/reg18_25" BEL
        "CPU/regfile/reg18_26" BEL "CPU/regfile/reg18_27" BEL
        "CPU/regfile/reg18_28" BEL "CPU/regfile/reg18_29" BEL
        "CPU/regfile/reg18_30" BEL "CPU/regfile/reg18_31" BEL
        "CPU/regfile/reg19_0" BEL "CPU/regfile/reg19_1" BEL
        "CPU/regfile/reg19_2" BEL "CPU/regfile/reg19_3" BEL
        "CPU/regfile/reg19_4" BEL "CPU/regfile/reg19_5" BEL
        "CPU/regfile/reg19_6" BEL "CPU/regfile/reg19_7" BEL
        "CPU/regfile/reg19_8" BEL "CPU/regfile/reg19_9" BEL
        "CPU/regfile/reg19_10" BEL "CPU/regfile/reg19_11" BEL
        "CPU/regfile/reg19_12" BEL "CPU/regfile/reg19_13" BEL
        "CPU/regfile/reg19_14" BEL "CPU/regfile/reg19_15" BEL
        "CPU/regfile/reg19_16" BEL "CPU/regfile/reg19_17" BEL
        "CPU/regfile/reg19_18" BEL "CPU/regfile/reg19_19" BEL
        "CPU/regfile/reg19_20" BEL "CPU/regfile/reg19_21" BEL
        "CPU/regfile/reg19_22" BEL "CPU/regfile/reg19_23" BEL
        "CPU/regfile/reg19_24" BEL "CPU/regfile/reg19_25" BEL
        "CPU/regfile/reg19_26" BEL "CPU/regfile/reg19_27" BEL
        "CPU/regfile/reg19_28" BEL "CPU/regfile/reg19_29" BEL
        "CPU/regfile/reg19_30" BEL "CPU/regfile/reg19_31" BEL
        "CPU/regfile/reg20_0" BEL "CPU/regfile/reg20_1" BEL
        "CPU/regfile/reg20_2" BEL "CPU/regfile/reg20_3" BEL
        "CPU/regfile/reg20_4" BEL "CPU/regfile/reg20_5" BEL
        "CPU/regfile/reg20_6" BEL "CPU/regfile/reg20_7" BEL
        "CPU/regfile/reg20_8" BEL "CPU/regfile/reg20_9" BEL
        "CPU/regfile/reg20_10" BEL "CPU/regfile/reg20_11" BEL
        "CPU/regfile/reg20_12" BEL "CPU/regfile/reg20_13" BEL
        "CPU/regfile/reg20_14" BEL "CPU/regfile/reg20_15" BEL
        "CPU/regfile/reg20_16" BEL "CPU/regfile/reg20_17" BEL
        "CPU/regfile/reg20_18" BEL "CPU/regfile/reg20_19" BEL
        "CPU/regfile/reg20_20" BEL "CPU/regfile/reg20_21" BEL
        "CPU/regfile/reg20_22" BEL "CPU/regfile/reg20_23" BEL
        "CPU/regfile/reg20_24" BEL "CPU/regfile/reg20_25" BEL
        "CPU/regfile/reg20_26" BEL "CPU/regfile/reg20_27" BEL
        "CPU/regfile/reg20_28" BEL "CPU/regfile/reg20_29" BEL
        "CPU/regfile/reg20_30" BEL "CPU/regfile/reg20_31" BEL
        "CPU/regfile/reg21_0" BEL "CPU/regfile/reg21_1" BEL
        "CPU/regfile/reg21_2" BEL "CPU/regfile/reg21_3" BEL
        "CPU/regfile/reg21_4" BEL "CPU/regfile/reg21_5" BEL
        "CPU/regfile/reg21_6" BEL "CPU/regfile/reg21_7" BEL
        "CPU/regfile/reg21_8" BEL "CPU/regfile/reg21_9" BEL
        "CPU/regfile/reg21_10" BEL "CPU/regfile/reg21_11" BEL
        "CPU/regfile/reg21_12" BEL "CPU/regfile/reg21_13" BEL
        "CPU/regfile/reg21_14" BEL "CPU/regfile/reg21_15" BEL
        "CPU/regfile/reg21_16" BEL "CPU/regfile/reg21_17" BEL
        "CPU/regfile/reg21_18" BEL "CPU/regfile/reg21_19" BEL
        "CPU/regfile/reg21_20" BEL "CPU/regfile/reg21_21" BEL
        "CPU/regfile/reg21_22" BEL "CPU/regfile/reg21_23" BEL
        "CPU/regfile/reg21_24" BEL "CPU/regfile/reg21_25" BEL
        "CPU/regfile/reg21_26" BEL "CPU/regfile/reg21_27" BEL
        "CPU/regfile/reg21_28" BEL "CPU/regfile/reg21_29" BEL
        "CPU/regfile/reg21_30" BEL "CPU/regfile/reg21_31" BEL
        "CPU/regfile/reg22_0" BEL "CPU/regfile/reg22_1" BEL
        "CPU/regfile/reg22_2" BEL "CPU/regfile/reg22_3" BEL
        "CPU/regfile/reg22_4" BEL "CPU/regfile/reg22_5" BEL
        "CPU/regfile/reg22_6" BEL "CPU/regfile/reg22_7" BEL
        "CPU/regfile/reg22_8" BEL "CPU/regfile/reg22_9" BEL
        "CPU/regfile/reg22_10" BEL "CPU/regfile/reg22_11" BEL
        "CPU/regfile/reg22_12" BEL "CPU/regfile/reg22_13" BEL
        "CPU/regfile/reg22_14" BEL "CPU/regfile/reg22_15" BEL
        "CPU/regfile/reg22_16" BEL "CPU/regfile/reg22_17" BEL
        "CPU/regfile/reg22_18" BEL "CPU/regfile/reg22_19" BEL
        "CPU/regfile/reg22_20" BEL "CPU/regfile/reg22_21" BEL
        "CPU/regfile/reg22_22" BEL "CPU/regfile/reg22_23" BEL
        "CPU/regfile/reg22_24" BEL "CPU/regfile/reg22_25" BEL
        "CPU/regfile/reg22_26" BEL "CPU/regfile/reg22_27" BEL
        "CPU/regfile/reg22_28" BEL "CPU/regfile/reg22_29" BEL
        "CPU/regfile/reg22_30" BEL "CPU/regfile/reg22_31" BEL
        "CPU/regfile/reg23_0" BEL "CPU/regfile/reg23_1" BEL
        "CPU/regfile/reg23_2" BEL "CPU/regfile/reg23_3" BEL
        "CPU/regfile/reg23_4" BEL "CPU/regfile/reg23_5" BEL
        "CPU/regfile/reg23_6" BEL "CPU/regfile/reg23_7" BEL
        "CPU/regfile/reg23_8" BEL "CPU/regfile/reg23_9" BEL
        "CPU/regfile/reg23_10" BEL "CPU/regfile/reg23_11" BEL
        "CPU/regfile/reg23_12" BEL "CPU/regfile/reg23_13" BEL
        "CPU/regfile/reg23_14" BEL "CPU/regfile/reg23_15" BEL
        "CPU/regfile/reg23_16" BEL "CPU/regfile/reg23_17" BEL
        "CPU/regfile/reg23_18" BEL "CPU/regfile/reg23_19" BEL
        "CPU/regfile/reg23_20" BEL "CPU/regfile/reg23_21" BEL
        "CPU/regfile/reg23_22" BEL "CPU/regfile/reg23_23" BEL
        "CPU/regfile/reg23_24" BEL "CPU/regfile/reg23_25" BEL
        "CPU/regfile/reg23_26" BEL "CPU/regfile/reg23_27" BEL
        "CPU/regfile/reg23_28" BEL "CPU/regfile/reg23_29" BEL
        "CPU/regfile/reg23_30" BEL "CPU/regfile/reg23_31" BEL
        "CPU/regfile/reg24_0" BEL "CPU/regfile/reg24_1" BEL
        "CPU/regfile/reg24_2" BEL "CPU/regfile/reg24_3" BEL
        "CPU/regfile/reg24_4" BEL "CPU/regfile/reg24_5" BEL
        "CPU/regfile/reg24_6" BEL "CPU/regfile/reg24_7" BEL
        "CPU/regfile/reg24_8" BEL "CPU/regfile/reg24_9" BEL
        "CPU/regfile/reg24_10" BEL "CPU/regfile/reg24_11" BEL
        "CPU/regfile/reg24_12" BEL "CPU/regfile/reg24_13" BEL
        "CPU/regfile/reg24_14" BEL "CPU/regfile/reg24_15" BEL
        "CPU/regfile/reg24_16" BEL "CPU/regfile/reg24_17" BEL
        "CPU/regfile/reg24_18" BEL "CPU/regfile/reg24_19" BEL
        "CPU/regfile/reg24_20" BEL "CPU/regfile/reg24_21" BEL
        "CPU/regfile/reg24_22" BEL "CPU/regfile/reg24_23" BEL
        "CPU/regfile/reg24_24" BEL "CPU/regfile/reg24_25" BEL
        "CPU/regfile/reg24_26" BEL "CPU/regfile/reg24_27" BEL
        "CPU/regfile/reg24_28" BEL "CPU/regfile/reg24_29" BEL
        "CPU/regfile/reg24_30" BEL "CPU/regfile/reg24_31" BEL
        "CPU/regfile/reg25_0" BEL "CPU/regfile/reg25_1" BEL
        "CPU/regfile/reg25_2" BEL "CPU/regfile/reg25_3" BEL
        "CPU/regfile/reg25_4" BEL "CPU/regfile/reg25_5" BEL
        "CPU/regfile/reg25_6" BEL "CPU/regfile/reg25_7" BEL
        "CPU/regfile/reg25_8" BEL "CPU/regfile/reg25_9" BEL
        "CPU/regfile/reg25_10" BEL "CPU/regfile/reg25_11" BEL
        "CPU/regfile/reg25_12" BEL "CPU/regfile/reg25_13" BEL
        "CPU/regfile/reg25_14" BEL "CPU/regfile/reg25_15" BEL
        "CPU/regfile/reg25_16" BEL "CPU/regfile/reg25_17" BEL
        "CPU/regfile/reg25_18" BEL "CPU/regfile/reg25_19" BEL
        "CPU/regfile/reg25_20" BEL "CPU/regfile/reg25_21" BEL
        "CPU/regfile/reg25_22" BEL "CPU/regfile/reg25_23" BEL
        "CPU/regfile/reg25_24" BEL "CPU/regfile/reg25_25" BEL
        "CPU/regfile/reg25_26" BEL "CPU/regfile/reg25_27" BEL
        "CPU/regfile/reg25_28" BEL "CPU/regfile/reg25_29" BEL
        "CPU/regfile/reg25_30" BEL "CPU/regfile/reg25_31" BEL
        "CPU/regfile/reg26_0" BEL "CPU/regfile/reg26_1" BEL
        "CPU/regfile/reg26_2" BEL "CPU/regfile/reg26_3" BEL
        "CPU/regfile/reg26_4" BEL "CPU/regfile/reg26_5" BEL
        "CPU/regfile/reg26_6" BEL "CPU/regfile/reg26_7" BEL
        "CPU/regfile/reg26_8" BEL "CPU/regfile/reg26_9" BEL
        "CPU/regfile/reg26_10" BEL "CPU/regfile/reg26_11" BEL
        "CPU/regfile/reg26_12" BEL "CPU/regfile/reg26_13" BEL
        "CPU/regfile/reg26_14" BEL "CPU/regfile/reg26_15" BEL
        "CPU/regfile/reg26_16" BEL "CPU/regfile/reg26_17" BEL
        "CPU/regfile/reg26_18" BEL "CPU/regfile/reg26_19" BEL
        "CPU/regfile/reg26_20" BEL "CPU/regfile/reg26_21" BEL
        "CPU/regfile/reg26_22" BEL "CPU/regfile/reg26_23" BEL
        "CPU/regfile/reg26_24" BEL "CPU/regfile/reg26_25" BEL
        "CPU/regfile/reg26_26" BEL "CPU/regfile/reg26_27" BEL
        "CPU/regfile/reg26_28" BEL "CPU/regfile/reg26_29" BEL
        "CPU/regfile/reg26_30" BEL "CPU/regfile/reg26_31" BEL
        "CPU/regfile/reg27_0" BEL "CPU/regfile/reg27_1" BEL
        "CPU/regfile/reg27_2" BEL "CPU/regfile/reg27_3" BEL
        "CPU/regfile/reg27_4" BEL "CPU/regfile/reg27_5" BEL
        "CPU/regfile/reg27_6" BEL "CPU/regfile/reg27_7" BEL
        "CPU/regfile/reg27_8" BEL "CPU/regfile/reg27_9" BEL
        "CPU/regfile/reg27_10" BEL "CPU/regfile/reg27_11" BEL
        "CPU/regfile/reg27_12" BEL "CPU/regfile/reg27_13" BEL
        "CPU/regfile/reg27_14" BEL "CPU/regfile/reg27_15" BEL
        "CPU/regfile/reg27_16" BEL "CPU/regfile/reg27_17" BEL
        "CPU/regfile/reg27_18" BEL "CPU/regfile/reg27_19" BEL
        "CPU/regfile/reg27_20" BEL "CPU/regfile/reg27_21" BEL
        "CPU/regfile/reg27_22" BEL "CPU/regfile/reg27_23" BEL
        "CPU/regfile/reg27_24" BEL "CPU/regfile/reg27_25" BEL
        "CPU/regfile/reg27_26" BEL "CPU/regfile/reg27_27" BEL
        "CPU/regfile/reg27_28" BEL "CPU/regfile/reg27_29" BEL
        "CPU/regfile/reg27_30" BEL "CPU/regfile/reg27_31" BEL
        "CPU/regfile/reg28_0" BEL "CPU/regfile/reg28_1" BEL
        "CPU/regfile/reg28_2" BEL "CPU/regfile/reg28_3" BEL
        "CPU/regfile/reg28_4" BEL "CPU/regfile/reg28_5" BEL
        "CPU/regfile/reg28_6" BEL "CPU/regfile/reg28_7" BEL
        "CPU/regfile/reg28_8" BEL "CPU/regfile/reg28_9" BEL
        "CPU/regfile/reg28_10" BEL "CPU/regfile/reg28_11" BEL
        "CPU/regfile/reg28_12" BEL "CPU/regfile/reg28_13" BEL
        "CPU/regfile/reg28_14" BEL "CPU/regfile/reg28_15" BEL
        "CPU/regfile/reg28_16" BEL "CPU/regfile/reg28_17" BEL
        "CPU/regfile/reg28_18" BEL "CPU/regfile/reg28_19" BEL
        "CPU/regfile/reg28_20" BEL "CPU/regfile/reg28_21" BEL
        "CPU/regfile/reg28_22" BEL "CPU/regfile/reg28_23" BEL
        "CPU/regfile/reg28_24" BEL "CPU/regfile/reg28_25" BEL
        "CPU/regfile/reg28_26" BEL "CPU/regfile/reg28_27" BEL
        "CPU/regfile/reg28_28" BEL "CPU/regfile/reg28_29" BEL
        "CPU/regfile/reg28_30" BEL "CPU/regfile/reg28_31" BEL
        "CPU/regfile/reg29_0" BEL "CPU/regfile/reg29_1" BEL
        "CPU/regfile/reg29_2" BEL "CPU/regfile/reg29_3" BEL
        "CPU/regfile/reg29_4" BEL "CPU/regfile/reg29_5" BEL
        "CPU/regfile/reg29_6" BEL "CPU/regfile/reg29_7" BEL
        "CPU/regfile/reg29_8" BEL "CPU/regfile/reg29_9" BEL
        "CPU/regfile/reg29_10" BEL "CPU/regfile/reg29_11" BEL
        "CPU/regfile/reg29_12" BEL "CPU/regfile/reg29_13" BEL
        "CPU/regfile/reg29_14" BEL "CPU/regfile/reg29_15" BEL
        "CPU/regfile/reg29_16" BEL "CPU/regfile/reg29_17" BEL
        "CPU/regfile/reg29_18" BEL "CPU/regfile/reg29_19" BEL
        "CPU/regfile/reg29_20" BEL "CPU/regfile/reg29_21" BEL
        "CPU/regfile/reg29_22" BEL "CPU/regfile/reg29_23" BEL
        "CPU/regfile/reg29_24" BEL "CPU/regfile/reg29_25" BEL
        "CPU/regfile/reg29_26" BEL "CPU/regfile/reg29_27" BEL
        "CPU/regfile/reg29_28" BEL "CPU/regfile/reg29_29" BEL
        "CPU/regfile/reg29_30" BEL "CPU/regfile/reg29_31" BEL
        "CPU/regfile/reg30_0" BEL "CPU/regfile/reg30_1" BEL
        "CPU/regfile/reg30_2" BEL "CPU/regfile/reg30_3" BEL
        "CPU/regfile/reg30_4" BEL "CPU/regfile/reg30_5" BEL
        "CPU/regfile/reg30_6" BEL "CPU/regfile/reg30_7" BEL
        "CPU/regfile/reg30_8" BEL "CPU/regfile/reg30_9" BEL
        "CPU/regfile/reg30_10" BEL "CPU/regfile/reg30_11" BEL
        "CPU/regfile/reg30_12" BEL "CPU/regfile/reg30_13" BEL
        "CPU/regfile/reg30_14" BEL "CPU/regfile/reg30_15" BEL
        "CPU/regfile/reg30_16" BEL "CPU/regfile/reg30_17" BEL
        "CPU/regfile/reg30_18" BEL "CPU/regfile/reg30_19" BEL
        "CPU/regfile/reg30_20" BEL "CPU/regfile/reg30_21" BEL
        "CPU/regfile/reg30_22" BEL "CPU/regfile/reg30_23" BEL
        "CPU/regfile/reg30_24" BEL "CPU/regfile/reg30_25" BEL
        "CPU/regfile/reg30_26" BEL "CPU/regfile/reg30_27" BEL
        "CPU/regfile/reg30_28" BEL "CPU/regfile/reg30_29" BEL
        "CPU/regfile/reg30_30" BEL "CPU/regfile/reg30_31" BEL
        "CPU/regfile/reg31_0" BEL "CPU/regfile/reg31_1" BEL
        "CPU/regfile/reg31_2" BEL "CPU/regfile/reg31_3" BEL
        "CPU/regfile/reg31_4" BEL "CPU/regfile/reg31_5" BEL
        "CPU/regfile/reg31_6" BEL "CPU/regfile/reg31_7" BEL
        "CPU/regfile/reg31_8" BEL "CPU/regfile/reg31_9" BEL
        "CPU/regfile/reg31_10" BEL "CPU/regfile/reg31_11" BEL
        "CPU/regfile/reg31_12" BEL "CPU/regfile/reg31_13" BEL
        "CPU/regfile/reg31_14" BEL "CPU/regfile/reg31_15" BEL
        "CPU/regfile/reg31_16" BEL "CPU/regfile/reg31_17" BEL
        "CPU/regfile/reg31_18" BEL "CPU/regfile/reg31_19" BEL
        "CPU/regfile/reg31_20" BEL "CPU/regfile/reg31_21" BEL
        "CPU/regfile/reg31_22" BEL "CPU/regfile/reg31_23" BEL
        "CPU/regfile/reg31_24" BEL "CPU/regfile/reg31_25" BEL
        "CPU/regfile/reg31_26" BEL "CPU/regfile/reg31_27" BEL
        "CPU/regfile/reg31_28" BEL "CPU/regfile/reg31_29" BEL
        "CPU/regfile/reg31_30" BEL "CPU/regfile/reg31_31" BEL
        "CPU/cycle_counter_31" BEL "CPU/cycle_counter_30" BEL
        "CPU/cycle_counter_29" BEL "CPU/cycle_counter_28" BEL
        "CPU/cycle_counter_27" BEL "CPU/cycle_counter_26" BEL
        "CPU/cycle_counter_25" BEL "CPU/cycle_counter_24" BEL
        "CPU/cycle_counter_23" BEL "CPU/cycle_counter_22" BEL
        "CPU/cycle_counter_21" BEL "CPU/cycle_counter_20" BEL
        "CPU/cycle_counter_19" BEL "CPU/cycle_counter_18" BEL
        "CPU/cycle_counter_17" BEL "CPU/cycle_counter_16" BEL
        "CPU/cycle_counter_15" BEL "CPU/cycle_counter_14" BEL
        "CPU/cycle_counter_13" BEL "CPU/cycle_counter_12" BEL
        "CPU/cycle_counter_11" BEL "CPU/cycle_counter_10" BEL
        "CPU/cycle_counter_9" BEL "CPU/cycle_counter_8" BEL
        "CPU/cycle_counter_7" BEL "CPU/cycle_counter_6" BEL
        "CPU/cycle_counter_5" BEL "CPU/cycle_counter_4" BEL
        "CPU/cycle_counter_3" BEL "CPU/cycle_counter_2" BEL
        "CPU/cycle_counter_1" BEL "CPU/cycle_counter_0" BEL
        "CPU/Instr_counter_31" BEL "CPU/Instr_counter_30" BEL
        "CPU/Instr_counter_29" BEL "CPU/Instr_counter_28" BEL
        "CPU/Instr_counter_27" BEL "CPU/Instr_counter_26" BEL
        "CPU/Instr_counter_25" BEL "CPU/Instr_counter_24" BEL
        "CPU/Instr_counter_23" BEL "CPU/Instr_counter_22" BEL
        "CPU/Instr_counter_21" BEL "CPU/Instr_counter_20" BEL
        "CPU/Instr_counter_19" BEL "CPU/Instr_counter_18" BEL
        "CPU/Instr_counter_17" BEL "CPU/Instr_counter_16" BEL
        "CPU/Instr_counter_15" BEL "CPU/Instr_counter_14" BEL
        "CPU/Instr_counter_13" BEL "CPU/Instr_counter_12" BEL
        "CPU/Instr_counter_11" BEL "CPU/Instr_counter_10" BEL
        "CPU/Instr_counter_9" BEL "CPU/Instr_counter_8" BEL
        "CPU/Instr_counter_7" BEL "CPU/Instr_counter_6" BEL
        "CPU/Instr_counter_5" BEL "CPU/Instr_counter_4" BEL
        "CPU/Instr_counter_3" BEL "CPU/Instr_counter_2" BEL
        "CPU/Instr_counter_1" BEL "CPU/Instr_counter_0" BEL
        "CPU/uart/rxreg/Out_0" BEL "CPU/uart/txreg/Out_0" BEL "CPU/currPC_31"
        BEL "CPU/currPC_30" BEL "CPU/currPC_29" BEL "CPU/currPC_28" BEL
        "CPU/currPC_27" BEL "CPU/currPC_26" BEL "CPU/currPC_25" BEL
        "CPU/currPC_24" BEL "CPU/currPC_23" BEL "CPU/currPC_22" BEL
        "CPU/currPC_21" BEL "CPU/currPC_20" BEL "CPU/currPC_19" BEL
        "CPU/currPC_18" BEL "CPU/currPC_17" BEL "CPU/currPC_16" BEL
        "CPU/currPC_15" BEL "CPU/currPC_14" BEL "CPU/currPC_13" BEL
        "CPU/currPC_12" BEL "CPU/currPC_11" BEL "CPU/currPC_10" BEL
        "CPU/currPC_9" BEL "CPU/currPC_8" BEL "CPU/currPC_7" BEL
        "CPU/currPC_6" BEL "CPU/currPC_5" BEL "CPU/currPC_4" BEL
        "CPU/currPC_3" BEL "CPU/currPC_2" BEL "CPU/currPC_1" BEL
        "CPU/currPC_0" BEL "CPU/delay_flush" BEL "CPU/P_PC_31" BEL
        "CPU/P_PC_30" BEL "CPU/P_PC_29" BEL "CPU/P_PC_28" BEL "CPU/P_PC_27"
        BEL "CPU/P_PC_26" BEL "CPU/P_PC_25" BEL "CPU/P_PC_24" BEL
        "CPU/P_PC_23" BEL "CPU/P_PC_22" BEL "CPU/P_PC_21" BEL "CPU/P_PC_20"
        BEL "CPU/P_PC_19" BEL "CPU/P_PC_18" BEL "CPU/P_PC_17" BEL
        "CPU/P_PC_16" BEL "CPU/P_PC_15" BEL "CPU/P_PC_14" BEL "CPU/P_PC_13"
        BEL "CPU/P_PC_12" BEL "CPU/P_PC_11" BEL "CPU/P_PC_10" BEL "CPU/P_PC_9"
        BEL "CPU/P_PC_8" BEL "CPU/P_PC_7" BEL "CPU/P_PC_6" BEL "CPU/P_PC_5"
        BEL "CPU/P_PC_4" BEL "CPU/P_PC_3" BEL "CPU/P_PC_2" BEL "CPU/P_PC_1"
        BEL "CPU/P_PC_0" BEL "mem_arch/icache/addr_hold_2" BEL
        "mem_arch/icache/addr_hold_3" BEL "mem_arch/icache/addr_hold_4" BEL
        "mem_arch/icache/addr_hold_5" BEL "mem_arch/icache/addr_hold_6" BEL
        "mem_arch/icache/addr_hold_7" BEL "mem_arch/icache/addr_hold_8" BEL
        "mem_arch/icache/addr_hold_9" BEL "mem_arch/icache/addr_hold_10" BEL
        "mem_arch/icache/addr_hold_11" BEL "mem_arch/icache/addr_hold_12" BEL
        "mem_arch/icache/addr_hold_13" BEL "mem_arch/icache/addr_hold_14" BEL
        "mem_arch/icache/addr_hold_15" BEL "mem_arch/icache/addr_hold_16" BEL
        "mem_arch/icache/addr_hold_17" BEL "mem_arch/icache/addr_hold_18" BEL
        "mem_arch/icache/addr_hold_19" BEL "mem_arch/icache/addr_hold_20" BEL
        "mem_arch/icache/addr_hold_21" BEL "mem_arch/icache/addr_hold_22" BEL
        "mem_arch/icache/addr_hold_23" BEL "mem_arch/icache/addr_hold_24" BEL
        "mem_arch/icache/addr_hold_25" BEL "mem_arch/icache/addr_hold_26" BEL
        "mem_arch/icache/addr_hold_27" BEL "mem_arch/icache/leastUsed" BEL
        "mem_arch/icache/re_hold" BEL "mem_arch/icache/we_hold_0" BEL
        "mem_arch/icache/we_hold_1" BEL "mem_arch/icache/we_hold_2" BEL
        "mem_arch/icache/we_hold_3" BEL "mem_arch/icache/active_data_line_0"
        BEL "mem_arch/icache/active_data_line_1" BEL
        "mem_arch/icache/active_data_line_2" BEL
        "mem_arch/icache/active_data_line_3" BEL
        "mem_arch/icache/active_data_line_4" BEL
        "mem_arch/icache/active_data_line_5" BEL
        "mem_arch/icache/active_data_line_6" BEL
        "mem_arch/icache/active_data_line_7" BEL
        "mem_arch/icache/active_data_line_8" BEL
        "mem_arch/icache/active_data_line_9" BEL
        "mem_arch/icache/active_data_line_10" BEL
        "mem_arch/icache/active_data_line_11" BEL
        "mem_arch/icache/active_data_line_12" BEL
        "mem_arch/icache/active_data_line_13" BEL
        "mem_arch/icache/active_data_line_14" BEL
        "mem_arch/icache/active_data_line_15" BEL
        "mem_arch/icache/active_data_line_16" BEL
        "mem_arch/icache/active_data_line_17" BEL
        "mem_arch/icache/active_data_line_18" BEL
        "mem_arch/icache/active_data_line_19" BEL
        "mem_arch/icache/active_data_line_20" BEL
        "mem_arch/icache/active_data_line_21" BEL
        "mem_arch/icache/active_data_line_22" BEL
        "mem_arch/icache/active_data_line_23" BEL
        "mem_arch/icache/active_data_line_24" BEL
        "mem_arch/icache/active_data_line_25" BEL
        "mem_arch/icache/active_data_line_26" BEL
        "mem_arch/icache/active_data_line_27" BEL
        "mem_arch/icache/active_data_line_28" BEL
        "mem_arch/icache/active_data_line_29" BEL
        "mem_arch/icache/active_data_line_30" BEL
        "mem_arch/icache/active_data_line_31" BEL
        "mem_arch/icache/active_data_line_32" BEL
        "mem_arch/icache/active_data_line_33" BEL
        "mem_arch/icache/active_data_line_34" BEL
        "mem_arch/icache/active_data_line_35" BEL
        "mem_arch/icache/active_data_line_36" BEL
        "mem_arch/icache/active_data_line_37" BEL
        "mem_arch/icache/active_data_line_38" BEL
        "mem_arch/icache/active_data_line_39" BEL
        "mem_arch/icache/active_data_line_40" BEL
        "mem_arch/icache/active_data_line_41" BEL
        "mem_arch/icache/active_data_line_42" BEL
        "mem_arch/icache/active_data_line_43" BEL
        "mem_arch/icache/active_data_line_44" BEL
        "mem_arch/icache/active_data_line_45" BEL
        "mem_arch/icache/active_data_line_46" BEL
        "mem_arch/icache/active_data_line_47" BEL
        "mem_arch/icache/active_data_line_48" BEL
        "mem_arch/icache/active_data_line_49" BEL
        "mem_arch/icache/active_data_line_50" BEL
        "mem_arch/icache/active_data_line_51" BEL
        "mem_arch/icache/active_data_line_52" BEL
        "mem_arch/icache/active_data_line_53" BEL
        "mem_arch/icache/active_data_line_54" BEL
        "mem_arch/icache/active_data_line_55" BEL
        "mem_arch/icache/active_data_line_56" BEL
        "mem_arch/icache/active_data_line_57" BEL
        "mem_arch/icache/active_data_line_58" BEL
        "mem_arch/icache/active_data_line_59" BEL
        "mem_arch/icache/active_data_line_60" BEL
        "mem_arch/icache/active_data_line_61" BEL
        "mem_arch/icache/active_data_line_62" BEL
        "mem_arch/icache/active_data_line_63" BEL
        "mem_arch/icache/active_data_line_64" BEL
        "mem_arch/icache/active_data_line_65" BEL
        "mem_arch/icache/active_data_line_66" BEL
        "mem_arch/icache/active_data_line_67" BEL
        "mem_arch/icache/active_data_line_68" BEL
        "mem_arch/icache/active_data_line_69" BEL
        "mem_arch/icache/active_data_line_70" BEL
        "mem_arch/icache/active_data_line_71" BEL
        "mem_arch/icache/active_data_line_72" BEL
        "mem_arch/icache/active_data_line_73" BEL
        "mem_arch/icache/active_data_line_74" BEL
        "mem_arch/icache/active_data_line_75" BEL
        "mem_arch/icache/active_data_line_76" BEL
        "mem_arch/icache/active_data_line_77" BEL
        "mem_arch/icache/active_data_line_78" BEL
        "mem_arch/icache/active_data_line_79" BEL
        "mem_arch/icache/active_data_line_80" BEL
        "mem_arch/icache/active_data_line_81" BEL
        "mem_arch/icache/active_data_line_82" BEL
        "mem_arch/icache/active_data_line_83" BEL
        "mem_arch/icache/active_data_line_84" BEL
        "mem_arch/icache/active_data_line_85" BEL
        "mem_arch/icache/active_data_line_86" BEL
        "mem_arch/icache/active_data_line_87" BEL
        "mem_arch/icache/active_data_line_88" BEL
        "mem_arch/icache/active_data_line_89" BEL
        "mem_arch/icache/active_data_line_90" BEL
        "mem_arch/icache/active_data_line_91" BEL
        "mem_arch/icache/active_data_line_92" BEL
        "mem_arch/icache/active_data_line_93" BEL
        "mem_arch/icache/active_data_line_94" BEL
        "mem_arch/icache/active_data_line_95" BEL
        "mem_arch/icache/active_data_line_96" BEL
        "mem_arch/icache/active_data_line_97" BEL
        "mem_arch/icache/active_data_line_98" BEL
        "mem_arch/icache/active_data_line_99" BEL
        "mem_arch/icache/active_data_line_100" BEL
        "mem_arch/icache/active_data_line_101" BEL
        "mem_arch/icache/active_data_line_102" BEL
        "mem_arch/icache/active_data_line_103" BEL
        "mem_arch/icache/active_data_line_104" BEL
        "mem_arch/icache/active_data_line_105" BEL
        "mem_arch/icache/active_data_line_106" BEL
        "mem_arch/icache/active_data_line_107" BEL
        "mem_arch/icache/active_data_line_108" BEL
        "mem_arch/icache/active_data_line_109" BEL
        "mem_arch/icache/active_data_line_110" BEL
        "mem_arch/icache/active_data_line_111" BEL
        "mem_arch/icache/active_data_line_112" BEL
        "mem_arch/icache/active_data_line_113" BEL
        "mem_arch/icache/active_data_line_114" BEL
        "mem_arch/icache/active_data_line_115" BEL
        "mem_arch/icache/active_data_line_116" BEL
        "mem_arch/icache/active_data_line_117" BEL
        "mem_arch/icache/active_data_line_118" BEL
        "mem_arch/icache/active_data_line_119" BEL
        "mem_arch/icache/active_data_line_120" BEL
        "mem_arch/icache/active_data_line_121" BEL
        "mem_arch/icache/active_data_line_122" BEL
        "mem_arch/icache/active_data_line_123" BEL
        "mem_arch/icache/active_data_line_124" BEL
        "mem_arch/icache/active_data_line_125" BEL
        "mem_arch/icache/active_data_line_126" BEL
        "mem_arch/icache/active_data_line_127" BEL
        "mem_arch/icache/active_data_line_128" BEL
        "mem_arch/icache/active_data_line_129" BEL
        "mem_arch/icache/active_data_line_130" BEL
        "mem_arch/icache/active_data_line_131" BEL
        "mem_arch/icache/active_data_line_132" BEL
        "mem_arch/icache/active_data_line_133" BEL
        "mem_arch/icache/active_data_line_134" BEL
        "mem_arch/icache/active_data_line_135" BEL
        "mem_arch/icache/active_data_line_136" BEL
        "mem_arch/icache/active_data_line_137" BEL
        "mem_arch/icache/active_data_line_138" BEL
        "mem_arch/icache/active_data_line_139" BEL
        "mem_arch/icache/active_data_line_140" BEL
        "mem_arch/icache/active_data_line_141" BEL
        "mem_arch/icache/active_data_line_142" BEL
        "mem_arch/icache/active_data_line_143" BEL
        "mem_arch/icache/active_data_line_144" BEL
        "mem_arch/icache/active_data_line_145" BEL
        "mem_arch/icache/active_data_line_146" BEL
        "mem_arch/icache/active_data_line_147" BEL
        "mem_arch/icache/active_data_line_148" BEL
        "mem_arch/icache/active_data_line_149" BEL
        "mem_arch/icache/active_data_line_150" BEL
        "mem_arch/icache/active_data_line_151" BEL
        "mem_arch/icache/active_data_line_152" BEL
        "mem_arch/icache/active_data_line_153" BEL
        "mem_arch/icache/active_data_line_154" BEL
        "mem_arch/icache/active_data_line_155" BEL
        "mem_arch/icache/active_data_line_156" BEL
        "mem_arch/icache/active_data_line_157" BEL
        "mem_arch/icache/active_data_line_158" BEL
        "mem_arch/icache/active_data_line_159" BEL
        "mem_arch/icache/active_data_line_160" BEL
        "mem_arch/icache/active_data_line_161" BEL
        "mem_arch/icache/active_data_line_162" BEL
        "mem_arch/icache/active_data_line_163" BEL
        "mem_arch/icache/active_data_line_164" BEL
        "mem_arch/icache/active_data_line_165" BEL
        "mem_arch/icache/active_data_line_166" BEL
        "mem_arch/icache/active_data_line_167" BEL
        "mem_arch/icache/active_data_line_168" BEL
        "mem_arch/icache/active_data_line_169" BEL
        "mem_arch/icache/active_data_line_170" BEL
        "mem_arch/icache/active_data_line_171" BEL
        "mem_arch/icache/active_data_line_172" BEL
        "mem_arch/icache/active_data_line_173" BEL
        "mem_arch/icache/active_data_line_174" BEL
        "mem_arch/icache/active_data_line_175" BEL
        "mem_arch/icache/active_data_line_176" BEL
        "mem_arch/icache/active_data_line_177" BEL
        "mem_arch/icache/active_data_line_178" BEL
        "mem_arch/icache/active_data_line_179" BEL
        "mem_arch/icache/active_data_line_180" BEL
        "mem_arch/icache/active_data_line_181" BEL
        "mem_arch/icache/active_data_line_182" BEL
        "mem_arch/icache/active_data_line_183" BEL
        "mem_arch/icache/active_data_line_184" BEL
        "mem_arch/icache/active_data_line_185" BEL
        "mem_arch/icache/active_data_line_186" BEL
        "mem_arch/icache/active_data_line_187" BEL
        "mem_arch/icache/active_data_line_188" BEL
        "mem_arch/icache/active_data_line_189" BEL
        "mem_arch/icache/active_data_line_190" BEL
        "mem_arch/icache/active_data_line_191" BEL
        "mem_arch/icache/active_data_line_192" BEL
        "mem_arch/icache/active_data_line_193" BEL
        "mem_arch/icache/active_data_line_194" BEL
        "mem_arch/icache/active_data_line_195" BEL
        "mem_arch/icache/active_data_line_196" BEL
        "mem_arch/icache/active_data_line_197" BEL
        "mem_arch/icache/active_data_line_198" BEL
        "mem_arch/icache/active_data_line_199" BEL
        "mem_arch/icache/active_data_line_200" BEL
        "mem_arch/icache/active_data_line_201" BEL
        "mem_arch/icache/active_data_line_202" BEL
        "mem_arch/icache/active_data_line_203" BEL
        "mem_arch/icache/active_data_line_204" BEL
        "mem_arch/icache/active_data_line_205" BEL
        "mem_arch/icache/active_data_line_206" BEL
        "mem_arch/icache/active_data_line_207" BEL
        "mem_arch/icache/active_data_line_208" BEL
        "mem_arch/icache/active_data_line_209" BEL
        "mem_arch/icache/active_data_line_210" BEL
        "mem_arch/icache/active_data_line_211" BEL
        "mem_arch/icache/active_data_line_212" BEL
        "mem_arch/icache/active_data_line_213" BEL
        "mem_arch/icache/active_data_line_214" BEL
        "mem_arch/icache/active_data_line_215" BEL
        "mem_arch/icache/active_data_line_216" BEL
        "mem_arch/icache/active_data_line_217" BEL
        "mem_arch/icache/active_data_line_218" BEL
        "mem_arch/icache/active_data_line_219" BEL
        "mem_arch/icache/active_data_line_220" BEL
        "mem_arch/icache/active_data_line_221" BEL
        "mem_arch/icache/active_data_line_222" BEL
        "mem_arch/icache/active_data_line_223" BEL
        "mem_arch/icache/active_data_line_224" BEL
        "mem_arch/icache/active_data_line_225" BEL
        "mem_arch/icache/active_data_line_226" BEL
        "mem_arch/icache/active_data_line_227" BEL
        "mem_arch/icache/active_data_line_228" BEL
        "mem_arch/icache/active_data_line_229" BEL
        "mem_arch/icache/active_data_line_230" BEL
        "mem_arch/icache/active_data_line_231" BEL
        "mem_arch/icache/active_data_line_232" BEL
        "mem_arch/icache/active_data_line_233" BEL
        "mem_arch/icache/active_data_line_234" BEL
        "mem_arch/icache/active_data_line_235" BEL
        "mem_arch/icache/active_data_line_236" BEL
        "mem_arch/icache/active_data_line_237" BEL
        "mem_arch/icache/active_data_line_238" BEL
        "mem_arch/icache/active_data_line_239" BEL
        "mem_arch/icache/active_data_line_240" BEL
        "mem_arch/icache/active_data_line_241" BEL
        "mem_arch/icache/active_data_line_242" BEL
        "mem_arch/icache/active_data_line_243" BEL
        "mem_arch/icache/active_data_line_244" BEL
        "mem_arch/icache/active_data_line_245" BEL
        "mem_arch/icache/active_data_line_246" BEL
        "mem_arch/icache/active_data_line_247" BEL
        "mem_arch/icache/active_data_line_248" BEL
        "mem_arch/icache/active_data_line_249" BEL
        "mem_arch/icache/active_data_line_250" BEL
        "mem_arch/icache/active_data_line_251" BEL
        "mem_arch/icache/active_data_line_252" BEL
        "mem_arch/icache/active_data_line_253" BEL
        "mem_arch/icache/active_data_line_254" BEL
        "mem_arch/icache/active_data_line_255" BEL
        "mem_arch/icache/din_hold_0" BEL "mem_arch/icache/din_hold_1" BEL
        "mem_arch/icache/din_hold_2" BEL "mem_arch/icache/din_hold_3" BEL
        "mem_arch/icache/din_hold_4" BEL "mem_arch/icache/din_hold_5" BEL
        "mem_arch/icache/din_hold_6" BEL "mem_arch/icache/din_hold_7" BEL
        "mem_arch/icache/din_hold_8" BEL "mem_arch/icache/din_hold_9" BEL
        "mem_arch/icache/din_hold_10" BEL "mem_arch/icache/din_hold_11" BEL
        "mem_arch/icache/din_hold_12" BEL "mem_arch/icache/din_hold_13" BEL
        "mem_arch/icache/din_hold_14" BEL "mem_arch/icache/din_hold_15" BEL
        "mem_arch/icache/din_hold_16" BEL "mem_arch/icache/din_hold_17" BEL
        "mem_arch/icache/din_hold_18" BEL "mem_arch/icache/din_hold_19" BEL
        "mem_arch/icache/din_hold_20" BEL "mem_arch/icache/din_hold_21" BEL
        "mem_arch/icache/din_hold_22" BEL "mem_arch/icache/din_hold_23" BEL
        "mem_arch/icache/din_hold_24" BEL "mem_arch/icache/din_hold_25" BEL
        "mem_arch/icache/din_hold_26" BEL "mem_arch/icache/din_hold_27" BEL
        "mem_arch/icache/din_hold_28" BEL "mem_arch/icache/din_hold_29" BEL
        "mem_arch/icache/din_hold_30" BEL "mem_arch/icache/din_hold_31" BEL
        "mem_arch/icache/first_read_0" BEL "mem_arch/icache/first_read_1" BEL
        "mem_arch/icache/first_read_2" BEL "mem_arch/icache/first_read_3" BEL
        "mem_arch/icache/first_read_4" BEL "mem_arch/icache/first_read_5" BEL
        "mem_arch/icache/first_read_6" BEL "mem_arch/icache/first_read_7" BEL
        "mem_arch/icache/first_read_8" BEL "mem_arch/icache/first_read_9" BEL
        "mem_arch/icache/first_read_10" BEL "mem_arch/icache/first_read_11"
        BEL "mem_arch/icache/first_read_12" BEL
        "mem_arch/icache/first_read_13" BEL "mem_arch/icache/first_read_14"
        BEL "mem_arch/icache/first_read_15" BEL
        "mem_arch/icache/first_read_16" BEL "mem_arch/icache/first_read_17"
        BEL "mem_arch/icache/first_read_18" BEL
        "mem_arch/icache/first_read_19" BEL "mem_arch/icache/first_read_20"
        BEL "mem_arch/icache/first_read_21" BEL
        "mem_arch/icache/first_read_22" BEL "mem_arch/icache/first_read_23"
        BEL "mem_arch/icache/first_read_24" BEL
        "mem_arch/icache/first_read_25" BEL "mem_arch/icache/first_read_26"
        BEL "mem_arch/icache/first_read_27" BEL
        "mem_arch/icache/first_read_28" BEL "mem_arch/icache/first_read_29"
        BEL "mem_arch/icache/first_read_30" BEL
        "mem_arch/icache/first_read_31" BEL "mem_arch/icache/first_read_32"
        BEL "mem_arch/icache/first_read_33" BEL
        "mem_arch/icache/first_read_34" BEL "mem_arch/icache/first_read_35"
        BEL "mem_arch/icache/first_read_36" BEL
        "mem_arch/icache/first_read_37" BEL "mem_arch/icache/first_read_38"
        BEL "mem_arch/icache/first_read_39" BEL
        "mem_arch/icache/first_read_40" BEL "mem_arch/icache/first_read_41"
        BEL "mem_arch/icache/first_read_42" BEL
        "mem_arch/icache/first_read_43" BEL "mem_arch/icache/first_read_44"
        BEL "mem_arch/icache/first_read_45" BEL
        "mem_arch/icache/first_read_46" BEL "mem_arch/icache/first_read_47"
        BEL "mem_arch/icache/first_read_48" BEL
        "mem_arch/icache/first_read_49" BEL "mem_arch/icache/first_read_50"
        BEL "mem_arch/icache/first_read_51" BEL
        "mem_arch/icache/first_read_52" BEL "mem_arch/icache/first_read_53"
        BEL "mem_arch/icache/first_read_54" BEL
        "mem_arch/icache/first_read_55" BEL "mem_arch/icache/first_read_56"
        BEL "mem_arch/icache/first_read_57" BEL
        "mem_arch/icache/first_read_58" BEL "mem_arch/icache/first_read_59"
        BEL "mem_arch/icache/first_read_60" BEL
        "mem_arch/icache/first_read_61" BEL "mem_arch/icache/first_read_62"
        BEL "mem_arch/icache/first_read_63" BEL
        "mem_arch/icache/first_read_64" BEL "mem_arch/icache/first_read_65"
        BEL "mem_arch/icache/first_read_66" BEL
        "mem_arch/icache/first_read_67" BEL "mem_arch/icache/first_read_68"
        BEL "mem_arch/icache/first_read_69" BEL
        "mem_arch/icache/first_read_70" BEL "mem_arch/icache/first_read_71"
        BEL "mem_arch/icache/first_read_72" BEL
        "mem_arch/icache/first_read_73" BEL "mem_arch/icache/first_read_74"
        BEL "mem_arch/icache/first_read_75" BEL
        "mem_arch/icache/first_read_76" BEL "mem_arch/icache/first_read_77"
        BEL "mem_arch/icache/first_read_78" BEL
        "mem_arch/icache/first_read_79" BEL "mem_arch/icache/first_read_80"
        BEL "mem_arch/icache/first_read_81" BEL
        "mem_arch/icache/first_read_82" BEL "mem_arch/icache/first_read_83"
        BEL "mem_arch/icache/first_read_84" BEL
        "mem_arch/icache/first_read_85" BEL "mem_arch/icache/first_read_86"
        BEL "mem_arch/icache/first_read_87" BEL
        "mem_arch/icache/first_read_88" BEL "mem_arch/icache/first_read_89"
        BEL "mem_arch/icache/first_read_90" BEL
        "mem_arch/icache/first_read_91" BEL "mem_arch/icache/first_read_92"
        BEL "mem_arch/icache/first_read_93" BEL
        "mem_arch/icache/first_read_94" BEL "mem_arch/icache/first_read_95"
        BEL "mem_arch/icache/first_read_96" BEL
        "mem_arch/icache/first_read_97" BEL "mem_arch/icache/first_read_98"
        BEL "mem_arch/icache/first_read_99" BEL
        "mem_arch/icache/first_read_100" BEL "mem_arch/icache/first_read_101"
        BEL "mem_arch/icache/first_read_102" BEL
        "mem_arch/icache/first_read_103" BEL "mem_arch/icache/first_read_104"
        BEL "mem_arch/icache/first_read_105" BEL
        "mem_arch/icache/first_read_106" BEL "mem_arch/icache/first_read_107"
        BEL "mem_arch/icache/first_read_108" BEL
        "mem_arch/icache/first_read_109" BEL "mem_arch/icache/first_read_110"
        BEL "mem_arch/icache/first_read_111" BEL
        "mem_arch/icache/first_read_112" BEL "mem_arch/icache/first_read_113"
        BEL "mem_arch/icache/first_read_114" BEL
        "mem_arch/icache/first_read_115" BEL "mem_arch/icache/first_read_116"
        BEL "mem_arch/icache/first_read_117" BEL
        "mem_arch/icache/first_read_118" BEL "mem_arch/icache/first_read_119"
        BEL "mem_arch/icache/first_read_120" BEL
        "mem_arch/icache/first_read_121" BEL "mem_arch/icache/first_read_122"
        BEL "mem_arch/icache/first_read_123" BEL
        "mem_arch/icache/first_read_124" BEL "mem_arch/icache/first_read_125"
        BEL "mem_arch/icache/first_read_126" BEL
        "mem_arch/icache/first_read_127" PIN
        "mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<88>"
        PIN
        "mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<90>"
        PIN
        "mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<122>"
        PIN
        "mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<88>"
        PIN
        "mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<90>"
        PIN
        "mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<122>"
        PIN
        "mem_arch/icache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<87>"
        PIN
        "mem_arch/icache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<89>"
        PIN
        "mem_arch/icache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<120>"
        PIN
        "mem_arch/icache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<87>"
        PIN
        "mem_arch/icache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<89>"
        PIN
        "mem_arch/icache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<120>"
        BEL "mem_arch/icache/cs_FSM_FFd3" BEL "mem_arch/icache/cs_FSM_FFd1"
        BEL "mem_arch/icache/cs_FSM_FFd2" BEL "mem_arch/dcache/addr_hold_2"
        BEL "mem_arch/dcache/addr_hold_3" BEL "mem_arch/dcache/addr_hold_4"
        BEL "mem_arch/dcache/addr_hold_5" BEL "mem_arch/dcache/addr_hold_6"
        BEL "mem_arch/dcache/addr_hold_7" BEL "mem_arch/dcache/addr_hold_8"
        BEL "mem_arch/dcache/addr_hold_9" BEL "mem_arch/dcache/addr_hold_10"
        BEL "mem_arch/dcache/addr_hold_11" BEL "mem_arch/dcache/addr_hold_12"
        BEL "mem_arch/dcache/addr_hold_13" BEL "mem_arch/dcache/addr_hold_14"
        BEL "mem_arch/dcache/addr_hold_15" BEL "mem_arch/dcache/addr_hold_16"
        BEL "mem_arch/dcache/addr_hold_17" BEL "mem_arch/dcache/addr_hold_18"
        BEL "mem_arch/dcache/addr_hold_19" BEL "mem_arch/dcache/addr_hold_20"
        BEL "mem_arch/dcache/addr_hold_21" BEL "mem_arch/dcache/addr_hold_22"
        BEL "mem_arch/dcache/addr_hold_23" BEL "mem_arch/dcache/addr_hold_24"
        BEL "mem_arch/dcache/addr_hold_25" BEL "mem_arch/dcache/addr_hold_26"
        BEL "mem_arch/dcache/addr_hold_27" BEL "mem_arch/dcache/leastUsed" BEL
        "mem_arch/dcache/re_hold" BEL "mem_arch/dcache/we_hold_0" BEL
        "mem_arch/dcache/we_hold_1" BEL "mem_arch/dcache/we_hold_2" BEL
        "mem_arch/dcache/we_hold_3" BEL "mem_arch/dcache/active_data_line_0"
        BEL "mem_arch/dcache/active_data_line_1" BEL
        "mem_arch/dcache/active_data_line_2" BEL
        "mem_arch/dcache/active_data_line_3" BEL
        "mem_arch/dcache/active_data_line_4" BEL
        "mem_arch/dcache/active_data_line_5" BEL
        "mem_arch/dcache/active_data_line_6" BEL
        "mem_arch/dcache/active_data_line_7" BEL
        "mem_arch/dcache/active_data_line_8" BEL
        "mem_arch/dcache/active_data_line_9" BEL
        "mem_arch/dcache/active_data_line_10" BEL
        "mem_arch/dcache/active_data_line_11" BEL
        "mem_arch/dcache/active_data_line_12" BEL
        "mem_arch/dcache/active_data_line_13" BEL
        "mem_arch/dcache/active_data_line_14" BEL
        "mem_arch/dcache/active_data_line_15" BEL
        "mem_arch/dcache/active_data_line_16" BEL
        "mem_arch/dcache/active_data_line_17" BEL
        "mem_arch/dcache/active_data_line_18" BEL
        "mem_arch/dcache/active_data_line_19" BEL
        "mem_arch/dcache/active_data_line_20" BEL
        "mem_arch/dcache/active_data_line_21" BEL
        "mem_arch/dcache/active_data_line_22" BEL
        "mem_arch/dcache/active_data_line_23" BEL
        "mem_arch/dcache/active_data_line_24" BEL
        "mem_arch/dcache/active_data_line_25" BEL
        "mem_arch/dcache/active_data_line_26" BEL
        "mem_arch/dcache/active_data_line_27" BEL
        "mem_arch/dcache/active_data_line_28" BEL
        "mem_arch/dcache/active_data_line_29" BEL
        "mem_arch/dcache/active_data_line_30" BEL
        "mem_arch/dcache/active_data_line_31" BEL
        "mem_arch/dcache/active_data_line_32" BEL
        "mem_arch/dcache/active_data_line_33" BEL
        "mem_arch/dcache/active_data_line_34" BEL
        "mem_arch/dcache/active_data_line_35" BEL
        "mem_arch/dcache/active_data_line_36" BEL
        "mem_arch/dcache/active_data_line_37" BEL
        "mem_arch/dcache/active_data_line_38" BEL
        "mem_arch/dcache/active_data_line_39" BEL
        "mem_arch/dcache/active_data_line_40" BEL
        "mem_arch/dcache/active_data_line_41" BEL
        "mem_arch/dcache/active_data_line_42" BEL
        "mem_arch/dcache/active_data_line_43" BEL
        "mem_arch/dcache/active_data_line_44" BEL
        "mem_arch/dcache/active_data_line_45" BEL
        "mem_arch/dcache/active_data_line_46" BEL
        "mem_arch/dcache/active_data_line_47" BEL
        "mem_arch/dcache/active_data_line_48" BEL
        "mem_arch/dcache/active_data_line_49" BEL
        "mem_arch/dcache/active_data_line_50" BEL
        "mem_arch/dcache/active_data_line_51" BEL
        "mem_arch/dcache/active_data_line_52" BEL
        "mem_arch/dcache/active_data_line_53" BEL
        "mem_arch/dcache/active_data_line_54" BEL
        "mem_arch/dcache/active_data_line_55" BEL
        "mem_arch/dcache/active_data_line_56" BEL
        "mem_arch/dcache/active_data_line_57" BEL
        "mem_arch/dcache/active_data_line_58" BEL
        "mem_arch/dcache/active_data_line_59" BEL
        "mem_arch/dcache/active_data_line_60" BEL
        "mem_arch/dcache/active_data_line_61" BEL
        "mem_arch/dcache/active_data_line_62" BEL
        "mem_arch/dcache/active_data_line_63" BEL
        "mem_arch/dcache/active_data_line_64" BEL
        "mem_arch/dcache/active_data_line_65" BEL
        "mem_arch/dcache/active_data_line_66" BEL
        "mem_arch/dcache/active_data_line_67" BEL
        "mem_arch/dcache/active_data_line_68" BEL
        "mem_arch/dcache/active_data_line_69" BEL
        "mem_arch/dcache/active_data_line_70" BEL
        "mem_arch/dcache/active_data_line_71" BEL
        "mem_arch/dcache/active_data_line_72" BEL
        "mem_arch/dcache/active_data_line_73" BEL
        "mem_arch/dcache/active_data_line_74" BEL
        "mem_arch/dcache/active_data_line_75" BEL
        "mem_arch/dcache/active_data_line_76" BEL
        "mem_arch/dcache/active_data_line_77" BEL
        "mem_arch/dcache/active_data_line_78" BEL
        "mem_arch/dcache/active_data_line_79" BEL
        "mem_arch/dcache/active_data_line_80" BEL
        "mem_arch/dcache/active_data_line_81" BEL
        "mem_arch/dcache/active_data_line_82" BEL
        "mem_arch/dcache/active_data_line_83" BEL
        "mem_arch/dcache/active_data_line_84" BEL
        "mem_arch/dcache/active_data_line_85" BEL
        "mem_arch/dcache/active_data_line_86" BEL
        "mem_arch/dcache/active_data_line_87" BEL
        "mem_arch/dcache/active_data_line_88" BEL
        "mem_arch/dcache/active_data_line_89" BEL
        "mem_arch/dcache/active_data_line_90" BEL
        "mem_arch/dcache/active_data_line_91" BEL
        "mem_arch/dcache/active_data_line_92" BEL
        "mem_arch/dcache/active_data_line_93" BEL
        "mem_arch/dcache/active_data_line_94" BEL
        "mem_arch/dcache/active_data_line_95" BEL
        "mem_arch/dcache/active_data_line_96" BEL
        "mem_arch/dcache/active_data_line_97" BEL
        "mem_arch/dcache/active_data_line_98" BEL
        "mem_arch/dcache/active_data_line_99" BEL
        "mem_arch/dcache/active_data_line_100" BEL
        "mem_arch/dcache/active_data_line_101" BEL
        "mem_arch/dcache/active_data_line_102" BEL
        "mem_arch/dcache/active_data_line_103" BEL
        "mem_arch/dcache/active_data_line_104" BEL
        "mem_arch/dcache/active_data_line_105" BEL
        "mem_arch/dcache/active_data_line_106" BEL
        "mem_arch/dcache/active_data_line_107" BEL
        "mem_arch/dcache/active_data_line_108" BEL
        "mem_arch/dcache/active_data_line_109" BEL
        "mem_arch/dcache/active_data_line_110" BEL
        "mem_arch/dcache/active_data_line_111" BEL
        "mem_arch/dcache/active_data_line_112" BEL
        "mem_arch/dcache/active_data_line_113" BEL
        "mem_arch/dcache/active_data_line_114" BEL
        "mem_arch/dcache/active_data_line_115" BEL
        "mem_arch/dcache/active_data_line_116" BEL
        "mem_arch/dcache/active_data_line_117" BEL
        "mem_arch/dcache/active_data_line_118" BEL
        "mem_arch/dcache/active_data_line_119" BEL
        "mem_arch/dcache/active_data_line_120" BEL
        "mem_arch/dcache/active_data_line_121" BEL
        "mem_arch/dcache/active_data_line_122" BEL
        "mem_arch/dcache/active_data_line_123" BEL
        "mem_arch/dcache/active_data_line_124" BEL
        "mem_arch/dcache/active_data_line_125" BEL
        "mem_arch/dcache/active_data_line_126" BEL
        "mem_arch/dcache/active_data_line_127" BEL
        "mem_arch/dcache/active_data_line_128" BEL
        "mem_arch/dcache/active_data_line_129" BEL
        "mem_arch/dcache/active_data_line_130" BEL
        "mem_arch/dcache/active_data_line_131" BEL
        "mem_arch/dcache/active_data_line_132" BEL
        "mem_arch/dcache/active_data_line_133" BEL
        "mem_arch/dcache/active_data_line_134" BEL
        "mem_arch/dcache/active_data_line_135" BEL
        "mem_arch/dcache/active_data_line_136" BEL
        "mem_arch/dcache/active_data_line_137" BEL
        "mem_arch/dcache/active_data_line_138" BEL
        "mem_arch/dcache/active_data_line_139" BEL
        "mem_arch/dcache/active_data_line_140" BEL
        "mem_arch/dcache/active_data_line_141" BEL
        "mem_arch/dcache/active_data_line_142" BEL
        "mem_arch/dcache/active_data_line_143" BEL
        "mem_arch/dcache/active_data_line_144" BEL
        "mem_arch/dcache/active_data_line_145" BEL
        "mem_arch/dcache/active_data_line_146" BEL
        "mem_arch/dcache/active_data_line_147" BEL
        "mem_arch/dcache/active_data_line_148" BEL
        "mem_arch/dcache/active_data_line_149" BEL
        "mem_arch/dcache/active_data_line_150" BEL
        "mem_arch/dcache/active_data_line_151" BEL
        "mem_arch/dcache/active_data_line_152" BEL
        "mem_arch/dcache/active_data_line_153" BEL
        "mem_arch/dcache/active_data_line_154" BEL
        "mem_arch/dcache/active_data_line_155" BEL
        "mem_arch/dcache/active_data_line_156" BEL
        "mem_arch/dcache/active_data_line_157" BEL
        "mem_arch/dcache/active_data_line_158" BEL
        "mem_arch/dcache/active_data_line_159" BEL
        "mem_arch/dcache/active_data_line_160" BEL
        "mem_arch/dcache/active_data_line_161" BEL
        "mem_arch/dcache/active_data_line_162" BEL
        "mem_arch/dcache/active_data_line_163" BEL
        "mem_arch/dcache/active_data_line_164" BEL
        "mem_arch/dcache/active_data_line_165" BEL
        "mem_arch/dcache/active_data_line_166" BEL
        "mem_arch/dcache/active_data_line_167" BEL
        "mem_arch/dcache/active_data_line_168" BEL
        "mem_arch/dcache/active_data_line_169" BEL
        "mem_arch/dcache/active_data_line_170" BEL
        "mem_arch/dcache/active_data_line_171" BEL
        "mem_arch/dcache/active_data_line_172" BEL
        "mem_arch/dcache/active_data_line_173" BEL
        "mem_arch/dcache/active_data_line_174" BEL
        "mem_arch/dcache/active_data_line_175" BEL
        "mem_arch/dcache/active_data_line_176" BEL
        "mem_arch/dcache/active_data_line_177" BEL
        "mem_arch/dcache/active_data_line_178" BEL
        "mem_arch/dcache/active_data_line_179" BEL
        "mem_arch/dcache/active_data_line_180" BEL
        "mem_arch/dcache/active_data_line_181" BEL
        "mem_arch/dcache/active_data_line_182" BEL
        "mem_arch/dcache/active_data_line_183" BEL
        "mem_arch/dcache/active_data_line_184" BEL
        "mem_arch/dcache/active_data_line_185" BEL
        "mem_arch/dcache/active_data_line_186" BEL
        "mem_arch/dcache/active_data_line_187" BEL
        "mem_arch/dcache/active_data_line_188" BEL
        "mem_arch/dcache/active_data_line_189" BEL
        "mem_arch/dcache/active_data_line_190" BEL
        "mem_arch/dcache/active_data_line_191" BEL
        "mem_arch/dcache/active_data_line_192" BEL
        "mem_arch/dcache/active_data_line_193" BEL
        "mem_arch/dcache/active_data_line_194" BEL
        "mem_arch/dcache/active_data_line_195" BEL
        "mem_arch/dcache/active_data_line_196" BEL
        "mem_arch/dcache/active_data_line_197" BEL
        "mem_arch/dcache/active_data_line_198" BEL
        "mem_arch/dcache/active_data_line_199" BEL
        "mem_arch/dcache/active_data_line_200" BEL
        "mem_arch/dcache/active_data_line_201" BEL
        "mem_arch/dcache/active_data_line_202" BEL
        "mem_arch/dcache/active_data_line_203" BEL
        "mem_arch/dcache/active_data_line_204" BEL
        "mem_arch/dcache/active_data_line_205" BEL
        "mem_arch/dcache/active_data_line_206" BEL
        "mem_arch/dcache/active_data_line_207" BEL
        "mem_arch/dcache/active_data_line_208" BEL
        "mem_arch/dcache/active_data_line_209" BEL
        "mem_arch/dcache/active_data_line_210" BEL
        "mem_arch/dcache/active_data_line_211" BEL
        "mem_arch/dcache/active_data_line_212" BEL
        "mem_arch/dcache/active_data_line_213" BEL
        "mem_arch/dcache/active_data_line_214" BEL
        "mem_arch/dcache/active_data_line_215" BEL
        "mem_arch/dcache/active_data_line_216" BEL
        "mem_arch/dcache/active_data_line_217" BEL
        "mem_arch/dcache/active_data_line_218" BEL
        "mem_arch/dcache/active_data_line_219" BEL
        "mem_arch/dcache/active_data_line_220" BEL
        "mem_arch/dcache/active_data_line_221" BEL
        "mem_arch/dcache/active_data_line_222" BEL
        "mem_arch/dcache/active_data_line_223" BEL
        "mem_arch/dcache/active_data_line_224" BEL
        "mem_arch/dcache/active_data_line_225" BEL
        "mem_arch/dcache/active_data_line_226" BEL
        "mem_arch/dcache/active_data_line_227" BEL
        "mem_arch/dcache/active_data_line_228" BEL
        "mem_arch/dcache/active_data_line_229" BEL
        "mem_arch/dcache/active_data_line_230" BEL
        "mem_arch/dcache/active_data_line_231" BEL
        "mem_arch/dcache/active_data_line_232" BEL
        "mem_arch/dcache/active_data_line_233" BEL
        "mem_arch/dcache/active_data_line_234" BEL
        "mem_arch/dcache/active_data_line_235" BEL
        "mem_arch/dcache/active_data_line_236" BEL
        "mem_arch/dcache/active_data_line_237" BEL
        "mem_arch/dcache/active_data_line_238" BEL
        "mem_arch/dcache/active_data_line_239" BEL
        "mem_arch/dcache/active_data_line_240" BEL
        "mem_arch/dcache/active_data_line_241" BEL
        "mem_arch/dcache/active_data_line_242" BEL
        "mem_arch/dcache/active_data_line_243" BEL
        "mem_arch/dcache/active_data_line_244" BEL
        "mem_arch/dcache/active_data_line_245" BEL
        "mem_arch/dcache/active_data_line_246" BEL
        "mem_arch/dcache/active_data_line_247" BEL
        "mem_arch/dcache/active_data_line_248" BEL
        "mem_arch/dcache/active_data_line_249" BEL
        "mem_arch/dcache/active_data_line_250" BEL
        "mem_arch/dcache/active_data_line_251" BEL
        "mem_arch/dcache/active_data_line_252" BEL
        "mem_arch/dcache/active_data_line_253" BEL
        "mem_arch/dcache/active_data_line_254" BEL
        "mem_arch/dcache/active_data_line_255" BEL
        "mem_arch/dcache/din_hold_0" BEL "mem_arch/dcache/din_hold_1" BEL
        "mem_arch/dcache/din_hold_2" BEL "mem_arch/dcache/din_hold_3" BEL
        "mem_arch/dcache/din_hold_4" BEL "mem_arch/dcache/din_hold_5" BEL
        "mem_arch/dcache/din_hold_6" BEL "mem_arch/dcache/din_hold_7" BEL
        "mem_arch/dcache/din_hold_8" BEL "mem_arch/dcache/din_hold_9" BEL
        "mem_arch/dcache/din_hold_10" BEL "mem_arch/dcache/din_hold_11" BEL
        "mem_arch/dcache/din_hold_12" BEL "mem_arch/dcache/din_hold_13" BEL
        "mem_arch/dcache/din_hold_14" BEL "mem_arch/dcache/din_hold_15" BEL
        "mem_arch/dcache/din_hold_16" BEL "mem_arch/dcache/din_hold_17" BEL
        "mem_arch/dcache/din_hold_18" BEL "mem_arch/dcache/din_hold_19" BEL
        "mem_arch/dcache/din_hold_20" BEL "mem_arch/dcache/din_hold_21" BEL
        "mem_arch/dcache/din_hold_22" BEL "mem_arch/dcache/din_hold_23" BEL
        "mem_arch/dcache/din_hold_24" BEL "mem_arch/dcache/din_hold_25" BEL
        "mem_arch/dcache/din_hold_26" BEL "mem_arch/dcache/din_hold_27" BEL
        "mem_arch/dcache/din_hold_28" BEL "mem_arch/dcache/din_hold_29" BEL
        "mem_arch/dcache/din_hold_30" BEL "mem_arch/dcache/din_hold_31" BEL
        "mem_arch/dcache/first_read_0" BEL "mem_arch/dcache/first_read_1" BEL
        "mem_arch/dcache/first_read_2" BEL "mem_arch/dcache/first_read_3" BEL
        "mem_arch/dcache/first_read_4" BEL "mem_arch/dcache/first_read_5" BEL
        "mem_arch/dcache/first_read_6" BEL "mem_arch/dcache/first_read_7" BEL
        "mem_arch/dcache/first_read_8" BEL "mem_arch/dcache/first_read_9" BEL
        "mem_arch/dcache/first_read_10" BEL "mem_arch/dcache/first_read_11"
        BEL "mem_arch/dcache/first_read_12" BEL
        "mem_arch/dcache/first_read_13" BEL "mem_arch/dcache/first_read_14"
        BEL "mem_arch/dcache/first_read_15" BEL
        "mem_arch/dcache/first_read_16" BEL "mem_arch/dcache/first_read_17"
        BEL "mem_arch/dcache/first_read_18" BEL
        "mem_arch/dcache/first_read_19" BEL "mem_arch/dcache/first_read_20"
        BEL "mem_arch/dcache/first_read_21" BEL
        "mem_arch/dcache/first_read_22" BEL "mem_arch/dcache/first_read_23"
        BEL "mem_arch/dcache/first_read_24" BEL
        "mem_arch/dcache/first_read_25" BEL "mem_arch/dcache/first_read_26"
        BEL "mem_arch/dcache/first_read_27" BEL
        "mem_arch/dcache/first_read_28" BEL "mem_arch/dcache/first_read_29"
        BEL "mem_arch/dcache/first_read_30" BEL
        "mem_arch/dcache/first_read_31" BEL "mem_arch/dcache/first_read_32"
        BEL "mem_arch/dcache/first_read_33" BEL
        "mem_arch/dcache/first_read_34" BEL "mem_arch/dcache/first_read_35"
        BEL "mem_arch/dcache/first_read_36" BEL
        "mem_arch/dcache/first_read_37" BEL "mem_arch/dcache/first_read_38"
        BEL "mem_arch/dcache/first_read_39" BEL
        "mem_arch/dcache/first_read_40" BEL "mem_arch/dcache/first_read_41"
        BEL "mem_arch/dcache/first_read_42" BEL
        "mem_arch/dcache/first_read_43" BEL "mem_arch/dcache/first_read_44"
        BEL "mem_arch/dcache/first_read_45" BEL
        "mem_arch/dcache/first_read_46" BEL "mem_arch/dcache/first_read_47"
        BEL "mem_arch/dcache/first_read_48" BEL
        "mem_arch/dcache/first_read_49" BEL "mem_arch/dcache/first_read_50"
        BEL "mem_arch/dcache/first_read_51" BEL
        "mem_arch/dcache/first_read_52" BEL "mem_arch/dcache/first_read_53"
        BEL "mem_arch/dcache/first_read_54" BEL
        "mem_arch/dcache/first_read_55" BEL "mem_arch/dcache/first_read_56"
        BEL "mem_arch/dcache/first_read_57" BEL
        "mem_arch/dcache/first_read_58" BEL "mem_arch/dcache/first_read_59"
        BEL "mem_arch/dcache/first_read_60" BEL
        "mem_arch/dcache/first_read_61" BEL "mem_arch/dcache/first_read_62"
        BEL "mem_arch/dcache/first_read_63" BEL
        "mem_arch/dcache/first_read_64" BEL "mem_arch/dcache/first_read_65"
        BEL "mem_arch/dcache/first_read_66" BEL
        "mem_arch/dcache/first_read_67" BEL "mem_arch/dcache/first_read_68"
        BEL "mem_arch/dcache/first_read_69" BEL
        "mem_arch/dcache/first_read_70" BEL "mem_arch/dcache/first_read_71"
        BEL "mem_arch/dcache/first_read_72" BEL
        "mem_arch/dcache/first_read_73" BEL "mem_arch/dcache/first_read_74"
        BEL "mem_arch/dcache/first_read_75" BEL
        "mem_arch/dcache/first_read_76" BEL "mem_arch/dcache/first_read_77"
        BEL "mem_arch/dcache/first_read_78" BEL
        "mem_arch/dcache/first_read_79" BEL "mem_arch/dcache/first_read_80"
        BEL "mem_arch/dcache/first_read_81" BEL
        "mem_arch/dcache/first_read_82" BEL "mem_arch/dcache/first_read_83"
        BEL "mem_arch/dcache/first_read_84" BEL
        "mem_arch/dcache/first_read_85" BEL "mem_arch/dcache/first_read_86"
        BEL "mem_arch/dcache/first_read_87" BEL
        "mem_arch/dcache/first_read_88" BEL "mem_arch/dcache/first_read_89"
        BEL "mem_arch/dcache/first_read_90" BEL
        "mem_arch/dcache/first_read_91" BEL "mem_arch/dcache/first_read_92"
        BEL "mem_arch/dcache/first_read_93" BEL
        "mem_arch/dcache/first_read_94" BEL "mem_arch/dcache/first_read_95"
        BEL "mem_arch/dcache/first_read_96" BEL
        "mem_arch/dcache/first_read_97" BEL "mem_arch/dcache/first_read_98"
        BEL "mem_arch/dcache/first_read_99" BEL
        "mem_arch/dcache/first_read_100" BEL "mem_arch/dcache/first_read_101"
        BEL "mem_arch/dcache/first_read_102" BEL
        "mem_arch/dcache/first_read_103" BEL "mem_arch/dcache/first_read_104"
        BEL "mem_arch/dcache/first_read_105" BEL
        "mem_arch/dcache/first_read_106" BEL "mem_arch/dcache/first_read_107"
        BEL "mem_arch/dcache/first_read_108" BEL
        "mem_arch/dcache/first_read_109" BEL "mem_arch/dcache/first_read_110"
        BEL "mem_arch/dcache/first_read_111" BEL
        "mem_arch/dcache/first_read_112" BEL "mem_arch/dcache/first_read_113"
        BEL "mem_arch/dcache/first_read_114" BEL
        "mem_arch/dcache/first_read_115" BEL "mem_arch/dcache/first_read_116"
        BEL "mem_arch/dcache/first_read_117" BEL
        "mem_arch/dcache/first_read_118" BEL "mem_arch/dcache/first_read_119"
        BEL "mem_arch/dcache/first_read_120" BEL
        "mem_arch/dcache/first_read_121" BEL "mem_arch/dcache/first_read_122"
        BEL "mem_arch/dcache/first_read_123" BEL
        "mem_arch/dcache/first_read_124" BEL "mem_arch/dcache/first_read_125"
        BEL "mem_arch/dcache/first_read_126" BEL
        "mem_arch/dcache/first_read_127" PIN
        "mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<67>"
        PIN
        "mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<69>"
        PIN
        "mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<95>"
        PIN
        "mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<67>"
        PIN
        "mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<69>"
        PIN
        "mem_arch/dcache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<95>"
        PIN
        "mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<67>"
        PIN
        "mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<69>"
        PIN
        "mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<95>"
        PIN
        "mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<67>"
        PIN
        "mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<69>"
        PIN
        "mem_arch/dcache/cache_tag2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP_pins<95>"
        BEL "mem_arch/dcache/cs_FSM_FFd3" BEL "mem_arch/dcache/cs_FSM_FFd1"
        BEL "mem_arch/dcache/cs_FSM_FFd2" BEL
        "mem_arch/req_con/icache_req_num_0" BEL
        "mem_arch/req_con/icache_req_num_1" BEL
        "mem_arch/req_con/icache_req_num_2" BEL
        "mem_arch/req_con/icache_req_num_3" BEL
        "mem_arch/req_con/icache_req_num_4" BEL
        "mem_arch/req_con/icache_req_num_5" BEL
        "mem_arch/req_con/icache_req_num_6" BEL
        "mem_arch/req_con/icache_req_num_7" BEL
        "mem_arch/req_con/icache_req_num_8" BEL
        "mem_arch/req_con/icache_req_num_9" BEL
        "mem_arch/req_con/icache_req_num_10" BEL
        "mem_arch/req_con/dcache_req_num_0" BEL
        "mem_arch/req_con/dcache_req_num_1" BEL
        "mem_arch/req_con/dcache_req_num_2" BEL
        "mem_arch/req_con/dcache_req_num_3" BEL
        "mem_arch/req_con/dcache_req_num_4" BEL
        "mem_arch/req_con/dcache_req_num_5" BEL
        "mem_arch/req_con/dcache_req_num_6" BEL
        "mem_arch/req_con/dcache_req_num_7" BEL
        "mem_arch/req_con/dcache_req_num_8" BEL
        "mem_arch/req_con/dcache_req_num_9" BEL
        "mem_arch/req_con/dcache_req_num_10" BEL
        "mem_arch/req_con/icache_req_valid_0" BEL
        "mem_arch/req_con/icache_req_valid_1" BEL
        "mem_arch/req_con/issued_reads_0" BEL
        "mem_arch/req_con/issued_reads_1" BEL
        "mem_arch/req_con/issued_reads_2" BEL
        "mem_arch/req_con/issued_reads_3" BEL
        "mem_arch/req_con/issued_reads_4" BEL
        "mem_arch/req_con/issued_reads_5" BEL
        "mem_arch/req_con/issued_reads_6" BEL
        "mem_arch/req_con/issued_reads_7" BEL
        "mem_arch/req_con/issued_reads_8" BEL
        "mem_arch/req_con/issued_reads_9" BEL
        "mem_arch/req_con/issued_reads_10" BEL
        "mem_arch/req_con/dcache_req_valid_1" BEL
        "mem_arch/req_con/dcache_req_valid_0" BEL
        "mem_arch/req_con/serviced_reads_0" BEL
        "mem_arch/req_con/serviced_reads_1" BEL
        "mem_arch/req_con/serviced_reads_2" BEL
        "mem_arch/req_con/serviced_reads_3" BEL
        "mem_arch/req_con/serviced_reads_4" BEL
        "mem_arch/req_con/serviced_reads_5" BEL
        "mem_arch/req_con/serviced_reads_6" BEL
        "mem_arch/req_con/serviced_reads_7" BEL
        "mem_arch/req_con/serviced_reads_8" BEL
        "mem_arch/req_con/serviced_reads_9" BEL
        "mem_arch/req_con/serviced_reads_10" BEL
        "mem_arch/req_con/serviced_reads_11" BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb" BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg" PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<58>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<59>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<61>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<62>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<58>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<59>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<61>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<62>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<58>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<59>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<61>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<62>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<58>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<59>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<61>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<62>"
        BEL "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/VALID" BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg" BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb" PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        BEL "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg" BEL
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb" PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<80>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<81>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<80>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<81>"
        BEL "count_r_1" BEL "count_r_2" BEL "count_r_3" BEL "count_r_4" BEL
        "count_r_5" BEL "count_r_6" BEL "count_r_7" BEL "count_r_8" BEL
        "count_r_9" BEL "count_r_10" BEL "count_r_11" BEL "count_r_12" BEL
        "count_r_13" BEL "count_r_14" BEL "count_r_15" BEL "count_r_16" BEL
        "count_r_17" BEL "count_r_18" BEL "count_r_19" BEL "count_r_20" BEL
        "count_r_21" BEL "count_r_22" BEL "count_r_23" BEL "count_r_24" BEL
        "count_r_25" BEL "CPU/pip2/out2_inst_11_1" BEL
        "CPU/pip2/out2_memOrReg_1" BEL "CPU/pip2/out2_inst_10_1" BEL
        "CPU/pip2/out2_inst_9_1" BEL "CPU/pip2/out2_inst_8_1" BEL
        "Mshreg_reset_r_3" BEL "reset_r_3" BEL
        "CPU/uart/uareceive/Mshreg_RXShift_8" BEL
        "CPU/uart/uareceive/RXShift_8" PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "CPU/Bmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/dcache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<155>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<156>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<210>"
        PIN
        "mem_arch/icache/cache_data2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<211>";
TIMEGRP clk200 = BEL "clk200_buf" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24" BEL
        "mem_arch/ddr2/u_ddr2_idelay_ctrl/u_idelayctrl_MapLib_replicate6" BEL
        "mem_arch/ddr2/u_ddr2_idelay_ctrl/u_idelayctrl_MapLib_replicate2" BEL
        "mem_arch/ddr2/u_ddr2_idelay_ctrl/u_idelayctrl_MapLib_replicate1";
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<153>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf"
        PINNAME WRCLKL;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<154>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf"
        PINNAME WRCLKU;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<152>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf"
        PINNAME WRCLKL;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<153>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf"
        PINNAME WRCLKU;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af"
        PINNAME RDCLKL;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af"
        PINNAME RDCLKU;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af"
        PINNAME RDRCLKL;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af"
        PINNAME RDRCLKU;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af"
        PINNAME WRCLKL;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af"
        PINNAME WRCLKU;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKL;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKU;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKL;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKU;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKL;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKU;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<66>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKL;
PIN
        mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<67>
        = BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME WRCLKU;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKL;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKU;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKL;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKU;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKL;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKU;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKL;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKU;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKL;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKU;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKL;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKU;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKL;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKU;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKL;
PIN
        mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>
        = BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKU;
PIN
        mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<72>
        = BEL
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKL;
PIN
        mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<73>
        = BEL
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDCLKU;
PIN
        mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>
        = BEL
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKL;
PIN
        mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<76>
        = BEL
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36"
        PINNAME RDRCLKU;
TIMEGRP clk0 = BEL "clk0_buf" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_gate_pulse_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_edge_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_negedge_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ctrl_rden_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_rst_n_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_rst_n_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_rst_n_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_rst_n_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_rst_n_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/ctrl_rden_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_18"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_19"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_20"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_21"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_22"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_27"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_28"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_29"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_30"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_31"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_34"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_35"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_36"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_37"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_38"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_39"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_42"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_43"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_44"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_45"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_46"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_47"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_50"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_51"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_52"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_53"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_54"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_55"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_58"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_59"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_60"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_61"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_62"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_63"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_18"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_19"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_20"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_21"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_22"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_27"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_28"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_29"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_30"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_31"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_34"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_35"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_36"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_37"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_38"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_39"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_42"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_43"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_44"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_45"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_46"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_47"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_50"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_51"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_52"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_53"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_54"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_55"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_58"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_59"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_60"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_61"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_62"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_63"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fifo_rden_r0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_16"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_17"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_18"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_19"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_20"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_21"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_24"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_25"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_28"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_29"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_31"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_32"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_33"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_34"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_35"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_36"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_37"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_38"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_39"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_40"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_42"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_43"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_44"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_45"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_46"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_47"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_48"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_49"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_50"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_51"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_52"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_54"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_55"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_56"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_57"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_58"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_59"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_60"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_61"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_16"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_17"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_18"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_19"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_20"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_21"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_22"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_24"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_25"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_27"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_28"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_29"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_30"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_31"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_32"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_33"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_34"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_35"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_36"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_37"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_38"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_39"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_40"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_41"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_42"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_43"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_44"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_45"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_46"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_47"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_48"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_49"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_50"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_51"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_52"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_53"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_54"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_55"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_56"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_57"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_58"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_59"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_60"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_61"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_62"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_63"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r1_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2t_8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[1].u_ff_addr"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[2].u_ff_addr"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[3].u_ff_addr"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[4].u_ff_addr"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[6].u_ff_addr"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[7].u_ff_addr"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[8].u_ff_addr"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[9].u_ff_addr"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[10].u_ff_addr"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[11].u_ff_addr"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[0].u_ff_ba"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_n_180_r1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_n"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_n_180_r1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_n"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_af_flag_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_4" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_5" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_6" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_7" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_8" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_9" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_10" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_11" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_12" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_13" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_14" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_15" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_16" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_17" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_18" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_19" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_20" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_21" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_22" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_23" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r1_24" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_cmd_r1_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_cmd_r1_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_cmd_r1_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_conflict_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/sm_rden_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_wren_ok_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_rden_ok_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_10" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_9" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_6" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_8" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_7" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_5" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_ba_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_ba_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_valid_r_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r1_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_valid_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_valid_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_58"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_59"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_57"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_56"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_53"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_55"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_54"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_52"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_51"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_48"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_50"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_49"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_45"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_47"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_46"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_42"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_44"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_43"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_41"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_40"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_37"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_39"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_38"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_36"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_35"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_32"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_34"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_33"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_31"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_30"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_27"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_29"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_28"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_25"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_22"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_24"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_21"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_20"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_17"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_19"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_18"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_16"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_10"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_7"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_9"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_8"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_6"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_5"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_2"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_4"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_3"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_1"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_cmp_addr_r_0"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_af_rden_r"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_4" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_5" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_6" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_7" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_8" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_9" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_10" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_11" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_12" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_13" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_14" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_15" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_16" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_17" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_18" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_19" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_20" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_21" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_22" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_23" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r2_24" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_cmd_r2_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_cmd_r2_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_cmd_r2_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ref_flag_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_ras_n_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_we_n_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cas_n_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r1_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r1_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_hit_r1_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/no_precharge_r1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_4" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_5" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_6" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_7" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_8" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_9" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_10" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_11" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_12" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_13" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_14" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_15" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_16" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_17" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_18" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_19" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_20" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_21" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_22" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_23" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_addr_r3_24" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_4" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_5" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_6" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_7" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_8" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_9" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_10" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_11" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_12" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_13" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/act_addr_r_14" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rp_cnt_ok_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_ok_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rcd_cnt_ok_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/trrd_cnt_ok_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_4"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/auto_ref_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_7" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_9" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_cs_n_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_11" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/conflict_resolved_r"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_r"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_flag_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_flag_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/conflict_detect_r" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_4" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_5" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_6" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_7" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_8" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_9" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_10" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_11" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/auto_cnt_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/auto_cnt_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_4" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_4" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rp_cnt_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rp_cnt_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rp_cnt_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_5" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_4" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_6" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rcd_cnt_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rcd_cnt_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rcd_cnt_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/trrd_cnt_r_0" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/trrd_cnt_r_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rp_cnt_r_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_7" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rcd_cnt_r_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/trrd_cnt_r_2" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_0" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_1" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_2" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_3" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_4" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_5" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_6" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_7" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_8" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_9" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_10" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_11" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_12" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_13" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_14" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_15" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_16" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_17" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_18" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_19" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_20" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_21" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_22" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_23" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24" PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<153>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<154>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<153>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<154>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<152>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<153>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<152>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<153>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<66>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<67>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<69>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<70>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<74>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af_pins<75>"
        BEL "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg" BEL
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb" PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<82>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<83>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<66>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<67>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<66>"
        PIN
        "mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<67>"
        BEL "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb" BEL
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg" PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<74>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<77>"
        PIN
        "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<78>"
        BEL "mem_arch/ddr2_write_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/VALID" BEL
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb" BEL
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg" PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<72>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<73>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<76>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<72>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<73>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<76>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<72>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<73>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<76>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<72>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<73>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<75>"
        PIN
        "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36_pins<76>"
        BEL "mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/VALID" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/rst_r"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_3" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1_5" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_cnt_r_3"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd2"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4"
        BEL "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/bank_valid_r_0"
        BEL "mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_2" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i/N0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[0].u_oddr_ck_i"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i/N1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_ck[1].u_oddr_ck_i"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_tri_state_dqs/N2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_oddr_dqs/N4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_tri_state_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_oddr_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/N3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs/N5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_tri_state_dqs/N4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_oddr_dqs/N6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_tri_state_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_oddr_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_tri_state_dqs/N5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_oddr_dqs/N7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_tri_state_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_oddr_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_tri_state_dqs/N6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_oddr_dqs/N8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_tri_state_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_oddr_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs/N7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs/N9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs";
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<145>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf"
        PINNAME RDCLKL;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<146>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf"
        PINNAME RDCLKU;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<148>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf"
        PINNAME RDRCLKL;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<149>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf"
        PINNAME RDRCLKU;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<144>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf"
        PINNAME RDCLKL;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<145>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf"
        PINNAME RDCLKU;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<147>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf"
        PINNAME RDRCLKL;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<148>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf"
        PINNAME RDRCLKU;
TIMEGRP clk90 = BEL "clk90_buf" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_oddr_dm"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_oddr_dm"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_oddr_dm"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_oddr_dm"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_oddr_dm"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/rst90_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_3"
        BEL "mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24" PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<145>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<146>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<148>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<149>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<145>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<146>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<148>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<149>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<145>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<146>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<148>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<149>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<145>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<146>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<148>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf_pins<149>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<144>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<145>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<147>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<148>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<144>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<145>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<147>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<148>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<144>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<145>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<147>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<148>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<144>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<145>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<147>"
        PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf_pins<148>"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_20"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_21"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_22"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_25"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_27"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_29"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_30"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_31"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_32"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_33"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_34"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_35"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_36"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_40"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_41"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_42"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_43"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_51"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_54"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_55"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_56"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_57"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_58"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_59"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_61"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_62"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_63"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_68"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_69"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_70"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_71"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_72"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_73"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_74"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_75"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_76"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_77"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_78"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_79"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_80"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_81"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_82"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_83"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_84"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_85"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_86"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_87"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_88"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_89"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_90"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_91"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_92"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_93"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_94"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_95"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_96"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_97"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_98"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_99"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_100"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_101"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_102"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_103"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_104"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_105"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_106"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_107"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_108"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_109"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_110"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_111"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_112"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_113"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_114"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_115"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_116"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_117"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_118"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_119"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_120"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_121"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_122"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_123"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_124"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_125"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_126"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_127"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1"
        BEL "mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_1" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_2" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_3" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_4" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_5" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_oddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_oddr_dq"
        BEL "mem_arch/ddr2/u_ddr2_infrastructure/Mshreg_rst90_sync_r_23" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_231" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift11" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift15" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23";
TIMEGRP clkdiv0 = BEL "clkdiv0_buf" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_state_FSM_FFd1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_state_FSM_FFd3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_cnt_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_cnt_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_cnt_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_cnt_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_cnt_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_cnt_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_cnt_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_cnt_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_cnt_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_cnt_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_cnt_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_cnt_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_pipe_cnt_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_pipe_cnt_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_pipe_cnt_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_pipe_cnt_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_pipe_cnt_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_cnt_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_cnt_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_cnt_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[36].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[35].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[32].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[2].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_we"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_bit1_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_bit1_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_r1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_hit"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_fall_last_neg"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_rise_last_neg"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_rise_last_pos"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_fall_last_pos"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2_bit1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_bit1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_data_chk_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_data_chk_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_bit_tap"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_max_tap"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_tap_limit_hit"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_inc"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_ref_req"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_seek_left"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyinc_gate"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_gate_srl_a_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_gate_srl_a_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_gate_srl_a_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_gate_srl_a_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_gate_srl_a_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_gate_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_20"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_22"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_21"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_25"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_24"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_28"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_29"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_27"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_31"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_32"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_30"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_34"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_33"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_37"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_38"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_36"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_39"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_stable_window"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_inc"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_39"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_38"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_36"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_35"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_37"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_33"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_32"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_34"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_30"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_29"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_31"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_27"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_28"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_24"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_25"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_21"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_20"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_22"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_18"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_17"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_19"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_16"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_rden_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_rden_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_rden_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_curr_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_ref_req"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_last_valid_pos"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyinc_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_inc_cnt_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_inc_cnt_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_inc_cnt_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_inc_cnt_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_inc_cnt_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_inc_cnt_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_second_edge"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_dec_cnt_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dqs_dq_init_phase"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_done"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_data_chk_last_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_data_chk_last_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_rising"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_gate_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_16"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_24"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_27"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_25"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_29"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_30"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_28"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_32"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_33"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_31"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_35"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_36"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_34"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_38"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_39"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_37"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_41"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_42"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_40"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_44"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_45"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_43"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_47"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_48"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_46"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_56"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_57"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_55"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_59"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_60"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_58"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_62"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_63"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_61"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_16"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_24"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_31"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_33"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_34"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_32"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_36"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_37"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_35"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_39"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_40"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_38"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_48"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_47"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_55"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_56"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_63"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_mux_sel_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_63"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_62"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_55"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_54"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_53"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_52"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_49"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_48"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_47"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_46"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_45"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_44"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_42"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_39"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_38"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_37"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_36"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_35"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_34"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_33"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_32"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_31"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_30"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_29"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_28"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_27"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_25"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_24"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_22"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_21"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_20"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_19"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_18"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_17"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_16"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_63"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_61"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_60"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_55"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_54"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_53"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_52"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_49"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_48"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_47"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_46"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_45"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_44"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_42"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_40"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_39"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_38"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_37"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_36"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_35"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_34"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_33"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_32"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_31"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_30"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_29"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_28"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_27"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_25"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_24"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_22"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_21"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_20"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_19"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_18"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_17"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_16"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_idelay_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_idelay_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_idelay_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_idelay_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_idelay_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift2_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_ok_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_ok_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_done_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_done_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_done_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_done_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_done_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_ras_n_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cas_n_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_we_n_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_ba_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/refresh_req"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cke_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal1_started_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal2_started_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal4_started_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_r_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/burst_cnt_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/burst_cnt_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/burst_addr_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/auto_cnt_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/auto_cnt_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_cnt_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_cnt_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_cnt_r_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_cnt_r_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd16"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd17"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd25"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd28"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd27"
        BEL "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_tap_limit_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match_stgd"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_last_valid_neg"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_data_chk_last_valid"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift0_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift1_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift3_r_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_done"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_ba_r_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_8"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2_23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_state_FSM_FFd2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_16"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_17"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_19"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_18"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_35"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyinc_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_17"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_18"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_20"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_21"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_19"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_22"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_50"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_51"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_49"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_53"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_54"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq_52"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_1"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_0"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_5"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_3"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_7"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_6"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_10"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_11"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_9"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_13"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_14"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_19"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_20"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_18"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_22"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_21"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_25"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_27"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_28"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_30"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_29"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_42"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_43"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_41"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_45"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_46"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_44"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_49"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_51"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_52"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_50"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_54"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_53"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_57"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_58"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_60"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_61"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_59"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_62"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd4"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd12"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd23"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd24"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd26"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd18"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd21"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd19"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd20"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22"
        BEL "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_1" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_2" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_4" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_5" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_6" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_7" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_8" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_9" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_10" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_11" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_12" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_13" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_14" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_15" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_16" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_17" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_18" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_19" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_20" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_21" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_22" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_23" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_24" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_25" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_26" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_27" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_28" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_29" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_30" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_31" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_32" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_33" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_34" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_35" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_36" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_37" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_38" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_39" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_11_40" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_1" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_2" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_3" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_10_4" BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mshreg_rdd_fall_q1_bit1_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/Mshreg_calib_start_shift0_r_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift0_r_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/Mshreg_calib_start_shift1_r_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift1_r_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/Mshreg_phy_init_done"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/Mshreg_calib_start_shift3_r_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift3_r_15"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/Mshreg_calib_start_2"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_2"
        BEL "mem_arch/ddr2/u_ddr2_infrastructure/Mshreg_rstdiv0_sync_r_9" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_91" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift110" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift24" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift31" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift41" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift51" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift61" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift71" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift81" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift91" BEL
        "mem_arch/ddr2/u_ddr2_infrastructure/rstdiv0_sync_r_9";
PIN user_clk_pll_pins<2> = BEL "user_clk_pll" PINNAME CLKIN1;
TIMEGRP USER_CLK = PIN "user_clk_pll_pins<2>";
TIMEGRP EN_DQS_FF = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff";
TIMEGRP TNM_GATE_DLY = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[36].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[35].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[32].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[2].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly";
TIMEGRP TNM_RDEN_DLY = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly";
TIMEGRP TNM_CAL_RDEN_DLY = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly";
TIMEGRP TNM_RD_DATA_SEL = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel";
TIMEGRP TNM_DQ_CE_IDDR = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce";
TIMEGRP TNM_DQS_FLOPS = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq";
TIMEGRP TNM_RDEN_SEL_MUX = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux"
        BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux";
TIMEGRP TNM_PHY_INIT_DATA_SEL = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel";
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"
        MAXDELAY = 0.71 ns;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"
        MAXDELAY = 0.71 ns;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"
        MAXDELAY = 0.71 ns;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"
        MAXDELAY = 0.71 ns;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"
        MAXDELAY = 0.71 ns;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"
        MAXDELAY = 0.71 ns;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"
        MAXDELAY = 0.71 ns;
NET "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"
        MAXDELAY = 0.71 ns;
NET
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
NET
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync"
        MAXDELAY = 0.85 ns;
TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
TIMEGRP "FFS" = FFS(*);
TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"
        TS_USER_CLK * 4;
TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"
        TS_USER_CLK * 4;
TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO
        TIMEGRP "FFS" TS_USER_CLK * 4;
TIMEGRP "RAMS" = RAMS(*);
TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO
        TIMEGRP "RAMS" TS_USER_CLK * 4;
TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"
        TS_USER_CLK * 4;
TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"
        TS_USER_CLK * 4;
TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"
        TS_USER_CLK * 4;
TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP
        "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"
        2.4 ns;
TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q1;
PIN
        mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>
        = BEL
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq"
        PINNAME Q2;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<4>"
        TIG;
PIN
        "mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq_pins<5>"
        TIG;
SCHEMATIC END;

