{"Source Block": ["verilog-ethernet/rtl/axis_async_fifo.v@182:192@HdlStmAssign", "reg good_frame_sync1_reg = 1'b0;\nreg good_frame_sync2_reg = 1'b0;\nreg good_frame_sync3_reg = 1'b0;\nreg good_frame_sync4_reg = 1'b0;\n\nassign s_axis_tready = (!full || DROP_WHEN_FULL) && !s_rst_sync3_reg;\n\ngenerate\n    assign s_axis[DATA_WIDTH-1:0] = s_axis_tdata;\n    if (KEEP_ENABLE) assign s_axis[KEEP_OFFSET +: KEEP_WIDTH] = s_axis_tkeep;\n    if (LAST_ENABLE) assign s_axis[LAST_OFFSET]               = s_axis_tlast;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_async_fifo.v@180:190", "reg bad_frame_sync3_reg = 1'b0;\nreg bad_frame_sync4_reg = 1'b0;\nreg good_frame_sync1_reg = 1'b0;\nreg good_frame_sync2_reg = 1'b0;\nreg good_frame_sync3_reg = 1'b0;\nreg good_frame_sync4_reg = 1'b0;\n\nassign s_axis_tready = (!full || DROP_WHEN_FULL) && !s_rst_sync3_reg;\n\ngenerate\n    assign s_axis[DATA_WIDTH-1:0] = s_axis_tdata;\n"], ["verilog-ethernet/rtl/axis_fifo.v@146:156", "reg drop_frame_reg = 1'b0, drop_frame_next;\nreg overflow_reg = 1'b0, overflow_next;\nreg bad_frame_reg = 1'b0, bad_frame_next;\nreg good_frame_reg = 1'b0, good_frame_next;\n\nassign s_axis_tready = (!full || DROP_WHEN_FULL);\n\ngenerate\n    assign s_axis[DATA_WIDTH-1:0] = s_axis_tdata;\n    if (KEEP_ENABLE) assign s_axis[KEEP_OFFSET +: KEEP_WIDTH] = s_axis_tkeep;\n    if (LAST_ENABLE) assign s_axis[LAST_OFFSET]               = s_axis_tlast;\n"]], "Diff Content": {"Delete": [[187, "assign s_axis_tready = (!full || DROP_WHEN_FULL) && !s_rst_sync3_reg;\n"]], "Add": [[187, "assign s_axis_tready = (FRAME_FIFO ? (!full_cur || full_wr || DROP_WHEN_FULL) : !full) && !s_rst_sync3_reg;\n"]]}}