m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/fir/testbench/mentor
vfir_tb_gen
!s110 1698826577
!i10b 1
!s100 GJ22>gG>7IBej09[7PT>]1
IKfAKafPGz1e8EiPThjd]o1
VDg1SIo80bB@j0V0VzS_@n1
R0
w1698826477
8./../fir_tb_gen_tb/simulation/submodules/fir_tb_gen.v
F./../fir_tb_gen_tb/simulation/submodules/fir_tb_gen.v
L0 6
OV;L;10.5b;63
r1
!s85 0
31
!s108 1698826577.000000
!s107 ./../fir_tb_gen_tb/simulation/submodules/fir_tb_gen.v|
!s90 -reportprogress|300|./../fir_tb_gen_tb/simulation/submodules/fir_tb_gen.v|-work|fir_tb_gen_inst|
!i113 1
o-work fir_tb_gen_inst
tCvgOpt 0
