{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608076721370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608076721370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 20:58:41 2020 " "Processing started: Tue Dec 15 20:58:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608076721370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076721370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Programable_Processor -c Programable_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Programable_Processor -c Programable_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076721370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608076721959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608076721959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-ARCH_1 " "Found design unit 1: TOP-ARCH_1" {  } { { "processor_top.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/processor_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743506 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "processor_top.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/processor_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076743506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL_UNIT-ARCH_1 " "Found design unit 1: CONTROL_UNIT-ARCH_1" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Unit.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743506 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076743506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL_BLOCK-ARCH_1 " "Found design unit 1: CONTROL_BLOCK-ARCH_1" {  } { { "Control_Block.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Block.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743516 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_BLOCK " "Found entity 1: CONTROL_BLOCK" {  } { { "Control_Block.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076743516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_MEMORY-ARCH_1 " "Found design unit 1: INSTRUCTION_MEMORY-ARCH_1" {  } { { "Instruction_Memory.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Instruction_Memory.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743521 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "Instruction_Memory.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Instruction_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076743521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_REGISTER-ARCH_1 " "Found design unit 1: INSTRUCTION_REGISTER-ARCH_1" {  } { { "Instruction_Register.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Instruction_Register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743526 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_REGISTER " "Found entity 1: INSTRUCTION_REGISTER" {  } { { "Instruction_Register.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Instruction_Register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076743526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operational_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operational_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPERATIONAL_BLOCK-ARCH_1 " "Found design unit 1: OPERATIONAL_BLOCK-ARCH_1" {  } { { "Operational_Block.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Operational_Block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743526 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPERATIONAL_BLOCK " "Found entity 1: OPERATIONAL_BLOCK" {  } { { "Operational_Block.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Operational_Block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076743526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NEW_REGISTER_FILE-ARCH_1 " "Found design unit 1: NEW_REGISTER_FILE-ARCH_1" {  } { { "Register_File.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743526 ""} { "Info" "ISGN_ENTITY_NAME" "1 NEW_REGISTER_FILE " "Found entity 1: NEW_REGISTER_FILE" {  } { { "Register_File.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076743526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NEW_DATA_BANK-ARCH_1 " "Found design unit 1: NEW_DATA_BANK-ARCH_1" {  } { { "Data_Bank.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Data_Bank.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743536 ""} { "Info" "ISGN_ENTITY_NAME" "1 NEW_DATA_BANK " "Found entity 1: NEW_DATA_BANK" {  } { { "Data_Bank.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Data_Bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076743536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_3X1-ARCH_1 " "Found design unit 1: MUX_3X1-ARCH_1" {  } { { "Mux_3x1.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Mux_3x1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743536 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_3X1 " "Found entity 1: MUX_3X1" {  } { { "Mux_3x1.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Mux_3x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076743536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ARCH_1 " "Found design unit 1: ALU-ARCH_1" {  } { { "ALU.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/ALU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743536 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076743536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_COUNTER-ARCH_1 " "Found design unit 1: PROGRAM_COUNTER-ARCH_1" {  } { { "Program_Counter.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Program_Counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743536 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER " "Found entity 1: PROGRAM_COUNTER" {  } { { "Program_Counter.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Program_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076743536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076743536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608076743638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:u_CTRL " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:u_CTRL\"" {  } { { "processor_top.vhd" "u_CTRL" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/processor_top.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608076743729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_MEMORY CONTROL_UNIT:u_CTRL\|INSTRUCTION_MEMORY:u_IM " "Elaborating entity \"INSTRUCTION_MEMORY\" for hierarchy \"CONTROL_UNIT:u_CTRL\|INSTRUCTION_MEMORY:u_IM\"" {  } { { "Control_Unit.vhd" "u_IM" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Unit.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608076743770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_REGISTER CONTROL_UNIT:u_CTRL\|INSTRUCTION_REGISTER:u_IR " "Elaborating entity \"INSTRUCTION_REGISTER\" for hierarchy \"CONTROL_UNIT:u_CTRL\|INSTRUCTION_REGISTER:u_IR\"" {  } { { "Control_Unit.vhd" "u_IR" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Unit.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608076743821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM_COUNTER CONTROL_UNIT:u_CTRL\|PROGRAM_COUNTER:u_PC " "Elaborating entity \"PROGRAM_COUNTER\" for hierarchy \"CONTROL_UNIT:u_CTRL\|PROGRAM_COUNTER:u_PC\"" {  } { { "Control_Unit.vhd" "u_PC" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Unit.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608076743861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_BLOCK CONTROL_UNIT:u_CTRL\|CONTROL_BLOCK:u_CB " "Elaborating entity \"CONTROL_BLOCK\" for hierarchy \"CONTROL_UNIT:u_CTRL\|CONTROL_BLOCK:u_CB\"" {  } { { "Control_Unit.vhd" "u_CB" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Control_Unit.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608076743892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPERATIONAL_BLOCK OPERATIONAL_BLOCK:u_OB " "Elaborating entity \"OPERATIONAL_BLOCK\" for hierarchy \"OPERATIONAL_BLOCK:u_OB\"" {  } { { "processor_top.vhd" "u_OB" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/processor_top.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608076743953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3X1 OPERATIONAL_BLOCK:u_OB\|MUX_3X1:u_MUX " "Elaborating entity \"MUX_3X1\" for hierarchy \"OPERATIONAL_BLOCK:u_OB\|MUX_3X1:u_MUX\"" {  } { { "Operational_Block.vhd" "u_MUX" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Operational_Block.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608076743983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEW_REGISTER_FILE OPERATIONAL_BLOCK:u_OB\|NEW_REGISTER_FILE:u_RF " "Elaborating entity \"NEW_REGISTER_FILE\" for hierarchy \"OPERATIONAL_BLOCK:u_OB\|NEW_REGISTER_FILE:u_RF\"" {  } { { "Operational_Block.vhd" "u_RF" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Operational_Block.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608076744014 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG Register_File.vhd(81) " "VHDL Process Statement warning at Register_File.vhd(81): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608076744014 "|TOP|OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG Register_File.vhd(86) " "VHDL Process Statement warning at Register_File.vhd(86): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608076744024 "|TOP|OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG Register_File.vhd(91) " "VHDL Process Statement warning at Register_File.vhd(91): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608076744024 "|TOP|OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG Register_File.vhd(92) " "VHDL Process Statement warning at Register_File.vhd(92): signal \"REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608076744024 "|TOP|OPERATIONAL_BLOCK:u_OB|NEW_REGISTER_FILE:u_RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU OPERATIONAL_BLOCK:u_OB\|ALU:u_ALU " "Elaborating entity \"ALU\" for hierarchy \"OPERATIONAL_BLOCK:u_OB\|ALU:u_ALU\"" {  } { { "Operational_Block.vhd" "u_ALU" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Operational_Block.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608076744054 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_CIN ALU.vhd(38) " "VHDL Process Statement warning at ALU.vhd(38): signal \"i_CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608076744054 "|TOP|OPERATIONAL_BLOCK:u_OB|ALU:u_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_CIN ALU.vhd(40) " "VHDL Process Statement warning at ALU.vhd(40): signal \"i_CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608076744054 "|TOP|OPERATIONAL_BLOCK:u_OB|ALU:u_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEW_DATA_BANK OPERATIONAL_BLOCK:u_OB\|NEW_DATA_BANK:u_DB " "Elaborating entity \"NEW_DATA_BANK\" for hierarchy \"OPERATIONAL_BLOCK:u_OB\|NEW_DATA_BANK:u_DB\"" {  } { { "Operational_Block.vhd" "u_DB" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Operational_Block.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608076744085 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM Data_Bank.vhd(44) " "VHDL Process Statement warning at Data_Bank.vhd(44): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Bank.vhd" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Data_Bank.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608076744085 "|TOP|OPERATIONAL_BLOCK:u_OB|NEW_DATA_BANK:u_DB"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "OPERATIONAL_BLOCK:u_OB\|NEW_REGISTER_FILE:u_RF\|REG " "RAM logic \"OPERATIONAL_BLOCK:u_OB\|NEW_REGISTER_FILE:u_RF\|REG\" is uninferred due to asynchronous read logic" {  } { { "Register_File.vhd" "REG" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Register_File.vhd" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1608076744857 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "OPERATIONAL_BLOCK:u_OB\|NEW_DATA_BANK:u_DB\|RAM " "RAM logic \"OPERATIONAL_BLOCK:u_OB\|NEW_DATA_BANK:u_DB\|RAM\" is uninferred due to asynchronous read logic" {  } { { "Data_Bank.vhd" "RAM" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/Data_Bank.vhd" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1608076744857 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1608076744857 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CONTROL_UNIT:u_CTRL\|INSTRUCTION_MEMORY:u_IM\|INS_MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CONTROL_UNIT:u_CTRL\|INSTRUCTION_MEMORY:u_IM\|INS_MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608076746879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608076746879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608076746879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608076746879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608076746879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608076746879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608076746879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608076746879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608076746879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608076746879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608076746879 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608076746879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONTROL_UNIT:u_CTRL\|INSTRUCTION_MEMORY:u_IM\|altsyncram:INS_MEM_rtl_0 " "Elaborated megafunction instantiation \"CONTROL_UNIT:u_CTRL\|INSTRUCTION_MEMORY:u_IM\|altsyncram:INS_MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608076747397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONTROL_UNIT:u_CTRL\|INSTRUCTION_MEMORY:u_IM\|altsyncram:INS_MEM_rtl_0 " "Instantiated megafunction \"CONTROL_UNIT:u_CTRL\|INSTRUCTION_MEMORY:u_IM\|altsyncram:INS_MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608076747397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608076747397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608076747397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608076747397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608076747397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608076747397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608076747397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608076747397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608076747397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608076747397 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608076747397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jo71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jo71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jo71 " "Found entity 1: altsyncram_jo71" {  } { { "db/altsyncram_jo71.tdf" "" { Text "C:/Users/USER/Documents/VHDL/Programable_Processor/db/altsyncram_jo71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608076747539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076747539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608076751643 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608076758825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608076760166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608076760166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7967 " "Implemented 7967 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608076761365 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608076761365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7901 " "Implemented 7901 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608076761365 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1608076761365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608076761365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608076761466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 20:59:21 2020 " "Processing ended: Tue Dec 15 20:59:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608076761466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608076761466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608076761466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608076761466 ""}
