
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cal_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401e90 <.init>:
  401e90:	stp	x29, x30, [sp, #-16]!
  401e94:	mov	x29, sp
  401e98:	bl	403494 <tigetstr@plt+0xfb4>
  401e9c:	ldp	x29, x30, [sp], #16
  401ea0:	ret

Disassembly of section .plt:

0000000000401eb0 <mbrtowc@plt-0x20>:
  401eb0:	stp	x16, x30, [sp, #-16]!
  401eb4:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401eb8:	ldr	x17, [x16, #4088]
  401ebc:	add	x16, x16, #0xff8
  401ec0:	br	x17
  401ec4:	nop
  401ec8:	nop
  401ecc:	nop

0000000000401ed0 <mbrtowc@plt>:
  401ed0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401ed4:	ldr	x17, [x16]
  401ed8:	add	x16, x16, #0x0
  401edc:	br	x17

0000000000401ee0 <memcpy@plt>:
  401ee0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401ee4:	ldr	x17, [x16, #8]
  401ee8:	add	x16, x16, #0x8
  401eec:	br	x17

0000000000401ef0 <_exit@plt>:
  401ef0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401ef4:	ldr	x17, [x16, #16]
  401ef8:	add	x16, x16, #0x10
  401efc:	br	x17

0000000000401f00 <strtoul@plt>:
  401f00:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f04:	ldr	x17, [x16, #24]
  401f08:	add	x16, x16, #0x18
  401f0c:	br	x17

0000000000401f10 <strlen@plt>:
  401f10:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f14:	ldr	x17, [x16, #32]
  401f18:	add	x16, x16, #0x20
  401f1c:	br	x17

0000000000401f20 <fputs@plt>:
  401f20:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f24:	ldr	x17, [x16, #40]
  401f28:	add	x16, x16, #0x28
  401f2c:	br	x17

0000000000401f30 <mbstowcs@plt>:
  401f30:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f34:	ldr	x17, [x16, #48]
  401f38:	add	x16, x16, #0x30
  401f3c:	br	x17

0000000000401f40 <exit@plt>:
  401f40:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f44:	ldr	x17, [x16, #56]
  401f48:	add	x16, x16, #0x38
  401f4c:	br	x17

0000000000401f50 <dup@plt>:
  401f50:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f54:	ldr	x17, [x16, #64]
  401f58:	add	x16, x16, #0x40
  401f5c:	br	x17

0000000000401f60 <setupterm@plt>:
  401f60:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f64:	ldr	x17, [x16, #72]
  401f68:	add	x16, x16, #0x48
  401f6c:	br	x17

0000000000401f70 <getegid@plt>:
  401f70:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f74:	ldr	x17, [x16, #80]
  401f78:	add	x16, x16, #0x50
  401f7c:	br	x17

0000000000401f80 <strtoll@plt>:
  401f80:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f84:	ldr	x17, [x16, #88]
  401f88:	add	x16, x16, #0x58
  401f8c:	br	x17

0000000000401f90 <strtod@plt>:
  401f90:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f94:	ldr	x17, [x16, #96]
  401f98:	add	x16, x16, #0x60
  401f9c:	br	x17

0000000000401fa0 <geteuid@plt>:
  401fa0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401fa4:	ldr	x17, [x16, #104]
  401fa8:	add	x16, x16, #0x68
  401fac:	br	x17

0000000000401fb0 <ttyname@plt>:
  401fb0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401fb4:	ldr	x17, [x16, #112]
  401fb8:	add	x16, x16, #0x70
  401fbc:	br	x17

0000000000401fc0 <localtime_r@plt>:
  401fc0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401fc4:	ldr	x17, [x16, #120]
  401fc8:	add	x16, x16, #0x78
  401fcc:	br	x17

0000000000401fd0 <putp@plt>:
  401fd0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401fd4:	ldr	x17, [x16, #128]
  401fd8:	add	x16, x16, #0x80
  401fdc:	br	x17

0000000000401fe0 <sprintf@plt>:
  401fe0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401fe4:	ldr	x17, [x16, #136]
  401fe8:	add	x16, x16, #0x88
  401fec:	br	x17

0000000000401ff0 <getuid@plt>:
  401ff0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401ff4:	ldr	x17, [x16, #144]
  401ff8:	add	x16, x16, #0x90
  401ffc:	br	x17

0000000000402000 <opendir@plt>:
  402000:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402004:	ldr	x17, [x16, #152]
  402008:	add	x16, x16, #0x98
  40200c:	br	x17

0000000000402010 <strftime@plt>:
  402010:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402014:	ldr	x17, [x16, #160]
  402018:	add	x16, x16, #0xa0
  40201c:	br	x17

0000000000402020 <__cxa_atexit@plt>:
  402020:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402024:	ldr	x17, [x16, #168]
  402028:	add	x16, x16, #0xa8
  40202c:	br	x17

0000000000402030 <fputc@plt>:
  402030:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402034:	ldr	x17, [x16, #176]
  402038:	add	x16, x16, #0xb0
  40203c:	br	x17

0000000000402040 <qsort@plt>:
  402040:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402044:	ldr	x17, [x16, #184]
  402048:	add	x16, x16, #0xb8
  40204c:	br	x17

0000000000402050 <asprintf@plt>:
  402050:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402054:	ldr	x17, [x16, #192]
  402058:	add	x16, x16, #0xc0
  40205c:	br	x17

0000000000402060 <strptime@plt>:
  402060:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402064:	ldr	x17, [x16, #200]
  402068:	add	x16, x16, #0xc8
  40206c:	br	x17

0000000000402070 <snprintf@plt>:
  402070:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402074:	ldr	x17, [x16, #208]
  402078:	add	x16, x16, #0xd0
  40207c:	br	x17

0000000000402080 <localeconv@plt>:
  402080:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402084:	ldr	x17, [x16, #216]
  402088:	add	x16, x16, #0xd8
  40208c:	br	x17

0000000000402090 <fileno@plt>:
  402090:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402094:	ldr	x17, [x16, #224]
  402098:	add	x16, x16, #0xe0
  40209c:	br	x17

00000000004020a0 <localtime@plt>:
  4020a0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4020a4:	ldr	x17, [x16, #232]
  4020a8:	add	x16, x16, #0xe8
  4020ac:	br	x17

00000000004020b0 <fclose@plt>:
  4020b0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4020b4:	ldr	x17, [x16, #240]
  4020b8:	add	x16, x16, #0xf0
  4020bc:	br	x17

00000000004020c0 <getpid@plt>:
  4020c0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4020c4:	ldr	x17, [x16, #248]
  4020c8:	add	x16, x16, #0xf8
  4020cc:	br	x17

00000000004020d0 <nl_langinfo@plt>:
  4020d0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4020d4:	ldr	x17, [x16, #256]
  4020d8:	add	x16, x16, #0x100
  4020dc:	br	x17

00000000004020e0 <fopen@plt>:
  4020e0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4020e4:	ldr	x17, [x16, #264]
  4020e8:	add	x16, x16, #0x108
  4020ec:	br	x17

00000000004020f0 <time@plt>:
  4020f0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4020f4:	ldr	x17, [x16, #272]
  4020f8:	add	x16, x16, #0x110
  4020fc:	br	x17

0000000000402100 <malloc@plt>:
  402100:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402104:	ldr	x17, [x16, #280]
  402108:	add	x16, x16, #0x118
  40210c:	br	x17

0000000000402110 <wcwidth@plt>:
  402110:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402114:	ldr	x17, [x16, #288]
  402118:	add	x16, x16, #0x120
  40211c:	br	x17

0000000000402120 <__strtol_internal@plt>:
  402120:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402124:	ldr	x17, [x16, #296]
  402128:	add	x16, x16, #0x128
  40212c:	br	x17

0000000000402130 <strncmp@plt>:
  402130:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402134:	ldr	x17, [x16, #304]
  402138:	add	x16, x16, #0x130
  40213c:	br	x17

0000000000402140 <bindtextdomain@plt>:
  402140:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402144:	ldr	x17, [x16, #312]
  402148:	add	x16, x16, #0x138
  40214c:	br	x17

0000000000402150 <__libc_start_main@plt>:
  402150:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402154:	ldr	x17, [x16, #320]
  402158:	add	x16, x16, #0x140
  40215c:	br	x17

0000000000402160 <fgetc@plt>:
  402160:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402164:	ldr	x17, [x16, #328]
  402168:	add	x16, x16, #0x148
  40216c:	br	x17

0000000000402170 <memset@plt>:
  402170:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402174:	ldr	x17, [x16, #336]
  402178:	add	x16, x16, #0x150
  40217c:	br	x17

0000000000402180 <gettimeofday@plt>:
  402180:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402184:	ldr	x17, [x16, #344]
  402188:	add	x16, x16, #0x158
  40218c:	br	x17

0000000000402190 <gmtime_r@plt>:
  402190:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402194:	ldr	x17, [x16, #352]
  402198:	add	x16, x16, #0x160
  40219c:	br	x17

00000000004021a0 <__strtoul_internal@plt>:
  4021a0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4021a4:	ldr	x17, [x16, #360]
  4021a8:	add	x16, x16, #0x168
  4021ac:	br	x17

00000000004021b0 <calloc@plt>:
  4021b0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4021b4:	ldr	x17, [x16, #368]
  4021b8:	add	x16, x16, #0x170
  4021bc:	br	x17

00000000004021c0 <strcasecmp@plt>:
  4021c0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4021c4:	ldr	x17, [x16, #376]
  4021c8:	add	x16, x16, #0x178
  4021cc:	br	x17

00000000004021d0 <readdir@plt>:
  4021d0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4021d4:	ldr	x17, [x16, #384]
  4021d8:	add	x16, x16, #0x180
  4021dc:	br	x17

00000000004021e0 <realloc@plt>:
  4021e0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4021e4:	ldr	x17, [x16, #392]
  4021e8:	add	x16, x16, #0x188
  4021ec:	br	x17

00000000004021f0 <strdup@plt>:
  4021f0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4021f4:	ldr	x17, [x16, #400]
  4021f8:	add	x16, x16, #0x190
  4021fc:	br	x17

0000000000402200 <closedir@plt>:
  402200:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402204:	ldr	x17, [x16, #408]
  402208:	add	x16, x16, #0x198
  40220c:	br	x17

0000000000402210 <close@plt>:
  402210:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402214:	ldr	x17, [x16, #416]
  402218:	add	x16, x16, #0x1a0
  40221c:	br	x17

0000000000402220 <strrchr@plt>:
  402220:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402224:	ldr	x17, [x16, #424]
  402228:	add	x16, x16, #0x1a8
  40222c:	br	x17

0000000000402230 <__gmon_start__@plt>:
  402230:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402234:	ldr	x17, [x16, #432]
  402238:	add	x16, x16, #0x1b0
  40223c:	br	x17

0000000000402240 <mktime@plt>:
  402240:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402244:	ldr	x17, [x16, #440]
  402248:	add	x16, x16, #0x1b8
  40224c:	br	x17

0000000000402250 <abort@plt>:
  402250:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402254:	ldr	x17, [x16, #448]
  402258:	add	x16, x16, #0x1c0
  40225c:	br	x17

0000000000402260 <feof@plt>:
  402260:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402264:	ldr	x17, [x16, #456]
  402268:	add	x16, x16, #0x1c8
  40226c:	br	x17

0000000000402270 <puts@plt>:
  402270:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402274:	ldr	x17, [x16, #464]
  402278:	add	x16, x16, #0x1d0
  40227c:	br	x17

0000000000402280 <textdomain@plt>:
  402280:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402284:	ldr	x17, [x16, #472]
  402288:	add	x16, x16, #0x1d8
  40228c:	br	x17

0000000000402290 <getopt_long@plt>:
  402290:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402294:	ldr	x17, [x16, #480]
  402298:	add	x16, x16, #0x1e0
  40229c:	br	x17

00000000004022a0 <strcmp@plt>:
  4022a0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4022a4:	ldr	x17, [x16, #488]
  4022a8:	add	x16, x16, #0x1e8
  4022ac:	br	x17

00000000004022b0 <warn@plt>:
  4022b0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4022b4:	ldr	x17, [x16, #496]
  4022b8:	add	x16, x16, #0x1f0
  4022bc:	br	x17

00000000004022c0 <__ctype_b_loc@plt>:
  4022c0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4022c4:	ldr	x17, [x16, #504]
  4022c8:	add	x16, x16, #0x1f8
  4022cc:	br	x17

00000000004022d0 <strtol@plt>:
  4022d0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4022d4:	ldr	x17, [x16, #512]
  4022d8:	add	x16, x16, #0x200
  4022dc:	br	x17

00000000004022e0 <free@plt>:
  4022e0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4022e4:	ldr	x17, [x16, #520]
  4022e8:	add	x16, x16, #0x208
  4022ec:	br	x17

00000000004022f0 <__ctype_get_mb_cur_max@plt>:
  4022f0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4022f4:	ldr	x17, [x16, #528]
  4022f8:	add	x16, x16, #0x210
  4022fc:	br	x17

0000000000402300 <getgid@plt>:
  402300:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402304:	ldr	x17, [x16, #536]
  402308:	add	x16, x16, #0x218
  40230c:	br	x17

0000000000402310 <mempcpy@plt>:
  402310:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402314:	ldr	x17, [x16, #544]
  402318:	add	x16, x16, #0x220
  40231c:	br	x17

0000000000402320 <strncasecmp@plt>:
  402320:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402324:	ldr	x17, [x16, #552]
  402328:	add	x16, x16, #0x228
  40232c:	br	x17

0000000000402330 <vasprintf@plt>:
  402330:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402334:	ldr	x17, [x16, #560]
  402338:	add	x16, x16, #0x230
  40233c:	br	x17

0000000000402340 <strndup@plt>:
  402340:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402344:	ldr	x17, [x16, #568]
  402348:	add	x16, x16, #0x238
  40234c:	br	x17

0000000000402350 <strspn@plt>:
  402350:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402354:	ldr	x17, [x16, #576]
  402358:	add	x16, x16, #0x240
  40235c:	br	x17

0000000000402360 <strchr@plt>:
  402360:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402364:	ldr	x17, [x16, #584]
  402368:	add	x16, x16, #0x248
  40236c:	br	x17

0000000000402370 <fwrite@plt>:
  402370:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402374:	ldr	x17, [x16, #592]
  402378:	add	x16, x16, #0x250
  40237c:	br	x17

0000000000402380 <fflush@plt>:
  402380:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402384:	ldr	x17, [x16, #600]
  402388:	add	x16, x16, #0x258
  40238c:	br	x17

0000000000402390 <warnx@plt>:
  402390:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402394:	ldr	x17, [x16, #608]
  402398:	add	x16, x16, #0x260
  40239c:	br	x17

00000000004023a0 <isatty@plt>:
  4023a0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4023a4:	ldr	x17, [x16, #616]
  4023a8:	add	x16, x16, #0x268
  4023ac:	br	x17

00000000004023b0 <wcstombs@plt>:
  4023b0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4023b4:	ldr	x17, [x16, #624]
  4023b8:	add	x16, x16, #0x270
  4023bc:	br	x17

00000000004023c0 <dcgettext@plt>:
  4023c0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4023c4:	ldr	x17, [x16, #632]
  4023c8:	add	x16, x16, #0x278
  4023cc:	br	x17

00000000004023d0 <__isoc99_sscanf@plt>:
  4023d0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4023d4:	ldr	x17, [x16, #640]
  4023d8:	add	x16, x16, #0x280
  4023dc:	br	x17

00000000004023e0 <strncpy@plt>:
  4023e0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4023e4:	ldr	x17, [x16, #648]
  4023e8:	add	x16, x16, #0x288
  4023ec:	br	x17

00000000004023f0 <errx@plt>:
  4023f0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4023f4:	ldr	x17, [x16, #656]
  4023f8:	add	x16, x16, #0x290
  4023fc:	br	x17

0000000000402400 <iswprint@plt>:
  402400:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402404:	ldr	x17, [x16, #664]
  402408:	add	x16, x16, #0x298
  40240c:	br	x17

0000000000402410 <strcspn@plt>:
  402410:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402414:	ldr	x17, [x16, #672]
  402418:	add	x16, x16, #0x2a0
  40241c:	br	x17

0000000000402420 <vfprintf@plt>:
  402420:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402424:	ldr	x17, [x16, #680]
  402428:	add	x16, x16, #0x2a8
  40242c:	br	x17

0000000000402430 <printf@plt>:
  402430:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402434:	ldr	x17, [x16, #688]
  402438:	add	x16, x16, #0x2b0
  40243c:	br	x17

0000000000402440 <__assert_fail@plt>:
  402440:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402444:	ldr	x17, [x16, #696]
  402448:	add	x16, x16, #0x2b8
  40244c:	br	x17

0000000000402450 <__errno_location@plt>:
  402450:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402454:	ldr	x17, [x16, #704]
  402458:	add	x16, x16, #0x2c0
  40245c:	br	x17

0000000000402460 <getenv@plt>:
  402460:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402464:	ldr	x17, [x16, #712]
  402468:	add	x16, x16, #0x2c8
  40246c:	br	x17

0000000000402470 <tigetnum@plt>:
  402470:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402474:	ldr	x17, [x16, #720]
  402478:	add	x16, x16, #0x2d0
  40247c:	br	x17

0000000000402480 <fprintf@plt>:
  402480:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402484:	ldr	x17, [x16, #728]
  402488:	add	x16, x16, #0x2d8
  40248c:	br	x17

0000000000402490 <fgets@plt>:
  402490:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402494:	ldr	x17, [x16, #736]
  402498:	add	x16, x16, #0x2e0
  40249c:	br	x17

00000000004024a0 <err@plt>:
  4024a0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4024a4:	ldr	x17, [x16, #744]
  4024a8:	add	x16, x16, #0x2e8
  4024ac:	br	x17

00000000004024b0 <ioctl@plt>:
  4024b0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4024b4:	ldr	x17, [x16, #752]
  4024b8:	add	x16, x16, #0x2f0
  4024bc:	br	x17

00000000004024c0 <setlocale@plt>:
  4024c0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4024c4:	ldr	x17, [x16, #760]
  4024c8:	add	x16, x16, #0x2f8
  4024cc:	br	x17

00000000004024d0 <ferror@plt>:
  4024d0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4024d4:	ldr	x17, [x16, #768]
  4024d8:	add	x16, x16, #0x300
  4024dc:	br	x17

00000000004024e0 <tigetstr@plt>:
  4024e0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4024e4:	ldr	x17, [x16, #776]
  4024e8:	add	x16, x16, #0x308
  4024ec:	br	x17

Disassembly of section .text:

00000000004024f0 <.text>:
  4024f0:	stp	x29, x30, [sp, #-192]!
  4024f4:	mov	x29, sp
  4024f8:	stp	x25, x26, [sp, #64]
  4024fc:	adrp	x25, 409000 <tigetstr@plt+0x6b20>
  402500:	add	x25, x25, #0x970
  402504:	stp	x19, x20, [sp, #16]
  402508:	adrp	x19, 409000 <tigetstr@plt+0x6b20>
  40250c:	add	x19, x19, #0x478
  402510:	stp	x21, x22, [sp, #32]
  402514:	mov	w21, w0
  402518:	mov	x22, x1
  40251c:	mov	w0, #0x6                   	// #6
  402520:	mov	x1, x25
  402524:	stp	x23, x24, [sp, #48]
  402528:	stp	x27, x28, [sp, #80]
  40252c:	str	xzr, [sp, #120]
  402530:	bl	4024c0 <setlocale@plt>
  402534:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  402538:	add	x1, x1, #0x460
  40253c:	mov	x0, x19
  402540:	bl	402140 <bindtextdomain@plt>
  402544:	mov	x0, x19
  402548:	bl	402280 <textdomain@plt>
  40254c:	adrp	x0, 404000 <tigetstr@plt+0x1b20>
  402550:	add	x0, x0, #0x4c0
  402554:	bl	409390 <tigetstr@plt+0x6eb0>
  402558:	adrp	x0, 409000 <tigetstr@plt+0x6b20>
  40255c:	add	x0, x0, #0x488
  402560:	bl	402460 <getenv@plt>
  402564:	cbz	x0, 4025c4 <tigetstr@plt+0xe4>
  402568:	add	x2, sp, #0x80
  40256c:	mov	w1, #0x1                   	// #1
  402570:	bl	401f60 <setupterm@plt>
  402574:	cbnz	w0, 402f58 <tigetstr@plt+0xa78>
  402578:	ldr	w1, [sp, #128]
  40257c:	cmp	w1, #0x1
  402580:	b.ne	402f58 <tigetstr@plt+0xa78>  // b.any
  402584:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  402588:	adrp	x0, 409000 <tigetstr@plt+0x6b20>
  40258c:	adrp	x20, 41d000 <tigetstr@plt+0x1ab20>
  402590:	add	x0, x0, #0xbd8
  402594:	str	w1, [x19, #1144]
  402598:	add	x20, x20, #0x320
  40259c:	bl	4024e0 <tigetstr@plt>
  4025a0:	sub	x2, x0, #0x1
  4025a4:	ldr	w1, [x19, #1144]
  4025a8:	cmn	x2, #0x2
  4025ac:	csel	x0, x25, x0, cs  // cs = hs, nlast
  4025b0:	str	x0, [x20, #280]
  4025b4:	cbnz	w1, 402cac <tigetstr@plt+0x7cc>
  4025b8:	mov	x0, x25
  4025bc:	str	x0, [x20, #272]
  4025c0:	b	4025cc <tigetstr@plt+0xec>
  4025c4:	adrp	x20, 41d000 <tigetstr@plt+0x1ab20>
  4025c8:	add	x20, x20, #0x320
  4025cc:	mov	w0, #0x66                  	// #102
  4025d0:	adrp	x26, 409000 <tigetstr@plt+0x6b20>
  4025d4:	movk	w0, #0x2, lsl #16
  4025d8:	bl	4020d0 <nl_langinfo@plt>
  4025dc:	mov	w4, #0x851f                	// #34079
  4025e0:	asr	w6, w0, #31
  4025e4:	movk	w4, #0x51eb, lsl #16
  4025e8:	mov	w3, #0x8bad                	// #35757
  4025ec:	movk	w3, #0x68db, lsl #16
  4025f0:	mov	w7, #0x64                  	// #100
  4025f4:	smull	x5, w0, w4
  4025f8:	str	wzr, [sp, #100]
  4025fc:	smull	x3, w0, w3
  402600:	adrp	x19, 409000 <tigetstr@plt+0x6b20>
  402604:	adrp	x23, 409000 <tigetstr@plt+0x6b20>
  402608:	add	x19, x19, #0xc38
  40260c:	asr	x5, x5, #37
  402610:	add	x23, x23, #0xa80
  402614:	sub	w2, w5, w6
  402618:	asr	x3, x3, #44
  40261c:	sub	w3, w3, w6
  402620:	mov	w24, #0x0                   	// #0
  402624:	smull	x4, w2, w4
  402628:	msub	w1, w2, w7, w0
  40262c:	ldr	w0, [x20, #192]
  402630:	asr	x4, x4, #37
  402634:	sub	w4, w4, w2, asr #31
  402638:	msub	w2, w4, w7, w2
  40263c:	bl	4035b8 <tigetstr@plt+0x10d8>
  402640:	mov	w28, w0
  402644:	mov	w0, #0x68                  	// #104
  402648:	movk	w0, #0x2, lsl #16
  40264c:	bl	4020d0 <nl_langinfo@plt>
  402650:	ldrsb	w2, [x0]
  402654:	add	x0, x26, #0x518
  402658:	str	x0, [sp, #104]
  40265c:	mov	w1, #0x2493                	// #9363
  402660:	add	w0, w2, w28
  402664:	movk	w1, #0x9249, lsl #16
  402668:	sub	w0, w0, #0x1
  40266c:	smull	x1, w0, w1
  402670:	lsr	x1, x1, #32
  402674:	add	w1, w0, w1
  402678:	asr	w1, w1, #2
  40267c:	sub	w1, w1, w0, asr #31
  402680:	lsl	w2, w1, #3
  402684:	sub	w1, w2, w1
  402688:	sub	w0, w0, w1
  40268c:	str	w0, [x20, #212]
  402690:	add	x3, x19, #0x148
  402694:	mov	x2, x23
  402698:	mov	x1, x22
  40269c:	mov	w0, w21
  4026a0:	mov	x4, #0x0                   	// #0
  4026a4:	bl	402290 <getopt_long@plt>
  4026a8:	cmn	w0, #0x1
  4026ac:	b.eq	4029c0 <tigetstr@plt+0x4e0>  // b.none
  4026b0:	cmp	w0, #0x58
  4026b4:	add	x2, x19, #0xc8
  4026b8:	mov	w1, #0x59                  	// #89
  4026bc:	b.le	4026d8 <tigetstr@plt+0x1f8>
  4026c0:	cmp	w0, w1
  4026c4:	b.eq	402768 <tigetstr@plt+0x288>  // b.none
  4026c8:	ldr	w1, [x2, #4]!
  4026cc:	cmp	w1, #0x0
  4026d0:	ccmp	w0, w1, #0x1, ne  // ne = any
  4026d4:	b.ge	4026c0 <tigetstr@plt+0x1e0>  // b.tcont
  4026d8:	cmp	w0, #0x6d
  4026dc:	b.eq	40277c <tigetstr@plt+0x29c>  // b.none
  4026e0:	b.le	40282c <tigetstr@plt+0x34c>
  4026e4:	cmp	w0, #0x79
  4026e8:	b.eq	402c4c <tigetstr@plt+0x76c>  // b.none
  4026ec:	b.le	40289c <tigetstr@plt+0x3bc>
  4026f0:	cmp	w0, #0x81
  4026f4:	b.eq	402c68 <tigetstr@plt+0x788>  // b.none
  4026f8:	cmp	w0, #0x82
  4026fc:	b.ne	402860 <tigetstr@plt+0x380>  // b.any
  402700:	add	x0, x19, #0x348
  402704:	adrp	x1, 41d000 <tigetstr@plt+0x1ab20>
  402708:	add	x27, sp, #0x80
  40270c:	mov	x28, #0x0                   	// #0
  402710:	ldr	x26, [x1, #1104]
  402714:	ldp	x6, x7, [x0]
  402718:	stp	x6, x7, [sp, #128]
  40271c:	ldp	x6, x7, [x0, #16]
  402720:	stp	x6, x7, [sp, #144]
  402724:	ldp	x6, x7, [x0, #32]
  402728:	stp	x6, x7, [sp, #160]
  40272c:	ldp	x0, x1, [x0, #48]
  402730:	stp	x0, x1, [sp, #176]
  402734:	mov	x0, x26
  402738:	ldr	x1, [x27]
  40273c:	bl	4021c0 <strcasecmp@plt>
  402740:	cbz	w0, 402db8 <tigetstr@plt+0x8d8>
  402744:	add	x28, x28, #0x1
  402748:	add	x27, x27, #0x10
  40274c:	cmp	x28, #0x4
  402750:	b.ne	402734 <tigetstr@plt+0x254>  // b.any
  402754:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  402758:	mov	x2, x26
  40275c:	add	x1, x1, #0x530
  402760:	mov	w0, #0x1                   	// #1
  402764:	bl	4023f0 <errx@plt>
  402768:	ldr	w1, [sp, #120]
  40276c:	cbnz	w1, 402788 <tigetstr@plt+0x2a8>
  402770:	str	w0, [sp, #120]
  402774:	cmp	w0, #0x6d
  402778:	b.ne	4026e0 <tigetstr@plt+0x200>  // b.any
  40277c:	mov	w0, #0x1                   	// #1
  402780:	str	w0, [x20, #212]
  402784:	b	402690 <tigetstr@plt+0x1b0>
  402788:	cmp	w0, w1
  40278c:	b.eq	4026d8 <tigetstr@plt+0x1f8>  // b.none
  402790:	adrp	x23, 41d000 <tigetstr@plt+0x1ab20>
  402794:	mov	w2, #0x5                   	// #5
  402798:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  40279c:	mov	x0, #0x0                   	// #0
  4027a0:	ldr	x20, [x23, #1096]
  4027a4:	add	x1, x1, #0x498
  4027a8:	bl	4023c0 <dcgettext@plt>
  4027ac:	adrp	x21, 409000 <tigetstr@plt+0x6b20>
  4027b0:	adrp	x2, 41d000 <tigetstr@plt+0x1ab20>
  4027b4:	adrp	x24, 409000 <tigetstr@plt+0x6b20>
  4027b8:	add	x22, x19, #0xc8
  4027bc:	add	x21, x21, #0x458
  4027c0:	ldr	x2, [x2, #1128]
  4027c4:	add	x24, x24, #0xbd0
  4027c8:	mov	x1, x0
  4027cc:	mov	x0, x20
  4027d0:	mov	x20, #0x0                   	// #0
  4027d4:	bl	402480 <fprintf@plt>
  4027d8:	ldr	w3, [x20, x22]
  4027dc:	cbz	w3, 402818 <tigetstr@plt+0x338>
  4027e0:	mov	x2, x21
  4027e4:	add	x0, x19, #0x148
  4027e8:	b	4027f4 <tigetstr@plt+0x314>
  4027ec:	ldr	x2, [x0, #32]!
  4027f0:	cbz	x2, 402e9c <tigetstr@plt+0x9bc>
  4027f4:	ldr	w1, [x0, #24]
  4027f8:	cmp	w3, w1
  4027fc:	b.ne	4027ec <tigetstr@plt+0x30c>  // b.any
  402800:	ldr	x0, [x23, #1096]
  402804:	mov	x1, x24
  402808:	bl	402480 <fprintf@plt>
  40280c:	add	x20, x20, #0x4
  402810:	cmp	x20, #0x3c
  402814:	b.ne	4027d8 <tigetstr@plt+0x2f8>  // b.any
  402818:	ldr	x1, [x23, #1096]
  40281c:	mov	w0, #0xa                   	// #10
  402820:	bl	402030 <fputc@plt>
  402824:	mov	w0, #0x1                   	// #1
  402828:	bl	401f40 <exit@plt>
  40282c:	cmp	w0, #0x56
  402830:	b.eq	402c74 <tigetstr@plt+0x794>  // b.none
  402834:	b.le	40296c <tigetstr@plt+0x48c>
  402838:	cmp	w0, #0x68
  40283c:	b.eq	403004 <tigetstr@plt+0xb24>  // b.none
  402840:	cmp	w0, #0x6a
  402844:	b.ne	40292c <tigetstr@plt+0x44c>  // b.any
  402848:	ldrb	w0, [x20, #264]
  40284c:	mov	x1, #0x4                   	// #4
  402850:	str	x1, [x20, #224]
  402854:	orr	w0, w0, #0x1
  402858:	strb	w0, [x20, #264]
  40285c:	b	402690 <tigetstr@plt+0x1b0>
  402860:	cmp	w0, #0x80
  402864:	b.ne	402934 <tigetstr@plt+0x454>  // b.any
  402868:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  40286c:	str	wzr, [x20, #196]
  402870:	ldr	x26, [x0, #1104]
  402874:	cbz	x26, 402690 <tigetstr@plt+0x1b0>
  402878:	ldr	x1, [sp, #104]
  40287c:	mov	w2, #0x5                   	// #5
  402880:	mov	x0, #0x0                   	// #0
  402884:	bl	4023c0 <dcgettext@plt>
  402888:	mov	x1, x0
  40288c:	mov	x0, x26
  402890:	bl	4091f8 <tigetstr@plt+0x6d18>
  402894:	str	w0, [x20, #196]
  402898:	b	402690 <tigetstr@plt+0x1b0>
  40289c:	cmp	w0, #0x73
  4028a0:	b.eq	402ca4 <tigetstr@plt+0x7c4>  // b.none
  4028a4:	cmp	w0, #0x77
  4028a8:	b.ne	4028f4 <tigetstr@plt+0x414>  // b.any
  4028ac:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  4028b0:	ldr	x26, [x0, #1104]
  4028b4:	cbz	x26, 4028e8 <tigetstr@plt+0x408>
  4028b8:	mov	w2, #0x5                   	// #5
  4028bc:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4028c0:	mov	x0, #0x0                   	// #0
  4028c4:	add	x1, x1, #0x4e0
  4028c8:	bl	4023c0 <dcgettext@plt>
  4028cc:	mov	x1, x0
  4028d0:	mov	x0, x26
  4028d4:	bl	405ba0 <tigetstr@plt+0x36c0>
  4028d8:	str	w0, [x20, #256]
  4028dc:	sub	w0, w0, #0x1
  4028e0:	cmp	w0, #0x35
  4028e4:	b.hi	403350 <tigetstr@plt+0xe70>  // b.pmore
  4028e8:	mov	w0, #0x200                 	// #512
  4028ec:	str	w0, [x20, #216]
  4028f0:	b	402690 <tigetstr@plt+0x1b0>
  4028f4:	cmp	w0, #0x6e
  4028f8:	b.ne	402934 <tigetstr@plt+0x454>  // b.any
  4028fc:	adrp	x3, 41d000 <tigetstr@plt+0x1ab20>
  402900:	mov	w2, #0x5                   	// #5
  402904:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  402908:	mov	x0, #0x0                   	// #0
  40290c:	ldr	x26, [x3, #1104]
  402910:	add	x1, x1, #0x4c8
  402914:	bl	4023c0 <dcgettext@plt>
  402918:	mov	x1, x0
  40291c:	mov	x0, x26
  402920:	bl	405ad8 <tigetstr@plt+0x35f8>
  402924:	str	w0, [x20, #200]
  402928:	b	402690 <tigetstr@plt+0x1b0>
  40292c:	cmp	w0, #0x59
  402930:	b.eq	40299c <tigetstr@plt+0x4bc>  // b.none
  402934:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  402938:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  40293c:	add	x1, x1, #0xa58
  402940:	mov	w2, #0x5                   	// #5
  402944:	ldr	x19, [x0, #1096]
  402948:	mov	x0, #0x0                   	// #0
  40294c:	bl	4023c0 <dcgettext@plt>
  402950:	mov	x1, x0
  402954:	adrp	x2, 41d000 <tigetstr@plt+0x1ab20>
  402958:	mov	x0, x19
  40295c:	ldr	x2, [x2, #1128]
  402960:	bl	402480 <fprintf@plt>
  402964:	mov	w0, #0x1                   	// #1
  402968:	bl	401f40 <exit@plt>
  40296c:	cmp	w0, #0x33
  402970:	b.eq	402c58 <tigetstr@plt+0x778>  // b.none
  402974:	cmp	w0, #0x53
  402978:	b.ne	402988 <tigetstr@plt+0x4a8>  // b.any
  40297c:	mov	w0, #0x1                   	// #1
  402980:	str	w0, [x20, #204]
  402984:	b	402690 <tigetstr@plt+0x1b0>
  402988:	cmp	w0, #0x31
  40298c:	b.ne	402934 <tigetstr@plt+0x454>  // b.any
  402990:	mov	w0, #0x1                   	// #1
  402994:	str	w0, [x20, #200]
  402998:	b	402690 <tigetstr@plt+0x1b0>
  40299c:	add	x3, x19, #0x148
  4029a0:	mov	x2, x23
  4029a4:	mov	x1, x22
  4029a8:	mov	w0, w21
  4029ac:	mov	x4, #0x0                   	// #0
  4029b0:	mov	w24, #0x1                   	// #1
  4029b4:	bl	402290 <getopt_long@plt>
  4029b8:	cmn	w0, #0x1
  4029bc:	b.ne	4026b0 <tigetstr@plt+0x1d0>  // b.any
  4029c0:	adrp	x3, 41d000 <tigetstr@plt+0x1ab20>
  4029c4:	ldr	w1, [x20, #216]
  4029c8:	ldr	x0, [x20, #224]
  4029cc:	mov	x2, #0x7                   	// #7
  4029d0:	ldr	w23, [x3, #1112]
  4029d4:	mul	x0, x0, x2
  4029d8:	sub	w21, w21, w23
  4029dc:	sbfiz	x28, x23, #3, #32
  4029e0:	add	x23, x22, w23, sxtw #3
  4029e4:	cbz	w1, 402dcc <tigetstr@plt+0x8ec>
  4029e8:	ldr	w4, [x20, #212]
  4029ec:	add	x0, x0, #0x3
  4029f0:	ldrb	w1, [x20, #256]
  4029f4:	mov	w2, #0x100                 	// #256
  4029f8:	cmp	w4, #0x1
  4029fc:	mov	w3, #0x200                 	// #512
  402a00:	csel	w2, w2, w3, eq  // eq = none
  402a04:	str	x0, [x20, #232]
  402a08:	orr	w0, w1, w2
  402a0c:	str	w0, [x20, #216]
  402a10:	cmp	w21, #0x1
  402a14:	b.eq	402ec0 <tigetstr@plt+0x9e0>  // b.none
  402a18:	add	x0, sp, #0x70
  402a1c:	bl	4020f0 <time@plt>
  402a20:	add	x0, sp, #0x70
  402a24:	bl	4020a0 <localtime@plt>
  402a28:	cmp	w21, #0x2
  402a2c:	mov	x26, x0
  402a30:	b.eq	402a78 <tigetstr@plt+0x598>  // b.none
  402a34:	b.le	402ccc <tigetstr@plt+0x7ec>
  402a38:	cmp	w21, #0x3
  402a3c:	b.ne	403414 <tigetstr@plt+0xf34>  // b.any
  402a40:	ldr	x21, [x22, x28]
  402a44:	mov	w2, #0x5                   	// #5
  402a48:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  402a4c:	mov	x0, #0x0                   	// #0
  402a50:	add	x1, x1, #0xac8
  402a54:	bl	4023c0 <dcgettext@plt>
  402a58:	mov	x1, x0
  402a5c:	mov	x0, x21
  402a60:	bl	405ba0 <tigetstr@plt+0x36c0>
  402a64:	str	w0, [x20, #244]
  402a68:	sub	w0, w0, #0x1
  402a6c:	add	x23, x23, #0x8
  402a70:	cmp	w0, #0x1e
  402a74:	b.hi	4033f0 <tigetstr@plt+0xf10>  // b.pmore
  402a78:	bl	4022c0 <__ctype_b_loc@plt>
  402a7c:	ldr	x21, [x23]
  402a80:	ldr	x0, [x0]
  402a84:	ldrsb	x1, [x21]
  402a88:	ldrh	w0, [x0, x1, lsl #1]
  402a8c:	tbnz	w0, #11, 402e14 <tigetstr@plt+0x934>
  402a90:	mov	x0, x21
  402a94:	bl	403988 <tigetstr@plt+0x14a8>
  402a98:	str	w0, [x20, #248]
  402a9c:	tbnz	w0, #31, 40332c <tigetstr@plt+0xe4c>
  402aa0:	add	x23, x23, #0x8
  402aa4:	ldr	w0, [x20, #248]
  402aa8:	sub	w0, w0, #0x1
  402aac:	cmp	w0, #0xb
  402ab0:	b.hi	4033d0 <tigetstr@plt+0xef0>  // b.pmore
  402ab4:	ldr	x22, [x23]
  402ab8:	mov	w2, #0x5                   	// #5
  402abc:	adrp	x21, 409000 <tigetstr@plt+0x6b20>
  402ac0:	add	x21, x21, #0xb38
  402ac4:	mov	x1, x21
  402ac8:	mov	x0, #0x0                   	// #0
  402acc:	bl	4023c0 <dcgettext@plt>
  402ad0:	mov	x1, x0
  402ad4:	mov	x0, x22
  402ad8:	bl	405ba0 <tigetstr@plt+0x36c0>
  402adc:	str	w0, [x20, #252]
  402ae0:	mov	w1, w0
  402ae4:	cmp	w0, #0x0
  402ae8:	b.le	4033b0 <tigetstr@plt+0xed0>
  402aec:	mov	w2, #0x7fffffff            	// #2147483647
  402af0:	cmp	w0, w2
  402af4:	b.eq	403370 <tigetstr@plt+0xe90>  // b.none
  402af8:	ldr	w5, [x20, #244]
  402afc:	cbz	w5, 402e7c <tigetstr@plt+0x99c>
  402b00:	ldr	w2, [x20, #192]
  402b04:	cmp	w0, w2
  402b08:	b.gt	402f4c <tigetstr@plt+0xa6c>
  402b0c:	tst	x1, #0x3
  402b10:	cset	w2, eq  // eq = none
  402b14:	sxtw	x0, w2
  402b18:	mov	x1, #0xd                   	// #13
  402b1c:	ldr	w3, [x20, #248]
  402b20:	add	x4, x19, #0x60
  402b24:	mul	x0, x0, x1
  402b28:	add	x0, x0, w3, sxtw
  402b2c:	ldr	w21, [x4, x0, lsl #2]
  402b30:	cmp	w5, w21
  402b34:	b.gt	40338c <tigetstr@plt+0xeac>
  402b38:	mov	w0, #0x34                  	// #52
  402b3c:	mov	x1, #0x0                   	// #0
  402b40:	smaddl	x2, w2, w0, x4
  402b44:	b	402b50 <tigetstr@plt+0x670>
  402b48:	ldr	w0, [x2, x1, lsl #2]
  402b4c:	add	w5, w5, w0
  402b50:	add	x1, x1, #0x1
  402b54:	cmp	w3, w1
  402b58:	b.gt	402b48 <tigetstr@plt+0x668>
  402b5c:	str	w5, [x20, #244]
  402b60:	ldr	w0, [x20, #248]
  402b64:	ldr	w1, [x20, #256]
  402b68:	orr	w0, w0, w1
  402b6c:	cbnz	w0, 402cf0 <tigetstr@plt+0x810>
  402b70:	ldr	w1, [x20, #200]
  402b74:	ldr	w0, [x26, #16]
  402b78:	cmp	w1, #0x0
  402b7c:	ldr	w1, [sp, #100]
  402b80:	add	w0, w0, #0x1
  402b84:	str	w0, [x20, #248]
  402b88:	csinc	w1, w1, wzr, ne  // ne = any
  402b8c:	str	w1, [sp, #100]
  402b90:	bl	403800 <tigetstr@plt+0x1320>
  402b94:	ldr	w0, [x20, #196]
  402b98:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  402b9c:	add	x1, x1, #0xbc8
  402ba0:	bl	408d20 <tigetstr@plt+0x6840>
  402ba4:	cbnz	w0, 402bc8 <tigetstr@plt+0x6e8>
  402ba8:	ldr	x0, [x20, #280]
  402bac:	ldrsb	w0, [x0]
  402bb0:	cbnz	w0, 402e50 <tigetstr@plt+0x970>
  402bb4:	ldr	w0, [x20, #216]
  402bb8:	str	wzr, [x20, #244]
  402bbc:	and	w0, w0, #0xffffff00
  402bc0:	str	w0, [x20, #216]
  402bc4:	stp	x25, x25, [x20, #272]
  402bc8:	ldr	w2, [sp, #100]
  402bcc:	orr	w24, w2, w24
  402bd0:	cbz	w24, 402c00 <tigetstr@plt+0x720>
  402bd4:	ldr	w0, [x20, #200]
  402bd8:	mov	w1, #0x3                   	// #3
  402bdc:	str	w1, [x20, #240]
  402be0:	cbz	w0, 402e40 <tigetstr@plt+0x960>
  402be4:	ldr	w0, [sp, #100]
  402be8:	cbz	w0, 402c00 <tigetstr@plt+0x720>
  402bec:	ldrb	w0, [x20, #264]
  402bf0:	mov	w1, #0x1                   	// #1
  402bf4:	str	w1, [x20, #260]
  402bf8:	orr	w0, w0, #0x2
  402bfc:	strb	w0, [x20, #264]
  402c00:	ldr	w0, [x20, #200]
  402c04:	cmp	w0, #0x1
  402c08:	b.le	402dec <tigetstr@plt+0x90c>
  402c0c:	ldr	w0, [x20, #208]
  402c10:	cbz	w0, 402ee8 <tigetstr@plt+0xa08>
  402c14:	ldr	w0, [x20, #200]
  402c18:	cbnz	w0, 402c24 <tigetstr@plt+0x744>
  402c1c:	mov	w0, #0x1                   	// #1
  402c20:	str	w0, [x20, #200]
  402c24:	cbz	w24, 402dd4 <tigetstr@plt+0x8f4>
  402c28:	bl	404440 <tigetstr@plt+0x1f60>
  402c2c:	mov	w0, #0x0                   	// #0
  402c30:	ldp	x19, x20, [sp, #16]
  402c34:	ldp	x21, x22, [sp, #32]
  402c38:	ldp	x23, x24, [sp, #48]
  402c3c:	ldp	x25, x26, [sp, #64]
  402c40:	ldp	x27, x28, [sp, #80]
  402c44:	ldp	x29, x30, [sp], #192
  402c48:	ret
  402c4c:	mov	w0, #0x1                   	// #1
  402c50:	str	w0, [sp, #100]
  402c54:	b	402690 <tigetstr@plt+0x1b0>
  402c58:	mov	x0, #0x3                   	// #3
  402c5c:	movk	x0, #0x1, lsl #32
  402c60:	str	x0, [x20, #200]
  402c64:	b	402690 <tigetstr@plt+0x1b0>
  402c68:	mov	w0, #0x80000000            	// #-2147483648
  402c6c:	str	w0, [x20, #192]
  402c70:	b	402690 <tigetstr@plt+0x1b0>
  402c74:	mov	w2, #0x5                   	// #5
  402c78:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  402c7c:	mov	x0, #0x0                   	// #0
  402c80:	add	x1, x1, #0x550
  402c84:	bl	4023c0 <dcgettext@plt>
  402c88:	adrp	x1, 41d000 <tigetstr@plt+0x1ab20>
  402c8c:	adrp	x2, 409000 <tigetstr@plt+0x6b20>
  402c90:	add	x2, x2, #0x560
  402c94:	ldr	x1, [x1, #1128]
  402c98:	bl	402430 <printf@plt>
  402c9c:	mov	w0, #0x0                   	// #0
  402ca0:	bl	401f40 <exit@plt>
  402ca4:	str	wzr, [x20, #212]
  402ca8:	b	402690 <tigetstr@plt+0x1b0>
  402cac:	adrp	x0, 409000 <tigetstr@plt+0x6b20>
  402cb0:	add	x0, x0, #0x490
  402cb4:	bl	4024e0 <tigetstr@plt>
  402cb8:	sub	x1, x0, #0x1
  402cbc:	cmn	x1, #0x3
  402cc0:	b.hi	4025b8 <tigetstr@plt+0xd8>  // b.pmore
  402cc4:	str	x0, [x20, #272]
  402cc8:	b	4025cc <tigetstr@plt+0xec>
  402ccc:	cbnz	w21, 403414 <tigetstr@plt+0xf34>
  402cd0:	ldr	w0, [x26, #20]
  402cd4:	ldr	w1, [x26, #28]
  402cd8:	ldr	w2, [x20, #248]
  402cdc:	add	w0, w0, #0x76c
  402ce0:	add	w1, w1, #0x1
  402ce4:	str	w1, [x20, #244]
  402ce8:	str	w0, [x20, #252]
  402cec:	cbz	w2, 402e6c <tigetstr@plt+0x98c>
  402cf0:	ldr	w21, [x20, #256]
  402cf4:	cmp	w21, #0x0
  402cf8:	b.le	402b90 <tigetstr@plt+0x6b0>
  402cfc:	ldr	w9, [x20, #192]
  402d00:	mov	w2, #0x1                   	// #1
  402d04:	ldr	w8, [x20, #252]
  402d08:	mov	w1, w2
  402d0c:	mov	w0, w9
  402d10:	mov	w3, w8
  402d14:	bl	4035b8 <tigetstr@plt+0x10d8>
  402d18:	mov	w1, #0x7                   	// #7
  402d1c:	ldr	w2, [x20, #216]
  402d20:	mul	w1, w21, w1
  402d24:	and	w6, w2, #0x100
  402d28:	sub	w1, w1, w0
  402d2c:	cmp	w1, #0x101
  402d30:	add	w3, w1, #0xb
  402d34:	ccmp	w8, w9, #0x0, gt
  402d38:	csel	w1, w3, w1, eq  // eq = none
  402d3c:	tbz	w2, #8, 402e0c <tigetstr@plt+0x92c>
  402d40:	cmp	w0, #0x4
  402d44:	mov	w5, #0xfffffffe            	// #-2
  402d48:	mov	w0, #0x5                   	// #5
  402d4c:	csel	w5, w5, w0, gt
  402d50:	sub	w1, w1, w5
  402d54:	cmp	w1, #0x0
  402d58:	csinc	w5, w1, wzr, gt
  402d5c:	cmp	w8, w9
  402d60:	b.gt	402e00 <tigetstr@plt+0x920>
  402d64:	tst	x8, #0x3
  402d68:	cset	w0, eq  // eq = none
  402d6c:	add	x2, x19, #0x60
  402d70:	mov	w3, #0x34                  	// #52
  402d74:	mov	x1, #0x1                   	// #1
  402d78:	smaddl	x2, w0, w3, x2
  402d7c:	nop
  402d80:	ldr	w0, [x2, x1, lsl #2]
  402d84:	mov	w4, w1
  402d88:	cmp	w0, w5
  402d8c:	b.ge	402ddc <tigetstr@plt+0x8fc>  // b.tcont
  402d90:	add	x1, x1, #0x1
  402d94:	sub	w5, w5, w0
  402d98:	cmp	x1, #0xd
  402d9c:	b.ne	402d80 <tigetstr@plt+0x8a0>  // b.any
  402da0:	cbnz	w6, 402fa4 <tigetstr@plt+0xac4>
  402da4:	ldr	w0, [x20, #248]
  402da8:	cbnz	w0, 402b90 <tigetstr@plt+0x6b0>
  402dac:	mov	w4, #0x1                   	// #1
  402db0:	str	w4, [x20, #248]
  402db4:	b	402b90 <tigetstr@plt+0x6b0>
  402db8:	lsl	x3, x28, #4
  402dbc:	add	x0, sp, #0x88
  402dc0:	ldr	w0, [x0, x3]
  402dc4:	str	w0, [x20, #192]
  402dc8:	b	402690 <tigetstr@plt+0x1b0>
  402dcc:	str	x0, [x20, #232]
  402dd0:	b	402a10 <tigetstr@plt+0x530>
  402dd4:	bl	403c08 <tigetstr@plt+0x1728>
  402dd8:	b	402c2c <tigetstr@plt+0x74c>
  402ddc:	ldr	w0, [x20, #248]
  402de0:	cbnz	w0, 402b90 <tigetstr@plt+0x6b0>
  402de4:	str	w4, [x20, #248]
  402de8:	b	402b90 <tigetstr@plt+0x6b0>
  402dec:	ldr	w0, [x20, #208]
  402df0:	cbnz	w0, 402c14 <tigetstr@plt+0x734>
  402df4:	mov	w0, #0x1                   	// #1
  402df8:	str	w0, [x20, #208]
  402dfc:	b	402c14 <tigetstr@plt+0x734>
  402e00:	mov	w0, w8
  402e04:	bl	403550 <tigetstr@plt+0x1070>
  402e08:	b	402d6c <tigetstr@plt+0x88c>
  402e0c:	sub	w1, w1, #0x6
  402e10:	b	402d54 <tigetstr@plt+0x874>
  402e14:	mov	w2, #0x5                   	// #5
  402e18:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  402e1c:	mov	x0, #0x0                   	// #0
  402e20:	add	x1, x1, #0xb00
  402e24:	bl	4023c0 <dcgettext@plt>
  402e28:	add	x23, x23, #0x8
  402e2c:	mov	x1, x0
  402e30:	mov	x0, x21
  402e34:	bl	405ba0 <tigetstr@plt+0x36c0>
  402e38:	str	w0, [x20, #248]
  402e3c:	b	402aa4 <tigetstr@plt+0x5c4>
  402e40:	mov	w0, #0xc                   	// #12
  402e44:	str	w0, [x20, #200]
  402e48:	cbnz	w2, 402bec <tigetstr@plt+0x70c>
  402e4c:	b	402c0c <tigetstr@plt+0x72c>
  402e50:	ldr	x0, [x20, #272]
  402e54:	ldrsb	w0, [x0]
  402e58:	cbz	w0, 402bb4 <tigetstr@plt+0x6d4>
  402e5c:	bl	408b18 <tigetstr@plt+0x6638>
  402e60:	cmp	w0, #0x1
  402e64:	b.ne	402bc8 <tigetstr@plt+0x6e8>  // b.any
  402e68:	b	402bb4 <tigetstr@plt+0x6d4>
  402e6c:	ldr	w0, [x26, #16]
  402e70:	add	w0, w0, #0x1
  402e74:	str	w0, [x20, #248]
  402e78:	b	402cf0 <tigetstr@plt+0x810>
  402e7c:	ldr	w0, [x26, #20]
  402e80:	add	w0, w0, #0x76c
  402e84:	cmp	w1, w0
  402e88:	b.ne	402b60 <tigetstr@plt+0x680>  // b.any
  402e8c:	ldr	w0, [x26, #28]
  402e90:	add	w0, w0, #0x1
  402e94:	str	w0, [x20, #244]
  402e98:	b	402b60 <tigetstr@plt+0x680>
  402e9c:	sub	w0, w3, #0x21
  402ea0:	cmp	w0, #0x5d
  402ea4:	b.hi	40280c <tigetstr@plt+0x32c>  // b.pmore
  402ea8:	ldr	x0, [x23, #1096]
  402eac:	mov	w2, w3
  402eb0:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  402eb4:	add	x1, x1, #0x4c0
  402eb8:	bl	402480 <fprintf@plt>
  402ebc:	b	40280c <tigetstr@plt+0x32c>
  402ec0:	ldr	x0, [x22, x28]
  402ec4:	mov	x1, #0x0                   	// #0
  402ec8:	bl	4057f8 <tigetstr@plt+0x3318>
  402ecc:	cbz	w0, 402f6c <tigetstr@plt+0xa8c>
  402ed0:	add	x0, sp, #0x70
  402ed4:	bl	4020f0 <time@plt>
  402ed8:	add	x0, sp, #0x70
  402edc:	bl	4020a0 <localtime@plt>
  402ee0:	mov	x26, x0
  402ee4:	b	402ab4 <tigetstr@plt+0x5d4>
  402ee8:	mov	w1, #0x3                   	// #3
  402eec:	mov	w0, #0x1                   	// #1
  402ef0:	str	w1, [x20, #208]
  402ef4:	bl	4023a0 <isatty@plt>
  402ef8:	cbz	w0, 402c14 <tigetstr@plt+0x734>
  402efc:	mov	w0, #0x50                  	// #80
  402f00:	bl	4079e8 <tigetstr@plt+0x5508>
  402f04:	ldrb	w4, [x20, #264]
  402f08:	mov	w1, #0x14                  	// #20
  402f0c:	mov	w2, #0x1b                  	// #27
  402f10:	ldr	w3, [x20, #240]
  402f14:	tst	x4, #0x1
  402f18:	csel	w2, w2, w1, ne  // ne = any
  402f1c:	cmp	w2, w0
  402f20:	csel	w1, w2, w0, ge  // ge = tcont
  402f24:	udiv	w0, w1, w2
  402f28:	sub	w0, w0, #0x1
  402f2c:	msub	w0, w0, w3, w1
  402f30:	sdiv	w0, w0, w2
  402f34:	cmp	w0, #0x2
  402f38:	b.gt	402c14 <tigetstr@plt+0x734>
  402f3c:	cmp	w0, #0x0
  402f40:	csinc	w0, w0, wzr, gt
  402f44:	str	w0, [x20, #208]
  402f48:	b	402c14 <tigetstr@plt+0x734>
  402f4c:	bl	403550 <tigetstr@plt+0x1070>
  402f50:	mov	w2, w0
  402f54:	b	402b14 <tigetstr@plt+0x634>
  402f58:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  402f5c:	adrp	x20, 41d000 <tigetstr@plt+0x1ab20>
  402f60:	add	x20, x20, #0x320
  402f64:	str	wzr, [x0, #1144]
  402f68:	b	4025cc <tigetstr@plt+0xec>
  402f6c:	ldr	x0, [x22, x28]
  402f70:	add	x1, sp, #0x80
  402f74:	bl	406e90 <tigetstr@plt+0x49b0>
  402f78:	cbnz	w0, 402fe0 <tigetstr@plt+0xb00>
  402f7c:	ldr	x0, [sp, #128]
  402f80:	mov	x1, #0x4240                	// #16960
  402f84:	movk	x1, #0xf, lsl #16
  402f88:	add	x21, sp, #0x70
  402f8c:	udiv	x0, x0, x1
  402f90:	str	x0, [sp, #112]
  402f94:	mov	x0, x21
  402f98:	bl	4020a0 <localtime@plt>
  402f9c:	mov	x26, x0
  402fa0:	b	402cd0 <tigetstr@plt+0x7f0>
  402fa4:	sub	w2, w8, #0x1
  402fa8:	mov	w1, #0xc                   	// #12
  402fac:	mov	w0, #0x1f                  	// #31
  402fb0:	bl	403a48 <tigetstr@plt+0x1568>
  402fb4:	cmp	w21, w0
  402fb8:	b.eq	402da4 <tigetstr@plt+0x8c4>  // b.none
  402fbc:	mov	w2, #0x5                   	// #5
  402fc0:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  402fc4:	mov	x0, #0x0                   	// #0
  402fc8:	add	x1, x1, #0xb90
  402fcc:	bl	4023c0 <dcgettext@plt>
  402fd0:	mov	x1, x0
  402fd4:	ldp	w2, w3, [x20, #252]
  402fd8:	mov	w0, #0x1                   	// #1
  402fdc:	bl	4023f0 <errx@plt>
  402fe0:	ldr	x0, [x22, x28]
  402fe4:	bl	403988 <tigetstr@plt+0x14a8>
  402fe8:	str	w0, [x20, #248]
  402fec:	cmp	w0, #0x0
  402ff0:	b.le	403308 <tigetstr@plt+0xe28>
  402ff4:	add	x21, sp, #0x70
  402ff8:	mov	x0, x21
  402ffc:	bl	4020f0 <time@plt>
  403000:	b	402f94 <tigetstr@plt+0xab4>
  403004:	adrp	x3, 41d000 <tigetstr@plt+0x1ab20>
  403008:	mov	w2, #0x5                   	// #5
  40300c:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403010:	mov	x0, #0x0                   	// #0
  403014:	ldr	x19, [x3, #1120]
  403018:	add	x1, x1, #0x578
  40301c:	bl	4023c0 <dcgettext@plt>
  403020:	adrp	x20, 41d000 <tigetstr@plt+0x1ab20>
  403024:	mov	x1, x19
  403028:	bl	401f20 <fputs@plt>
  40302c:	mov	w2, #0x5                   	// #5
  403030:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403034:	mov	x0, #0x0                   	// #0
  403038:	add	x1, x1, #0x588
  40303c:	bl	4023c0 <dcgettext@plt>
  403040:	mov	x1, x0
  403044:	ldr	x2, [x20, #1128]
  403048:	mov	x0, x19
  40304c:	bl	402480 <fprintf@plt>
  403050:	mov	w2, #0x5                   	// #5
  403054:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403058:	mov	x0, #0x0                   	// #0
  40305c:	add	x1, x1, #0x5b0
  403060:	bl	4023c0 <dcgettext@plt>
  403064:	mov	x1, x0
  403068:	ldr	x2, [x20, #1128]
  40306c:	mov	x0, x19
  403070:	bl	402480 <fprintf@plt>
  403074:	mov	x1, x19
  403078:	mov	w0, #0xa                   	// #10
  40307c:	bl	402030 <fputc@plt>
  403080:	mov	w2, #0x5                   	// #5
  403084:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403088:	mov	x0, #0x0                   	// #0
  40308c:	add	x1, x1, #0x5d8
  403090:	bl	4023c0 <dcgettext@plt>
  403094:	mov	x1, x19
  403098:	bl	401f20 <fputs@plt>
  40309c:	mov	w2, #0x5                   	// #5
  4030a0:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4030a4:	mov	x0, #0x0                   	// #0
  4030a8:	add	x1, x1, #0x608
  4030ac:	bl	4023c0 <dcgettext@plt>
  4030b0:	mov	x1, x19
  4030b4:	bl	401f20 <fputs@plt>
  4030b8:	mov	w2, #0x5                   	// #5
  4030bc:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4030c0:	mov	x0, #0x0                   	// #0
  4030c4:	add	x1, x1, #0x640
  4030c8:	bl	4023c0 <dcgettext@plt>
  4030cc:	mov	x1, x19
  4030d0:	bl	401f20 <fputs@plt>
  4030d4:	mov	w2, #0x5                   	// #5
  4030d8:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4030dc:	mov	x0, #0x0                   	// #0
  4030e0:	add	x1, x1, #0x650
  4030e4:	bl	4023c0 <dcgettext@plt>
  4030e8:	mov	x1, x19
  4030ec:	bl	401f20 <fputs@plt>
  4030f0:	mov	w2, #0x5                   	// #5
  4030f4:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4030f8:	mov	x0, #0x0                   	// #0
  4030fc:	add	x1, x1, #0x690
  403100:	bl	4023c0 <dcgettext@plt>
  403104:	mov	x1, x19
  403108:	bl	401f20 <fputs@plt>
  40310c:	mov	w2, #0x5                   	// #5
  403110:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403114:	mov	x0, #0x0                   	// #0
  403118:	add	x1, x1, #0x6d0
  40311c:	bl	4023c0 <dcgettext@plt>
  403120:	mov	x1, x19
  403124:	bl	401f20 <fputs@plt>
  403128:	mov	w2, #0x5                   	// #5
  40312c:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403130:	mov	x0, #0x0                   	// #0
  403134:	add	x1, x1, #0x718
  403138:	bl	4023c0 <dcgettext@plt>
  40313c:	mov	x1, x19
  403140:	bl	401f20 <fputs@plt>
  403144:	mov	w2, #0x5                   	// #5
  403148:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  40314c:	mov	x0, #0x0                   	// #0
  403150:	add	x1, x1, #0x760
  403154:	bl	4023c0 <dcgettext@plt>
  403158:	mov	x1, x19
  40315c:	bl	401f20 <fputs@plt>
  403160:	mov	w2, #0x5                   	// #5
  403164:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403168:	mov	x0, #0x0                   	// #0
  40316c:	add	x1, x1, #0x798
  403170:	bl	4023c0 <dcgettext@plt>
  403174:	mov	x1, x19
  403178:	bl	401f20 <fputs@plt>
  40317c:	mov	w2, #0x5                   	// #5
  403180:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403184:	mov	x0, #0x0                   	// #0
  403188:	add	x1, x1, #0x7d0
  40318c:	bl	4023c0 <dcgettext@plt>
  403190:	mov	x1, x19
  403194:	bl	401f20 <fputs@plt>
  403198:	mov	w2, #0x5                   	// #5
  40319c:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4031a0:	mov	x0, #0x0                   	// #0
  4031a4:	add	x1, x1, #0x810
  4031a8:	bl	4023c0 <dcgettext@plt>
  4031ac:	mov	x1, x19
  4031b0:	bl	401f20 <fputs@plt>
  4031b4:	mov	w2, #0x5                   	// #5
  4031b8:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4031bc:	mov	x0, #0x0                   	// #0
  4031c0:	add	x1, x1, #0x860
  4031c4:	bl	4023c0 <dcgettext@plt>
  4031c8:	mov	x1, x19
  4031cc:	bl	401f20 <fputs@plt>
  4031d0:	mov	w2, #0x5                   	// #5
  4031d4:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4031d8:	mov	x0, #0x0                   	// #0
  4031dc:	add	x1, x1, #0x890
  4031e0:	bl	4023c0 <dcgettext@plt>
  4031e4:	mov	x1, x19
  4031e8:	bl	401f20 <fputs@plt>
  4031ec:	mov	w2, #0x5                   	// #5
  4031f0:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4031f4:	mov	x0, #0x0                   	// #0
  4031f8:	add	x1, x1, #0x8c0
  4031fc:	bl	4023c0 <dcgettext@plt>
  403200:	mov	x1, x19
  403204:	bl	401f20 <fputs@plt>
  403208:	mov	w2, #0x5                   	// #5
  40320c:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403210:	mov	x0, #0x0                   	// #0
  403214:	add	x1, x1, #0x8f8
  403218:	bl	4023c0 <dcgettext@plt>
  40321c:	mov	x1, x19
  403220:	bl	401f20 <fputs@plt>
  403224:	mov	w2, #0x5                   	// #5
  403228:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  40322c:	mov	x0, #0x0                   	// #0
  403230:	add	x1, x1, #0x938
  403234:	bl	4023c0 <dcgettext@plt>
  403238:	mov	x1, x0
  40323c:	adrp	x4, 409000 <tigetstr@plt+0x6b20>
  403240:	adrp	x3, 409000 <tigetstr@plt+0x6b20>
  403244:	add	x4, x4, #0x978
  403248:	add	x3, x3, #0x980
  40324c:	mov	x0, x19
  403250:	adrp	x2, 409000 <tigetstr@plt+0x6b20>
  403254:	add	x2, x2, #0x988
  403258:	bl	402480 <fprintf@plt>
  40325c:	mov	w2, #0x5                   	// #5
  403260:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403264:	mov	x0, #0x0                   	// #0
  403268:	add	x1, x1, #0x990
  40326c:	bl	4023c0 <dcgettext@plt>
  403270:	mov	x2, x0
  403274:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403278:	mov	x0, x19
  40327c:	add	x1, x1, #0x9b0
  403280:	bl	402480 <fprintf@plt>
  403284:	mov	x1, x19
  403288:	mov	w0, #0xa                   	// #10
  40328c:	bl	402030 <fputc@plt>
  403290:	mov	w2, #0x5                   	// #5
  403294:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403298:	mov	x0, #0x0                   	// #0
  40329c:	add	x1, x1, #0x9d0
  4032a0:	bl	4023c0 <dcgettext@plt>
  4032a4:	mov	x19, x0
  4032a8:	mov	w2, #0x5                   	// #5
  4032ac:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4032b0:	mov	x0, #0x0                   	// #0
  4032b4:	add	x1, x1, #0x9e8
  4032b8:	bl	4023c0 <dcgettext@plt>
  4032bc:	mov	x4, x0
  4032c0:	adrp	x3, 409000 <tigetstr@plt+0x6b20>
  4032c4:	add	x3, x3, #0x9f8
  4032c8:	mov	x2, x19
  4032cc:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4032d0:	adrp	x0, 409000 <tigetstr@plt+0x6b20>
  4032d4:	add	x1, x1, #0xa08
  4032d8:	add	x0, x0, #0xa18
  4032dc:	bl	402430 <printf@plt>
  4032e0:	mov	w2, #0x5                   	// #5
  4032e4:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4032e8:	mov	x0, #0x0                   	// #0
  4032ec:	add	x1, x1, #0xa30
  4032f0:	bl	4023c0 <dcgettext@plt>
  4032f4:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4032f8:	add	x1, x1, #0xa50
  4032fc:	bl	402430 <printf@plt>
  403300:	mov	w0, #0x0                   	// #0
  403304:	bl	401f40 <exit@plt>
  403308:	mov	w2, #0x5                   	// #5
  40330c:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403310:	mov	x0, #0x0                   	// #0
  403314:	add	x1, x1, #0xa90
  403318:	bl	4023c0 <dcgettext@plt>
  40331c:	mov	x1, x0
  403320:	ldr	x2, [x22, x28]
  403324:	mov	w0, w21
  403328:	bl	4023f0 <errx@plt>
  40332c:	mov	w2, #0x5                   	// #5
  403330:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403334:	mov	x0, #0x0                   	// #0
  403338:	add	x1, x1, #0xb20
  40333c:	bl	4023c0 <dcgettext@plt>
  403340:	mov	x1, x0
  403344:	ldr	x2, [x23]
  403348:	mov	w0, #0x1                   	// #1
  40334c:	bl	4023f0 <errx@plt>
  403350:	mov	w2, #0x5                   	// #5
  403354:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403358:	mov	x0, #0x0                   	// #0
  40335c:	add	x1, x1, #0x4f8
  403360:	bl	4023c0 <dcgettext@plt>
  403364:	mov	x1, x0
  403368:	mov	w0, #0x1                   	// #1
  40336c:	bl	4023f0 <errx@plt>
  403370:	mov	w2, #0x5                   	// #5
  403374:	mov	x1, x21
  403378:	mov	x0, #0x0                   	// #0
  40337c:	bl	4023c0 <dcgettext@plt>
  403380:	mov	x1, x0
  403384:	mov	w0, #0x1                   	// #1
  403388:	bl	4023f0 <errx@plt>
  40338c:	mov	w2, #0x5                   	// #5
  403390:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403394:	mov	x0, #0x0                   	// #0
  403398:	add	x1, x1, #0xae0
  40339c:	bl	4023c0 <dcgettext@plt>
  4033a0:	mov	x1, x0
  4033a4:	mov	w2, w21
  4033a8:	mov	w0, #0x1                   	// #1
  4033ac:	bl	4023f0 <errx@plt>
  4033b0:	mov	w2, #0x5                   	// #5
  4033b4:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4033b8:	mov	x0, #0x0                   	// #0
  4033bc:	add	x1, x1, #0xb50
  4033c0:	bl	4023c0 <dcgettext@plt>
  4033c4:	mov	x1, x0
  4033c8:	mov	w0, #0x1                   	// #1
  4033cc:	bl	4023f0 <errx@plt>
  4033d0:	mov	w2, #0x5                   	// #5
  4033d4:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4033d8:	mov	x0, #0x0                   	// #0
  4033dc:	add	x1, x1, #0xb00
  4033e0:	bl	4023c0 <dcgettext@plt>
  4033e4:	mov	x1, x0
  4033e8:	mov	w0, #0x1                   	// #1
  4033ec:	bl	4023f0 <errx@plt>
  4033f0:	mov	w2, #0x5                   	// #5
  4033f4:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4033f8:	mov	x0, #0x0                   	// #0
  4033fc:	add	x1, x1, #0xae0
  403400:	bl	4023c0 <dcgettext@plt>
  403404:	mov	x1, x0
  403408:	mov	w2, #0x1f                  	// #31
  40340c:	mov	w0, #0x1                   	// #1
  403410:	bl	4023f0 <errx@plt>
  403414:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403418:	add	x1, x1, #0xb80
  40341c:	mov	w2, #0x5                   	// #5
  403420:	mov	x0, #0x0                   	// #0
  403424:	bl	4023c0 <dcgettext@plt>
  403428:	bl	402390 <warnx@plt>
  40342c:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  403430:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403434:	mov	w2, #0x5                   	// #5
  403438:	add	x1, x1, #0xa58
  40343c:	ldr	x19, [x0, #1096]
  403440:	b	402948 <tigetstr@plt+0x468>
  403444:	mov	x29, #0x0                   	// #0
  403448:	mov	x30, #0x0                   	// #0
  40344c:	mov	x5, x0
  403450:	ldr	x1, [sp]
  403454:	add	x2, sp, #0x8
  403458:	mov	x6, sp
  40345c:	movz	x0, #0x0, lsl #48
  403460:	movk	x0, #0x0, lsl #32
  403464:	movk	x0, #0x40, lsl #16
  403468:	movk	x0, #0x24f0
  40346c:	movz	x3, #0x0, lsl #48
  403470:	movk	x3, #0x0, lsl #32
  403474:	movk	x3, #0x40, lsl #16
  403478:	movk	x3, #0x9308
  40347c:	movz	x4, #0x0, lsl #48
  403480:	movk	x4, #0x0, lsl #32
  403484:	movk	x4, #0x40, lsl #16
  403488:	movk	x4, #0x9388
  40348c:	bl	402150 <__libc_start_main@plt>
  403490:	bl	402250 <abort@plt>
  403494:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  403498:	ldr	x0, [x0, #4064]
  40349c:	cbz	x0, 4034a4 <tigetstr@plt+0xfc4>
  4034a0:	b	402230 <__gmon_start__@plt>
  4034a4:	ret
  4034a8:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  4034ac:	add	x0, x0, #0x448
  4034b0:	adrp	x1, 41d000 <tigetstr@plt+0x1ab20>
  4034b4:	add	x1, x1, #0x448
  4034b8:	cmp	x1, x0
  4034bc:	b.eq	4034d4 <tigetstr@plt+0xff4>  // b.none
  4034c0:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4034c4:	ldr	x1, [x1, #952]
  4034c8:	cbz	x1, 4034d4 <tigetstr@plt+0xff4>
  4034cc:	mov	x16, x1
  4034d0:	br	x16
  4034d4:	ret
  4034d8:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  4034dc:	add	x0, x0, #0x448
  4034e0:	adrp	x1, 41d000 <tigetstr@plt+0x1ab20>
  4034e4:	add	x1, x1, #0x448
  4034e8:	sub	x1, x1, x0
  4034ec:	lsr	x2, x1, #63
  4034f0:	add	x1, x2, x1, asr #3
  4034f4:	cmp	xzr, x1, asr #1
  4034f8:	asr	x1, x1, #1
  4034fc:	b.eq	403514 <tigetstr@plt+0x1034>  // b.none
  403500:	adrp	x2, 409000 <tigetstr@plt+0x6b20>
  403504:	ldr	x2, [x2, #960]
  403508:	cbz	x2, 403514 <tigetstr@plt+0x1034>
  40350c:	mov	x16, x2
  403510:	br	x16
  403514:	ret
  403518:	stp	x29, x30, [sp, #-32]!
  40351c:	mov	x29, sp
  403520:	str	x19, [sp, #16]
  403524:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  403528:	ldrb	w0, [x19, #1136]
  40352c:	cbnz	w0, 40353c <tigetstr@plt+0x105c>
  403530:	bl	4034a8 <tigetstr@plt+0xfc8>
  403534:	mov	w0, #0x1                   	// #1
  403538:	strb	w0, [x19, #1136]
  40353c:	ldr	x19, [sp, #16]
  403540:	ldp	x29, x30, [sp], #32
  403544:	ret
  403548:	b	4034d8 <tigetstr@plt+0xff8>
  40354c:	nop
  403550:	mov	w1, w0
  403554:	tst	x1, #0x3
  403558:	b.ne	40358c <tigetstr@plt+0x10ac>  // b.any
  40355c:	mov	w2, #0x5c29                	// #23593
  403560:	mov	w4, #0xb850                	// #47184
  403564:	movk	w2, #0xc28f, lsl #16
  403568:	movk	w4, #0x51e, lsl #16
  40356c:	mov	w3, #0x5c28                	// #23592
  403570:	mov	w0, #0x1                   	// #1
  403574:	madd	w2, w1, w2, w4
  403578:	movk	w3, #0x28f, lsl #16
  40357c:	ror	w2, w2, #2
  403580:	cmp	w2, w3
  403584:	b.ls	40358c <tigetstr@plt+0x10ac>  // b.plast
  403588:	ret
  40358c:	mov	w3, #0x5c29                	// #23593
  403590:	mov	w0, #0xb850                	// #47184
  403594:	movk	w3, #0xc28f, lsl #16
  403598:	movk	w0, #0x51e, lsl #16
  40359c:	mov	w2, #0xd70a                	// #55050
  4035a0:	madd	w1, w1, w3, w0
  4035a4:	movk	w2, #0xa3, lsl #16
  4035a8:	ror	w1, w1, #4
  4035ac:	cmp	w1, w2
  4035b0:	cset	w0, ls  // ls = plast
  4035b4:	ret
  4035b8:	add	w5, w0, #0x1
  4035bc:	mov	w4, w0
  4035c0:	cmp	w5, w3
  4035c4:	b.eq	4036c0 <tigetstr@plt+0x11e0>  // b.none
  4035c8:	cmp	w2, #0x2
  4035cc:	cset	w0, le
  4035d0:	sub	w3, w3, w0
  4035d4:	cmp	w3, w4
  4035d8:	b.gt	403650 <tigetstr@plt+0x1170>
  4035dc:	ccmp	w2, #0x9, #0x4, eq  // eq = none
  4035e0:	b.gt	403650 <tigetstr@plt+0x1170>
  4035e4:	cmp	w3, w4
  4035e8:	b.eq	4036d4 <tigetstr@plt+0x11f4>  // b.none
  4035ec:	b.ge	403704 <tigetstr@plt+0x1224>  // b.tcont
  4035f0:	add	w4, w3, #0x3
  4035f4:	cmp	w3, #0x0
  4035f8:	adrp	x0, 409000 <tigetstr@plt+0x6b20>
  4035fc:	add	x0, x0, #0xc38
  403600:	sub	w5, w2, #0x1
  403604:	add	x0, x0, #0x30
  403608:	csel	w2, w4, w3, lt  // lt = tstop
  40360c:	sxtw	x3, w3
  403610:	mov	x4, #0x4925                	// #18725
  403614:	asr	w2, w2, #2
  403618:	ldrsw	x0, [x0, w5, sxtw #2]
  40361c:	movk	x4, #0x2492, lsl #16
  403620:	add	x2, x3, w2, sxtw
  403624:	movk	x4, #0x9249, lsl #32
  403628:	add	x2, x2, x0
  40362c:	movk	x4, #0x4924, lsl #48
  403630:	add	x0, x2, w1, sxtw
  403634:	smulh	x1, x0, x4
  403638:	asr	x1, x1, #1
  40363c:	sub	x1, x1, x0, asr #63
  403640:	lsl	x2, x1, #3
  403644:	sub	x1, x2, x1
  403648:	sub	w0, w0, w1
  40364c:	ret
  403650:	mov	w4, #0x851f                	// #34079
  403654:	add	w6, w3, #0x3
  403658:	movk	w4, #0x51eb, lsl #16
  40365c:	cmp	w3, #0x0
  403660:	sub	w5, w2, #0x1
  403664:	asr	w7, w3, #31
  403668:	smull	x2, w3, w4
  40366c:	csel	w4, w6, w3, lt  // lt = tstop
  403670:	adrp	x0, 409000 <tigetstr@plt+0x6b20>
  403674:	add	x0, x0, #0xc38
  403678:	asr	w4, w4, #2
  40367c:	sxtw	x3, w3
  403680:	asr	x6, x2, #37
  403684:	asr	x2, x2, #39
  403688:	sub	w6, w6, w7
  40368c:	add	x3, x3, w4, sxtw
  403690:	sub	w2, w2, w7
  403694:	ldrsw	x0, [x0, w5, sxtw #2]
  403698:	sub	x3, x3, w6, sxtw
  40369c:	add	x2, x3, w2, sxtw
  4036a0:	mov	x3, #0x4925                	// #18725
  4036a4:	add	x2, x2, x0
  4036a8:	movk	x3, #0x2492, lsl #16
  4036ac:	add	x0, x2, w1, sxtw
  4036b0:	movk	x3, #0x9249, lsl #32
  4036b4:	movk	x3, #0x4924, lsl #48
  4036b8:	smulh	x1, x0, x3
  4036bc:	b	403638 <tigetstr@plt+0x1158>
  4036c0:	cmp	w2, #0x3
  4036c4:	cset	w3, lt  // lt = tstop
  4036c8:	add	w3, w3, #0xe
  4036cc:	sub	w3, w5, w3
  4036d0:	b	4035d4 <tigetstr@plt+0x10f4>
  4036d4:	cmp	w2, #0x9
  4036d8:	cset	w0, eq  // eq = none
  4036dc:	cmp	w0, #0x0
  4036e0:	ccmp	w1, #0xd, #0x4, ne  // ne = any
  4036e4:	b.gt	403650 <tigetstr@plt+0x1170>
  4036e8:	cmp	w2, #0x8
  4036ec:	b.le	4035f0 <tigetstr@plt+0x1110>
  4036f0:	cmp	w0, #0x0
  4036f4:	mov	w0, #0x8                   	// #8
  4036f8:	ccmp	w1, #0x2, #0x0, ne  // ne = any
  4036fc:	b.le	4035f0 <tigetstr@plt+0x1110>
  403700:	ret
  403704:	mov	w0, #0x8                   	// #8
  403708:	ret
  40370c:	nop
  403710:	adrp	x1, 41d000 <tigetstr@plt+0x1ab20>
  403714:	ldr	w1, [x1, #1144]
  403718:	cbz	w1, 403720 <tigetstr@plt+0x1240>
  40371c:	b	401fd0 <putp@plt>
  403720:	adrp	x1, 41d000 <tigetstr@plt+0x1ab20>
  403724:	ldr	x1, [x1, #1120]
  403728:	b	401f20 <fputs@plt>
  40372c:	nop
  403730:	stp	x29, x30, [sp, #-352]!
  403734:	mov	x6, x1
  403738:	mov	w5, #0x1                   	// #1
  40373c:	mov	x29, sp
  403740:	add	x3, sp, #0x28
  403744:	add	x1, sp, #0x30
  403748:	mov	w4, #0x2                   	// #2
  40374c:	str	x19, [sp, #16]
  403750:	mov	w19, w2
  403754:	mov	x2, #0x12c                 	// #300
  403758:	str	x6, [sp, #40]
  40375c:	bl	4051a0 <tigetstr@plt+0x2cc0>
  403760:	add	x0, sp, #0x30
  403764:	bl	403710 <tigetstr@plt+0x1230>
  403768:	cbnz	w19, 403778 <tigetstr@plt+0x1298>
  40376c:	ldr	x19, [sp, #16]
  403770:	ldp	x29, x30, [sp], #352
  403774:	ret
  403778:	mov	w3, w19
  40377c:	adrp	x4, 409000 <tigetstr@plt+0x6b20>
  403780:	adrp	x2, 409000 <tigetstr@plt+0x6b20>
  403784:	add	x4, x4, #0x970
  403788:	add	x2, x2, #0x3f0
  40378c:	mov	x1, #0x12c                 	// #300
  403790:	add	x0, sp, #0x30
  403794:	bl	402070 <snprintf@plt>
  403798:	add	x0, sp, #0x30
  40379c:	bl	403710 <tigetstr@plt+0x1230>
  4037a0:	ldr	x19, [sp, #16]
  4037a4:	ldp	x29, x30, [sp], #352
  4037a8:	ret
  4037ac:	nop
  4037b0:	stp	x29, x30, [sp, #-48]!
  4037b4:	mov	x29, sp
  4037b8:	stp	x19, x20, [sp, #16]
  4037bc:	adrp	x20, 41d000 <tigetstr@plt+0x1ab20>
  4037c0:	add	x20, x20, #0x320
  4037c4:	str	x21, [sp, #32]
  4037c8:	mov	w21, #0x6f                  	// #111
  4037cc:	mov	x19, #0x0                   	// #0
  4037d0:	movk	w21, #0x2, lsl #16
  4037d4:	nop
  4037d8:	add	w0, w21, w19
  4037dc:	bl	4020d0 <nl_langinfo@plt>
  4037e0:	str	x0, [x20, x19, lsl #3]
  4037e4:	add	x19, x19, #0x1
  4037e8:	cmp	x19, #0xc
  4037ec:	b.ne	4037d8 <tigetstr@plt+0x12f8>  // b.any
  4037f0:	ldp	x19, x20, [sp, #16]
  4037f4:	ldr	x21, [sp, #32]
  4037f8:	ldp	x29, x30, [sp], #48
  4037fc:	ret
  403800:	stp	x29, x30, [sp, #-416]!
  403804:	mov	x1, #0x12c                 	// #300
  403808:	adrp	x2, 409000 <tigetstr@plt+0x6b20>
  40380c:	mov	x29, sp
  403810:	stp	x19, x20, [sp, #16]
  403814:	add	x2, x2, #0x3f8
  403818:	add	x0, sp, #0x70
  40381c:	stp	x27, x28, [sp, #80]
  403820:	adrp	x27, 41d000 <tigetstr@plt+0x1ab20>
  403824:	add	x20, x27, #0x320
  403828:	mov	x19, #0x2493                	// #9363
  40382c:	stp	x21, x22, [sp, #32]
  403830:	movk	x19, #0x9249, lsl #16
  403834:	ldr	w3, [x20, #252]
  403838:	movk	x19, #0x4924, lsl #32
  40383c:	stp	x23, x24, [sp, #48]
  403840:	movk	x19, #0x2492, lsl #48
  403844:	adrp	x21, 41d000 <tigetstr@plt+0x1ab20>
  403848:	stp	x25, x26, [sp, #64]
  40384c:	mov	x26, x19
  403850:	bl	402070 <snprintf@plt>
  403854:	ldrsw	x1, [x20, #212]
  403858:	sxtw	x22, w0
  40385c:	add	x21, x21, #0x478
  403860:	mov	x23, #0x0                   	// #0
  403864:	add	x21, x21, #0x8
  403868:	mov	x25, #0x85                  	// #133
  40386c:	mov	x24, x21
  403870:	umulh	x0, x1, x19
  403874:	sub	x19, x1, x0
  403878:	add	x19, x0, x19, lsr #1
  40387c:	lsr	x19, x19, #2
  403880:	lsl	x0, x19, #3
  403884:	sub	x19, x0, x19
  403888:	sub	x19, x1, x19
  40388c:	b	4038c8 <tigetstr@plt+0x13e8>
  403890:	ldrsw	x1, [x20, #212]
  403894:	mov	x0, x28
  403898:	add	x21, x28, #0x1
  40389c:	add	x1, x1, x23
  4038a0:	umulh	x2, x1, x26
  4038a4:	sub	x19, x1, x2
  4038a8:	add	x19, x2, x19, lsr #1
  4038ac:	lsr	x19, x19, #2
  4038b0:	lsl	x2, x19, #3
  4038b4:	sub	x19, x2, x19
  4038b8:	sub	x19, x1, x19
  4038bc:	bl	401f10 <strlen@plt>
  4038c0:	mov	w1, #0x20                  	// #32
  4038c4:	strh	w1, [x28, x0]
  4038c8:	ldr	x1, [x20, #224]
  4038cc:	add	w0, w19, #0x20, lsl #12
  4038d0:	sub	x19, x21, x24
  4038d4:	add	x23, x23, #0x1
  4038d8:	sub	x19, x25, x19
  4038dc:	sub	x1, x1, #0x1
  4038e0:	cmp	x19, x1
  4038e4:	b.ls	40391c <tigetstr@plt+0x143c>  // b.plast
  4038e8:	bl	4020d0 <nl_langinfo@plt>
  4038ec:	ldr	x6, [x20, #224]
  4038f0:	mov	x2, x19
  4038f4:	add	x3, sp, #0x68
  4038f8:	mov	x1, x21
  4038fc:	sub	x6, x6, #0x1
  403900:	mov	w5, #0x1                   	// #1
  403904:	mov	w4, #0x2                   	// #2
  403908:	str	x6, [sp, #104]
  40390c:	bl	4051a0 <tigetstr@plt+0x2cc0>
  403910:	add	x28, x21, w0, sxtw
  403914:	cmp	x23, #0x7
  403918:	b.ne	403890 <tigetstr@plt+0x13b0>  // b.any
  40391c:	ldr	x0, [x27, #800]
  403920:	cbz	x0, 403980 <tigetstr@plt+0x14a0>
  403924:	ldr	x23, [x20, #232]
  403928:	mov	x19, x20
  40392c:	add	x22, x22, #0x1
  403930:	add	x21, x20, #0x60
  403934:	nop
  403938:	ldr	x0, [x19]
  40393c:	add	x19, x19, #0x8
  403940:	bl	401f10 <strlen@plt>
  403944:	add	x0, x0, x22
  403948:	cmp	x23, x0
  40394c:	b.cs	40395c <tigetstr@plt+0x147c>  // b.hs, b.nlast
  403950:	ldrb	w0, [x20, #264]
  403954:	orr	w0, w0, #0x4
  403958:	strb	w0, [x20, #264]
  40395c:	cmp	x21, x19
  403960:	b.ne	403938 <tigetstr@plt+0x1458>  // b.any
  403964:	ldp	x19, x20, [sp, #16]
  403968:	ldp	x21, x22, [sp, #32]
  40396c:	ldp	x23, x24, [sp, #48]
  403970:	ldp	x25, x26, [sp, #64]
  403974:	ldp	x27, x28, [sp, #80]
  403978:	ldp	x29, x30, [sp], #416
  40397c:	ret
  403980:	bl	4037b0 <tigetstr@plt+0x12d0>
  403984:	b	403924 <tigetstr@plt+0x1444>
  403988:	stp	x29, x30, [sp, #-48]!
  40398c:	adrp	x1, 41d000 <tigetstr@plt+0x1ab20>
  403990:	mov	x29, sp
  403994:	stp	x21, x22, [sp, #32]
  403998:	mov	x21, x0
  40399c:	ldr	x0, [x1, #800]
  4039a0:	stp	x19, x20, [sp, #16]
  4039a4:	cbnz	x0, 4039ac <tigetstr@plt+0x14cc>
  4039a8:	bl	4037b0 <tigetstr@plt+0x12d0>
  4039ac:	adrp	x20, 41d000 <tigetstr@plt+0x1ab20>
  4039b0:	add	x20, x20, #0x320
  4039b4:	mov	x19, #0x0                   	// #0
  4039b8:	ldr	x0, [x20, x19, lsl #3]
  4039bc:	mov	x1, x21
  4039c0:	bl	4021c0 <strcasecmp@plt>
  4039c4:	cbz	w0, 403a08 <tigetstr@plt+0x1528>
  4039c8:	add	x19, x19, #0x1
  4039cc:	cmp	x19, #0xc
  4039d0:	b.ne	4039b8 <tigetstr@plt+0x14d8>  // b.any
  4039d4:	ldr	x0, [x20, #96]
  4039d8:	cbz	x0, 403a1c <tigetstr@plt+0x153c>
  4039dc:	mov	x19, #0x0                   	// #0
  4039e0:	add	x2, x20, x19, lsl #3
  4039e4:	mov	x1, x21
  4039e8:	ldr	x0, [x2, #96]
  4039ec:	bl	4021c0 <strcasecmp@plt>
  4039f0:	cbz	w0, 403a08 <tigetstr@plt+0x1528>
  4039f4:	add	x19, x19, #0x1
  4039f8:	cmp	x19, #0xc
  4039fc:	b.ne	4039e0 <tigetstr@plt+0x1500>  // b.any
  403a00:	mov	w0, #0xffffffea            	// #-22
  403a04:	b	403a0c <tigetstr@plt+0x152c>
  403a08:	add	w0, w19, #0x1
  403a0c:	ldp	x19, x20, [sp, #16]
  403a10:	ldp	x21, x22, [sp, #32]
  403a14:	ldp	x29, x30, [sp], #48
  403a18:	ret
  403a1c:	mov	w22, #0x87                  	// #135
  403a20:	mov	x19, #0x0                   	// #0
  403a24:	movk	w22, #0x2, lsl #16
  403a28:	add	w0, w22, w19
  403a2c:	bl	4020d0 <nl_langinfo@plt>
  403a30:	add	x1, x20, x19, lsl #3
  403a34:	add	x19, x19, #0x1
  403a38:	cmp	x19, #0xc
  403a3c:	str	x0, [x1, #96]
  403a40:	b.ne	403a28 <tigetstr@plt+0x1548>  // b.any
  403a44:	b	4039dc <tigetstr@plt+0x14fc>
  403a48:	adrp	x3, 41d000 <tigetstr@plt+0x1ab20>
  403a4c:	add	x3, x3, #0x320
  403a50:	stp	x29, x30, [sp, #-32]!
  403a54:	adrp	x12, 409000 <tigetstr@plt+0x6b20>
  403a58:	add	x12, x12, #0xc38
  403a5c:	mov	x29, sp
  403a60:	ldr	w11, [x3, #216]
  403a64:	mov	w8, w1
  403a68:	stp	x19, x20, [sp, #16]
  403a6c:	mov	w10, w2
  403a70:	cmp	w11, #0x100
  403a74:	ldr	w20, [x3, #192]
  403a78:	mov	w19, w0
  403a7c:	add	x12, x12, #0x60
  403a80:	and	w11, w11, #0x100
  403a84:	cset	w18, eq  // eq = none
  403a88:	mov	w15, #0xfffffffe            	// #-2
  403a8c:	mov	w14, #0x5                   	// #5
  403a90:	mov	w13, #0x34                  	// #52
  403a94:	nop
  403a98:	mov	w2, #0x1                   	// #1
  403a9c:	mov	w3, w10
  403aa0:	mov	w1, w2
  403aa4:	mov	w0, w20
  403aa8:	bl	4035b8 <tigetstr@plt+0x10d8>
  403aac:	add	w9, w0, #0x6
  403ab0:	cbz	w11, 403ac0 <tigetstr@plt+0x15e0>
  403ab4:	cmp	w0, #0x4
  403ab8:	csel	w7, w15, w14, gt
  403abc:	add	w9, w0, w7
  403ac0:	cmp	w19, #0x1f
  403ac4:	b.le	403b24 <tigetstr@plt+0x1644>
  403ac8:	mov	w5, w19
  403acc:	cmp	w20, w10
  403ad0:	mov	w8, #0x1                   	// #1
  403ad4:	b.lt	403ae8 <tigetstr@plt+0x1608>  // b.tstop
  403ad8:	cmp	w5, #0x101
  403adc:	sub	w0, w9, #0xb
  403ae0:	ccmp	w20, w10, #0x0, gt
  403ae4:	csel	w9, w0, w9, eq  // eq = none
  403ae8:	add	w9, w9, w5
  403aec:	cmp	w9, #0x6
  403af0:	b.gt	403b60 <tigetstr@plt+0x1680>
  403af4:	sub	w10, w10, #0x1
  403af8:	mov	w8, #0xc                   	// #12
  403afc:	mov	w2, #0x1                   	// #1
  403b00:	mov	w3, w10
  403b04:	mov	w1, w2
  403b08:	mov	w0, w20
  403b0c:	mov	w19, #0x1f                  	// #31
  403b10:	bl	4035b8 <tigetstr@plt+0x10d8>
  403b14:	add	w9, w0, #0x6
  403b18:	cbnz	w11, 403ab4 <tigetstr@plt+0x15d4>
  403b1c:	cmp	w19, #0x1f
  403b20:	b.gt	403ac8 <tigetstr@plt+0x15e8>
  403b24:	cmp	w20, w10
  403b28:	b.lt	403bbc <tigetstr@plt+0x16dc>  // b.tstop
  403b2c:	tst	x10, #0x3
  403b30:	cset	w1, eq  // eq = none
  403b34:	cmp	w8, #0x1
  403b38:	b.le	403bd0 <tigetstr@plt+0x16f0>
  403b3c:	smaddl	x1, w1, w13, x12
  403b40:	mov	w5, w19
  403b44:	mov	x4, #0x1                   	// #1
  403b48:	ldr	w6, [x1, x4, lsl #2]
  403b4c:	add	x4, x4, #0x1
  403b50:	cmp	w8, w4
  403b54:	add	w5, w5, w6
  403b58:	b.gt	403b48 <tigetstr@plt+0x1668>
  403b5c:	b	403ad8 <tigetstr@plt+0x15f8>
  403b60:	cmp	w5, #0x16a
  403b64:	ccmp	w18, #0x0, #0x4, gt
  403b68:	b.eq	403bdc <tigetstr@plt+0x16fc>  // b.none
  403b6c:	mov	w2, w8
  403b70:	mov	w1, w19
  403b74:	mov	w3, w10
  403b78:	mov	w0, w20
  403b7c:	bl	4035b8 <tigetstr@plt+0x10d8>
  403b80:	sub	w0, w0, #0x1
  403b84:	cmp	w0, #0x2
  403b88:	b.hi	403bdc <tigetstr@plt+0x16fc>  // b.pmore
  403b8c:	mov	w3, w10
  403b90:	mov	w0, w20
  403b94:	mov	w2, #0xc                   	// #12
  403b98:	mov	w1, #0x1f                  	// #31
  403b9c:	bl	4035b8 <tigetstr@plt+0x10d8>
  403ba0:	sub	w0, w0, #0x1
  403ba4:	cmp	w0, #0x2
  403ba8:	b.hi	403bdc <tigetstr@plt+0x16fc>  // b.pmore
  403bac:	mov	w8, #0x1                   	// #1
  403bb0:	add	w10, w10, #0x1
  403bb4:	mov	w19, w8
  403bb8:	b	403a98 <tigetstr@plt+0x15b8>
  403bbc:	mov	w0, w10
  403bc0:	bl	403550 <tigetstr@plt+0x1070>
  403bc4:	cmp	w8, #0x1
  403bc8:	mov	w1, w0
  403bcc:	b.gt	403b3c <tigetstr@plt+0x165c>
  403bd0:	add	w9, w19, w9
  403bd4:	cmp	w9, #0x6
  403bd8:	b.le	403af4 <tigetstr@plt+0x1614>
  403bdc:	mov	w0, #0x2493                	// #9363
  403be0:	movk	w0, #0x9249, lsl #16
  403be4:	ldp	x19, x20, [sp, #16]
  403be8:	smull	x0, w9, w0
  403bec:	ldp	x29, x30, [sp], #32
  403bf0:	lsr	x0, x0, #32
  403bf4:	add	w0, w9, w0
  403bf8:	asr	w0, w0, #2
  403bfc:	sub	w0, w0, w9, asr #31
  403c00:	ret
  403c04:	nop
  403c08:	sub	sp, sp, #0x470
  403c0c:	stp	x29, x30, [sp, #16]
  403c10:	add	x29, sp, #0x10
  403c14:	stp	x19, x20, [sp, #32]
  403c18:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  403c1c:	add	x19, x19, #0x320
  403c20:	stp	x27, x28, [sp, #96]
  403c24:	ldr	w28, [x19, #260]
  403c28:	cbnz	w28, 403c30 <tigetstr@plt+0x1750>
  403c2c:	ldr	w28, [x19, #248]
  403c30:	ldp	w1, w0, [x19, #200]
  403c34:	ldr	w5, [x19, #252]
  403c38:	str	w5, [sp, #152]
  403c3c:	cbz	w0, 403c54 <tigetstr@plt+0x1774>
  403c40:	mov	w0, #0x2                   	// #2
  403c44:	sdiv	w0, w1, w0
  403c48:	sub	w28, w28, w0
  403c4c:	cmp	w28, #0x0
  403c50:	b.le	404404 <tigetstr@plt+0x1f24>
  403c54:	ldr	w0, [x19, #208]
  403c58:	cmp	w0, #0x1
  403c5c:	b.le	404434 <tigetstr@plt+0x1f54>
  403c60:	cmp	w0, #0x2
  403c64:	add	x2, sp, #0x270
  403c68:	csel	x2, x2, xzr, ne  // ne = any
  403c6c:	add	x3, sp, #0x1a0
  403c70:	str	x3, [sp, #408]
  403c74:	sub	w1, w1, #0x1
  403c78:	str	x2, [sp, #616]
  403c7c:	str	xzr, [sp, #824]
  403c80:	sdiv	w2, w1, w0
  403c84:	str	w2, [sp, #192]
  403c88:	tbnz	w2, #31, 40427c <tigetstr@plt+0x1d9c>
  403c8c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  403c90:	add	x0, x0, #0x640
  403c94:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  403c98:	add	x1, x1, #0xc38
  403c9c:	str	x0, [sp, #128]
  403ca0:	adrp	x0, 409000 <tigetstr@plt+0x6b20>
  403ca4:	add	x27, x0, #0x970
  403ca8:	add	w0, w2, #0x1
  403cac:	stp	x21, x22, [sp, #48]
  403cb0:	stp	x23, x24, [sp, #64]
  403cb4:	stp	x25, x26, [sp, #80]
  403cb8:	str	x1, [sp, #168]
  403cbc:	adrp	x1, 41d000 <tigetstr@plt+0x1ab20>
  403cc0:	add	x1, x1, #0x478
  403cc4:	str	wzr, [sp, #184]
  403cc8:	str	w0, [sp, #196]
  403ccc:	str	x1, [sp, #200]
  403cd0:	ldr	w1, [sp, #184]
  403cd4:	ldr	w0, [sp, #192]
  403cd8:	cmp	w0, w1
  403cdc:	b.eq	404378 <tigetstr@plt+0x1e98>  // b.none
  403ce0:	ldrb	w0, [x19, #264]
  403ce4:	mov	w26, #0x7                   	// #7
  403ce8:	ldr	w21, [x19, #212]
  403cec:	mov	w20, #0xffffffff            	// #-1
  403cf0:	str	w0, [sp, #188]
  403cf4:	and	w0, w0, #0x1
  403cf8:	str	w0, [sp, #120]
  403cfc:	sub	w0, w26, w21
  403d00:	str	w0, [sp, #176]
  403d04:	sub	w0, w21, #0x1
  403d08:	str	w0, [sp, #180]
  403d0c:	add	x26, sp, #0xd0
  403d10:	ldr	x0, [sp, #168]
  403d14:	mov	x25, x26
  403d18:	ldr	w22, [sp, #152]
  403d1c:	mov	w26, w28
  403d20:	add	x23, x0, #0x60
  403d24:	ldr	w0, [x19, #216]
  403d28:	mov	w24, w22
  403d2c:	str	x23, [sp, #112]
  403d30:	mov	w23, w21
  403d34:	str	w0, [sp, #136]
  403d38:	stp	w26, w22, [x25, #192]
  403d3c:	add	w28, w28, #0x1
  403d40:	cmp	w28, #0xc
  403d44:	b.le	403d50 <tigetstr@plt+0x1870>
  403d48:	add	w22, w22, #0x1
  403d4c:	mov	w28, #0x1                   	// #1
  403d50:	ldr	w8, [x19, #192]
  403d54:	mov	w3, w24
  403d58:	mov	w2, w26
  403d5c:	mov	w1, #0x1                   	// #1
  403d60:	mov	w0, w8
  403d64:	bl	4035b8 <tigetstr@plt+0x10d8>
  403d68:	mov	w6, w0
  403d6c:	ldr	w0, [sp, #120]
  403d70:	cbz	w0, 403e8c <tigetstr@plt+0x19ac>
  403d74:	cmp	w8, w24
  403d78:	b.lt	404180 <tigetstr@plt+0x1ca0>  // b.tstop
  403d7c:	tst	x24, #0x3
  403d80:	cset	w0, eq  // eq = none
  403d84:	cmp	w26, #0x1
  403d88:	b.le	404190 <tigetstr@plt+0x1cb0>
  403d8c:	ldr	x3, [sp, #112]
  403d90:	mov	w1, #0x34                  	// #52
  403d94:	mov	x2, #0x1                   	// #1
  403d98:	mov	w5, w2
  403d9c:	smaddl	x1, w0, w1, x3
  403da0:	ldr	w0, [x1, x2, lsl #2]
  403da4:	add	x2, x2, #0x1
  403da8:	cmp	w26, w2
  403dac:	add	w5, w5, w0
  403db0:	b.gt	403da0 <tigetstr@plt+0x18c0>
  403db4:	cmp	w8, w24
  403db8:	b.ge	403e98 <tigetstr@plt+0x19b8>  // b.tcont
  403dbc:	mov	w0, w24
  403dc0:	bl	403550 <tigetstr@plt+0x1070>
  403dc4:	sxtw	x2, w0
  403dc8:	add	x1, x2, w0, sxtw #1
  403dcc:	ldr	x0, [sp, #112]
  403dd0:	add	x1, x2, x1, lsl #2
  403dd4:	add	x1, x1, w26, sxtw
  403dd8:	ldr	w1, [x0, x1, lsl #2]
  403ddc:	add	w1, w5, w1
  403de0:	cbz	w23, 403df8 <tigetstr@plt+0x1918>
  403de4:	ldr	w0, [sp, #180]
  403de8:	subs	w6, w6, w23
  403dec:	add	w1, w1, w0
  403df0:	ldr	w0, [sp, #176]
  403df4:	csel	w6, w6, w0, pl  // pl = nfrst
  403df8:	mov	x10, x25
  403dfc:	add	x2, x25, #0xa8
  403e00:	mov	x0, x25
  403e04:	mov	w9, #0x0                   	// #0
  403e08:	b	403e28 <tigetstr@plt+0x1948>
  403e0c:	cmp	w1, w5
  403e10:	b.gt	403e60 <tigetstr@plt+0x1980>
  403e14:	add	w9, w9, #0x1
  403e18:	str	w20, [x0]
  403e1c:	add	x0, x0, #0x4
  403e20:	cmp	x2, x0
  403e24:	b.eq	403e44 <tigetstr@plt+0x1964>  // b.none
  403e28:	cmp	w6, #0x0
  403e2c:	b.le	403e0c <tigetstr@plt+0x192c>
  403e30:	str	w20, [x0]
  403e34:	add	x0, x0, #0x4
  403e38:	sub	w6, w6, #0x1
  403e3c:	cmp	x2, x0
  403e40:	b.ne	403e28 <tigetstr@plt+0x1948>  // b.any
  403e44:	ldr	w0, [sp, #136]
  403e48:	cbnz	w0, 403ea4 <tigetstr@plt+0x19c4>
  403e4c:	ldr	x25, [x25, #200]
  403e50:	cbz	x25, 403f54 <tigetstr@plt+0x1a74>
  403e54:	mov	w24, w22
  403e58:	mov	w26, w28
  403e5c:	b	403d38 <tigetstr@plt+0x1858>
  403e60:	cmp	w8, w24
  403e64:	ccmp	w26, #0x9, #0x0, eq  // eq = none
  403e68:	b.eq	403e78 <tigetstr@plt+0x1998>  // b.none
  403e6c:	str	w5, [x0]
  403e70:	add	w5, w5, #0x1
  403e74:	b	403e1c <tigetstr@plt+0x193c>
  403e78:	cmp	w5, #0xf7
  403e7c:	add	w3, w5, #0xb
  403e80:	ccmp	w5, #0x3, #0x4, ne  // ne = any
  403e84:	csel	w5, w3, w5, eq  // eq = none
  403e88:	b	403e6c <tigetstr@plt+0x198c>
  403e8c:	cmp	w8, w24
  403e90:	mov	w5, #0x1                   	// #1
  403e94:	b.lt	403dbc <tigetstr@plt+0x18dc>  // b.tstop
  403e98:	tst	x24, #0x3
  403e9c:	cset	w0, eq  // eq = none
  403ea0:	b	403dc4 <tigetstr@plt+0x18e4>
  403ea4:	mov	w2, w24
  403ea8:	mov	w1, w26
  403eac:	mov	w0, #0x1                   	// #1
  403eb0:	str	w9, [sp, #144]
  403eb4:	str	x10, [sp, #160]
  403eb8:	bl	403a48 <tigetstr@plt+0x1568>
  403ebc:	ldr	w9, [sp, #144]
  403ec0:	mov	w1, #0x2493                	// #9363
  403ec4:	movk	w1, #0x9249, lsl #16
  403ec8:	sub	x21, x25, x25, lsl #2
  403ecc:	ldr	x10, [sp, #160]
  403ed0:	asr	w2, w9, #31
  403ed4:	smull	x1, w9, w1
  403ed8:	lsl	x3, x21, #1
  403edc:	str	x3, [sp, #144]
  403ee0:	stp	w22, w23, [sp, #152]
  403ee4:	mov	w22, w26
  403ee8:	lsr	x1, x1, #32
  403eec:	mov	w23, w24
  403ef0:	add	w9, w9, w1
  403ef4:	sub	w9, w2, w9, asr #2
  403ef8:	add	w21, w9, #0x6
  403efc:	mov	w26, w9
  403f00:	mov	w24, w21
  403f04:	mov	x21, x10
  403f08:	b	403f2c <tigetstr@plt+0x1a4c>
  403f0c:	cmp	w0, #0x34
  403f10:	b.gt	404160 <tigetstr@plt+0x1c80>
  403f14:	str	w0, [x21, #168]
  403f18:	sub	w24, w24, #0x1
  403f1c:	add	w0, w0, #0x1
  403f20:	add	x21, x21, #0x4
  403f24:	cmp	w26, w24
  403f28:	b.eq	403f48 <tigetstr@plt+0x1a68>  // b.none
  403f2c:	cmp	w24, #0x0
  403f30:	b.gt	403f0c <tigetstr@plt+0x1a2c>
  403f34:	str	w20, [x21, #168]
  403f38:	sub	w24, w24, #0x1
  403f3c:	add	x21, x21, #0x4
  403f40:	cmp	w26, w24
  403f44:	b.ne	403f2c <tigetstr@plt+0x1a4c>  // b.any
  403f48:	ldr	x25, [x25, #200]
  403f4c:	ldp	w22, w23, [sp, #152]
  403f50:	cbnz	x25, 403e54 <tigetstr@plt+0x1974>
  403f54:	ldr	w0, [sp, #188]
  403f58:	str	w22, [sp, #152]
  403f5c:	tst	w0, #0x6
  403f60:	b.eq	404320 <tigetstr@plt+0x1e40>  // b.none
  403f64:	adrp	x21, 409000 <tigetstr@plt+0x6b20>
  403f68:	add	x20, sp, #0xd0
  403f6c:	add	x21, x21, #0x430
  403f70:	ldr	w3, [x20, #192]
  403f74:	mov	x2, x21
  403f78:	mov	x1, #0x12c                 	// #300
  403f7c:	add	x0, sp, #0x340
  403f80:	sub	w3, w3, #0x1
  403f84:	ldr	x3, [x19, w3, sxtw #3]
  403f88:	bl	402070 <snprintf@plt>
  403f8c:	ldr	x3, [x20, #200]
  403f90:	add	x0, sp, #0x340
  403f94:	ldr	x1, [x19, #232]
  403f98:	mov	w2, #0x0                   	// #0
  403f9c:	sub	x1, x1, #0x1
  403fa0:	cbz	x3, 403fa8 <tigetstr@plt+0x1ac8>
  403fa4:	ldr	w2, [x19, #240]
  403fa8:	bl	403730 <tigetstr@plt+0x1250>
  403fac:	ldr	x20, [x20, #200]
  403fb0:	cbnz	x20, 403f70 <tigetstr@plt+0x1a90>
  403fb4:	ldrb	w0, [x19, #264]
  403fb8:	tbz	w0, #1, 4043a0 <tigetstr@plt+0x1ec0>
  403fbc:	ldr	x0, [sp, #128]
  403fc0:	adrp	x22, 409000 <tigetstr@plt+0x6b20>
  403fc4:	add	x20, sp, #0xd0
  403fc8:	add	x22, x22, #0x408
  403fcc:	bl	403710 <tigetstr@plt+0x1230>
  403fd0:	ldr	x0, [sp, #200]
  403fd4:	add	x21, x0, #0x8
  403fd8:	b	403ff4 <tigetstr@plt+0x1b14>
  403fdc:	ldr	w3, [x19, #240]
  403fe0:	bl	402070 <snprintf@plt>
  403fe4:	add	x0, sp, #0x340
  403fe8:	bl	403710 <tigetstr@plt+0x1230>
  403fec:	ldr	x20, [x20, #200]
  403ff0:	cbz	x20, 404048 <tigetstr@plt+0x1b68>
  403ff4:	ldr	w0, [x19, #216]
  403ff8:	cbz	w0, 40430c <tigetstr@plt+0x1e2c>
  403ffc:	ldrb	w6, [x19, #264]
  404000:	mov	x5, x21
  404004:	mov	x4, x27
  404008:	mov	x2, x22
  40400c:	add	x0, sp, #0x340
  404010:	mov	x1, #0x12c                 	// #300
  404014:	ldr	x3, [x19, #224]
  404018:	tbz	w6, #0, 404300 <tigetstr@plt+0x1e20>
  40401c:	sub	w3, w3, #0x1
  404020:	bl	402070 <snprintf@plt>
  404024:	add	x0, sp, #0x340
  404028:	bl	403710 <tigetstr@plt+0x1230>
  40402c:	ldr	x3, [x20, #200]
  404030:	adrp	x2, 409000 <tigetstr@plt+0x6b20>
  404034:	mov	x4, x27
  404038:	add	x2, x2, #0x3f0
  40403c:	add	x0, sp, #0x340
  404040:	mov	x1, #0x12c                 	// #300
  404044:	cbnz	x3, 403fdc <tigetstr@plt+0x1afc>
  404048:	ldr	x0, [sp, #128]
  40404c:	mov	x24, #0x0                   	// #0
  404050:	mov	w26, #0x0                   	// #0
  404054:	bl	403710 <tigetstr@plt+0x1230>
  404058:	str	w28, [sp, #144]
  40405c:	adrp	x0, 409000 <tigetstr@plt+0x6b20>
  404060:	add	x0, x0, #0x420
  404064:	str	x0, [sp, #136]
  404068:	sxtw	x0, w26
  40406c:	add	w25, w26, #0x1
  404070:	add	x0, x0, #0x28
  404074:	mov	w26, w25
  404078:	add	x20, sp, #0xd0
  40407c:	add	w1, w24, #0x7
  404080:	lsl	x0, x0, #2
  404084:	str	w1, [sp, #112]
  404088:	str	x0, [sp, #120]
  40408c:	nop
  404090:	ldr	x1, [x20, #192]
  404094:	mov	w21, #0x0                   	// #0
  404098:	ldr	x0, [x19, #248]
  40409c:	cmp	x1, x0
  4040a0:	b.eq	4041a4 <tigetstr@plt+0x1cc4>  // b.none
  4040a4:	ldr	w0, [x19, #216]
  4040a8:	cbz	w0, 404198 <tigetstr@plt+0x1cb8>
  4040ac:	ldr	x1, [sp, #120]
  4040b0:	add	x1, x20, x1
  4040b4:	ldr	w3, [x1, #8]
  4040b8:	cmp	w3, #0x0
  4040bc:	b.le	4042c8 <tigetstr@plt+0x1de8>
  4040c0:	cmp	w3, w0, uxtb
  4040c4:	b.eq	4042e0 <tigetstr@plt+0x1e00>  // b.none
  4040c8:	adrp	x2, 409000 <tigetstr@plt+0x6b20>
  4040cc:	add	x0, sp, #0x340
  4040d0:	add	x2, x2, #0x418
  4040d4:	mov	x1, #0x12c                 	// #300
  4040d8:	bl	402070 <snprintf@plt>
  4040dc:	add	x0, sp, #0x340
  4040e0:	bl	403710 <tigetstr@plt+0x1230>
  4040e4:	ldr	w28, [x19, #224]
  4040e8:	adrp	x23, 409000 <tigetstr@plt+0x6b20>
  4040ec:	mov	x22, x24
  4040f0:	add	x23, x23, #0x3f0
  4040f4:	b	404130 <tigetstr@plt+0x1c50>
  4040f8:	cmp	w4, w21
  4040fc:	b.eq	404290 <tigetstr@plt+0x1db0>  // b.none
  404100:	add	x0, sp, #0x340
  404104:	mov	x1, #0x12c                 	// #300
  404108:	bl	402070 <snprintf@plt>
  40410c:	add	x0, sp, #0x340
  404110:	bl	403710 <tigetstr@plt+0x1230>
  404114:	ldr	x0, [x19, #224]
  404118:	add	x22, x22, #0x1
  40411c:	cmp	w28, w0
  404120:	ldr	w0, [sp, #112]
  404124:	cinc	w28, w28, lt  // lt = tstop
  404128:	cmp	w0, w22
  40412c:	b.le	40420c <tigetstr@plt+0x1d2c>
  404130:	ldr	w4, [x20, x22, lsl #2]
  404134:	adrp	x2, 409000 <tigetstr@plt+0x6b20>
  404138:	mov	w3, w28
  40413c:	add	x2, x2, #0x438
  404140:	cmp	w4, #0x0
  404144:	b.gt	4040f8 <tigetstr@plt+0x1c18>
  404148:	mov	x4, x27
  40414c:	mov	x2, x23
  404150:	add	x0, sp, #0x340
  404154:	mov	x1, #0x12c                 	// #300
  404158:	bl	402070 <snprintf@plt>
  40415c:	b	40410c <tigetstr@plt+0x1c2c>
  404160:	lsl	x0, x21, #3
  404164:	mov	w2, w23
  404168:	ldr	x3, [sp, #144]
  40416c:	sub	x0, x0, x21
  404170:	mov	w1, w22
  404174:	ldr	w0, [x0, x3]
  404178:	bl	403a48 <tigetstr@plt+0x1568>
  40417c:	b	403f14 <tigetstr@plt+0x1a34>
  404180:	mov	w0, w24
  404184:	bl	403550 <tigetstr@plt+0x1070>
  404188:	cmp	w26, #0x1
  40418c:	b.gt	403d8c <tigetstr@plt+0x18ac>
  404190:	mov	w5, #0x1                   	// #1
  404194:	b	403dc4 <tigetstr@plt+0x18e4>
  404198:	ldr	x8, [x19, #224]
  40419c:	sub	w28, w8, #0x1
  4041a0:	b	4040e8 <tigetstr@plt+0x1c08>
  4041a4:	ldrb	w0, [x19, #264]
  4041a8:	ldr	w21, [x19, #244]
  4041ac:	tbnz	w0, #0, 4040a4 <tigetstr@plt+0x1bc4>
  4041b0:	ldp	w5, w0, [x20, #192]
  4041b4:	add	w6, w21, #0x1
  4041b8:	ldr	w1, [x19, #192]
  4041bc:	cmp	w0, w1
  4041c0:	b.gt	404318 <tigetstr@plt+0x1e38>
  4041c4:	tst	x0, #0x3
  4041c8:	cset	w0, eq  // eq = none
  4041cc:	cmp	w5, #0x1
  4041d0:	b.le	4040a4 <tigetstr@plt+0x1bc4>
  4041d4:	ldr	x1, [sp, #168]
  4041d8:	mov	w3, #0x34                  	// #52
  4041dc:	add	x2, x1, #0x60
  4041e0:	mov	x1, #0x1                   	// #1
  4041e4:	mov	w21, w1
  4041e8:	smaddl	x0, w0, w3, x2
  4041ec:	nop
  4041f0:	ldr	w2, [x0, x1, lsl #2]
  4041f4:	add	x1, x1, #0x1
  4041f8:	cmp	w5, w1
  4041fc:	add	w21, w21, w2
  404200:	b.gt	4041f0 <tigetstr@plt+0x1d10>
  404204:	sub	w21, w6, w21
  404208:	b	4040a4 <tigetstr@plt+0x1bc4>
  40420c:	ldr	x0, [x20, #200]
  404210:	cbz	x0, 404240 <tigetstr@plt+0x1d60>
  404214:	ldr	w3, [x19, #240]
  404218:	mov	x4, x27
  40421c:	adrp	x2, 409000 <tigetstr@plt+0x6b20>
  404220:	add	x2, x2, #0x3f0
  404224:	mov	x1, #0x12c                 	// #300
  404228:	add	x0, sp, #0x340
  40422c:	bl	402070 <snprintf@plt>
  404230:	add	x0, sp, #0x340
  404234:	bl	403710 <tigetstr@plt+0x1230>
  404238:	ldr	x20, [x20, #200]
  40423c:	cbnz	x20, 404090 <tigetstr@plt+0x1bb0>
  404240:	ldr	x0, [sp, #128]
  404244:	add	x24, x24, #0x7
  404248:	bl	403710 <tigetstr@plt+0x1230>
  40424c:	cmp	w25, #0x6
  404250:	b.ne	404068 <tigetstr@plt+0x1b88>  // b.any
  404254:	ldr	w0, [sp, #184]
  404258:	ldr	w1, [sp, #196]
  40425c:	add	w0, w0, #0x1
  404260:	str	w0, [sp, #184]
  404264:	ldr	w28, [sp, #144]
  404268:	cmp	w0, w1
  40426c:	b.ne	403cd0 <tigetstr@plt+0x17f0>  // b.any
  404270:	ldp	x21, x22, [sp, #48]
  404274:	ldp	x23, x24, [sp, #64]
  404278:	ldp	x25, x26, [sp, #80]
  40427c:	ldp	x29, x30, [sp, #16]
  404280:	ldp	x19, x20, [sp, #32]
  404284:	ldp	x27, x28, [sp, #96]
  404288:	add	sp, sp, #0x470
  40428c:	ret
  404290:	ldp	x0, x5, [x19, #272]
  404294:	str	x0, [sp]
  404298:	ldrb	w6, [x19, #264]
  40429c:	mov	w7, w21
  4042a0:	mov	x4, x27
  4042a4:	add	x0, sp, #0x340
  4042a8:	and	w6, w6, #0x1
  4042ac:	adrp	x2, 409000 <tigetstr@plt+0x6b20>
  4042b0:	add	w6, w6, #0x2
  4042b4:	add	x2, x2, #0x428
  4042b8:	sub	w3, w28, w6
  4042bc:	mov	x1, #0x12c                 	// #300
  4042c0:	bl	402070 <snprintf@plt>
  4042c4:	b	40410c <tigetstr@plt+0x1c2c>
  4042c8:	ldr	x2, [sp, #136]
  4042cc:	mov	x3, x27
  4042d0:	add	x0, sp, #0x340
  4042d4:	mov	x1, #0x12c                 	// #300
  4042d8:	bl	402070 <snprintf@plt>
  4042dc:	b	4040dc <tigetstr@plt+0x1bfc>
  4042e0:	mov	w4, w3
  4042e4:	add	x0, sp, #0x340
  4042e8:	ldp	x5, x3, [x19, #272]
  4042ec:	adrp	x2, 409000 <tigetstr@plt+0x6b20>
  4042f0:	mov	x1, #0x12c                 	// #300
  4042f4:	add	x2, x2, #0x410
  4042f8:	bl	402070 <snprintf@plt>
  4042fc:	b	4040dc <tigetstr@plt+0x1bfc>
  404300:	add	x0, sp, #0x340
  404304:	bl	402070 <snprintf@plt>
  404308:	b	404024 <tigetstr@plt+0x1b44>
  40430c:	mov	x0, x21
  404310:	bl	403710 <tigetstr@plt+0x1230>
  404314:	b	40402c <tigetstr@plt+0x1b4c>
  404318:	bl	403550 <tigetstr@plt+0x1070>
  40431c:	b	4041cc <tigetstr@plt+0x1cec>
  404320:	adrp	x21, 409000 <tigetstr@plt+0x6b20>
  404324:	add	x20, sp, #0xd0
  404328:	add	x21, x21, #0x400
  40432c:	nop
  404330:	ldp	w3, w4, [x20, #192]
  404334:	mov	x2, x21
  404338:	mov	x1, #0x12c                 	// #300
  40433c:	add	x0, sp, #0x340
  404340:	sub	w3, w3, #0x1
  404344:	ldr	x3, [x19, w3, sxtw #3]
  404348:	bl	402070 <snprintf@plt>
  40434c:	ldr	x3, [x20, #200]
  404350:	add	x0, sp, #0x340
  404354:	ldr	x1, [x19, #232]
  404358:	mov	w2, #0x0                   	// #0
  40435c:	sub	x1, x1, #0x1
  404360:	cbz	x3, 404368 <tigetstr@plt+0x1e88>
  404364:	ldr	w2, [x19, #240]
  404368:	bl	403730 <tigetstr@plt+0x1250>
  40436c:	ldr	x20, [x20, #200]
  404370:	cbnz	x20, 404330 <tigetstr@plt+0x1e50>
  404374:	b	403fbc <tigetstr@plt+0x1adc>
  404378:	ldr	w2, [x19, #200]
  40437c:	ldr	w1, [x19, #208]
  404380:	sdiv	w0, w2, w1
  404384:	msub	w0, w0, w1, w2
  404388:	cmp	w0, #0x1
  40438c:	b.eq	4043f8 <tigetstr@plt+0x1f18>  // b.none
  404390:	cmp	w0, #0x2
  404394:	b.ne	403ce0 <tigetstr@plt+0x1800>  // b.any
  404398:	str	xzr, [sp, #616]
  40439c:	b	403ce0 <tigetstr@plt+0x1800>
  4043a0:	ldr	x0, [sp, #128]
  4043a4:	adrp	x21, 409000 <tigetstr@plt+0x6b20>
  4043a8:	add	x20, sp, #0xd0
  4043ac:	add	x21, x21, #0x3f8
  4043b0:	bl	403710 <tigetstr@plt+0x1230>
  4043b4:	nop
  4043b8:	ldr	w3, [x20, #196]
  4043bc:	mov	x2, x21
  4043c0:	mov	x1, #0x12c                 	// #300
  4043c4:	add	x0, sp, #0x340
  4043c8:	bl	402070 <snprintf@plt>
  4043cc:	ldr	x3, [x20, #200]
  4043d0:	add	x0, sp, #0x340
  4043d4:	ldr	x1, [x19, #232]
  4043d8:	mov	w2, #0x0                   	// #0
  4043dc:	sub	x1, x1, #0x1
  4043e0:	cbz	x3, 4043e8 <tigetstr@plt+0x1f08>
  4043e4:	ldr	w2, [x19, #240]
  4043e8:	bl	403730 <tigetstr@plt+0x1250>
  4043ec:	ldr	x20, [x20, #200]
  4043f0:	cbnz	x20, 4043b8 <tigetstr@plt+0x1ed8>
  4043f4:	b	403fbc <tigetstr@plt+0x1adc>
  4043f8:	str	xzr, [sp, #408]
  4043fc:	str	xzr, [sp, #616]
  404400:	b	403ce0 <tigetstr@plt+0x1800>
  404404:	neg	w0, w28
  404408:	mov	w2, #0xc                   	// #12
  40440c:	cmn	w28, #0xc
  404410:	udiv	w3, w0, w2
  404414:	add	w4, w3, #0x1
  404418:	sub	w4, w5, w4
  40441c:	str	w4, [sp, #152]
  404420:	b.ge	404428 <tigetstr@plt+0x1f48>  // b.tcont
  404424:	msub	w0, w3, w2, w0
  404428:	mov	w2, #0xc                   	// #12
  40442c:	sub	w28, w2, w0
  404430:	b	403c54 <tigetstr@plt+0x1774>
  404434:	mov	x2, #0x0                   	// #0
  404438:	str	xzr, [sp, #408]
  40443c:	b	403c74 <tigetstr@plt+0x1794>
  404440:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  404444:	add	x0, x0, #0x320
  404448:	stp	x29, x30, [sp, #-336]!
  40444c:	mov	x29, sp
  404450:	ldrb	w1, [x0, #264]
  404454:	ldr	x3, [x0, #232]
  404458:	and	w2, w1, #0x1
  40445c:	str	x19, [sp, #16]
  404460:	mov	w19, #0x3                   	// #3
  404464:	sub	w19, w19, w2
  404468:	madd	w19, w19, w3, w19
  40446c:	sub	w19, w19, w2
  404470:	tbnz	w1, #1, 404484 <tigetstr@plt+0x1fa4>
  404474:	bl	403c08 <tigetstr@plt+0x1728>
  404478:	ldr	x19, [sp, #16]
  40447c:	ldp	x29, x30, [sp], #336
  404480:	ret
  404484:	ldr	w3, [x0, #252]
  404488:	mov	x1, #0x12c                 	// #300
  40448c:	add	x0, sp, #0x20
  404490:	adrp	x2, 409000 <tigetstr@plt+0x6b20>
  404494:	add	x2, x2, #0x3f8
  404498:	bl	402070 <snprintf@plt>
  40449c:	sxtw	x1, w19
  4044a0:	mov	w2, #0x0                   	// #0
  4044a4:	add	x0, sp, #0x20
  4044a8:	bl	403730 <tigetstr@plt+0x1250>
  4044ac:	adrp	x0, 409000 <tigetstr@plt+0x6b20>
  4044b0:	add	x0, x0, #0x440
  4044b4:	bl	403710 <tigetstr@plt+0x1230>
  4044b8:	b	404474 <tigetstr@plt+0x1f94>
  4044bc:	nop
  4044c0:	stp	x29, x30, [sp, #-32]!
  4044c4:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  4044c8:	mov	x29, sp
  4044cc:	stp	x19, x20, [sp, #16]
  4044d0:	ldr	x20, [x0, #1120]
  4044d4:	bl	402450 <__errno_location@plt>
  4044d8:	mov	x19, x0
  4044dc:	mov	x0, x20
  4044e0:	str	wzr, [x19]
  4044e4:	bl	4024d0 <ferror@plt>
  4044e8:	cbz	w0, 404588 <tigetstr@plt+0x20a8>
  4044ec:	ldr	w0, [x19]
  4044f0:	cmp	w0, #0x9
  4044f4:	b.ne	404538 <tigetstr@plt+0x2058>  // b.any
  4044f8:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  4044fc:	ldr	x20, [x0, #1096]
  404500:	str	wzr, [x19]
  404504:	mov	x0, x20
  404508:	bl	4024d0 <ferror@plt>
  40450c:	cbnz	w0, 404520 <tigetstr@plt+0x2040>
  404510:	mov	x0, x20
  404514:	bl	402380 <fflush@plt>
  404518:	cbz	w0, 404568 <tigetstr@plt+0x2088>
  40451c:	nop
  404520:	ldr	w0, [x19]
  404524:	cmp	w0, #0x9
  404528:	b.ne	404560 <tigetstr@plt+0x2080>  // b.any
  40452c:	ldp	x19, x20, [sp, #16]
  404530:	ldp	x29, x30, [sp], #32
  404534:	ret
  404538:	cmp	w0, #0x20
  40453c:	b.eq	4044f8 <tigetstr@plt+0x2018>  // b.none
  404540:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  404544:	mov	w2, #0x5                   	// #5
  404548:	add	x1, x1, #0x448
  40454c:	cbz	w0, 4045b4 <tigetstr@plt+0x20d4>
  404550:	mov	x0, #0x0                   	// #0
  404554:	bl	4023c0 <dcgettext@plt>
  404558:	bl	4022b0 <warn@plt>
  40455c:	nop
  404560:	mov	w0, #0x1                   	// #1
  404564:	bl	401ef0 <_exit@plt>
  404568:	mov	x0, x20
  40456c:	bl	402090 <fileno@plt>
  404570:	tbnz	w0, #31, 404520 <tigetstr@plt+0x2040>
  404574:	bl	401f50 <dup@plt>
  404578:	tbnz	w0, #31, 404520 <tigetstr@plt+0x2040>
  40457c:	bl	402210 <close@plt>
  404580:	cbz	w0, 40452c <tigetstr@plt+0x204c>
  404584:	b	404520 <tigetstr@plt+0x2040>
  404588:	mov	x0, x20
  40458c:	bl	402380 <fflush@plt>
  404590:	cbnz	w0, 4044ec <tigetstr@plt+0x200c>
  404594:	mov	x0, x20
  404598:	bl	402090 <fileno@plt>
  40459c:	tbnz	w0, #31, 4044ec <tigetstr@plt+0x200c>
  4045a0:	bl	401f50 <dup@plt>
  4045a4:	tbnz	w0, #31, 4044ec <tigetstr@plt+0x200c>
  4045a8:	bl	402210 <close@plt>
  4045ac:	cbz	w0, 4044f8 <tigetstr@plt+0x2018>
  4045b0:	b	4044ec <tigetstr@plt+0x200c>
  4045b4:	mov	x0, #0x0                   	// #0
  4045b8:	bl	4023c0 <dcgettext@plt>
  4045bc:	bl	402390 <warnx@plt>
  4045c0:	b	404560 <tigetstr@plt+0x2080>
  4045c4:	nop
  4045c8:	stp	x29, x30, [sp, #-48]!
  4045cc:	mov	x29, sp
  4045d0:	stp	x19, x20, [sp, #16]
  4045d4:	mov	x19, x0
  4045d8:	ldr	w0, [x0]
  4045dc:	cbz	w0, 40463c <tigetstr@plt+0x215c>
  4045e0:	mov	x20, #0x0                   	// #0
  4045e4:	stp	x21, x22, [sp, #32]
  4045e8:	mov	x21, x1
  4045ec:	mov	w22, #0xfffd                	// #65533
  4045f0:	b	404600 <tigetstr@plt+0x2120>
  4045f4:	ldr	w0, [x19, #4]!
  4045f8:	mov	x20, x2
  4045fc:	cbz	w0, 404624 <tigetstr@plt+0x2144>
  404600:	bl	402110 <wcwidth@plt>
  404604:	sxtw	x2, w0
  404608:	cmn	w0, #0x1
  40460c:	b.ne	404618 <tigetstr@plt+0x2138>  // b.any
  404610:	mov	x2, #0x1                   	// #1
  404614:	str	w22, [x19]
  404618:	add	x2, x2, x20
  40461c:	cmp	x2, x21
  404620:	b.ls	4045f4 <tigetstr@plt+0x2114>  // b.plast
  404624:	ldp	x21, x22, [sp, #32]
  404628:	str	wzr, [x19]
  40462c:	mov	x0, x20
  404630:	ldp	x19, x20, [sp, #16]
  404634:	ldp	x29, x30, [sp], #48
  404638:	ret
  40463c:	mov	x20, #0x0                   	// #0
  404640:	b	404628 <tigetstr@plt+0x2148>
  404644:	nop
  404648:	stp	x29, x30, [sp, #-112]!
  40464c:	mov	x29, sp
  404650:	stp	x21, x22, [sp, #32]
  404654:	stp	x23, x24, [sp, #48]
  404658:	stp	x25, x26, [sp, #64]
  40465c:	mov	x25, x2
  404660:	str	xzr, [sp, #104]
  404664:	cbz	x0, 4047c0 <tigetstr@plt+0x22e0>
  404668:	stp	x19, x20, [sp, #16]
  40466c:	mov	x24, x0
  404670:	mov	x19, x0
  404674:	ldrsb	w20, [x0]
  404678:	cmp	w20, #0x0
  40467c:	cset	w0, ne  // ne = any
  404680:	cmp	x1, #0x0
  404684:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404688:	b.ne	4047cc <tigetstr@plt+0x22ec>  // b.any
  40468c:	mov	x23, #0x0                   	// #0
  404690:	mov	x22, #0x0                   	// #0
  404694:	cbz	w0, 4047dc <tigetstr@plt+0x22fc>
  404698:	add	x26, sp, #0x64
  40469c:	str	x27, [sp, #80]
  4046a0:	add	x27, sp, #0x68
  4046a4:	b	4046c4 <tigetstr@plt+0x21e4>
  4046a8:	ldrsb	w20, [x19, #1]
  4046ac:	add	x19, x19, #0x1
  4046b0:	cmp	w20, #0x0
  4046b4:	add	x22, x22, #0x4
  4046b8:	add	x23, x23, #0x4
  4046bc:	ccmp	x19, x24, #0x2, ne  // ne = any
  4046c0:	b.hi	404740 <tigetstr@plt+0x2260>  // b.pmore
  4046c4:	cmp	w20, #0x5c
  4046c8:	ccmp	x24, x19, #0x0, eq  // eq = none
  4046cc:	b.hi	404768 <tigetstr@plt+0x2288>  // b.pmore
  4046d0:	bl	4022c0 <__ctype_b_loc@plt>
  4046d4:	mov	x21, x0
  4046d8:	ldr	x0, [x0]
  4046dc:	ubfiz	x20, x20, #1, #8
  4046e0:	ldrh	w0, [x0, x20]
  4046e4:	tbnz	w0, #1, 4046a8 <tigetstr@plt+0x21c8>
  4046e8:	bl	4022f0 <__ctype_get_mb_cur_max@plt>
  4046ec:	mov	x2, x0
  4046f0:	mov	x3, x27
  4046f4:	mov	x1, x19
  4046f8:	mov	x0, x26
  4046fc:	bl	401ed0 <mbrtowc@plt>
  404700:	mov	x20, x0
  404704:	cbz	x0, 404740 <tigetstr@plt+0x2260>
  404708:	cmn	x0, #0x3
  40470c:	b.ls	40477c <tigetstr@plt+0x229c>  // b.plast
  404710:	ldrb	w1, [x19]
  404714:	ldr	x0, [x21]
  404718:	ldrh	w0, [x0, x1, lsl #1]
  40471c:	tbz	w0, #14, 40479c <tigetstr@plt+0x22bc>
  404720:	add	x22, x22, #0x1
  404724:	add	x23, x23, #0x1
  404728:	mov	x20, #0x1                   	// #1
  40472c:	add	x19, x19, x20
  404730:	ldrsb	w20, [x19]
  404734:	cmp	w20, #0x0
  404738:	ccmp	x19, x24, #0x2, ne  // ne = any
  40473c:	b.ls	4046c4 <tigetstr@plt+0x21e4>  // b.plast
  404740:	ldp	x19, x20, [sp, #16]
  404744:	ldr	x27, [sp, #80]
  404748:	cbz	x25, 404750 <tigetstr@plt+0x2270>
  40474c:	str	x23, [x25]
  404750:	mov	x0, x22
  404754:	ldp	x21, x22, [sp, #32]
  404758:	ldp	x23, x24, [sp, #48]
  40475c:	ldp	x25, x26, [sp, #64]
  404760:	ldp	x29, x30, [sp], #112
  404764:	ret
  404768:	ldrsb	w0, [x19, #1]
  40476c:	cmp	w0, #0x78
  404770:	b.ne	4046d0 <tigetstr@plt+0x21f0>  // b.any
  404774:	mov	w20, w0
  404778:	b	4046ac <tigetstr@plt+0x21cc>
  40477c:	ldr	w21, [sp, #100]
  404780:	mov	w0, w21
  404784:	bl	402400 <iswprint@plt>
  404788:	cbnz	w0, 4047ac <tigetstr@plt+0x22cc>
  40478c:	lsl	x0, x20, #2
  404790:	add	x22, x22, x0
  404794:	add	x23, x23, x0
  404798:	b	40472c <tigetstr@plt+0x224c>
  40479c:	add	x22, x22, #0x4
  4047a0:	add	x23, x23, #0x4
  4047a4:	mov	x20, #0x1                   	// #1
  4047a8:	b	40472c <tigetstr@plt+0x224c>
  4047ac:	mov	w0, w21
  4047b0:	add	x23, x23, x20
  4047b4:	bl	402110 <wcwidth@plt>
  4047b8:	add	x22, x22, w0, sxtw
  4047bc:	b	40472c <tigetstr@plt+0x224c>
  4047c0:	mov	x23, #0x0                   	// #0
  4047c4:	mov	x22, #0x0                   	// #0
  4047c8:	b	404748 <tigetstr@plt+0x2268>
  4047cc:	sub	x1, x1, #0x1
  4047d0:	adds	x24, x19, x1
  4047d4:	cset	w0, cc  // cc = lo, ul, last
  4047d8:	b	40468c <tigetstr@plt+0x21ac>
  4047dc:	ldp	x19, x20, [sp, #16]
  4047e0:	b	404748 <tigetstr@plt+0x2268>
  4047e4:	nop
  4047e8:	cbz	x0, 404830 <tigetstr@plt+0x2350>
  4047ec:	stp	x29, x30, [sp, #-32]!
  4047f0:	mov	x29, sp
  4047f4:	str	x19, [sp, #16]
  4047f8:	mov	x19, x0
  4047fc:	ldrsb	w1, [x0]
  404800:	cbnz	w1, 404814 <tigetstr@plt+0x2334>
  404804:	mov	x0, #0x0                   	// #0
  404808:	ldr	x19, [sp, #16]
  40480c:	ldp	x29, x30, [sp], #32
  404810:	ret
  404814:	bl	401f10 <strlen@plt>
  404818:	mov	x1, x0
  40481c:	mov	x0, x19
  404820:	mov	x2, #0x0                   	// #0
  404824:	ldr	x19, [sp, #16]
  404828:	ldp	x29, x30, [sp], #32
  40482c:	b	404648 <tigetstr@plt+0x2168>
  404830:	mov	x0, #0x0                   	// #0
  404834:	ret
  404838:	stp	x29, x30, [sp, #-128]!
  40483c:	mov	x29, sp
  404840:	str	x2, [sp, #104]
  404844:	cbz	x0, 404a48 <tigetstr@plt+0x2568>
  404848:	stp	x19, x20, [sp, #16]
  40484c:	mov	x20, x0
  404850:	stp	x21, x22, [sp, #32]
  404854:	mov	x22, x1
  404858:	stp	x23, x24, [sp, #48]
  40485c:	mov	x23, x3
  404860:	bl	401f10 <strlen@plt>
  404864:	ldr	x21, [sp, #104]
  404868:	str	xzr, [sp, #120]
  40486c:	cmp	x0, #0x0
  404870:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  404874:	b.eq	404a3c <tigetstr@plt+0x255c>  // b.none
  404878:	adrp	x24, 409000 <tigetstr@plt+0x6b20>
  40487c:	add	x24, x24, #0xfc0
  404880:	stp	x25, x26, [sp, #64]
  404884:	add	x26, sp, #0x74
  404888:	stp	x27, x28, [sp, #80]
  40488c:	add	x27, sp, #0x78
  404890:	str	xzr, [x22]
  404894:	nop
  404898:	ldrsb	w19, [x20]
  40489c:	cbz	w19, 4048c4 <tigetstr@plt+0x23e4>
  4048a0:	cbz	x23, 4048e8 <tigetstr@plt+0x2408>
  4048a4:	mov	w1, w19
  4048a8:	mov	x0, x23
  4048ac:	bl	402360 <strchr@plt>
  4048b0:	cbz	x0, 4048e8 <tigetstr@plt+0x2408>
  4048b4:	add	x20, x20, #0x1
  4048b8:	strb	w19, [x21], #1
  4048bc:	ldrsb	w19, [x20]
  4048c0:	cbnz	w19, 4048a0 <tigetstr@plt+0x23c0>
  4048c4:	strb	wzr, [x21]
  4048c8:	ldr	x0, [sp, #104]
  4048cc:	ldp	x19, x20, [sp, #16]
  4048d0:	ldp	x21, x22, [sp, #32]
  4048d4:	ldp	x23, x24, [sp, #48]
  4048d8:	ldp	x25, x26, [sp, #64]
  4048dc:	ldp	x27, x28, [sp, #80]
  4048e0:	ldp	x29, x30, [sp], #128
  4048e4:	ret
  4048e8:	cmp	w19, #0x5c
  4048ec:	and	w19, w19, #0xff
  4048f0:	b.eq	404934 <tigetstr@plt+0x2454>  // b.none
  4048f4:	bl	4022c0 <__ctype_b_loc@plt>
  4048f8:	mov	x28, x0
  4048fc:	ubfiz	x0, x19, #1, #8
  404900:	ldr	x1, [x28]
  404904:	ldrh	w0, [x1, x0]
  404908:	tbz	w0, #1, 404958 <tigetstr@plt+0x2478>
  40490c:	mov	x0, x21
  404910:	mov	w2, w19
  404914:	mov	x1, x24
  404918:	bl	401fe0 <sprintf@plt>
  40491c:	ldr	x0, [x22]
  404920:	add	x20, x20, #0x1
  404924:	add	x21, x21, #0x4
  404928:	add	x0, x0, #0x4
  40492c:	str	x0, [x22]
  404930:	b	404898 <tigetstr@plt+0x23b8>
  404934:	ldrsb	w0, [x20, #1]
  404938:	cmp	w0, #0x78
  40493c:	b.eq	40490c <tigetstr@plt+0x242c>  // b.none
  404940:	bl	4022c0 <__ctype_b_loc@plt>
  404944:	mov	x28, x0
  404948:	ubfiz	x0, x19, #1, #8
  40494c:	ldr	x1, [x28]
  404950:	ldrh	w0, [x1, x0]
  404954:	tbnz	w0, #1, 40490c <tigetstr@plt+0x242c>
  404958:	bl	4022f0 <__ctype_get_mb_cur_max@plt>
  40495c:	mov	x2, x0
  404960:	mov	x3, x27
  404964:	mov	x1, x20
  404968:	mov	x0, x26
  40496c:	bl	401ed0 <mbrtowc@plt>
  404970:	mov	x19, x0
  404974:	cbz	x0, 4048c4 <tigetstr@plt+0x23e4>
  404978:	cmn	x0, #0x3
  40497c:	b.ls	4049b4 <tigetstr@plt+0x24d4>  // b.plast
  404980:	ldrb	w2, [x20]
  404984:	ldr	x1, [x28]
  404988:	ubfiz	x0, x2, #1, #8
  40498c:	ldrh	w0, [x1, x0]
  404990:	tbz	w0, #14, 404a54 <tigetstr@plt+0x2574>
  404994:	ldr	x0, [x22]
  404998:	mov	x25, x20
  40499c:	add	x0, x0, #0x1
  4049a0:	str	x0, [x22]
  4049a4:	ldrsb	w0, [x25], #1
  4049a8:	strb	w0, [x21], #1
  4049ac:	mov	x20, x25
  4049b0:	b	404898 <tigetstr@plt+0x23b8>
  4049b4:	ldr	w28, [sp, #116]
  4049b8:	mov	w0, w28
  4049bc:	bl	402400 <iswprint@plt>
  4049c0:	cbz	w0, 4049f8 <tigetstr@plt+0x2518>
  4049c4:	mov	x1, x20
  4049c8:	mov	x2, x19
  4049cc:	mov	x0, x21
  4049d0:	bl	401ee0 <memcpy@plt>
  4049d4:	mov	w0, w28
  4049d8:	add	x25, x20, x19
  4049dc:	bl	402110 <wcwidth@plt>
  4049e0:	add	x21, x21, x19
  4049e4:	ldr	x1, [x22]
  4049e8:	mov	x20, x25
  4049ec:	add	x0, x1, w0, sxtw
  4049f0:	str	x0, [x22]
  4049f4:	b	404898 <tigetstr@plt+0x23b8>
  4049f8:	mov	x28, x20
  4049fc:	mov	x20, x21
  404a00:	add	x25, x28, x19
  404a04:	nop
  404a08:	ldrb	w2, [x28], #1
  404a0c:	mov	x0, x20
  404a10:	mov	x1, x24
  404a14:	add	x20, x20, #0x4
  404a18:	bl	401fe0 <sprintf@plt>
  404a1c:	ldr	x0, [x22]
  404a20:	cmp	x25, x28
  404a24:	add	x0, x0, #0x4
  404a28:	str	x0, [x22]
  404a2c:	b.ne	404a08 <tigetstr@plt+0x2528>  // b.any
  404a30:	add	x21, x21, x19, lsl #2
  404a34:	mov	x20, x25
  404a38:	b	404898 <tigetstr@plt+0x23b8>
  404a3c:	ldp	x19, x20, [sp, #16]
  404a40:	ldp	x21, x22, [sp, #32]
  404a44:	ldp	x23, x24, [sp, #48]
  404a48:	mov	x0, #0x0                   	// #0
  404a4c:	ldp	x29, x30, [sp], #128
  404a50:	ret
  404a54:	mov	x0, x21
  404a58:	mov	x1, x24
  404a5c:	bl	401fe0 <sprintf@plt>
  404a60:	add	x25, x20, #0x1
  404a64:	ldr	x0, [x22]
  404a68:	add	x21, x21, #0x4
  404a6c:	mov	x20, x25
  404a70:	add	x0, x0, #0x4
  404a74:	str	x0, [x22]
  404a78:	b	404898 <tigetstr@plt+0x23b8>
  404a7c:	nop
  404a80:	cbz	x0, 404c18 <tigetstr@plt+0x2738>
  404a84:	stp	x29, x30, [sp, #-112]!
  404a88:	mov	x29, sp
  404a8c:	stp	x19, x20, [sp, #16]
  404a90:	mov	x20, x0
  404a94:	stp	x23, x24, [sp, #48]
  404a98:	mov	x23, x1
  404a9c:	stp	x25, x26, [sp, #64]
  404aa0:	mov	x26, x2
  404aa4:	bl	401f10 <strlen@plt>
  404aa8:	str	xzr, [sp, #104]
  404aac:	cmp	x0, #0x0
  404ab0:	ccmp	x26, #0x0, #0x4, ne  // ne = any
  404ab4:	b.eq	404c00 <tigetstr@plt+0x2720>  // b.none
  404ab8:	stp	x21, x22, [sp, #32]
  404abc:	add	x25, sp, #0x68
  404ac0:	mov	x21, x26
  404ac4:	str	x27, [sp, #80]
  404ac8:	add	x24, sp, #0x64
  404acc:	str	xzr, [x23]
  404ad0:	adrp	x27, 409000 <tigetstr@plt+0x6b20>
  404ad4:	add	x27, x27, #0xfc0
  404ad8:	ldrsb	w0, [x20]
  404adc:	cbz	w0, 404b48 <tigetstr@plt+0x2668>
  404ae0:	bl	4022f0 <__ctype_get_mb_cur_max@plt>
  404ae4:	mov	x2, x0
  404ae8:	mov	x3, x25
  404aec:	mov	x1, x20
  404af0:	mov	x0, x24
  404af4:	bl	401ed0 <mbrtowc@plt>
  404af8:	mov	x19, x0
  404afc:	cbz	x0, 404b48 <tigetstr@plt+0x2668>
  404b00:	ldrsb	w22, [x20]
  404b04:	cmn	x0, #0x3
  404b08:	b.ls	404b6c <tigetstr@plt+0x268c>  // b.plast
  404b0c:	bl	4022c0 <__ctype_b_loc@plt>
  404b10:	ldr	x0, [x0]
  404b14:	ubfiz	x1, x22, #1, #8
  404b18:	and	w2, w22, #0xff
  404b1c:	ldrh	w0, [x0, x1]
  404b20:	tbz	w0, #14, 404bb0 <tigetstr@plt+0x26d0>
  404b24:	ldr	x0, [x23]
  404b28:	mov	x19, #0x1                   	// #1
  404b2c:	add	x0, x0, x19
  404b30:	str	x0, [x23]
  404b34:	ldrsb	w0, [x20]
  404b38:	add	x20, x20, x19
  404b3c:	strb	w0, [x21], #1
  404b40:	ldrsb	w0, [x20]
  404b44:	cbnz	w0, 404ae0 <tigetstr@plt+0x2600>
  404b48:	strb	wzr, [x21]
  404b4c:	mov	x0, x26
  404b50:	ldp	x19, x20, [sp, #16]
  404b54:	ldp	x21, x22, [sp, #32]
  404b58:	ldp	x23, x24, [sp, #48]
  404b5c:	ldp	x25, x26, [sp, #64]
  404b60:	ldr	x27, [sp, #80]
  404b64:	ldp	x29, x30, [sp], #112
  404b68:	ret
  404b6c:	cmp	w22, #0x5c
  404b70:	b.ne	404b80 <tigetstr@plt+0x26a0>  // b.any
  404b74:	ldrsb	w0, [x20, #1]
  404b78:	cmp	w0, #0x78
  404b7c:	b.eq	404bd8 <tigetstr@plt+0x26f8>  // b.none
  404b80:	mov	x1, x20
  404b84:	mov	x2, x19
  404b88:	mov	x0, x21
  404b8c:	bl	401ee0 <memcpy@plt>
  404b90:	ldr	w0, [sp, #100]
  404b94:	add	x21, x21, x19
  404b98:	add	x20, x20, x19
  404b9c:	bl	402110 <wcwidth@plt>
  404ba0:	ldr	x1, [x23]
  404ba4:	add	x0, x1, w0, sxtw
  404ba8:	str	x0, [x23]
  404bac:	b	404b40 <tigetstr@plt+0x2660>
  404bb0:	mov	x0, x21
  404bb4:	mov	x1, x27
  404bb8:	bl	401fe0 <sprintf@plt>
  404bbc:	mov	x19, #0x1                   	// #1
  404bc0:	ldr	x0, [x23]
  404bc4:	add	x21, x21, #0x4
  404bc8:	add	x20, x20, x19
  404bcc:	add	x0, x0, #0x4
  404bd0:	str	x0, [x23]
  404bd4:	b	404b40 <tigetstr@plt+0x2660>
  404bd8:	mov	x0, x21
  404bdc:	mov	w2, w22
  404be0:	mov	x1, x27
  404be4:	bl	401fe0 <sprintf@plt>
  404be8:	ldr	x0, [x23]
  404bec:	add	x21, x21, #0x4
  404bf0:	add	x20, x20, x19
  404bf4:	add	x0, x0, #0x4
  404bf8:	str	x0, [x23]
  404bfc:	b	404b40 <tigetstr@plt+0x2660>
  404c00:	mov	x0, #0x0                   	// #0
  404c04:	ldp	x19, x20, [sp, #16]
  404c08:	ldp	x23, x24, [sp, #48]
  404c0c:	ldp	x25, x26, [sp, #64]
  404c10:	ldp	x29, x30, [sp], #112
  404c14:	ret
  404c18:	mov	x0, #0x0                   	// #0
  404c1c:	ret
  404c20:	lsl	x0, x0, #2
  404c24:	add	x0, x0, #0x1
  404c28:	ret
  404c2c:	nop
  404c30:	cbz	x0, 404cb8 <tigetstr@plt+0x27d8>
  404c34:	stp	x29, x30, [sp, #-48]!
  404c38:	mov	x29, sp
  404c3c:	stp	x19, x20, [sp, #16]
  404c40:	mov	x20, x1
  404c44:	mov	x19, x0
  404c48:	bl	401f10 <strlen@plt>
  404c4c:	mov	x3, #0x0                   	// #0
  404c50:	cbz	x0, 404c88 <tigetstr@plt+0x27a8>
  404c54:	str	x21, [sp, #32]
  404c58:	bl	404c20 <tigetstr@plt+0x2740>
  404c5c:	bl	402100 <malloc@plt>
  404c60:	mov	x21, x0
  404c64:	cbz	x0, 404c98 <tigetstr@plt+0x27b8>
  404c68:	mov	x3, #0x0                   	// #0
  404c6c:	mov	x1, x20
  404c70:	mov	x0, x19
  404c74:	mov	x2, x21
  404c78:	bl	404838 <tigetstr@plt+0x2358>
  404c7c:	mov	x3, x0
  404c80:	cbz	x0, 404c98 <tigetstr@plt+0x27b8>
  404c84:	ldr	x21, [sp, #32]
  404c88:	mov	x0, x3
  404c8c:	ldp	x19, x20, [sp, #16]
  404c90:	ldp	x29, x30, [sp], #48
  404c94:	ret
  404c98:	mov	x0, x21
  404c9c:	bl	4022e0 <free@plt>
  404ca0:	mov	x3, #0x0                   	// #0
  404ca4:	mov	x0, x3
  404ca8:	ldp	x19, x20, [sp, #16]
  404cac:	ldr	x21, [sp, #32]
  404cb0:	ldp	x29, x30, [sp], #48
  404cb4:	ret
  404cb8:	mov	x3, #0x0                   	// #0
  404cbc:	mov	x0, x3
  404cc0:	ret
  404cc4:	nop
  404cc8:	cbz	x0, 404d4c <tigetstr@plt+0x286c>
  404ccc:	stp	x29, x30, [sp, #-48]!
  404cd0:	mov	x29, sp
  404cd4:	stp	x19, x20, [sp, #16]
  404cd8:	mov	x20, x1
  404cdc:	mov	x19, x0
  404ce0:	bl	401f10 <strlen@plt>
  404ce4:	mov	x3, #0x0                   	// #0
  404ce8:	cbz	x0, 404d1c <tigetstr@plt+0x283c>
  404cec:	str	x21, [sp, #32]
  404cf0:	bl	404c20 <tigetstr@plt+0x2740>
  404cf4:	bl	402100 <malloc@plt>
  404cf8:	mov	x21, x0
  404cfc:	cbz	x0, 404d2c <tigetstr@plt+0x284c>
  404d00:	mov	x1, x20
  404d04:	mov	x0, x19
  404d08:	mov	x2, x21
  404d0c:	bl	404a80 <tigetstr@plt+0x25a0>
  404d10:	mov	x3, x0
  404d14:	cbz	x0, 404d2c <tigetstr@plt+0x284c>
  404d18:	ldr	x21, [sp, #32]
  404d1c:	mov	x0, x3
  404d20:	ldp	x19, x20, [sp, #16]
  404d24:	ldp	x29, x30, [sp], #48
  404d28:	ret
  404d2c:	mov	x0, x21
  404d30:	bl	4022e0 <free@plt>
  404d34:	mov	x3, #0x0                   	// #0
  404d38:	mov	x0, x3
  404d3c:	ldp	x19, x20, [sp, #16]
  404d40:	ldr	x21, [sp, #32]
  404d44:	ldp	x29, x30, [sp], #48
  404d48:	ret
  404d4c:	mov	x3, #0x0                   	// #0
  404d50:	mov	x0, x3
  404d54:	ret
  404d58:	stp	x29, x30, [sp, #-64]!
  404d5c:	mov	x29, sp
  404d60:	stp	x19, x20, [sp, #16]
  404d64:	stp	x21, x22, [sp, #32]
  404d68:	mov	x22, x0
  404d6c:	stp	x23, x24, [sp, #48]
  404d70:	mov	x23, x1
  404d74:	bl	401f10 <strlen@plt>
  404d78:	mov	x1, x22
  404d7c:	mov	x19, x0
  404d80:	mov	x2, #0x0                   	// #0
  404d84:	mov	x0, #0x0                   	// #0
  404d88:	bl	401f30 <mbstowcs@plt>
  404d8c:	cmn	x0, #0x1
  404d90:	b.eq	404e30 <tigetstr@plt+0x2950>  // b.none
  404d94:	add	x2, x0, #0x1
  404d98:	mov	x20, x0
  404d9c:	mov	x0, #0x1                   	// #1
  404da0:	lsl	x1, x2, #2
  404da4:	bl	4021b0 <calloc@plt>
  404da8:	mov	x21, x0
  404dac:	mov	x24, x0
  404db0:	cbz	x0, 404e30 <tigetstr@plt+0x2950>
  404db4:	mov	x2, x20
  404db8:	mov	x1, x22
  404dbc:	bl	401f30 <mbstowcs@plt>
  404dc0:	cbnz	x0, 404de8 <tigetstr@plt+0x2908>
  404dc4:	mov	x0, x24
  404dc8:	bl	4022e0 <free@plt>
  404dcc:	strb	wzr, [x22, x19]
  404dd0:	mov	x0, x19
  404dd4:	ldp	x19, x20, [sp, #16]
  404dd8:	ldp	x21, x22, [sp, #32]
  404ddc:	ldp	x23, x24, [sp, #48]
  404de0:	ldp	x29, x30, [sp], #64
  404de4:	ret
  404de8:	ldr	x1, [x23]
  404dec:	mov	x0, x21
  404df0:	bl	4045c8 <tigetstr@plt+0x20e8>
  404df4:	str	x0, [x23]
  404df8:	mov	x2, x19
  404dfc:	mov	x1, x21
  404e00:	mov	x0, x22
  404e04:	bl	4023b0 <wcstombs@plt>
  404e08:	mov	x19, x0
  404e0c:	mov	x0, x21
  404e10:	bl	4022e0 <free@plt>
  404e14:	tbz	x19, #63, 404dcc <tigetstr@plt+0x28ec>
  404e18:	mov	x0, x19
  404e1c:	ldp	x19, x20, [sp, #16]
  404e20:	ldp	x21, x22, [sp, #32]
  404e24:	ldp	x23, x24, [sp, #48]
  404e28:	ldp	x29, x30, [sp], #64
  404e2c:	ret
  404e30:	mov	x24, #0x0                   	// #0
  404e34:	mov	x0, x24
  404e38:	bl	4022e0 <free@plt>
  404e3c:	b	404dcc <tigetstr@plt+0x28ec>
  404e40:	stp	x29, x30, [sp, #-128]!
  404e44:	mov	x29, sp
  404e48:	stp	x19, x20, [sp, #16]
  404e4c:	mov	x19, x1
  404e50:	mov	w20, w6
  404e54:	stp	x21, x22, [sp, #32]
  404e58:	mov	x22, x2
  404e5c:	stp	x23, x24, [sp, #48]
  404e60:	mov	x23, x3
  404e64:	mov	x24, x0
  404e68:	stp	x25, x26, [sp, #64]
  404e6c:	mov	w25, w4
  404e70:	mov	w26, w5
  404e74:	stp	x27, x28, [sp, #80]
  404e78:	str	x0, [sp, #104]
  404e7c:	str	w5, [sp, #112]
  404e80:	bl	401f10 <strlen@plt>
  404e84:	mov	x21, x0
  404e88:	bl	4022f0 <__ctype_get_mb_cur_max@plt>
  404e8c:	cmp	x0, #0x1
  404e90:	b.hi	404fac <tigetstr@plt+0x2acc>  // b.pmore
  404e94:	mov	x28, x21
  404e98:	mov	x24, #0x0                   	// #0
  404e9c:	mov	x26, #0x0                   	// #0
  404ea0:	ldr	x1, [x23]
  404ea4:	cmp	x1, x28
  404ea8:	b.cs	404f8c <tigetstr@plt+0x2aac>  // b.hs, b.nlast
  404eac:	mov	x27, x1
  404eb0:	mov	x21, x1
  404eb4:	mov	x3, #0x0                   	// #0
  404eb8:	str	x1, [x23]
  404ebc:	cbz	x22, 404f58 <tigetstr@plt+0x2a78>
  404ec0:	sub	x22, x22, #0x1
  404ec4:	cmp	w25, #0x1
  404ec8:	add	x23, x19, x22
  404ecc:	b.eq	4050a4 <tigetstr@plt+0x2bc4>  // b.none
  404ed0:	cmp	w25, #0x2
  404ed4:	b.ne	404fa4 <tigetstr@plt+0x2ac4>  // b.any
  404ed8:	lsr	x25, x3, #1
  404edc:	and	x3, x3, #0x1
  404ee0:	cmp	x25, #0x0
  404ee4:	mov	x0, x19
  404ee8:	cset	w28, ne  // ne = any
  404eec:	adds	x3, x3, x25
  404ef0:	ccmp	x19, x23, #0x2, ne  // ne = any
  404ef4:	b.cs	404f14 <tigetstr@plt+0x2a34>  // b.hs, b.nlast
  404ef8:	sxtb	w2, w20
  404efc:	mov	x0, x19
  404f00:	strb	w2, [x0], #1
  404f04:	sub	x1, x19, x0
  404f08:	cmn	x1, x3
  404f0c:	ccmp	x23, x0, #0x0, ne  // ne = any
  404f10:	b.hi	404f00 <tigetstr@plt+0x2a20>  // b.pmore
  404f14:	sub	x2, x23, x0
  404f18:	strb	wzr, [x0]
  404f1c:	ldr	x1, [sp, #104]
  404f20:	cmp	x2, x21
  404f24:	csel	x2, x2, x21, ls  // ls = plast
  404f28:	bl	402310 <mempcpy@plt>
  404f2c:	cmp	w28, #0x0
  404f30:	ccmp	x23, x0, #0x0, ne  // ne = any
  404f34:	b.ls	40516c <tigetstr@plt+0x2c8c>  // b.plast
  404f38:	sxtb	w20, w20
  404f3c:	mov	x1, x0
  404f40:	strb	w20, [x1], #1
  404f44:	sub	x2, x25, x1
  404f48:	cmn	x0, x2
  404f4c:	ccmp	x23, x1, #0x0, ne  // ne = any
  404f50:	b.hi	404f40 <tigetstr@plt+0x2a60>  // b.pmore
  404f54:	strb	wzr, [x1]
  404f58:	mov	x0, x24
  404f5c:	bl	4022e0 <free@plt>
  404f60:	mov	x0, x26
  404f64:	bl	4022e0 <free@plt>
  404f68:	mov	x0, x27
  404f6c:	ldp	x19, x20, [sp, #16]
  404f70:	ldp	x21, x22, [sp, #32]
  404f74:	ldp	x23, x24, [sp, #48]
  404f78:	ldp	x25, x26, [sp, #64]
  404f7c:	ldp	x27, x28, [sp, #80]
  404f80:	ldp	x29, x30, [sp], #128
  404f84:	ret
  404f88:	mov	x26, #0x0                   	// #0
  404f8c:	cmp	x28, x1
  404f90:	b.cs	40517c <tigetstr@plt+0x2c9c>  // b.hs, b.nlast
  404f94:	sub	x3, x1, x28
  404f98:	mov	x1, x28
  404f9c:	add	x27, x3, x21
  404fa0:	b	404eb8 <tigetstr@plt+0x29d8>
  404fa4:	cbz	w25, 4050d8 <tigetstr@plt+0x2bf8>
  404fa8:	bl	402250 <abort@plt>
  404fac:	mov	x1, x24
  404fb0:	mov	x2, #0x0                   	// #0
  404fb4:	mov	x0, #0x0                   	// #0
  404fb8:	bl	401f30 <mbstowcs@plt>
  404fbc:	mov	x28, x0
  404fc0:	cmn	x0, #0x1
  404fc4:	b.ne	404fe0 <tigetstr@plt+0x2b00>  // b.any
  404fc8:	mov	x0, x26
  404fcc:	tbnz	w0, #0, 404e94 <tigetstr@plt+0x29b4>
  404fd0:	mov	x24, #0x0                   	// #0
  404fd4:	mov	x26, #0x0                   	// #0
  404fd8:	mov	x27, #0xffffffffffffffff    	// #-1
  404fdc:	b	404f58 <tigetstr@plt+0x2a78>
  404fe0:	add	x27, x0, #0x1
  404fe4:	lsl	x26, x27, #2
  404fe8:	mov	x0, x26
  404fec:	bl	402100 <malloc@plt>
  404ff0:	mov	x24, x0
  404ff4:	cbz	x0, 40508c <tigetstr@plt+0x2bac>
  404ff8:	ldr	x1, [sp, #104]
  404ffc:	mov	x2, x27
  405000:	bl	401f30 <mbstowcs@plt>
  405004:	cbz	x0, 405098 <tigetstr@plt+0x2bb8>
  405008:	add	x0, x24, x26
  40500c:	stur	wzr, [x0, #-4]
  405010:	ldr	w0, [x24]
  405014:	cbz	w0, 405174 <tigetstr@plt+0x2c94>
  405018:	mov	x27, x24
  40501c:	mov	w26, #0xfffd                	// #65533
  405020:	str	wzr, [sp, #120]
  405024:	nop
  405028:	bl	402400 <iswprint@plt>
  40502c:	cbnz	w0, 40503c <tigetstr@plt+0x2b5c>
  405030:	mov	w0, #0x1                   	// #1
  405034:	str	w26, [x27]
  405038:	str	w0, [sp, #120]
  40503c:	ldr	w0, [x27, #4]!
  405040:	cbnz	w0, 405028 <tigetstr@plt+0x2b48>
  405044:	ldr	w0, [x24]
  405048:	mov	x27, #0x0                   	// #0
  40504c:	mov	w26, #0x0                   	// #0
  405050:	cbz	w0, 405164 <tigetstr@plt+0x2c84>
  405054:	bl	402110 <wcwidth@plt>
  405058:	cmn	w0, #0x1
  40505c:	b.eq	4050ec <tigetstr@plt+0x2c0c>  // b.none
  405060:	mov	w1, #0x7fffffff            	// #2147483647
  405064:	sub	w3, w1, w0
  405068:	cmp	w26, w3
  40506c:	b.gt	4050ec <tigetstr@plt+0x2c0c>
  405070:	add	w26, w26, w0
  405074:	cmp	x28, x27
  405078:	add	x2, x27, #0x1
  40507c:	b.eq	405164 <tigetstr@plt+0x2c84>  // b.none
  405080:	ldr	w0, [x24, x2, lsl #2]
  405084:	mov	x27, x2
  405088:	b	405050 <tigetstr@plt+0x2b70>
  40508c:	ldr	x0, [sp, #112]
  405090:	tbz	w0, #0, 404fd0 <tigetstr@plt+0x2af0>
  405094:	nop
  405098:	mov	x28, x21
  40509c:	mov	x26, #0x0                   	// #0
  4050a0:	b	404ea0 <tigetstr@plt+0x29c0>
  4050a4:	cmp	x3, #0x0
  4050a8:	mov	w28, #0x0                   	// #0
  4050ac:	ccmp	x19, x23, #0x2, ne  // ne = any
  4050b0:	mov	x25, #0x0                   	// #0
  4050b4:	b.cc	404ef8 <tigetstr@plt+0x2a18>  // b.lo, b.ul, b.last
  4050b8:	ldr	x1, [sp, #104]
  4050bc:	cmp	x22, x21
  4050c0:	strb	wzr, [x19]
  4050c4:	csel	x2, x22, x21, ls  // ls = plast
  4050c8:	mov	x0, x19
  4050cc:	bl	402310 <mempcpy@plt>
  4050d0:	mov	x1, x0
  4050d4:	b	404f54 <tigetstr@plt+0x2a74>
  4050d8:	cmp	x3, #0x0
  4050dc:	mov	x25, x3
  4050e0:	mov	x0, x19
  4050e4:	cset	w28, ne  // ne = any
  4050e8:	b	404f14 <tigetstr@plt+0x2a34>
  4050ec:	mov	x28, #0xffffffffffffffff    	// #-1
  4050f0:	ldr	w0, [sp, #120]
  4050f4:	cbz	w0, 405150 <tigetstr@plt+0x2c70>
  4050f8:	mov	x2, #0x0                   	// #0
  4050fc:	mov	x1, x24
  405100:	mov	x0, #0x0                   	// #0
  405104:	bl	4023b0 <wcstombs@plt>
  405108:	add	x2, x0, #0x1
  40510c:	mov	x0, x2
  405110:	str	x2, [sp, #120]
  405114:	bl	402100 <malloc@plt>
  405118:	mov	x26, x0
  40511c:	ldr	x2, [sp, #120]
  405120:	cbz	x0, 40518c <tigetstr@plt+0x2cac>
  405124:	ldr	x1, [x23]
  405128:	mov	x0, x24
  40512c:	stp	x26, x2, [sp, #104]
  405130:	bl	4045c8 <tigetstr@plt+0x20e8>
  405134:	mov	x28, x0
  405138:	ldr	x2, [sp, #112]
  40513c:	mov	x1, x24
  405140:	mov	x0, x26
  405144:	bl	4023b0 <wcstombs@plt>
  405148:	mov	x21, x0
  40514c:	b	404ea0 <tigetstr@plt+0x29c0>
  405150:	ldr	x1, [x23]
  405154:	cmp	x1, x28
  405158:	b.cs	404f88 <tigetstr@plt+0x2aa8>  // b.hs, b.nlast
  40515c:	add	x2, x21, #0x1
  405160:	b	40510c <tigetstr@plt+0x2c2c>
  405164:	sxtw	x28, w26
  405168:	b	4050f0 <tigetstr@plt+0x2c10>
  40516c:	mov	x1, x0
  405170:	b	404f54 <tigetstr@plt+0x2a74>
  405174:	str	wzr, [sp, #120]
  405178:	b	405048 <tigetstr@plt+0x2b68>
  40517c:	mov	x1, x28
  405180:	mov	x27, x21
  405184:	mov	x3, #0x0                   	// #0
  405188:	b	404eb8 <tigetstr@plt+0x29d8>
  40518c:	ldr	x0, [sp, #112]
  405190:	tbnz	w0, #0, 404ea0 <tigetstr@plt+0x29c0>
  405194:	mov	x27, #0xffffffffffffffff    	// #-1
  405198:	b	404f58 <tigetstr@plt+0x2a78>
  40519c:	nop
  4051a0:	mov	w6, #0x20                  	// #32
  4051a4:	b	404e40 <tigetstr@plt+0x2960>
  4051a8:	str	xzr, [x1]
  4051ac:	mov	x2, x0
  4051b0:	cbz	x0, 405228 <tigetstr@plt+0x2d48>
  4051b4:	ldrsb	w3, [x0]
  4051b8:	cmp	w3, #0x2f
  4051bc:	b.ne	405214 <tigetstr@plt+0x2d34>  // b.any
  4051c0:	ldrsb	w3, [x2, #1]
  4051c4:	mov	x0, x2
  4051c8:	add	x2, x2, #0x1
  4051cc:	cmp	w3, #0x2f
  4051d0:	b.eq	4051c0 <tigetstr@plt+0x2ce0>  // b.none
  4051d4:	mov	x3, #0x1                   	// #1
  4051d8:	str	x3, [x1]
  4051dc:	ldrsb	w3, [x0, #1]
  4051e0:	cmp	w3, #0x2f
  4051e4:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4051e8:	b.eq	405210 <tigetstr@plt+0x2d30>  // b.none
  4051ec:	sub	x2, x2, #0x1
  4051f0:	mov	x3, #0x2                   	// #2
  4051f4:	nop
  4051f8:	str	x3, [x1]
  4051fc:	ldrsb	w4, [x2, x3]
  405200:	add	x3, x3, #0x1
  405204:	cmp	w4, #0x2f
  405208:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40520c:	b.ne	4051f8 <tigetstr@plt+0x2d18>  // b.any
  405210:	ret
  405214:	mov	x0, #0x0                   	// #0
  405218:	cbz	w3, 405210 <tigetstr@plt+0x2d30>
  40521c:	mov	x0, x2
  405220:	add	x2, x2, #0x1
  405224:	b	4051d4 <tigetstr@plt+0x2cf4>
  405228:	mov	x0, #0x0                   	// #0
  40522c:	ret
  405230:	stp	x29, x30, [sp, #-48]!
  405234:	mov	x29, sp
  405238:	stp	x19, x20, [sp, #16]
  40523c:	mov	x20, x0
  405240:	mov	w19, #0x0                   	// #0
  405244:	str	x21, [sp, #32]
  405248:	mov	x21, x1
  40524c:	ldrsb	w1, [x0]
  405250:	mov	x0, #0x0                   	// #0
  405254:	cbz	w1, 40527c <tigetstr@plt+0x2d9c>
  405258:	cmp	w1, #0x5c
  40525c:	b.eq	40528c <tigetstr@plt+0x2dac>  // b.none
  405260:	mov	x0, x21
  405264:	bl	402360 <strchr@plt>
  405268:	cbnz	x0, 4052b8 <tigetstr@plt+0x2dd8>
  40526c:	add	w19, w19, #0x1
  405270:	sxtw	x0, w19
  405274:	ldrsb	w1, [x20, w19, sxtw]
  405278:	cbnz	w1, 405258 <tigetstr@plt+0x2d78>
  40527c:	ldp	x19, x20, [sp, #16]
  405280:	ldr	x21, [sp, #32]
  405284:	ldp	x29, x30, [sp], #48
  405288:	ret
  40528c:	add	w0, w19, #0x1
  405290:	ldrsb	w0, [x20, w0, sxtw]
  405294:	cbz	w0, 4052b8 <tigetstr@plt+0x2dd8>
  405298:	add	w19, w19, #0x2
  40529c:	sxtw	x0, w19
  4052a0:	ldrsb	w1, [x20, w19, sxtw]
  4052a4:	cbnz	w1, 405258 <tigetstr@plt+0x2d78>
  4052a8:	ldp	x19, x20, [sp, #16]
  4052ac:	ldr	x21, [sp, #32]
  4052b0:	ldp	x29, x30, [sp], #48
  4052b4:	ret
  4052b8:	sxtw	x0, w19
  4052bc:	ldp	x19, x20, [sp, #16]
  4052c0:	ldr	x21, [sp, #32]
  4052c4:	ldp	x29, x30, [sp], #48
  4052c8:	ret
  4052cc:	nop
  4052d0:	stp	x29, x30, [sp, #-80]!
  4052d4:	mov	x29, sp
  4052d8:	stp	x19, x20, [sp, #16]
  4052dc:	mov	x19, x0
  4052e0:	stp	x21, x22, [sp, #32]
  4052e4:	mov	x22, x1
  4052e8:	mov	w21, w2
  4052ec:	str	x23, [sp, #48]
  4052f0:	adrp	x23, 41d000 <tigetstr@plt+0x1ab20>
  4052f4:	str	xzr, [sp, #72]
  4052f8:	bl	402450 <__errno_location@plt>
  4052fc:	str	wzr, [x0]
  405300:	cbz	x19, 405314 <tigetstr@plt+0x2e34>
  405304:	mov	x20, x0
  405308:	ldrsb	w0, [x19]
  40530c:	adrp	x23, 41d000 <tigetstr@plt+0x1ab20>
  405310:	cbnz	w0, 40532c <tigetstr@plt+0x2e4c>
  405314:	ldr	w0, [x23, #1088]
  405318:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  40531c:	mov	x3, x19
  405320:	mov	x2, x22
  405324:	add	x1, x1, #0xfc8
  405328:	bl	4023f0 <errx@plt>
  40532c:	add	x1, sp, #0x48
  405330:	mov	w2, w21
  405334:	mov	x0, x19
  405338:	mov	w3, #0x0                   	// #0
  40533c:	bl	4021a0 <__strtoul_internal@plt>
  405340:	ldr	w1, [x20]
  405344:	cbnz	w1, 405374 <tigetstr@plt+0x2e94>
  405348:	ldr	x1, [sp, #72]
  40534c:	cmp	x1, x19
  405350:	b.eq	405314 <tigetstr@plt+0x2e34>  // b.none
  405354:	cbz	x1, 405360 <tigetstr@plt+0x2e80>
  405358:	ldrsb	w1, [x1]
  40535c:	cbnz	w1, 405314 <tigetstr@plt+0x2e34>
  405360:	ldp	x19, x20, [sp, #16]
  405364:	ldp	x21, x22, [sp, #32]
  405368:	ldr	x23, [sp, #48]
  40536c:	ldp	x29, x30, [sp], #80
  405370:	ret
  405374:	ldr	w0, [x23, #1088]
  405378:	cmp	w1, #0x22
  40537c:	b.ne	405314 <tigetstr@plt+0x2e34>  // b.any
  405380:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  405384:	mov	x3, x19
  405388:	mov	x2, x22
  40538c:	add	x1, x1, #0xfc8
  405390:	bl	4024a0 <err@plt>
  405394:	nop
  405398:	stp	x29, x30, [sp, #-32]!
  40539c:	mov	x29, sp
  4053a0:	stp	x19, x20, [sp, #16]
  4053a4:	mov	x19, x1
  4053a8:	mov	x20, x0
  4053ac:	bl	402450 <__errno_location@plt>
  4053b0:	mov	x4, x0
  4053b4:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  4053b8:	mov	w5, #0x22                  	// #34
  4053bc:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4053c0:	mov	x3, x20
  4053c4:	ldr	w0, [x0, #1088]
  4053c8:	mov	x2, x19
  4053cc:	str	w5, [x4]
  4053d0:	add	x1, x1, #0xfc8
  4053d4:	bl	4024a0 <err@plt>
  4053d8:	stp	x29, x30, [sp, #-32]!
  4053dc:	mov	x29, sp
  4053e0:	stp	x19, x20, [sp, #16]
  4053e4:	mov	x20, x1
  4053e8:	mov	x19, x0
  4053ec:	bl	4052d0 <tigetstr@plt+0x2df0>
  4053f0:	mov	x1, #0xffffffff            	// #4294967295
  4053f4:	cmp	x0, x1
  4053f8:	b.hi	405408 <tigetstr@plt+0x2f28>  // b.pmore
  4053fc:	ldp	x19, x20, [sp, #16]
  405400:	ldp	x29, x30, [sp], #32
  405404:	ret
  405408:	mov	x1, x20
  40540c:	mov	x0, x19
  405410:	bl	405398 <tigetstr@plt+0x2eb8>
  405414:	nop
  405418:	adrp	x1, 41d000 <tigetstr@plt+0x1ab20>
  40541c:	str	w0, [x1, #1088]
  405420:	ret
  405424:	nop
  405428:	stp	x29, x30, [sp, #-128]!
  40542c:	mov	x29, sp
  405430:	stp	x19, x20, [sp, #16]
  405434:	mov	x20, x0
  405438:	stp	x21, x22, [sp, #32]
  40543c:	mov	x22, x1
  405440:	stp	x23, x24, [sp, #48]
  405444:	mov	x23, x2
  405448:	str	xzr, [x1]
  40544c:	bl	402450 <__errno_location@plt>
  405450:	mov	x21, x0
  405454:	cbz	x20, 4056e8 <tigetstr@plt+0x3208>
  405458:	ldrsb	w19, [x20]
  40545c:	cbz	w19, 4056e8 <tigetstr@plt+0x3208>
  405460:	bl	4022c0 <__ctype_b_loc@plt>
  405464:	mov	x24, x0
  405468:	mov	x2, x20
  40546c:	ldr	x0, [x0]
  405470:	b	405478 <tigetstr@plt+0x2f98>
  405474:	ldrsb	w19, [x2, #1]!
  405478:	ubfiz	x1, x19, #1, #8
  40547c:	ldrh	w1, [x0, x1]
  405480:	tbnz	w1, #13, 405474 <tigetstr@plt+0x2f94>
  405484:	cmp	w19, #0x2d
  405488:	b.eq	4056e8 <tigetstr@plt+0x3208>  // b.none
  40548c:	stp	x25, x26, [sp, #64]
  405490:	mov	x0, x20
  405494:	mov	w3, #0x0                   	// #0
  405498:	stp	x27, x28, [sp, #80]
  40549c:	add	x27, sp, #0x78
  4054a0:	mov	x1, x27
  4054a4:	str	wzr, [x21]
  4054a8:	mov	w2, #0x0                   	// #0
  4054ac:	str	xzr, [sp, #120]
  4054b0:	bl	4021a0 <__strtoul_internal@plt>
  4054b4:	mov	x25, x0
  4054b8:	ldr	x28, [sp, #120]
  4054bc:	ldr	w0, [x21]
  4054c0:	cmp	x28, x20
  4054c4:	b.eq	4056d8 <tigetstr@plt+0x31f8>  // b.none
  4054c8:	cbnz	w0, 405708 <tigetstr@plt+0x3228>
  4054cc:	cbz	x28, 40577c <tigetstr@plt+0x329c>
  4054d0:	ldrsb	w0, [x28]
  4054d4:	mov	w20, #0x0                   	// #0
  4054d8:	mov	x26, #0x0                   	// #0
  4054dc:	cbz	w0, 40577c <tigetstr@plt+0x329c>
  4054e0:	ldrsb	w0, [x28, #1]
  4054e4:	cmp	w0, #0x69
  4054e8:	b.eq	405594 <tigetstr@plt+0x30b4>  // b.none
  4054ec:	and	w1, w0, #0xffffffdf
  4054f0:	cmp	w1, #0x42
  4054f4:	b.ne	40576c <tigetstr@plt+0x328c>  // b.any
  4054f8:	ldrsb	w0, [x28, #2]
  4054fc:	cbz	w0, 4057b4 <tigetstr@plt+0x32d4>
  405500:	bl	402080 <localeconv@plt>
  405504:	cbz	x0, 4056e0 <tigetstr@plt+0x3200>
  405508:	ldr	x1, [x0]
  40550c:	cbz	x1, 4056e0 <tigetstr@plt+0x3200>
  405510:	mov	x0, x1
  405514:	str	x1, [sp, #104]
  405518:	bl	401f10 <strlen@plt>
  40551c:	mov	x19, x0
  405520:	cbnz	x26, 4056e0 <tigetstr@plt+0x3200>
  405524:	ldrsb	w0, [x28]
  405528:	cbz	w0, 4056e0 <tigetstr@plt+0x3200>
  40552c:	ldr	x1, [sp, #104]
  405530:	mov	x2, x19
  405534:	mov	x0, x1
  405538:	mov	x1, x28
  40553c:	bl	402130 <strncmp@plt>
  405540:	cbnz	w0, 4056e0 <tigetstr@plt+0x3200>
  405544:	ldrsb	w4, [x28, x19]
  405548:	add	x1, x28, x19
  40554c:	cmp	w4, #0x30
  405550:	b.ne	405790 <tigetstr@plt+0x32b0>  // b.any
  405554:	add	w0, w20, #0x1
  405558:	mov	x19, x1
  40555c:	nop
  405560:	sub	w3, w19, w1
  405564:	ldrsb	w4, [x19, #1]!
  405568:	add	w20, w3, w0
  40556c:	cmp	w4, #0x30
  405570:	b.eq	405560 <tigetstr@plt+0x3080>  // b.none
  405574:	ldr	x0, [x24]
  405578:	ldrh	w0, [x0, w4, sxtw #1]
  40557c:	tbnz	w0, #11, 40571c <tigetstr@plt+0x323c>
  405580:	mov	x28, x19
  405584:	str	x19, [sp, #120]
  405588:	ldrsb	w0, [x28, #1]
  40558c:	cmp	w0, #0x69
  405590:	b.ne	4054ec <tigetstr@plt+0x300c>  // b.any
  405594:	ldrsb	w0, [x28, #2]
  405598:	and	w0, w0, #0xffffffdf
  40559c:	cmp	w0, #0x42
  4055a0:	b.ne	405500 <tigetstr@plt+0x3020>  // b.any
  4055a4:	ldrsb	w0, [x28, #3]
  4055a8:	cbnz	w0, 405500 <tigetstr@plt+0x3020>
  4055ac:	mov	x19, #0x400                 	// #1024
  4055b0:	ldrsb	w27, [x28]
  4055b4:	adrp	x24, 409000 <tigetstr@plt+0x6b20>
  4055b8:	add	x24, x24, #0xfd8
  4055bc:	mov	x0, x24
  4055c0:	mov	w1, w27
  4055c4:	bl	402360 <strchr@plt>
  4055c8:	cbz	x0, 4057bc <tigetstr@plt+0x32dc>
  4055cc:	sub	x1, x0, x24
  4055d0:	add	w1, w1, #0x1
  4055d4:	cbz	w1, 4057d8 <tigetstr@plt+0x32f8>
  4055d8:	sxtw	x2, w19
  4055dc:	umulh	x0, x25, x2
  4055e0:	cbnz	x0, 4057a8 <tigetstr@plt+0x32c8>
  4055e4:	sub	w0, w1, #0x2
  4055e8:	b	4055f8 <tigetstr@plt+0x3118>
  4055ec:	umulh	x3, x25, x2
  4055f0:	sub	w0, w0, #0x1
  4055f4:	cbnz	x3, 4057a8 <tigetstr@plt+0x32c8>
  4055f8:	mul	x25, x25, x2
  4055fc:	cmn	w0, #0x1
  405600:	b.ne	4055ec <tigetstr@plt+0x310c>  // b.any
  405604:	mov	w0, #0x0                   	// #0
  405608:	cbz	x23, 405610 <tigetstr@plt+0x3130>
  40560c:	str	w1, [x23]
  405610:	cmp	x26, #0x0
  405614:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  405618:	b.eq	4056c4 <tigetstr@plt+0x31e4>  // b.none
  40561c:	sub	w1, w1, #0x2
  405620:	mov	x5, #0x1                   	// #1
  405624:	b	405634 <tigetstr@plt+0x3154>
  405628:	umulh	x2, x5, x19
  40562c:	sub	w1, w1, #0x1
  405630:	cbnz	x2, 405640 <tigetstr@plt+0x3160>
  405634:	mul	x5, x5, x19
  405638:	cmn	w1, #0x1
  40563c:	b.ne	405628 <tigetstr@plt+0x3148>  // b.any
  405640:	cmp	x26, #0xa
  405644:	mov	x1, #0xa                   	// #10
  405648:	b.ls	405660 <tigetstr@plt+0x3180>  // b.plast
  40564c:	nop
  405650:	add	x1, x1, x1, lsl #2
  405654:	cmp	x26, x1, lsl #1
  405658:	lsl	x1, x1, #1
  40565c:	b.hi	405650 <tigetstr@plt+0x3170>  // b.pmore
  405660:	cbz	w20, 40567c <tigetstr@plt+0x319c>
  405664:	mov	w2, #0x0                   	// #0
  405668:	add	x1, x1, x1, lsl #2
  40566c:	add	w2, w2, #0x1
  405670:	cmp	w20, w2
  405674:	lsl	x1, x1, #1
  405678:	b.ne	405668 <tigetstr@plt+0x3188>  // b.any
  40567c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  405680:	mov	x4, #0x1                   	// #1
  405684:	movk	x8, #0xcccd
  405688:	umulh	x6, x26, x8
  40568c:	add	x7, x4, x4, lsl #2
  405690:	mov	x3, x4
  405694:	cmp	x26, #0x9
  405698:	lsl	x4, x7, #1
  40569c:	lsr	x2, x6, #3
  4056a0:	add	x2, x2, x2, lsl #2
  4056a4:	sub	x2, x26, x2, lsl #1
  4056a8:	lsr	x26, x6, #3
  4056ac:	cbz	x2, 4056c0 <tigetstr@plt+0x31e0>
  4056b0:	udiv	x3, x1, x3
  4056b4:	udiv	x2, x3, x2
  4056b8:	udiv	x2, x5, x2
  4056bc:	add	x25, x25, x2
  4056c0:	b.hi	405688 <tigetstr@plt+0x31a8>  // b.pmore
  4056c4:	str	x25, [x22]
  4056c8:	tbnz	w0, #31, 405798 <tigetstr@plt+0x32b8>
  4056cc:	ldp	x25, x26, [sp, #64]
  4056d0:	ldp	x27, x28, [sp, #80]
  4056d4:	b	4056f4 <tigetstr@plt+0x3214>
  4056d8:	cbnz	w0, 405714 <tigetstr@plt+0x3234>
  4056dc:	nop
  4056e0:	ldp	x25, x26, [sp, #64]
  4056e4:	ldp	x27, x28, [sp, #80]
  4056e8:	mov	w1, #0x16                  	// #22
  4056ec:	mov	w0, #0xffffffea            	// #-22
  4056f0:	str	w1, [x21]
  4056f4:	ldp	x19, x20, [sp, #16]
  4056f8:	ldp	x21, x22, [sp, #32]
  4056fc:	ldp	x23, x24, [sp, #48]
  405700:	ldp	x29, x30, [sp], #128
  405704:	ret
  405708:	sub	x1, x25, #0x1
  40570c:	cmn	x1, #0x3
  405710:	b.ls	4054cc <tigetstr@plt+0x2fec>  // b.plast
  405714:	neg	w0, w0
  405718:	b	4056c8 <tigetstr@plt+0x31e8>
  40571c:	str	wzr, [x21]
  405720:	mov	x1, x27
  405724:	mov	x0, x19
  405728:	mov	w3, #0x0                   	// #0
  40572c:	mov	w2, #0x0                   	// #0
  405730:	str	xzr, [sp, #120]
  405734:	bl	4021a0 <__strtoul_internal@plt>
  405738:	mov	x26, x0
  40573c:	ldr	x28, [sp, #120]
  405740:	ldr	w0, [x21]
  405744:	cmp	x28, x19
  405748:	b.eq	4056d8 <tigetstr@plt+0x31f8>  // b.none
  40574c:	cbz	w0, 405774 <tigetstr@plt+0x3294>
  405750:	sub	x1, x26, #0x1
  405754:	cmn	x1, #0x3
  405758:	b.hi	405714 <tigetstr@plt+0x3234>  // b.pmore
  40575c:	cbz	x28, 4056e0 <tigetstr@plt+0x3200>
  405760:	ldrsb	w0, [x28]
  405764:	cbnz	w0, 4054e0 <tigetstr@plt+0x3000>
  405768:	b	4056e0 <tigetstr@plt+0x3200>
  40576c:	cbnz	w0, 405500 <tigetstr@plt+0x3020>
  405770:	b	4055ac <tigetstr@plt+0x30cc>
  405774:	cbnz	x26, 40575c <tigetstr@plt+0x327c>
  405778:	b	4054e0 <tigetstr@plt+0x3000>
  40577c:	mov	w0, #0x0                   	// #0
  405780:	ldp	x27, x28, [sp, #80]
  405784:	str	x25, [x22]
  405788:	ldp	x25, x26, [sp, #64]
  40578c:	b	4056f4 <tigetstr@plt+0x3214>
  405790:	mov	x19, x1
  405794:	b	405574 <tigetstr@plt+0x3094>
  405798:	neg	w1, w0
  40579c:	ldp	x25, x26, [sp, #64]
  4057a0:	ldp	x27, x28, [sp, #80]
  4057a4:	b	4056f0 <tigetstr@plt+0x3210>
  4057a8:	mov	w0, #0xffffffde            	// #-34
  4057ac:	cbnz	x23, 40560c <tigetstr@plt+0x312c>
  4057b0:	b	405610 <tigetstr@plt+0x3130>
  4057b4:	mov	x19, #0x3e8                 	// #1000
  4057b8:	b	4055b0 <tigetstr@plt+0x30d0>
  4057bc:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4057c0:	add	x24, x1, #0xfe8
  4057c4:	mov	x0, x24
  4057c8:	mov	w1, w27
  4057cc:	bl	402360 <strchr@plt>
  4057d0:	cbnz	x0, 4055cc <tigetstr@plt+0x30ec>
  4057d4:	b	4056e0 <tigetstr@plt+0x3200>
  4057d8:	mov	w0, #0x0                   	// #0
  4057dc:	cbnz	x23, 40560c <tigetstr@plt+0x312c>
  4057e0:	ldp	x27, x28, [sp, #80]
  4057e4:	str	x25, [x22]
  4057e8:	ldp	x25, x26, [sp, #64]
  4057ec:	b	4056f4 <tigetstr@plt+0x3214>
  4057f0:	mov	x2, #0x0                   	// #0
  4057f4:	b	405428 <tigetstr@plt+0x2f48>
  4057f8:	stp	x29, x30, [sp, #-48]!
  4057fc:	mov	x29, sp
  405800:	stp	x21, x22, [sp, #32]
  405804:	mov	x22, x1
  405808:	cbz	x0, 405868 <tigetstr@plt+0x3388>
  40580c:	mov	x21, x0
  405810:	stp	x19, x20, [sp, #16]
  405814:	mov	x20, x0
  405818:	b	405834 <tigetstr@plt+0x3354>
  40581c:	bl	4022c0 <__ctype_b_loc@plt>
  405820:	ubfiz	x19, x19, #1, #8
  405824:	ldr	x2, [x0]
  405828:	ldrh	w2, [x2, x19]
  40582c:	tbz	w2, #11, 40583c <tigetstr@plt+0x335c>
  405830:	add	x20, x20, #0x1
  405834:	ldrsb	w19, [x20]
  405838:	cbnz	w19, 40581c <tigetstr@plt+0x333c>
  40583c:	cbz	x22, 405844 <tigetstr@plt+0x3364>
  405840:	str	x20, [x22]
  405844:	cmp	x20, x21
  405848:	b.ls	405880 <tigetstr@plt+0x33a0>  // b.plast
  40584c:	ldrsb	w1, [x20]
  405850:	mov	w0, #0x1                   	// #1
  405854:	ldp	x19, x20, [sp, #16]
  405858:	cbnz	w1, 405870 <tigetstr@plt+0x3390>
  40585c:	ldp	x21, x22, [sp, #32]
  405860:	ldp	x29, x30, [sp], #48
  405864:	ret
  405868:	cbz	x1, 405870 <tigetstr@plt+0x3390>
  40586c:	str	xzr, [x1]
  405870:	mov	w0, #0x0                   	// #0
  405874:	ldp	x21, x22, [sp, #32]
  405878:	ldp	x29, x30, [sp], #48
  40587c:	ret
  405880:	mov	w0, #0x0                   	// #0
  405884:	ldp	x19, x20, [sp, #16]
  405888:	b	405874 <tigetstr@plt+0x3394>
  40588c:	nop
  405890:	stp	x29, x30, [sp, #-48]!
  405894:	mov	x29, sp
  405898:	stp	x21, x22, [sp, #32]
  40589c:	mov	x22, x1
  4058a0:	cbz	x0, 405900 <tigetstr@plt+0x3420>
  4058a4:	mov	x21, x0
  4058a8:	stp	x19, x20, [sp, #16]
  4058ac:	mov	x20, x0
  4058b0:	b	4058cc <tigetstr@plt+0x33ec>
  4058b4:	bl	4022c0 <__ctype_b_loc@plt>
  4058b8:	ubfiz	x19, x19, #1, #8
  4058bc:	ldr	x2, [x0]
  4058c0:	ldrh	w2, [x2, x19]
  4058c4:	tbz	w2, #12, 4058d4 <tigetstr@plt+0x33f4>
  4058c8:	add	x20, x20, #0x1
  4058cc:	ldrsb	w19, [x20]
  4058d0:	cbnz	w19, 4058b4 <tigetstr@plt+0x33d4>
  4058d4:	cbz	x22, 4058dc <tigetstr@plt+0x33fc>
  4058d8:	str	x20, [x22]
  4058dc:	cmp	x20, x21
  4058e0:	b.ls	405918 <tigetstr@plt+0x3438>  // b.plast
  4058e4:	ldrsb	w1, [x20]
  4058e8:	mov	w0, #0x1                   	// #1
  4058ec:	ldp	x19, x20, [sp, #16]
  4058f0:	cbnz	w1, 405908 <tigetstr@plt+0x3428>
  4058f4:	ldp	x21, x22, [sp, #32]
  4058f8:	ldp	x29, x30, [sp], #48
  4058fc:	ret
  405900:	cbz	x1, 405908 <tigetstr@plt+0x3428>
  405904:	str	xzr, [x1]
  405908:	mov	w0, #0x0                   	// #0
  40590c:	ldp	x21, x22, [sp, #32]
  405910:	ldp	x29, x30, [sp], #48
  405914:	ret
  405918:	mov	w0, #0x0                   	// #0
  40591c:	ldp	x19, x20, [sp, #16]
  405920:	b	40590c <tigetstr@plt+0x342c>
  405924:	nop
  405928:	stp	x29, x30, [sp, #-128]!
  40592c:	mov	x29, sp
  405930:	stp	x19, x20, [sp, #16]
  405934:	mov	x20, x0
  405938:	mov	w0, #0xffffffd0            	// #-48
  40593c:	stp	x21, x22, [sp, #32]
  405940:	mov	x21, x1
  405944:	add	x22, sp, #0x80
  405948:	add	x1, sp, #0x50
  40594c:	stp	x22, x22, [sp, #48]
  405950:	str	x1, [sp, #64]
  405954:	stp	w0, wzr, [sp, #72]
  405958:	stp	x2, x3, [sp, #80]
  40595c:	stp	x4, x5, [sp, #96]
  405960:	stp	x6, x7, [sp, #112]
  405964:	b	4059b0 <tigetstr@plt+0x34d0>
  405968:	ldr	x1, [x2]
  40596c:	add	x0, x2, #0xf
  405970:	and	x0, x0, #0xfffffffffffffff8
  405974:	str	x0, [sp, #48]
  405978:	cbz	x1, 4059f0 <tigetstr@plt+0x3510>
  40597c:	ldr	x2, [sp, #48]
  405980:	add	x0, x2, #0xf
  405984:	and	x0, x0, #0xfffffffffffffff8
  405988:	str	x0, [sp, #48]
  40598c:	ldr	x19, [x2]
  405990:	cbz	x19, 4059f0 <tigetstr@plt+0x3510>
  405994:	mov	x0, x20
  405998:	bl	4022a0 <strcmp@plt>
  40599c:	cbz	w0, 405a0c <tigetstr@plt+0x352c>
  4059a0:	mov	x1, x19
  4059a4:	mov	x0, x20
  4059a8:	bl	4022a0 <strcmp@plt>
  4059ac:	cbz	w0, 405a10 <tigetstr@plt+0x3530>
  4059b0:	ldr	w3, [sp, #72]
  4059b4:	ldr	x2, [sp, #48]
  4059b8:	tbz	w3, #31, 405968 <tigetstr@plt+0x3488>
  4059bc:	add	w0, w3, #0x8
  4059c0:	str	w0, [sp, #72]
  4059c4:	cmp	w0, #0x0
  4059c8:	b.gt	405968 <tigetstr@plt+0x3488>
  4059cc:	ldr	x1, [x22, w3, sxtw]
  4059d0:	cbz	x1, 4059f0 <tigetstr@plt+0x3510>
  4059d4:	cbz	w0, 405980 <tigetstr@plt+0x34a0>
  4059d8:	add	w3, w3, #0x10
  4059dc:	str	w3, [sp, #72]
  4059e0:	cmp	w3, #0x0
  4059e4:	b.gt	405980 <tigetstr@plt+0x34a0>
  4059e8:	add	x2, x22, w0, sxtw
  4059ec:	b	40598c <tigetstr@plt+0x34ac>
  4059f0:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  4059f4:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4059f8:	mov	x3, x20
  4059fc:	mov	x2, x21
  405a00:	ldr	w0, [x0, #1088]
  405a04:	add	x1, x1, #0xfc8
  405a08:	bl	4023f0 <errx@plt>
  405a0c:	mov	w0, #0x1                   	// #1
  405a10:	ldp	x19, x20, [sp, #16]
  405a14:	ldp	x21, x22, [sp, #32]
  405a18:	ldp	x29, x30, [sp], #128
  405a1c:	ret
  405a20:	cbz	x1, 405a4c <tigetstr@plt+0x356c>
  405a24:	add	x3, x0, x1
  405a28:	sxtb	w2, w2
  405a2c:	b	405a40 <tigetstr@plt+0x3560>
  405a30:	b.eq	405a50 <tigetstr@plt+0x3570>  // b.none
  405a34:	add	x0, x0, #0x1
  405a38:	cmp	x3, x0
  405a3c:	b.eq	405a4c <tigetstr@plt+0x356c>  // b.none
  405a40:	ldrsb	w1, [x0]
  405a44:	cmp	w2, w1
  405a48:	cbnz	w1, 405a30 <tigetstr@plt+0x3550>
  405a4c:	mov	x0, #0x0                   	// #0
  405a50:	ret
  405a54:	nop
  405a58:	stp	x29, x30, [sp, #-32]!
  405a5c:	mov	w2, #0xa                   	// #10
  405a60:	mov	x29, sp
  405a64:	stp	x19, x20, [sp, #16]
  405a68:	mov	x20, x1
  405a6c:	mov	x19, x0
  405a70:	bl	4053d8 <tigetstr@plt+0x2ef8>
  405a74:	mov	w1, #0xffff                	// #65535
  405a78:	cmp	w0, w1
  405a7c:	b.hi	405a8c <tigetstr@plt+0x35ac>  // b.pmore
  405a80:	ldp	x19, x20, [sp, #16]
  405a84:	ldp	x29, x30, [sp], #32
  405a88:	ret
  405a8c:	mov	x1, x20
  405a90:	mov	x0, x19
  405a94:	bl	405398 <tigetstr@plt+0x2eb8>
  405a98:	stp	x29, x30, [sp, #-32]!
  405a9c:	mov	w2, #0x10                  	// #16
  405aa0:	mov	x29, sp
  405aa4:	stp	x19, x20, [sp, #16]
  405aa8:	mov	x20, x1
  405aac:	mov	x19, x0
  405ab0:	bl	4053d8 <tigetstr@plt+0x2ef8>
  405ab4:	mov	w1, #0xffff                	// #65535
  405ab8:	cmp	w0, w1
  405abc:	b.hi	405acc <tigetstr@plt+0x35ec>  // b.pmore
  405ac0:	ldp	x19, x20, [sp, #16]
  405ac4:	ldp	x29, x30, [sp], #32
  405ac8:	ret
  405acc:	mov	x1, x20
  405ad0:	mov	x0, x19
  405ad4:	bl	405398 <tigetstr@plt+0x2eb8>
  405ad8:	mov	w2, #0xa                   	// #10
  405adc:	b	4053d8 <tigetstr@plt+0x2ef8>
  405ae0:	mov	w2, #0x10                  	// #16
  405ae4:	b	4053d8 <tigetstr@plt+0x2ef8>
  405ae8:	stp	x29, x30, [sp, #-64]!
  405aec:	mov	x29, sp
  405af0:	stp	x19, x20, [sp, #16]
  405af4:	mov	x19, x0
  405af8:	stp	x21, x22, [sp, #32]
  405afc:	mov	x21, x1
  405b00:	adrp	x22, 41d000 <tigetstr@plt+0x1ab20>
  405b04:	str	xzr, [sp, #56]
  405b08:	bl	402450 <__errno_location@plt>
  405b0c:	str	wzr, [x0]
  405b10:	cbz	x19, 405b24 <tigetstr@plt+0x3644>
  405b14:	mov	x20, x0
  405b18:	ldrsb	w0, [x19]
  405b1c:	adrp	x22, 41d000 <tigetstr@plt+0x1ab20>
  405b20:	cbnz	w0, 405b3c <tigetstr@plt+0x365c>
  405b24:	ldr	w0, [x22, #1088]
  405b28:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  405b2c:	mov	x3, x19
  405b30:	mov	x2, x21
  405b34:	add	x1, x1, #0xfc8
  405b38:	bl	4023f0 <errx@plt>
  405b3c:	add	x1, sp, #0x38
  405b40:	mov	x0, x19
  405b44:	mov	w3, #0x0                   	// #0
  405b48:	mov	w2, #0xa                   	// #10
  405b4c:	bl	402120 <__strtol_internal@plt>
  405b50:	ldr	w1, [x20]
  405b54:	cbnz	w1, 405b80 <tigetstr@plt+0x36a0>
  405b58:	ldr	x1, [sp, #56]
  405b5c:	cmp	x1, x19
  405b60:	b.eq	405b24 <tigetstr@plt+0x3644>  // b.none
  405b64:	cbz	x1, 405b70 <tigetstr@plt+0x3690>
  405b68:	ldrsb	w1, [x1]
  405b6c:	cbnz	w1, 405b24 <tigetstr@plt+0x3644>
  405b70:	ldp	x19, x20, [sp, #16]
  405b74:	ldp	x21, x22, [sp, #32]
  405b78:	ldp	x29, x30, [sp], #64
  405b7c:	ret
  405b80:	ldr	w0, [x22, #1088]
  405b84:	cmp	w1, #0x22
  405b88:	b.ne	405b24 <tigetstr@plt+0x3644>  // b.any
  405b8c:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  405b90:	mov	x3, x19
  405b94:	mov	x2, x21
  405b98:	add	x1, x1, #0xfc8
  405b9c:	bl	4024a0 <err@plt>
  405ba0:	stp	x29, x30, [sp, #-32]!
  405ba4:	mov	x29, sp
  405ba8:	stp	x19, x20, [sp, #16]
  405bac:	mov	x19, x1
  405bb0:	mov	x20, x0
  405bb4:	bl	405ae8 <tigetstr@plt+0x3608>
  405bb8:	mov	x2, #0x80000000            	// #2147483648
  405bbc:	add	x2, x0, x2
  405bc0:	mov	x1, #0xffffffff            	// #4294967295
  405bc4:	cmp	x2, x1
  405bc8:	b.hi	405bd8 <tigetstr@plt+0x36f8>  // b.pmore
  405bcc:	ldp	x19, x20, [sp, #16]
  405bd0:	ldp	x29, x30, [sp], #32
  405bd4:	ret
  405bd8:	bl	402450 <__errno_location@plt>
  405bdc:	mov	x4, x0
  405be0:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  405be4:	mov	w5, #0x22                  	// #34
  405be8:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  405bec:	mov	x3, x20
  405bf0:	ldr	w0, [x0, #1088]
  405bf4:	mov	x2, x19
  405bf8:	str	w5, [x4]
  405bfc:	add	x1, x1, #0xfc8
  405c00:	bl	4024a0 <err@plt>
  405c04:	nop
  405c08:	stp	x29, x30, [sp, #-32]!
  405c0c:	mov	x29, sp
  405c10:	stp	x19, x20, [sp, #16]
  405c14:	mov	x19, x1
  405c18:	mov	x20, x0
  405c1c:	bl	405ba0 <tigetstr@plt+0x36c0>
  405c20:	add	w2, w0, #0x8, lsl #12
  405c24:	mov	w1, #0xffff                	// #65535
  405c28:	cmp	w2, w1
  405c2c:	b.hi	405c3c <tigetstr@plt+0x375c>  // b.pmore
  405c30:	ldp	x19, x20, [sp, #16]
  405c34:	ldp	x29, x30, [sp], #32
  405c38:	ret
  405c3c:	bl	402450 <__errno_location@plt>
  405c40:	mov	x4, x0
  405c44:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  405c48:	mov	w5, #0x22                  	// #34
  405c4c:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  405c50:	mov	x3, x20
  405c54:	ldr	w0, [x0, #1088]
  405c58:	mov	x2, x19
  405c5c:	str	w5, [x4]
  405c60:	add	x1, x1, #0xfc8
  405c64:	bl	4024a0 <err@plt>
  405c68:	mov	w2, #0xa                   	// #10
  405c6c:	b	4052d0 <tigetstr@plt+0x2df0>
  405c70:	mov	w2, #0x10                  	// #16
  405c74:	b	4052d0 <tigetstr@plt+0x2df0>
  405c78:	stp	x29, x30, [sp, #-64]!
  405c7c:	mov	x29, sp
  405c80:	stp	x19, x20, [sp, #16]
  405c84:	mov	x19, x0
  405c88:	stp	x21, x22, [sp, #32]
  405c8c:	mov	x21, x1
  405c90:	adrp	x22, 41d000 <tigetstr@plt+0x1ab20>
  405c94:	str	xzr, [sp, #56]
  405c98:	bl	402450 <__errno_location@plt>
  405c9c:	str	wzr, [x0]
  405ca0:	cbz	x19, 405cb4 <tigetstr@plt+0x37d4>
  405ca4:	mov	x20, x0
  405ca8:	ldrsb	w0, [x19]
  405cac:	adrp	x22, 41d000 <tigetstr@plt+0x1ab20>
  405cb0:	cbnz	w0, 405ccc <tigetstr@plt+0x37ec>
  405cb4:	ldr	w0, [x22, #1088]
  405cb8:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  405cbc:	mov	x3, x19
  405cc0:	mov	x2, x21
  405cc4:	add	x1, x1, #0xfc8
  405cc8:	bl	4023f0 <errx@plt>
  405ccc:	mov	x0, x19
  405cd0:	add	x1, sp, #0x38
  405cd4:	bl	401f90 <strtod@plt>
  405cd8:	ldr	w0, [x20]
  405cdc:	cbnz	w0, 405d08 <tigetstr@plt+0x3828>
  405ce0:	ldr	x0, [sp, #56]
  405ce4:	cmp	x0, x19
  405ce8:	b.eq	405cb4 <tigetstr@plt+0x37d4>  // b.none
  405cec:	cbz	x0, 405cf8 <tigetstr@plt+0x3818>
  405cf0:	ldrsb	w0, [x0]
  405cf4:	cbnz	w0, 405cb4 <tigetstr@plt+0x37d4>
  405cf8:	ldp	x19, x20, [sp, #16]
  405cfc:	ldp	x21, x22, [sp, #32]
  405d00:	ldp	x29, x30, [sp], #64
  405d04:	ret
  405d08:	cmp	w0, #0x22
  405d0c:	ldr	w0, [x22, #1088]
  405d10:	b.ne	405cb4 <tigetstr@plt+0x37d4>  // b.any
  405d14:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  405d18:	mov	x3, x19
  405d1c:	mov	x2, x21
  405d20:	add	x1, x1, #0xfc8
  405d24:	bl	4024a0 <err@plt>
  405d28:	stp	x29, x30, [sp, #-64]!
  405d2c:	mov	x29, sp
  405d30:	stp	x19, x20, [sp, #16]
  405d34:	mov	x19, x0
  405d38:	stp	x21, x22, [sp, #32]
  405d3c:	mov	x21, x1
  405d40:	adrp	x22, 41d000 <tigetstr@plt+0x1ab20>
  405d44:	str	xzr, [sp, #56]
  405d48:	bl	402450 <__errno_location@plt>
  405d4c:	str	wzr, [x0]
  405d50:	cbz	x19, 405d64 <tigetstr@plt+0x3884>
  405d54:	mov	x20, x0
  405d58:	ldrsb	w0, [x19]
  405d5c:	adrp	x22, 41d000 <tigetstr@plt+0x1ab20>
  405d60:	cbnz	w0, 405d7c <tigetstr@plt+0x389c>
  405d64:	ldr	w0, [x22, #1088]
  405d68:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  405d6c:	mov	x3, x19
  405d70:	mov	x2, x21
  405d74:	add	x1, x1, #0xfc8
  405d78:	bl	4023f0 <errx@plt>
  405d7c:	add	x1, sp, #0x38
  405d80:	mov	x0, x19
  405d84:	mov	w2, #0xa                   	// #10
  405d88:	bl	4022d0 <strtol@plt>
  405d8c:	ldr	w1, [x20]
  405d90:	cbnz	w1, 405dbc <tigetstr@plt+0x38dc>
  405d94:	ldr	x1, [sp, #56]
  405d98:	cmp	x1, x19
  405d9c:	b.eq	405d64 <tigetstr@plt+0x3884>  // b.none
  405da0:	cbz	x1, 405dac <tigetstr@plt+0x38cc>
  405da4:	ldrsb	w1, [x1]
  405da8:	cbnz	w1, 405d64 <tigetstr@plt+0x3884>
  405dac:	ldp	x19, x20, [sp, #16]
  405db0:	ldp	x21, x22, [sp, #32]
  405db4:	ldp	x29, x30, [sp], #64
  405db8:	ret
  405dbc:	ldr	w0, [x22, #1088]
  405dc0:	cmp	w1, #0x22
  405dc4:	b.ne	405d64 <tigetstr@plt+0x3884>  // b.any
  405dc8:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  405dcc:	mov	x3, x19
  405dd0:	mov	x2, x21
  405dd4:	add	x1, x1, #0xfc8
  405dd8:	bl	4024a0 <err@plt>
  405ddc:	nop
  405de0:	stp	x29, x30, [sp, #-64]!
  405de4:	mov	x29, sp
  405de8:	stp	x19, x20, [sp, #16]
  405dec:	mov	x19, x0
  405df0:	stp	x21, x22, [sp, #32]
  405df4:	mov	x21, x1
  405df8:	adrp	x22, 41d000 <tigetstr@plt+0x1ab20>
  405dfc:	str	xzr, [sp, #56]
  405e00:	bl	402450 <__errno_location@plt>
  405e04:	str	wzr, [x0]
  405e08:	cbz	x19, 405e1c <tigetstr@plt+0x393c>
  405e0c:	mov	x20, x0
  405e10:	ldrsb	w0, [x19]
  405e14:	adrp	x22, 41d000 <tigetstr@plt+0x1ab20>
  405e18:	cbnz	w0, 405e34 <tigetstr@plt+0x3954>
  405e1c:	ldr	w0, [x22, #1088]
  405e20:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  405e24:	mov	x3, x19
  405e28:	mov	x2, x21
  405e2c:	add	x1, x1, #0xfc8
  405e30:	bl	4023f0 <errx@plt>
  405e34:	add	x1, sp, #0x38
  405e38:	mov	x0, x19
  405e3c:	mov	w2, #0xa                   	// #10
  405e40:	bl	401f00 <strtoul@plt>
  405e44:	ldr	w1, [x20]
  405e48:	cbnz	w1, 405e74 <tigetstr@plt+0x3994>
  405e4c:	ldr	x1, [sp, #56]
  405e50:	cmp	x1, x19
  405e54:	b.eq	405e1c <tigetstr@plt+0x393c>  // b.none
  405e58:	cbz	x1, 405e64 <tigetstr@plt+0x3984>
  405e5c:	ldrsb	w1, [x1]
  405e60:	cbnz	w1, 405e1c <tigetstr@plt+0x393c>
  405e64:	ldp	x19, x20, [sp, #16]
  405e68:	ldp	x21, x22, [sp, #32]
  405e6c:	ldp	x29, x30, [sp], #64
  405e70:	ret
  405e74:	ldr	w0, [x22, #1088]
  405e78:	cmp	w1, #0x22
  405e7c:	b.ne	405e1c <tigetstr@plt+0x393c>  // b.any
  405e80:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  405e84:	mov	x3, x19
  405e88:	mov	x2, x21
  405e8c:	add	x1, x1, #0xfc8
  405e90:	bl	4024a0 <err@plt>
  405e94:	nop
  405e98:	stp	x29, x30, [sp, #-48]!
  405e9c:	mov	x29, sp
  405ea0:	stp	x19, x20, [sp, #16]
  405ea4:	mov	x19, x1
  405ea8:	mov	x20, x0
  405eac:	add	x1, sp, #0x28
  405eb0:	bl	4057f0 <tigetstr@plt+0x3310>
  405eb4:	cbz	w0, 405eec <tigetstr@plt+0x3a0c>
  405eb8:	bl	402450 <__errno_location@plt>
  405ebc:	ldr	w1, [x0]
  405ec0:	adrp	x2, 41d000 <tigetstr@plt+0x1ab20>
  405ec4:	mov	x3, x20
  405ec8:	ldr	w0, [x2, #1088]
  405ecc:	mov	x2, x19
  405ed0:	cbz	w1, 405ee0 <tigetstr@plt+0x3a00>
  405ed4:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  405ed8:	add	x1, x1, #0xfc8
  405edc:	bl	4024a0 <err@plt>
  405ee0:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  405ee4:	add	x1, x1, #0xfc8
  405ee8:	bl	4023f0 <errx@plt>
  405eec:	ldp	x19, x20, [sp, #16]
  405ef0:	ldr	x0, [sp, #40]
  405ef4:	ldp	x29, x30, [sp], #48
  405ef8:	ret
  405efc:	nop
  405f00:	stp	x29, x30, [sp, #-32]!
  405f04:	mov	x29, sp
  405f08:	str	x19, [sp, #16]
  405f0c:	mov	x19, x1
  405f10:	mov	x1, x2
  405f14:	bl	405c78 <tigetstr@plt+0x3798>
  405f18:	fcvtzs	d2, d0
  405f1c:	mov	x0, #0x848000000000        	// #145685290680320
  405f20:	movk	x0, #0x412e, lsl #48
  405f24:	fmov	d1, x0
  405f28:	scvtf	d3, d2
  405f2c:	fsub	d0, d0, d3
  405f30:	fmul	d0, d0, d1
  405f34:	fcvtzs	d0, d0
  405f38:	stp	d2, d0, [x19]
  405f3c:	ldr	x19, [sp, #16]
  405f40:	ldp	x29, x30, [sp], #32
  405f44:	ret
  405f48:	mov	w2, w0
  405f4c:	mov	x0, x1
  405f50:	and	w1, w2, #0xf000
  405f54:	add	x14, x0, #0x1
  405f58:	cmp	w1, #0x4, lsl #12
  405f5c:	add	x13, x0, #0x2
  405f60:	add	x12, x0, #0x3
  405f64:	add	x11, x0, #0x4
  405f68:	add	x10, x0, #0x5
  405f6c:	add	x9, x0, #0x6
  405f70:	add	x8, x0, #0x7
  405f74:	add	x7, x0, #0x8
  405f78:	add	x6, x0, #0x9
  405f7c:	b.eq	4060e8 <tigetstr@plt+0x3c08>  // b.none
  405f80:	cmp	w1, #0xa, lsl #12
  405f84:	b.eq	405fdc <tigetstr@plt+0x3afc>  // b.none
  405f88:	cmp	w1, #0x2, lsl #12
  405f8c:	b.eq	406108 <tigetstr@plt+0x3c28>  // b.none
  405f90:	cmp	w1, #0x6, lsl #12
  405f94:	b.eq	4060f8 <tigetstr@plt+0x3c18>  // b.none
  405f98:	cmp	w1, #0xc, lsl #12
  405f9c:	b.eq	406118 <tigetstr@plt+0x3c38>  // b.none
  405fa0:	cmp	w1, #0x1, lsl #12
  405fa4:	b.eq	406128 <tigetstr@plt+0x3c48>  // b.none
  405fa8:	cmp	w1, #0x8, lsl #12
  405fac:	b.eq	406138 <tigetstr@plt+0x3c58>  // b.none
  405fb0:	mov	x4, x6
  405fb4:	mov	x6, x7
  405fb8:	mov	x7, x8
  405fbc:	mov	x8, x9
  405fc0:	mov	x9, x10
  405fc4:	mov	x10, x11
  405fc8:	mov	x11, x12
  405fcc:	mov	x12, x13
  405fd0:	mov	x13, x14
  405fd4:	mov	x14, x0
  405fd8:	b	405fe8 <tigetstr@plt+0x3b08>
  405fdc:	mov	x4, x0
  405fe0:	mov	w1, #0x6c                  	// #108
  405fe4:	strb	w1, [x4], #10
  405fe8:	tst	x2, #0x100
  405fec:	mov	w5, #0x2d                  	// #45
  405ff0:	mov	w3, #0x72                  	// #114
  405ff4:	csel	w3, w3, w5, ne  // ne = any
  405ff8:	tst	x2, #0x80
  405ffc:	strb	w3, [x14]
  406000:	mov	w3, #0x77                  	// #119
  406004:	csel	w3, w3, w5, ne  // ne = any
  406008:	strb	w3, [x13]
  40600c:	and	w1, w2, #0x40
  406010:	tbz	w2, #11, 4060b0 <tigetstr@plt+0x3bd0>
  406014:	cmp	w1, #0x0
  406018:	mov	w3, #0x53                  	// #83
  40601c:	mov	w1, #0x73                  	// #115
  406020:	csel	w1, w1, w3, ne  // ne = any
  406024:	tst	x2, #0x20
  406028:	strb	w1, [x12]
  40602c:	mov	w5, #0x2d                  	// #45
  406030:	mov	w3, #0x72                  	// #114
  406034:	csel	w3, w3, w5, ne  // ne = any
  406038:	tst	x2, #0x10
  40603c:	strb	w3, [x11]
  406040:	mov	w3, #0x77                  	// #119
  406044:	csel	w3, w3, w5, ne  // ne = any
  406048:	strb	w3, [x10]
  40604c:	and	w1, w2, #0x8
  406050:	tbz	w2, #10, 4060d8 <tigetstr@plt+0x3bf8>
  406054:	cmp	w1, #0x0
  406058:	mov	w3, #0x53                  	// #83
  40605c:	mov	w1, #0x73                  	// #115
  406060:	csel	w1, w1, w3, ne  // ne = any
  406064:	tst	x2, #0x4
  406068:	strb	w1, [x9]
  40606c:	mov	w5, #0x2d                  	// #45
  406070:	mov	w3, #0x72                  	// #114
  406074:	csel	w3, w3, w5, ne  // ne = any
  406078:	tst	x2, #0x2
  40607c:	strb	w3, [x8]
  406080:	mov	w3, #0x77                  	// #119
  406084:	csel	w3, w3, w5, ne  // ne = any
  406088:	strb	w3, [x7]
  40608c:	and	w1, w2, #0x1
  406090:	tbz	w2, #9, 4060c0 <tigetstr@plt+0x3be0>
  406094:	cmp	w1, #0x0
  406098:	mov	w2, #0x54                  	// #84
  40609c:	mov	w1, #0x74                  	// #116
  4060a0:	csel	w1, w1, w2, ne  // ne = any
  4060a4:	strb	w1, [x6]
  4060a8:	strb	wzr, [x4]
  4060ac:	ret
  4060b0:	cmp	w1, #0x0
  4060b4:	mov	w1, #0x78                  	// #120
  4060b8:	csel	w1, w1, w5, ne  // ne = any
  4060bc:	b	406024 <tigetstr@plt+0x3b44>
  4060c0:	cmp	w1, #0x0
  4060c4:	mov	w1, #0x78                  	// #120
  4060c8:	csel	w1, w1, w5, ne  // ne = any
  4060cc:	strb	w1, [x6]
  4060d0:	strb	wzr, [x4]
  4060d4:	ret
  4060d8:	cmp	w1, #0x0
  4060dc:	mov	w1, #0x78                  	// #120
  4060e0:	csel	w1, w1, w5, ne  // ne = any
  4060e4:	b	406064 <tigetstr@plt+0x3b84>
  4060e8:	mov	x4, x0
  4060ec:	mov	w1, #0x64                  	// #100
  4060f0:	strb	w1, [x4], #10
  4060f4:	b	405fe8 <tigetstr@plt+0x3b08>
  4060f8:	mov	x4, x0
  4060fc:	mov	w1, #0x62                  	// #98
  406100:	strb	w1, [x4], #10
  406104:	b	405fe8 <tigetstr@plt+0x3b08>
  406108:	mov	x4, x0
  40610c:	mov	w1, #0x63                  	// #99
  406110:	strb	w1, [x4], #10
  406114:	b	405fe8 <tigetstr@plt+0x3b08>
  406118:	mov	x4, x0
  40611c:	mov	w1, #0x73                  	// #115
  406120:	strb	w1, [x4], #10
  406124:	b	405fe8 <tigetstr@plt+0x3b08>
  406128:	mov	x4, x0
  40612c:	mov	w1, #0x70                  	// #112
  406130:	strb	w1, [x4], #10
  406134:	b	405fe8 <tigetstr@plt+0x3b08>
  406138:	mov	x4, x0
  40613c:	mov	w1, #0x2d                  	// #45
  406140:	strb	w1, [x4], #10
  406144:	b	405fe8 <tigetstr@plt+0x3b08>
  406148:	stp	x29, x30, [sp, #-96]!
  40614c:	mov	x29, sp
  406150:	stp	x19, x20, [sp, #16]
  406154:	stp	x21, x22, [sp, #32]
  406158:	add	x21, sp, #0x38
  40615c:	mov	x4, x21
  406160:	tbz	w0, #1, 406170 <tigetstr@plt+0x3c90>
  406164:	add	x4, x21, #0x1
  406168:	mov	w2, #0x20                  	// #32
  40616c:	strb	w2, [sp, #56]
  406170:	mov	w2, #0xa                   	// #10
  406174:	mov	x5, #0x1                   	// #1
  406178:	lsl	x3, x5, x2
  40617c:	cmp	x1, x3
  406180:	b.cc	406294 <tigetstr@plt+0x3db4>  // b.lo, b.ul, b.last
  406184:	add	w2, w2, #0xa
  406188:	cmp	w2, #0x46
  40618c:	b.ne	406178 <tigetstr@plt+0x3c98>  // b.any
  406190:	mov	w19, #0x3c                  	// #60
  406194:	mov	w8, #0xcccd                	// #52429
  406198:	adrp	x6, 409000 <tigetstr@plt+0x6b20>
  40619c:	movk	w8, #0xcccc, lsl #16
  4061a0:	add	x6, x6, #0xff8
  4061a4:	mov	x5, #0xffffffffffffffff    	// #-1
  4061a8:	and	w7, w0, #0x1
  4061ac:	umull	x8, w19, w8
  4061b0:	lsl	x5, x5, x19
  4061b4:	lsr	x19, x1, x19
  4061b8:	bic	x5, x1, x5
  4061bc:	mov	w3, w19
  4061c0:	lsr	x8, x8, #35
  4061c4:	ldrsb	w1, [x6, w8, sxtw]
  4061c8:	strb	w1, [x4]
  4061cc:	cmp	w1, #0x42
  4061d0:	add	x1, x4, #0x1
  4061d4:	csel	w7, w7, wzr, ne  // ne = any
  4061d8:	cbz	w7, 4061e8 <tigetstr@plt+0x3d08>
  4061dc:	add	x1, x4, #0x3
  4061e0:	mov	w6, #0x4269                	// #17001
  4061e4:	sturh	w6, [x4, #1]
  4061e8:	strb	wzr, [x1]
  4061ec:	cbz	x5, 4062a8 <tigetstr@plt+0x3dc8>
  4061f0:	sub	w2, w2, #0x14
  4061f4:	lsr	x2, x5, x2
  4061f8:	tbz	w0, #2, 4062dc <tigetstr@plt+0x3dfc>
  4061fc:	add	x2, x2, #0x5
  406200:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406204:	movk	x0, #0xcccd
  406208:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  40620c:	movk	x4, #0x1999, lsl #48
  406210:	umulh	x20, x2, x0
  406214:	lsr	x20, x20, #3
  406218:	mul	x1, x20, x0
  40621c:	umulh	x0, x20, x0
  406220:	ror	x1, x1, #1
  406224:	lsr	x0, x0, #3
  406228:	cmp	x1, x4
  40622c:	csel	x20, x20, x0, hi  // hi = pmore
  406230:	cbz	x20, 4062a8 <tigetstr@plt+0x3dc8>
  406234:	bl	402080 <localeconv@plt>
  406238:	cbz	x0, 40630c <tigetstr@plt+0x3e2c>
  40623c:	ldr	x4, [x0]
  406240:	cbz	x4, 40630c <tigetstr@plt+0x3e2c>
  406244:	ldrsb	w1, [x4]
  406248:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  40624c:	add	x0, x0, #0x1b8
  406250:	cmp	w1, #0x0
  406254:	csel	x4, x0, x4, eq  // eq = none
  406258:	mov	x6, x21
  40625c:	mov	x5, x20
  406260:	mov	w3, w19
  406264:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  406268:	add	x2, x2, #0x0
  40626c:	add	x22, sp, #0x40
  406270:	mov	x1, #0x20                  	// #32
  406274:	mov	x0, x22
  406278:	bl	402070 <snprintf@plt>
  40627c:	mov	x0, x22
  406280:	bl	4021f0 <strdup@plt>
  406284:	ldp	x19, x20, [sp, #16]
  406288:	ldp	x21, x22, [sp, #32]
  40628c:	ldp	x29, x30, [sp], #96
  406290:	ret
  406294:	subs	w19, w2, #0xa
  406298:	b.ne	406194 <tigetstr@plt+0x3cb4>  // b.any
  40629c:	mov	w3, w1
  4062a0:	mov	w0, #0x42                  	// #66
  4062a4:	strh	w0, [x4]
  4062a8:	mov	x4, x21
  4062ac:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4062b0:	add	x2, x2, #0x10
  4062b4:	add	x22, sp, #0x40
  4062b8:	mov	x1, #0x20                  	// #32
  4062bc:	mov	x0, x22
  4062c0:	bl	402070 <snprintf@plt>
  4062c4:	mov	x0, x22
  4062c8:	bl	4021f0 <strdup@plt>
  4062cc:	ldp	x19, x20, [sp, #16]
  4062d0:	ldp	x21, x22, [sp, #32]
  4062d4:	ldp	x29, x30, [sp], #96
  4062d8:	ret
  4062dc:	add	x2, x2, #0x32
  4062e0:	mov	x5, #0xf5c3                	// #62915
  4062e4:	movk	x5, #0x5c28, lsl #16
  4062e8:	lsr	x20, x2, #2
  4062ec:	movk	x5, #0xc28f, lsl #32
  4062f0:	movk	x5, #0x28f5, lsl #48
  4062f4:	umulh	x20, x20, x5
  4062f8:	lsr	x20, x20, #2
  4062fc:	cmp	x20, #0xa
  406300:	b.ne	406230 <tigetstr@plt+0x3d50>  // b.any
  406304:	add	w3, w19, #0x1
  406308:	b	4062a8 <tigetstr@plt+0x3dc8>
  40630c:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  406310:	add	x4, x4, #0x1b8
  406314:	b	406258 <tigetstr@plt+0x3d78>
  406318:	cbz	x0, 406414 <tigetstr@plt+0x3f34>
  40631c:	stp	x29, x30, [sp, #-64]!
  406320:	mov	x29, sp
  406324:	stp	x19, x20, [sp, #16]
  406328:	mov	x20, x0
  40632c:	ldrsb	w4, [x0]
  406330:	cbz	w4, 406404 <tigetstr@plt+0x3f24>
  406334:	cmp	x1, #0x0
  406338:	stp	x21, x22, [sp, #32]
  40633c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406340:	stp	x23, x24, [sp, #48]
  406344:	mov	x21, x2
  406348:	mov	x23, x1
  40634c:	mov	x22, x3
  406350:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  406354:	b.eq	4063fc <tigetstr@plt+0x3f1c>  // b.none
  406358:	mov	x19, #0x0                   	// #0
  40635c:	nop
  406360:	cmp	w4, #0x2c
  406364:	ldrsb	w4, [x20, #1]
  406368:	b.eq	406394 <tigetstr@plt+0x3eb4>  // b.none
  40636c:	cbz	w4, 40639c <tigetstr@plt+0x3ebc>
  406370:	add	x20, x20, #0x1
  406374:	cmp	x21, x19
  406378:	b.hi	406360 <tigetstr@plt+0x3e80>  // b.pmore
  40637c:	mov	w0, #0xfffffffe            	// #-2
  406380:	ldp	x19, x20, [sp, #16]
  406384:	ldp	x21, x22, [sp, #32]
  406388:	ldp	x23, x24, [sp, #48]
  40638c:	ldp	x29, x30, [sp], #64
  406390:	ret
  406394:	mov	x24, x20
  406398:	cbnz	w4, 4063a0 <tigetstr@plt+0x3ec0>
  40639c:	add	x24, x20, #0x1
  4063a0:	cmp	x0, x24
  4063a4:	b.cs	4063fc <tigetstr@plt+0x3f1c>  // b.hs, b.nlast
  4063a8:	sub	x1, x24, x0
  4063ac:	blr	x22
  4063b0:	cmn	w0, #0x1
  4063b4:	b.eq	4063fc <tigetstr@plt+0x3f1c>  // b.none
  4063b8:	str	w0, [x23, x19, lsl #2]
  4063bc:	add	x19, x19, #0x1
  4063c0:	ldrsb	w0, [x24]
  4063c4:	cbz	w0, 4063e4 <tigetstr@plt+0x3f04>
  4063c8:	mov	x0, x20
  4063cc:	ldrsb	w4, [x0, #1]!
  4063d0:	cbz	w4, 4063e4 <tigetstr@plt+0x3f04>
  4063d4:	cmp	x21, x19
  4063d8:	b.ls	40637c <tigetstr@plt+0x3e9c>  // b.plast
  4063dc:	mov	x20, x0
  4063e0:	b	406360 <tigetstr@plt+0x3e80>
  4063e4:	mov	w0, w19
  4063e8:	ldp	x19, x20, [sp, #16]
  4063ec:	ldp	x21, x22, [sp, #32]
  4063f0:	ldp	x23, x24, [sp, #48]
  4063f4:	ldp	x29, x30, [sp], #64
  4063f8:	ret
  4063fc:	ldp	x21, x22, [sp, #32]
  406400:	ldp	x23, x24, [sp, #48]
  406404:	mov	w0, #0xffffffff            	// #-1
  406408:	ldp	x19, x20, [sp, #16]
  40640c:	ldp	x29, x30, [sp], #64
  406410:	ret
  406414:	mov	w0, #0xffffffff            	// #-1
  406418:	ret
  40641c:	nop
  406420:	cbz	x0, 40649c <tigetstr@plt+0x3fbc>
  406424:	stp	x29, x30, [sp, #-32]!
  406428:	mov	x29, sp
  40642c:	str	x19, [sp, #16]
  406430:	mov	x19, x3
  406434:	mov	x3, x4
  406438:	cmp	x19, #0x0
  40643c:	ldrsb	w4, [x0]
  406440:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  406444:	b.eq	406494 <tigetstr@plt+0x3fb4>  // b.none
  406448:	ldr	x5, [x19]
  40644c:	cmp	x5, x2
  406450:	b.hi	406494 <tigetstr@plt+0x3fb4>  // b.pmore
  406454:	cmp	w4, #0x2b
  406458:	b.eq	406484 <tigetstr@plt+0x3fa4>  // b.none
  40645c:	str	xzr, [x19]
  406460:	bl	406318 <tigetstr@plt+0x3e38>
  406464:	cmp	w0, #0x0
  406468:	b.le	406478 <tigetstr@plt+0x3f98>
  40646c:	ldr	x1, [x19]
  406470:	add	x1, x1, w0, sxtw
  406474:	str	x1, [x19]
  406478:	ldr	x19, [sp, #16]
  40647c:	ldp	x29, x30, [sp], #32
  406480:	ret
  406484:	add	x0, x0, #0x1
  406488:	add	x1, x1, x5, lsl #2
  40648c:	sub	x2, x2, x5
  406490:	b	406460 <tigetstr@plt+0x3f80>
  406494:	mov	w0, #0xffffffff            	// #-1
  406498:	b	406478 <tigetstr@plt+0x3f98>
  40649c:	mov	w0, #0xffffffff            	// #-1
  4064a0:	ret
  4064a4:	nop
  4064a8:	cmp	x2, #0x0
  4064ac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4064b0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4064b4:	b.eq	406590 <tigetstr@plt+0x40b0>  // b.none
  4064b8:	stp	x29, x30, [sp, #-64]!
  4064bc:	mov	x29, sp
  4064c0:	stp	x19, x20, [sp, #16]
  4064c4:	mov	x20, x2
  4064c8:	mov	x19, x0
  4064cc:	stp	x21, x22, [sp, #32]
  4064d0:	mov	w21, #0x1                   	// #1
  4064d4:	str	x23, [sp, #48]
  4064d8:	mov	x23, x1
  4064dc:	ldrsb	w3, [x0]
  4064e0:	cbz	w3, 406578 <tigetstr@plt+0x4098>
  4064e4:	nop
  4064e8:	cmp	w3, #0x2c
  4064ec:	ldrsb	w3, [x19, #1]
  4064f0:	b.eq	406508 <tigetstr@plt+0x4028>  // b.none
  4064f4:	cbz	w3, 406554 <tigetstr@plt+0x4074>
  4064f8:	add	x19, x19, #0x1
  4064fc:	cmp	w3, #0x2c
  406500:	ldrsb	w3, [x19, #1]
  406504:	b.ne	4064f4 <tigetstr@plt+0x4014>  // b.any
  406508:	mov	x22, x19
  40650c:	cbz	w3, 406554 <tigetstr@plt+0x4074>
  406510:	cmp	x0, x22
  406514:	b.cs	406560 <tigetstr@plt+0x4080>  // b.hs, b.nlast
  406518:	sub	x1, x22, x0
  40651c:	blr	x20
  406520:	tbnz	w0, #31, 406564 <tigetstr@plt+0x4084>
  406524:	asr	w2, w0, #3
  406528:	and	w0, w0, #0x7
  40652c:	lsl	w0, w21, w0
  406530:	ldrb	w1, [x23, w2, sxtw]
  406534:	orr	w0, w0, w1
  406538:	strb	w0, [x23, w2, sxtw]
  40653c:	ldrsb	w0, [x22]
  406540:	cbz	w0, 406578 <tigetstr@plt+0x4098>
  406544:	ldrsb	w3, [x19, #1]!
  406548:	cbz	w3, 406578 <tigetstr@plt+0x4098>
  40654c:	mov	x0, x19
  406550:	b	4064e8 <tigetstr@plt+0x4008>
  406554:	add	x22, x19, #0x1
  406558:	cmp	x0, x22
  40655c:	b.cc	406518 <tigetstr@plt+0x4038>  // b.lo, b.ul, b.last
  406560:	mov	w0, #0xffffffff            	// #-1
  406564:	ldp	x19, x20, [sp, #16]
  406568:	ldp	x21, x22, [sp, #32]
  40656c:	ldr	x23, [sp, #48]
  406570:	ldp	x29, x30, [sp], #64
  406574:	ret
  406578:	mov	w0, #0x0                   	// #0
  40657c:	ldp	x19, x20, [sp, #16]
  406580:	ldp	x21, x22, [sp, #32]
  406584:	ldr	x23, [sp, #48]
  406588:	ldp	x29, x30, [sp], #64
  40658c:	ret
  406590:	mov	w0, #0xffffffea            	// #-22
  406594:	ret
  406598:	cmp	x2, #0x0
  40659c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4065a0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4065a4:	b.eq	406664 <tigetstr@plt+0x4184>  // b.none
  4065a8:	stp	x29, x30, [sp, #-48]!
  4065ac:	mov	x29, sp
  4065b0:	stp	x19, x20, [sp, #16]
  4065b4:	mov	x19, x0
  4065b8:	stp	x21, x22, [sp, #32]
  4065bc:	mov	x21, x2
  4065c0:	mov	x22, x1
  4065c4:	ldrsb	w3, [x0]
  4065c8:	cbz	w3, 406650 <tigetstr@plt+0x4170>
  4065cc:	nop
  4065d0:	cmp	w3, #0x2c
  4065d4:	ldrsb	w3, [x19, #1]
  4065d8:	b.eq	4065f0 <tigetstr@plt+0x4110>  // b.none
  4065dc:	cbz	w3, 406630 <tigetstr@plt+0x4150>
  4065e0:	add	x19, x19, #0x1
  4065e4:	cmp	w3, #0x2c
  4065e8:	ldrsb	w3, [x19, #1]
  4065ec:	b.ne	4065dc <tigetstr@plt+0x40fc>  // b.any
  4065f0:	mov	x20, x19
  4065f4:	cbz	w3, 406630 <tigetstr@plt+0x4150>
  4065f8:	cmp	x0, x20
  4065fc:	b.cs	40663c <tigetstr@plt+0x415c>  // b.hs, b.nlast
  406600:	sub	x1, x20, x0
  406604:	blr	x21
  406608:	tbnz	x0, #63, 406640 <tigetstr@plt+0x4160>
  40660c:	ldr	x2, [x22]
  406610:	orr	x0, x2, x0
  406614:	str	x0, [x22]
  406618:	ldrsb	w0, [x20]
  40661c:	cbz	w0, 406650 <tigetstr@plt+0x4170>
  406620:	ldrsb	w3, [x19, #1]!
  406624:	cbz	w3, 406650 <tigetstr@plt+0x4170>
  406628:	mov	x0, x19
  40662c:	b	4065d0 <tigetstr@plt+0x40f0>
  406630:	add	x20, x19, #0x1
  406634:	cmp	x0, x20
  406638:	b.cc	406600 <tigetstr@plt+0x4120>  // b.lo, b.ul, b.last
  40663c:	mov	w0, #0xffffffff            	// #-1
  406640:	ldp	x19, x20, [sp, #16]
  406644:	ldp	x21, x22, [sp, #32]
  406648:	ldp	x29, x30, [sp], #48
  40664c:	ret
  406650:	mov	w0, #0x0                   	// #0
  406654:	ldp	x19, x20, [sp, #16]
  406658:	ldp	x21, x22, [sp, #32]
  40665c:	ldp	x29, x30, [sp], #48
  406660:	ret
  406664:	mov	w0, #0xffffffea            	// #-22
  406668:	ret
  40666c:	nop
  406670:	stp	x29, x30, [sp, #-80]!
  406674:	mov	x29, sp
  406678:	str	xzr, [sp, #72]
  40667c:	cbz	x0, 406710 <tigetstr@plt+0x4230>
  406680:	stp	x19, x20, [sp, #16]
  406684:	mov	x19, x0
  406688:	mov	x20, x2
  40668c:	stp	x21, x22, [sp, #32]
  406690:	mov	w21, w3
  406694:	stp	x23, x24, [sp, #48]
  406698:	mov	x23, x1
  40669c:	str	w3, [x1]
  4066a0:	str	w3, [x2]
  4066a4:	bl	402450 <__errno_location@plt>
  4066a8:	str	wzr, [x0]
  4066ac:	mov	x22, x0
  4066b0:	ldrsb	w0, [x19]
  4066b4:	cmp	w0, #0x3a
  4066b8:	b.eq	40671c <tigetstr@plt+0x423c>  // b.none
  4066bc:	add	x24, sp, #0x48
  4066c0:	mov	x0, x19
  4066c4:	mov	x1, x24
  4066c8:	mov	w2, #0xa                   	// #10
  4066cc:	bl	4022d0 <strtol@plt>
  4066d0:	str	w0, [x23]
  4066d4:	str	w0, [x20]
  4066d8:	ldr	w0, [x22]
  4066dc:	cbnz	w0, 406754 <tigetstr@plt+0x4274>
  4066e0:	ldr	x2, [sp, #72]
  4066e4:	cmp	x2, #0x0
  4066e8:	ccmp	x2, x19, #0x4, ne  // ne = any
  4066ec:	b.eq	406754 <tigetstr@plt+0x4274>  // b.none
  4066f0:	ldrsb	w3, [x2]
  4066f4:	cmp	w3, #0x3a
  4066f8:	b.eq	406768 <tigetstr@plt+0x4288>  // b.none
  4066fc:	cmp	w3, #0x2d
  406700:	b.eq	406784 <tigetstr@plt+0x42a4>  // b.none
  406704:	ldp	x19, x20, [sp, #16]
  406708:	ldp	x21, x22, [sp, #32]
  40670c:	ldp	x23, x24, [sp, #48]
  406710:	mov	w0, #0x0                   	// #0
  406714:	ldp	x29, x30, [sp], #80
  406718:	ret
  40671c:	add	x19, x19, #0x1
  406720:	add	x1, sp, #0x48
  406724:	mov	x0, x19
  406728:	mov	w2, #0xa                   	// #10
  40672c:	bl	4022d0 <strtol@plt>
  406730:	str	w0, [x20]
  406734:	ldr	w0, [x22]
  406738:	cbnz	w0, 406754 <tigetstr@plt+0x4274>
  40673c:	ldr	x0, [sp, #72]
  406740:	cbz	x0, 406754 <tigetstr@plt+0x4274>
  406744:	ldrsb	w1, [x0]
  406748:	cmp	w1, #0x0
  40674c:	ccmp	x0, x19, #0x4, eq  // eq = none
  406750:	b.ne	406704 <tigetstr@plt+0x4224>  // b.any
  406754:	mov	w0, #0xffffffff            	// #-1
  406758:	ldp	x19, x20, [sp, #16]
  40675c:	ldp	x21, x22, [sp, #32]
  406760:	ldp	x23, x24, [sp, #48]
  406764:	b	406714 <tigetstr@plt+0x4234>
  406768:	ldrsb	w1, [x2, #1]
  40676c:	cbnz	w1, 406784 <tigetstr@plt+0x42a4>
  406770:	ldp	x23, x24, [sp, #48]
  406774:	str	w21, [x20]
  406778:	ldp	x19, x20, [sp, #16]
  40677c:	ldp	x21, x22, [sp, #32]
  406780:	b	406714 <tigetstr@plt+0x4234>
  406784:	str	wzr, [x22]
  406788:	add	x19, x2, #0x1
  40678c:	mov	x1, x24
  406790:	mov	x0, x19
  406794:	mov	w2, #0xa                   	// #10
  406798:	str	xzr, [sp, #72]
  40679c:	bl	4022d0 <strtol@plt>
  4067a0:	str	w0, [x20]
  4067a4:	ldr	w0, [x22]
  4067a8:	cbz	w0, 40673c <tigetstr@plt+0x425c>
  4067ac:	b	406754 <tigetstr@plt+0x4274>
  4067b0:	cmp	x1, #0x0
  4067b4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4067b8:	b.eq	40688c <tigetstr@plt+0x43ac>  // b.none
  4067bc:	stp	x29, x30, [sp, #-80]!
  4067c0:	mov	x29, sp
  4067c4:	stp	x19, x20, [sp, #16]
  4067c8:	mov	x19, x1
  4067cc:	stp	x21, x22, [sp, #32]
  4067d0:	add	x22, sp, #0x48
  4067d4:	str	x23, [sp, #48]
  4067d8:	add	x23, sp, #0x40
  4067dc:	b	406800 <tigetstr@plt+0x4320>
  4067e0:	cmp	x20, #0x0
  4067e4:	add	x19, x3, x4
  4067e8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4067ec:	ccmp	x21, x4, #0x0, ne  // ne = any
  4067f0:	b.ne	406874 <tigetstr@plt+0x4394>  // b.any
  4067f4:	bl	402130 <strncmp@plt>
  4067f8:	cbnz	w0, 406874 <tigetstr@plt+0x4394>
  4067fc:	add	x0, x20, x21
  406800:	mov	x1, x23
  406804:	bl	4051a8 <tigetstr@plt+0x2cc8>
  406808:	mov	x1, x22
  40680c:	mov	x20, x0
  406810:	mov	x0, x19
  406814:	bl	4051a8 <tigetstr@plt+0x2cc8>
  406818:	ldp	x21, x4, [sp, #64]
  40681c:	mov	x3, x0
  406820:	mov	x1, x3
  406824:	mov	x0, x20
  406828:	mov	x2, x21
  40682c:	adds	x5, x21, x4
  406830:	b.eq	40685c <tigetstr@plt+0x437c>  // b.none
  406834:	cmp	x5, #0x1
  406838:	b.ne	4067e0 <tigetstr@plt+0x4300>  // b.any
  40683c:	cbz	x20, 40684c <tigetstr@plt+0x436c>
  406840:	ldrsb	w5, [x20]
  406844:	cmp	w5, #0x2f
  406848:	b.eq	40685c <tigetstr@plt+0x437c>  // b.none
  40684c:	cbz	x3, 406874 <tigetstr@plt+0x4394>
  406850:	ldrsb	w5, [x3]
  406854:	cmp	w5, #0x2f
  406858:	b.ne	4067e0 <tigetstr@plt+0x4300>  // b.any
  40685c:	mov	w0, #0x1                   	// #1
  406860:	ldp	x19, x20, [sp, #16]
  406864:	ldp	x21, x22, [sp, #32]
  406868:	ldr	x23, [sp, #48]
  40686c:	ldp	x29, x30, [sp], #80
  406870:	ret
  406874:	mov	w0, #0x0                   	// #0
  406878:	ldp	x19, x20, [sp, #16]
  40687c:	ldp	x21, x22, [sp, #32]
  406880:	ldr	x23, [sp, #48]
  406884:	ldp	x29, x30, [sp], #80
  406888:	ret
  40688c:	mov	w0, #0x0                   	// #0
  406890:	ret
  406894:	nop
  406898:	stp	x29, x30, [sp, #-64]!
  40689c:	mov	x29, sp
  4068a0:	stp	x19, x20, [sp, #16]
  4068a4:	mov	x19, x1
  4068a8:	orr	x1, x0, x1
  4068ac:	cbz	x1, 40692c <tigetstr@plt+0x444c>
  4068b0:	stp	x21, x22, [sp, #32]
  4068b4:	mov	x20, x0
  4068b8:	mov	x21, x2
  4068bc:	cbz	x0, 406940 <tigetstr@plt+0x4460>
  4068c0:	cbz	x19, 406958 <tigetstr@plt+0x4478>
  4068c4:	stp	x23, x24, [sp, #48]
  4068c8:	bl	401f10 <strlen@plt>
  4068cc:	mov	x23, x0
  4068d0:	mvn	x0, x0
  4068d4:	mov	x22, #0x0                   	// #0
  4068d8:	cmp	x21, x0
  4068dc:	b.hi	406914 <tigetstr@plt+0x4434>  // b.pmore
  4068e0:	add	x24, x21, x23
  4068e4:	add	x0, x24, #0x1
  4068e8:	bl	402100 <malloc@plt>
  4068ec:	mov	x22, x0
  4068f0:	cbz	x0, 406914 <tigetstr@plt+0x4434>
  4068f4:	mov	x1, x20
  4068f8:	mov	x2, x23
  4068fc:	bl	401ee0 <memcpy@plt>
  406900:	mov	x2, x21
  406904:	mov	x1, x19
  406908:	add	x0, x22, x23
  40690c:	bl	401ee0 <memcpy@plt>
  406910:	strb	wzr, [x22, x24]
  406914:	mov	x0, x22
  406918:	ldp	x19, x20, [sp, #16]
  40691c:	ldp	x21, x22, [sp, #32]
  406920:	ldp	x23, x24, [sp, #48]
  406924:	ldp	x29, x30, [sp], #64
  406928:	ret
  40692c:	ldp	x19, x20, [sp, #16]
  406930:	adrp	x0, 409000 <tigetstr@plt+0x6b20>
  406934:	ldp	x29, x30, [sp], #64
  406938:	add	x0, x0, #0x970
  40693c:	b	4021f0 <strdup@plt>
  406940:	mov	x0, x19
  406944:	mov	x1, x2
  406948:	ldp	x19, x20, [sp, #16]
  40694c:	ldp	x21, x22, [sp, #32]
  406950:	ldp	x29, x30, [sp], #64
  406954:	b	402340 <strndup@plt>
  406958:	ldp	x19, x20, [sp, #16]
  40695c:	ldp	x21, x22, [sp, #32]
  406960:	ldp	x29, x30, [sp], #64
  406964:	b	4021f0 <strdup@plt>
  406968:	stp	x29, x30, [sp, #-32]!
  40696c:	mov	x2, #0x0                   	// #0
  406970:	mov	x29, sp
  406974:	stp	x19, x20, [sp, #16]
  406978:	mov	x20, x0
  40697c:	mov	x19, x1
  406980:	cbz	x1, 406990 <tigetstr@plt+0x44b0>
  406984:	mov	x0, x1
  406988:	bl	401f10 <strlen@plt>
  40698c:	mov	x2, x0
  406990:	mov	x1, x19
  406994:	mov	x0, x20
  406998:	ldp	x19, x20, [sp, #16]
  40699c:	ldp	x29, x30, [sp], #32
  4069a0:	b	406898 <tigetstr@plt+0x43b8>
  4069a4:	nop
  4069a8:	stp	x29, x30, [sp, #-288]!
  4069ac:	mov	w9, #0xffffffd0            	// #-48
  4069b0:	mov	w8, #0xffffff80            	// #-128
  4069b4:	mov	x29, sp
  4069b8:	add	x10, sp, #0xf0
  4069bc:	add	x11, sp, #0x120
  4069c0:	stp	x11, x11, [sp, #80]
  4069c4:	str	x10, [sp, #96]
  4069c8:	stp	w9, w8, [sp, #104]
  4069cc:	ldp	x10, x11, [sp, #80]
  4069d0:	str	x19, [sp, #16]
  4069d4:	ldp	x8, x9, [sp, #96]
  4069d8:	mov	x19, x0
  4069dc:	add	x0, sp, #0x48
  4069e0:	stp	x10, x11, [sp, #32]
  4069e4:	stp	x8, x9, [sp, #48]
  4069e8:	str	q0, [sp, #112]
  4069ec:	str	q1, [sp, #128]
  4069f0:	str	q2, [sp, #144]
  4069f4:	str	q3, [sp, #160]
  4069f8:	str	q4, [sp, #176]
  4069fc:	str	q5, [sp, #192]
  406a00:	str	q6, [sp, #208]
  406a04:	str	q7, [sp, #224]
  406a08:	stp	x2, x3, [sp, #240]
  406a0c:	add	x2, sp, #0x20
  406a10:	stp	x4, x5, [sp, #256]
  406a14:	stp	x6, x7, [sp, #272]
  406a18:	bl	402330 <vasprintf@plt>
  406a1c:	tbnz	w0, #31, 406a4c <tigetstr@plt+0x456c>
  406a20:	ldr	x1, [sp, #72]
  406a24:	sxtw	x2, w0
  406a28:	mov	x0, x19
  406a2c:	bl	406898 <tigetstr@plt+0x43b8>
  406a30:	mov	x19, x0
  406a34:	ldr	x0, [sp, #72]
  406a38:	bl	4022e0 <free@plt>
  406a3c:	mov	x0, x19
  406a40:	ldr	x19, [sp, #16]
  406a44:	ldp	x29, x30, [sp], #288
  406a48:	ret
  406a4c:	mov	x19, #0x0                   	// #0
  406a50:	mov	x0, x19
  406a54:	ldr	x19, [sp, #16]
  406a58:	ldp	x29, x30, [sp], #288
  406a5c:	ret
  406a60:	stp	x29, x30, [sp, #-80]!
  406a64:	mov	x29, sp
  406a68:	stp	x21, x22, [sp, #32]
  406a6c:	ldr	x21, [x0]
  406a70:	stp	x19, x20, [sp, #16]
  406a74:	mov	x19, x0
  406a78:	ldrsb	w0, [x21]
  406a7c:	cbz	w0, 406bc0 <tigetstr@plt+0x46e0>
  406a80:	mov	x0, x21
  406a84:	mov	x22, x2
  406a88:	stp	x23, x24, [sp, #48]
  406a8c:	mov	x24, x1
  406a90:	mov	w23, w3
  406a94:	mov	x1, x2
  406a98:	bl	402350 <strspn@plt>
  406a9c:	add	x20, x21, x0
  406aa0:	ldrsb	w21, [x21, x0]
  406aa4:	cbz	w21, 406b84 <tigetstr@plt+0x46a4>
  406aa8:	cbz	w23, 406b2c <tigetstr@plt+0x464c>
  406aac:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  406ab0:	mov	w1, w21
  406ab4:	add	x0, x0, #0x18
  406ab8:	bl	402360 <strchr@plt>
  406abc:	cbz	x0, 406b5c <tigetstr@plt+0x467c>
  406ac0:	add	x1, sp, #0x48
  406ac4:	add	x23, x20, #0x1
  406ac8:	mov	x0, x23
  406acc:	strb	w21, [sp, #72]
  406ad0:	strb	wzr, [sp, #73]
  406ad4:	bl	405230 <tigetstr@plt+0x2d50>
  406ad8:	add	x1, x20, x0
  406adc:	str	x0, [x24]
  406ae0:	ldrsb	w1, [x1, #1]
  406ae4:	cmp	w1, #0x0
  406ae8:	ccmp	w21, w1, #0x0, ne  // ne = any
  406aec:	b.ne	406b84 <tigetstr@plt+0x46a4>  // b.any
  406af0:	add	x0, x0, #0x2
  406af4:	add	x21, x20, x0
  406af8:	ldrsb	w1, [x20, x0]
  406afc:	cbz	w1, 406b0c <tigetstr@plt+0x462c>
  406b00:	mov	x0, x22
  406b04:	bl	402360 <strchr@plt>
  406b08:	cbz	x0, 406b84 <tigetstr@plt+0x46a4>
  406b0c:	mov	x20, x23
  406b10:	ldp	x23, x24, [sp, #48]
  406b14:	str	x21, [x19]
  406b18:	mov	x0, x20
  406b1c:	ldp	x19, x20, [sp, #16]
  406b20:	ldp	x21, x22, [sp, #32]
  406b24:	ldp	x29, x30, [sp], #80
  406b28:	ret
  406b2c:	mov	x1, x22
  406b30:	mov	x0, x20
  406b34:	bl	402410 <strcspn@plt>
  406b38:	str	x0, [x24]
  406b3c:	add	x0, x20, x0
  406b40:	ldp	x23, x24, [sp, #48]
  406b44:	str	x0, [x19]
  406b48:	mov	x0, x20
  406b4c:	ldp	x19, x20, [sp, #16]
  406b50:	ldp	x21, x22, [sp, #32]
  406b54:	ldp	x29, x30, [sp], #80
  406b58:	ret
  406b5c:	mov	x1, x22
  406b60:	mov	x0, x20
  406b64:	bl	405230 <tigetstr@plt+0x2d50>
  406b68:	str	x0, [x24]
  406b6c:	add	x21, x20, x0
  406b70:	ldrsb	w1, [x20, x0]
  406b74:	cbz	w1, 406ba4 <tigetstr@plt+0x46c4>
  406b78:	mov	x0, x22
  406b7c:	bl	402360 <strchr@plt>
  406b80:	cbnz	x0, 406ba4 <tigetstr@plt+0x46c4>
  406b84:	ldp	x23, x24, [sp, #48]
  406b88:	str	x20, [x19]
  406b8c:	mov	x20, #0x0                   	// #0
  406b90:	mov	x0, x20
  406b94:	ldp	x19, x20, [sp, #16]
  406b98:	ldp	x21, x22, [sp, #32]
  406b9c:	ldp	x29, x30, [sp], #80
  406ba0:	ret
  406ba4:	ldp	x23, x24, [sp, #48]
  406ba8:	str	x21, [x19]
  406bac:	mov	x0, x20
  406bb0:	ldp	x19, x20, [sp, #16]
  406bb4:	ldp	x21, x22, [sp, #32]
  406bb8:	ldp	x29, x30, [sp], #80
  406bbc:	ret
  406bc0:	mov	x20, #0x0                   	// #0
  406bc4:	mov	x0, x20
  406bc8:	ldp	x19, x20, [sp, #16]
  406bcc:	ldp	x21, x22, [sp, #32]
  406bd0:	ldp	x29, x30, [sp], #80
  406bd4:	ret
  406bd8:	stp	x29, x30, [sp, #-32]!
  406bdc:	mov	x29, sp
  406be0:	str	x19, [sp, #16]
  406be4:	mov	x19, x0
  406be8:	b	406bf4 <tigetstr@plt+0x4714>
  406bec:	cmp	w0, #0xa
  406bf0:	b.eq	406c14 <tigetstr@plt+0x4734>  // b.none
  406bf4:	mov	x0, x19
  406bf8:	bl	402160 <fgetc@plt>
  406bfc:	cmn	w0, #0x1
  406c00:	b.ne	406bec <tigetstr@plt+0x470c>  // b.any
  406c04:	mov	w0, #0x1                   	// #1
  406c08:	ldr	x19, [sp, #16]
  406c0c:	ldp	x29, x30, [sp], #32
  406c10:	ret
  406c14:	mov	w0, #0x0                   	// #0
  406c18:	ldr	x19, [sp, #16]
  406c1c:	ldp	x29, x30, [sp], #32
  406c20:	ret
  406c24:	nop
  406c28:	stp	x29, x30, [sp, #-144]!
  406c2c:	mov	x29, sp
  406c30:	stp	x19, x20, [sp, #16]
  406c34:	stp	x21, x22, [sp, #32]
  406c38:	stp	x23, x24, [sp, #48]
  406c3c:	stp	x25, x26, [sp, #64]
  406c40:	stp	x27, x28, [sp, #80]
  406c44:	str	x1, [sp, #120]
  406c48:	cbz	x0, 406e6c <tigetstr@plt+0x498c>
  406c4c:	mov	x21, x0
  406c50:	add	x0, sp, #0x88
  406c54:	stp	xzr, x0, [sp, #104]
  406c58:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  406c5c:	add	x1, x0, #0x40
  406c60:	mov	x0, x21
  406c64:	bl	402350 <strspn@plt>
  406c68:	add	x20, x21, x0
  406c6c:	ldrsb	w0, [x21, x0]
  406c70:	mov	x25, #0xcccccccccccccccc    	// #-3689348814741910324
  406c74:	adrp	x23, 41c000 <tigetstr@plt+0x19b20>
  406c78:	mov	w19, #0x0                   	// #0
  406c7c:	add	x23, x23, #0x9c8
  406c80:	movk	x25, #0xcccd
  406c84:	cbz	w0, 406d84 <tigetstr@plt+0x48a4>
  406c88:	bl	402450 <__errno_location@plt>
  406c8c:	mov	x19, x0
  406c90:	ldr	x1, [sp, #112]
  406c94:	mov	x0, x20
  406c98:	str	wzr, [x19]
  406c9c:	mov	w2, #0xa                   	// #10
  406ca0:	bl	401f80 <strtoll@plt>
  406ca4:	mov	x24, x0
  406ca8:	ldr	w1, [x19]
  406cac:	cmp	w1, #0x0
  406cb0:	b.gt	406e2c <tigetstr@plt+0x494c>
  406cb4:	tbnz	x0, #63, 406e4c <tigetstr@plt+0x496c>
  406cb8:	ldr	x21, [sp, #136]
  406cbc:	ldrsb	w0, [x21]
  406cc0:	cmp	w0, #0x2e
  406cc4:	b.eq	406dec <tigetstr@plt+0x490c>  // b.none
  406cc8:	cmp	x20, x21
  406ccc:	b.eq	406dcc <tigetstr@plt+0x48ec>  // b.none
  406cd0:	mov	w22, #0x0                   	// #0
  406cd4:	mov	x20, #0x0                   	// #0
  406cd8:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  406cdc:	add	x1, x0, #0x40
  406ce0:	mov	x0, x21
  406ce4:	bl	402350 <strspn@plt>
  406ce8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406cec:	add	x28, x1, #0x20
  406cf0:	add	x21, x21, x0
  406cf4:	mov	x26, #0x0                   	// #0
  406cf8:	str	x21, [sp, #136]
  406cfc:	nop
  406d00:	mov	w19, w26
  406d04:	cbz	x28, 406db4 <tigetstr@plt+0x48d4>
  406d08:	mov	x0, x28
  406d0c:	bl	401f10 <strlen@plt>
  406d10:	mov	x27, x0
  406d14:	cbz	x0, 406db4 <tigetstr@plt+0x48d4>
  406d18:	mov	x2, x0
  406d1c:	mov	x1, x28
  406d20:	mov	x0, x21
  406d24:	bl	402130 <strncmp@plt>
  406d28:	cbnz	w0, 406db4 <tigetstr@plt+0x48d4>
  406d2c:	ubfiz	x19, x19, #4, #32
  406d30:	add	x19, x23, x19
  406d34:	ldr	x0, [x19, #8]
  406d38:	mul	x20, x20, x0
  406d3c:	cbz	w22, 406d50 <tigetstr@plt+0x4870>
  406d40:	umulh	x20, x20, x25
  406d44:	subs	w22, w22, #0x1
  406d48:	lsr	x20, x20, #3
  406d4c:	b.ne	406d40 <tigetstr@plt+0x4860>  // b.any
  406d50:	madd	x20, x24, x0, x20
  406d54:	add	x21, x21, x27
  406d58:	ldr	x0, [sp, #104]
  406d5c:	mov	w19, #0x1                   	// #1
  406d60:	add	x0, x0, x20
  406d64:	str	x0, [sp, #104]
  406d68:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  406d6c:	add	x1, x0, #0x40
  406d70:	mov	x0, x21
  406d74:	bl	402350 <strspn@plt>
  406d78:	add	x20, x21, x0
  406d7c:	ldrsb	w0, [x21, x0]
  406d80:	cbnz	w0, 406c88 <tigetstr@plt+0x47a8>
  406d84:	cbz	w19, 406dcc <tigetstr@plt+0x48ec>
  406d88:	ldr	x1, [sp, #120]
  406d8c:	mov	w0, #0x0                   	// #0
  406d90:	ldr	x2, [sp, #104]
  406d94:	str	x2, [x1]
  406d98:	ldp	x19, x20, [sp, #16]
  406d9c:	ldp	x21, x22, [sp, #32]
  406da0:	ldp	x23, x24, [sp, #48]
  406da4:	ldp	x25, x26, [sp, #64]
  406da8:	ldp	x27, x28, [sp, #80]
  406dac:	ldp	x29, x30, [sp], #144
  406db0:	ret
  406db4:	add	x26, x26, #0x1
  406db8:	cmp	x26, #0x1c
  406dbc:	b.eq	406dcc <tigetstr@plt+0x48ec>  // b.none
  406dc0:	lsl	x0, x26, #4
  406dc4:	ldr	x28, [x0, x23]
  406dc8:	b	406d00 <tigetstr@plt+0x4820>
  406dcc:	mov	w0, #0xffffffea            	// #-22
  406dd0:	ldp	x19, x20, [sp, #16]
  406dd4:	ldp	x21, x22, [sp, #32]
  406dd8:	ldp	x23, x24, [sp, #48]
  406ddc:	ldp	x25, x26, [sp, #64]
  406de0:	ldp	x27, x28, [sp, #80]
  406de4:	ldp	x29, x30, [sp], #144
  406de8:	ret
  406dec:	ldr	x1, [sp, #112]
  406df0:	str	wzr, [x19]
  406df4:	add	x22, x21, #0x1
  406df8:	mov	w2, #0xa                   	// #10
  406dfc:	mov	x0, x22
  406e00:	bl	401f80 <strtoll@plt>
  406e04:	mov	x20, x0
  406e08:	ldr	w1, [x19]
  406e0c:	cmp	w1, #0x0
  406e10:	b.gt	406e2c <tigetstr@plt+0x494c>
  406e14:	tbnz	x0, #63, 406e4c <tigetstr@plt+0x496c>
  406e18:	ldr	x21, [sp, #136]
  406e1c:	cmp	x22, x21
  406e20:	b.eq	406dcc <tigetstr@plt+0x48ec>  // b.none
  406e24:	sub	w22, w21, w22
  406e28:	b	406cd8 <tigetstr@plt+0x47f8>
  406e2c:	neg	w0, w1
  406e30:	ldp	x19, x20, [sp, #16]
  406e34:	ldp	x21, x22, [sp, #32]
  406e38:	ldp	x23, x24, [sp, #48]
  406e3c:	ldp	x25, x26, [sp, #64]
  406e40:	ldp	x27, x28, [sp, #80]
  406e44:	ldp	x29, x30, [sp], #144
  406e48:	ret
  406e4c:	mov	w0, #0xffffffde            	// #-34
  406e50:	ldp	x19, x20, [sp, #16]
  406e54:	ldp	x21, x22, [sp, #32]
  406e58:	ldp	x23, x24, [sp, #48]
  406e5c:	ldp	x25, x26, [sp, #64]
  406e60:	ldp	x27, x28, [sp, #80]
  406e64:	ldp	x29, x30, [sp], #144
  406e68:	ret
  406e6c:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  406e70:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406e74:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  406e78:	add	x3, x3, #0x308
  406e7c:	add	x1, x1, #0x28
  406e80:	add	x0, x0, #0x38
  406e84:	mov	w2, #0x4d                  	// #77
  406e88:	bl	402440 <__assert_fail@plt>
  406e8c:	nop
  406e90:	stp	x29, x30, [sp, #-224]!
  406e94:	mov	x29, sp
  406e98:	stp	x19, x20, [sp, #16]
  406e9c:	stp	xzr, xzr, [sp, #96]
  406ea0:	cbz	x0, 4073dc <tigetstr@plt+0x4efc>
  406ea4:	stp	x21, x22, [sp, #32]
  406ea8:	mov	x20, x1
  406eac:	cbz	x1, 40740c <tigetstr@plt+0x4f2c>
  406eb0:	mov	x19, x0
  406eb4:	mov	x0, #0x0                   	// #0
  406eb8:	bl	4020f0 <time@plt>
  406ebc:	mov	x2, x0
  406ec0:	add	x21, sp, #0x70
  406ec4:	add	x0, sp, #0x58
  406ec8:	mov	x1, x21
  406ecc:	str	x2, [sp, #88]
  406ed0:	bl	401fc0 <localtime_r@plt>
  406ed4:	mov	w2, #0xffffffff            	// #-1
  406ed8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406edc:	mov	x0, x19
  406ee0:	add	x1, x1, #0x58
  406ee4:	str	w2, [sp, #144]
  406ee8:	bl	4022a0 <strcmp@plt>
  406eec:	cbz	w0, 406f90 <tigetstr@plt+0x4ab0>
  406ef0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406ef4:	mov	x0, x19
  406ef8:	add	x1, x1, #0x60
  406efc:	bl	4022a0 <strcmp@plt>
  406f00:	cbz	w0, 406fa8 <tigetstr@plt+0x4ac8>
  406f04:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406f08:	mov	x0, x19
  406f0c:	add	x1, x1, #0x68
  406f10:	bl	4022a0 <strcmp@plt>
  406f14:	cbz	w0, 407020 <tigetstr@plt+0x4b40>
  406f18:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406f1c:	mov	x0, x19
  406f20:	add	x1, x1, #0x78
  406f24:	bl	4022a0 <strcmp@plt>
  406f28:	cbz	w0, 406ff8 <tigetstr@plt+0x4b18>
  406f2c:	ldrsb	w0, [x19]
  406f30:	cmp	w0, #0x2b
  406f34:	b.eq	407034 <tigetstr@plt+0x4b54>  // b.none
  406f38:	cmp	w0, #0x2d
  406f3c:	b.eq	40704c <tigetstr@plt+0x4b6c>  // b.none
  406f40:	mov	x0, x19
  406f44:	bl	401f10 <strlen@plt>
  406f48:	cmp	x0, #0x3
  406f4c:	b.ls	407064 <tigetstr@plt+0x4b84>  // b.plast
  406f50:	sub	x1, x0, #0x4
  406f54:	mov	w0, #0x6120                	// #24864
  406f58:	movk	w0, #0x6f67, lsl #16
  406f5c:	ldr	w2, [x19, x1]
  406f60:	cmp	w2, w0
  406f64:	b.ne	4073b0 <tigetstr@plt+0x4ed0>  // b.any
  406f68:	mov	x0, x19
  406f6c:	bl	402340 <strndup@plt>
  406f70:	mov	x22, x0
  406f74:	cbz	x0, 407438 <tigetstr@plt+0x4f58>
  406f78:	add	x1, sp, #0x68
  406f7c:	bl	406c28 <tigetstr@plt+0x4748>
  406f80:	mov	w19, w0
  406f84:	mov	x0, x22
  406f88:	bl	4022e0 <free@plt>
  406f8c:	tbnz	w19, #31, 406fe4 <tigetstr@plt+0x4b04>
  406f90:	mov	x0, x21
  406f94:	bl	402240 <mktime@plt>
  406f98:	cmn	x0, #0x1
  406f9c:	b.ne	406fc0 <tigetstr@plt+0x4ae0>  // b.any
  406fa0:	mov	w19, #0xffffffea            	// #-22
  406fa4:	b	406fe4 <tigetstr@plt+0x4b04>
  406fa8:	mov	x0, x21
  406fac:	str	xzr, [sp, #112]
  406fb0:	str	wzr, [sp, #120]
  406fb4:	bl	402240 <mktime@plt>
  406fb8:	cmn	x0, #0x1
  406fbc:	b.eq	406fa0 <tigetstr@plt+0x4ac0>  // b.none
  406fc0:	ldp	x2, x1, [sp, #96]
  406fc4:	mov	x3, #0x4240                	// #16960
  406fc8:	movk	x3, #0xf, lsl #16
  406fcc:	mov	w19, #0x0                   	// #0
  406fd0:	madd	x0, x0, x3, x2
  406fd4:	cmp	x1, x0
  406fd8:	sub	x0, x0, x1
  406fdc:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  406fe0:	str	x0, [x20]
  406fe4:	mov	w0, w19
  406fe8:	ldp	x19, x20, [sp, #16]
  406fec:	ldp	x21, x22, [sp, #32]
  406ff0:	ldp	x29, x30, [sp], #224
  406ff4:	ret
  406ff8:	ldr	w1, [sp, #124]
  406ffc:	mov	x0, x21
  407000:	str	xzr, [sp, #112]
  407004:	add	w1, w1, #0x1
  407008:	stp	wzr, w1, [sp, #120]
  40700c:	bl	402240 <mktime@plt>
  407010:	cmn	x0, #0x1
  407014:	b.ne	406fc0 <tigetstr@plt+0x4ae0>  // b.any
  407018:	mov	w19, #0xffffffea            	// #-22
  40701c:	b	406fe4 <tigetstr@plt+0x4b04>
  407020:	ldr	w1, [sp, #124]
  407024:	mov	x0, x21
  407028:	str	xzr, [sp, #112]
  40702c:	sub	w1, w1, #0x1
  407030:	b	407008 <tigetstr@plt+0x4b28>
  407034:	add	x0, x19, #0x1
  407038:	add	x1, sp, #0x60
  40703c:	bl	406c28 <tigetstr@plt+0x4748>
  407040:	mov	w19, w0
  407044:	tbz	w0, #31, 406f90 <tigetstr@plt+0x4ab0>
  407048:	b	406fe4 <tigetstr@plt+0x4b04>
  40704c:	add	x0, x19, #0x1
  407050:	add	x1, sp, #0x68
  407054:	bl	406c28 <tigetstr@plt+0x4748>
  407058:	mov	w19, w0
  40705c:	tbz	w0, #31, 406f90 <tigetstr@plt+0x4ab0>
  407060:	b	406fe4 <tigetstr@plt+0x4b04>
  407064:	stp	x23, x24, [sp, #48]
  407068:	adrp	x23, 40a000 <tigetstr@plt+0x7b20>
  40706c:	add	x23, x23, #0x48
  407070:	mov	x24, #0x0                   	// #0
  407074:	stp	x25, x26, [sp, #64]
  407078:	adrp	x26, 41c000 <tigetstr@plt+0x19b20>
  40707c:	add	x26, x26, #0x9c8
  407080:	add	x26, x26, #0x1c0
  407084:	mov	w25, w24
  407088:	cbz	x23, 407398 <tigetstr@plt+0x4eb8>
  40708c:	mov	x0, x23
  407090:	bl	401f10 <strlen@plt>
  407094:	mov	x22, x0
  407098:	cbz	x0, 407398 <tigetstr@plt+0x4eb8>
  40709c:	mov	x2, x0
  4070a0:	mov	x1, x23
  4070a4:	mov	x0, x19
  4070a8:	bl	402320 <strncasecmp@plt>
  4070ac:	cbnz	w0, 407398 <tigetstr@plt+0x4eb8>
  4070b0:	ldrsb	w0, [x19, x22]
  4070b4:	cmp	w0, #0x20
  4070b8:	b.ne	407398 <tigetstr@plt+0x4eb8>  // b.any
  4070bc:	ubfiz	x25, x25, #4, #32
  4070c0:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  4070c4:	add	x0, x0, #0x9c8
  4070c8:	add	x22, x22, #0x1
  4070cc:	add	x0, x0, x25
  4070d0:	add	x19, x19, x22
  4070d4:	ldr	w22, [x0, #456]
  4070d8:	ldp	x8, x9, [sp, #112]
  4070dc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4070e0:	ldp	x6, x7, [sp, #128]
  4070e4:	add	x1, x1, #0x88
  4070e8:	ldp	x4, x5, [sp, #144]
  4070ec:	mov	x2, x21
  4070f0:	ldr	x3, [sp, #160]
  4070f4:	mov	x0, x19
  4070f8:	stp	x8, x9, [sp, #168]
  4070fc:	stp	x6, x7, [sp, #184]
  407100:	stp	x4, x5, [sp, #200]
  407104:	str	x3, [sp, #216]
  407108:	bl	402060 <strptime@plt>
  40710c:	cbz	x0, 407118 <tigetstr@plt+0x4c38>
  407110:	ldrsb	w0, [x0]
  407114:	cbz	w0, 40735c <tigetstr@plt+0x4e7c>
  407118:	ldp	x8, x9, [sp, #168]
  40711c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407120:	ldp	x6, x7, [sp, #184]
  407124:	add	x1, x1, #0xa0
  407128:	ldp	x4, x5, [sp, #200]
  40712c:	mov	x2, x21
  407130:	ldr	x3, [sp, #216]
  407134:	mov	x0, x19
  407138:	stp	x8, x9, [sp, #112]
  40713c:	stp	x6, x7, [sp, #128]
  407140:	stp	x4, x5, [sp, #144]
  407144:	str	x3, [sp, #160]
  407148:	bl	402060 <strptime@plt>
  40714c:	cbz	x0, 407158 <tigetstr@plt+0x4c78>
  407150:	ldrsb	w0, [x0]
  407154:	cbz	w0, 40735c <tigetstr@plt+0x4e7c>
  407158:	ldp	x8, x9, [sp, #168]
  40715c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407160:	ldp	x6, x7, [sp, #184]
  407164:	add	x1, x1, #0xb8
  407168:	ldp	x4, x5, [sp, #200]
  40716c:	mov	x2, x21
  407170:	ldr	x3, [sp, #216]
  407174:	mov	x0, x19
  407178:	stp	x8, x9, [sp, #112]
  40717c:	stp	x6, x7, [sp, #128]
  407180:	stp	x4, x5, [sp, #144]
  407184:	str	x3, [sp, #160]
  407188:	bl	402060 <strptime@plt>
  40718c:	cbz	x0, 407198 <tigetstr@plt+0x4cb8>
  407190:	ldrsb	w0, [x0]
  407194:	cbz	w0, 40735c <tigetstr@plt+0x4e7c>
  407198:	ldp	x6, x7, [sp, #168]
  40719c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4071a0:	ldp	x4, x5, [sp, #184]
  4071a4:	add	x1, x1, #0xd0
  4071a8:	ldp	x8, x9, [sp, #200]
  4071ac:	mov	x2, x21
  4071b0:	ldr	x3, [sp, #216]
  4071b4:	mov	x0, x19
  4071b8:	stp	x6, x7, [sp, #112]
  4071bc:	stp	x4, x5, [sp, #128]
  4071c0:	stp	x8, x9, [sp, #144]
  4071c4:	str	x3, [sp, #160]
  4071c8:	bl	402060 <strptime@plt>
  4071cc:	cbz	x0, 4071d8 <tigetstr@plt+0x4cf8>
  4071d0:	ldrsb	w0, [x0]
  4071d4:	cbz	w0, 407358 <tigetstr@plt+0x4e78>
  4071d8:	ldp	x6, x7, [sp, #168]
  4071dc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4071e0:	ldp	x4, x5, [sp, #184]
  4071e4:	add	x1, x1, #0xe0
  4071e8:	ldp	x8, x9, [sp, #200]
  4071ec:	mov	x2, x21
  4071f0:	ldr	x3, [sp, #216]
  4071f4:	mov	x0, x19
  4071f8:	stp	x6, x7, [sp, #112]
  4071fc:	stp	x4, x5, [sp, #128]
  407200:	stp	x8, x9, [sp, #144]
  407204:	str	x3, [sp, #160]
  407208:	bl	402060 <strptime@plt>
  40720c:	cbz	x0, 407218 <tigetstr@plt+0x4d38>
  407210:	ldrsb	w0, [x0]
  407214:	cbz	w0, 407358 <tigetstr@plt+0x4e78>
  407218:	ldp	x6, x7, [sp, #168]
  40721c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407220:	ldp	x4, x5, [sp, #184]
  407224:	add	x1, x1, #0xf0
  407228:	ldp	x8, x9, [sp, #200]
  40722c:	mov	x2, x21
  407230:	ldr	x3, [sp, #216]
  407234:	mov	x0, x19
  407238:	stp	x6, x7, [sp, #112]
  40723c:	stp	x4, x5, [sp, #128]
  407240:	stp	x8, x9, [sp, #144]
  407244:	str	x3, [sp, #160]
  407248:	bl	402060 <strptime@plt>
  40724c:	cbz	x0, 407258 <tigetstr@plt+0x4d78>
  407250:	ldrsb	w0, [x0]
  407254:	cbz	w0, 4073d0 <tigetstr@plt+0x4ef0>
  407258:	ldp	x6, x7, [sp, #168]
  40725c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407260:	ldp	x4, x5, [sp, #184]
  407264:	add	x1, x1, #0x100
  407268:	ldp	x8, x9, [sp, #200]
  40726c:	mov	x2, x21
  407270:	ldr	x3, [sp, #216]
  407274:	mov	x0, x19
  407278:	stp	x6, x7, [sp, #112]
  40727c:	stp	x4, x5, [sp, #128]
  407280:	stp	x8, x9, [sp, #144]
  407284:	str	x3, [sp, #160]
  407288:	bl	402060 <strptime@plt>
  40728c:	cbz	x0, 407298 <tigetstr@plt+0x4db8>
  407290:	ldrsb	w0, [x0]
  407294:	cbz	w0, 4073d0 <tigetstr@plt+0x4ef0>
  407298:	ldp	x6, x7, [sp, #168]
  40729c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4072a0:	ldp	x4, x5, [sp, #184]
  4072a4:	add	x1, x1, #0x110
  4072a8:	ldp	x8, x9, [sp, #200]
  4072ac:	mov	x2, x21
  4072b0:	ldr	x3, [sp, #216]
  4072b4:	mov	x0, x19
  4072b8:	stp	x6, x7, [sp, #112]
  4072bc:	stp	x4, x5, [sp, #128]
  4072c0:	stp	x8, x9, [sp, #144]
  4072c4:	str	x3, [sp, #160]
  4072c8:	bl	402060 <strptime@plt>
  4072cc:	cbz	x0, 4072d8 <tigetstr@plt+0x4df8>
  4072d0:	ldrsb	w0, [x0]
  4072d4:	cbz	w0, 40735c <tigetstr@plt+0x4e7c>
  4072d8:	ldp	x6, x7, [sp, #168]
  4072dc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4072e0:	ldp	x4, x5, [sp, #184]
  4072e4:	add	x1, x1, #0x120
  4072e8:	ldp	x8, x9, [sp, #200]
  4072ec:	mov	x2, x21
  4072f0:	ldr	x3, [sp, #216]
  4072f4:	mov	x0, x19
  4072f8:	stp	x6, x7, [sp, #112]
  4072fc:	stp	x4, x5, [sp, #128]
  407300:	stp	x8, x9, [sp, #144]
  407304:	str	x3, [sp, #160]
  407308:	bl	402060 <strptime@plt>
  40730c:	cbz	x0, 407318 <tigetstr@plt+0x4e38>
  407310:	ldrsb	w0, [x0]
  407314:	cbz	w0, 407358 <tigetstr@plt+0x4e78>
  407318:	ldp	x6, x7, [sp, #168]
  40731c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407320:	ldp	x4, x5, [sp, #184]
  407324:	mov	x0, x19
  407328:	ldp	x8, x9, [sp, #200]
  40732c:	add	x1, x1, #0x128
  407330:	ldr	x3, [sp, #216]
  407334:	mov	x2, x21
  407338:	stp	x6, x7, [sp, #112]
  40733c:	stp	x4, x5, [sp, #128]
  407340:	stp	x8, x9, [sp, #144]
  407344:	str	x3, [sp, #160]
  407348:	bl	402060 <strptime@plt>
  40734c:	cbz	x0, 407388 <tigetstr@plt+0x4ea8>
  407350:	ldrsb	w0, [x0]
  407354:	cbnz	w0, 407388 <tigetstr@plt+0x4ea8>
  407358:	str	wzr, [sp, #112]
  40735c:	mov	x0, x21
  407360:	bl	402240 <mktime@plt>
  407364:	cmn	x0, #0x1
  407368:	b.eq	407388 <tigetstr@plt+0x4ea8>  // b.none
  40736c:	tbnz	w22, #31, 40737c <tigetstr@plt+0x4e9c>
  407370:	ldr	w1, [sp, #136]
  407374:	cmp	w1, w22
  407378:	b.ne	407388 <tigetstr@plt+0x4ea8>  // b.any
  40737c:	ldp	x23, x24, [sp, #48]
  407380:	ldp	x25, x26, [sp, #64]
  407384:	b	406fc0 <tigetstr@plt+0x4ae0>
  407388:	mov	w19, #0xffffffea            	// #-22
  40738c:	ldp	x23, x24, [sp, #48]
  407390:	ldp	x25, x26, [sp, #64]
  407394:	b	406fe4 <tigetstr@plt+0x4b04>
  407398:	add	x24, x24, #0x1
  40739c:	cmp	x24, #0xe
  4073a0:	b.eq	4073c8 <tigetstr@plt+0x4ee8>  // b.none
  4073a4:	lsl	x0, x24, #4
  4073a8:	ldr	x23, [x0, x26]
  4073ac:	b	407084 <tigetstr@plt+0x4ba4>
  4073b0:	stp	x23, x24, [sp, #48]
  4073b4:	adrp	x23, 40a000 <tigetstr@plt+0x7b20>
  4073b8:	mov	x24, #0x0                   	// #0
  4073bc:	add	x23, x23, #0x48
  4073c0:	stp	x25, x26, [sp, #64]
  4073c4:	b	407078 <tigetstr@plt+0x4b98>
  4073c8:	mov	w22, #0xffffffff            	// #-1
  4073cc:	b	4070d8 <tigetstr@plt+0x4bf8>
  4073d0:	str	xzr, [sp, #112]
  4073d4:	str	wzr, [sp, #120]
  4073d8:	b	40735c <tigetstr@plt+0x4e7c>
  4073dc:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  4073e0:	add	x3, x3, #0x308
  4073e4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4073e8:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4073ec:	add	x3, x3, #0x10
  4073f0:	add	x1, x1, #0x28
  4073f4:	add	x0, x0, #0x38
  4073f8:	mov	w2, #0xc4                  	// #196
  4073fc:	stp	x21, x22, [sp, #32]
  407400:	stp	x23, x24, [sp, #48]
  407404:	stp	x25, x26, [sp, #64]
  407408:	bl	402440 <__assert_fail@plt>
  40740c:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  407410:	add	x3, x3, #0x308
  407414:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407418:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  40741c:	add	x3, x3, #0x10
  407420:	add	x1, x1, #0x28
  407424:	add	x0, x0, #0x50
  407428:	mov	w2, #0xc5                  	// #197
  40742c:	stp	x23, x24, [sp, #48]
  407430:	stp	x25, x26, [sp, #64]
  407434:	bl	402440 <__assert_fail@plt>
  407438:	mov	w19, #0xfffffff4            	// #-12
  40743c:	b	406fe4 <tigetstr@plt+0x4b04>
  407440:	ldr	w1, [x0, #32]
  407444:	tbnz	w1, #31, 407450 <tigetstr@plt+0x4f70>
  407448:	ldr	w0, [x0, #40]
  40744c:	ret
  407450:	mov	w0, #0x0                   	// #0
  407454:	ret
  407458:	stp	x29, x30, [sp, #-64]!
  40745c:	mov	x29, sp
  407460:	stp	x19, x20, [sp, #16]
  407464:	mov	w20, w2
  407468:	mov	x19, x4
  40746c:	stp	x21, x22, [sp, #32]
  407470:	mov	x22, x0
  407474:	mov	x21, x3
  407478:	str	x23, [sp, #48]
  40747c:	mov	x23, x1
  407480:	tbnz	w20, #0, 407610 <tigetstr@plt+0x5130>
  407484:	and	w0, w20, #0x3
  407488:	cmp	w0, #0x3
  40748c:	b.eq	4074b8 <tigetstr@plt+0x4fd8>  // b.none
  407490:	tbnz	w20, #1, 4074e0 <tigetstr@plt+0x5000>
  407494:	tbnz	w20, #3, 407518 <tigetstr@plt+0x5038>
  407498:	tbnz	w20, #4, 4075d8 <tigetstr@plt+0x50f8>
  40749c:	tbnz	w20, #2, 40754c <tigetstr@plt+0x506c>
  4074a0:	mov	w0, #0x0                   	// #0
  4074a4:	ldp	x19, x20, [sp, #16]
  4074a8:	ldp	x21, x22, [sp, #32]
  4074ac:	ldr	x23, [sp, #48]
  4074b0:	ldp	x29, x30, [sp], #64
  4074b4:	ret
  4074b8:	cbz	x19, 4075b8 <tigetstr@plt+0x50d8>
  4074bc:	mov	x3, x21
  4074c0:	tst	x20, #0x20
  4074c4:	mov	w0, #0x54                  	// #84
  4074c8:	mov	w1, #0x20                  	// #32
  4074cc:	csel	w0, w0, w1, ne  // ne = any
  4074d0:	sub	x19, x19, #0x1
  4074d4:	strb	w0, [x3], #1
  4074d8:	mov	x21, x3
  4074dc:	tbz	w20, #1, 407494 <tigetstr@plt+0x4fb4>
  4074e0:	ldp	w5, w4, [x22]
  4074e4:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4074e8:	ldr	w3, [x22, #8]
  4074ec:	add	x2, x2, #0x170
  4074f0:	mov	x1, x19
  4074f4:	mov	x0, x21
  4074f8:	bl	402070 <snprintf@plt>
  4074fc:	sxtw	x2, w0
  407500:	tbnz	w2, #31, 4075b8 <tigetstr@plt+0x50d8>
  407504:	cmp	x19, w2, sxtw
  407508:	b.cc	4075b8 <tigetstr@plt+0x50d8>  // b.lo, b.ul, b.last
  40750c:	sub	x19, x19, x2
  407510:	add	x21, x21, x2
  407514:	tbz	w20, #3, 407498 <tigetstr@plt+0x4fb8>
  407518:	mov	x1, x19
  40751c:	mov	x3, x23
  407520:	mov	x0, x21
  407524:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  407528:	add	x2, x2, #0x180
  40752c:	bl	402070 <snprintf@plt>
  407530:	sxtw	x1, w0
  407534:	tbnz	w1, #31, 4075b8 <tigetstr@plt+0x50d8>
  407538:	cmp	x19, w1, sxtw
  40753c:	b.cc	4075b8 <tigetstr@plt+0x50d8>  // b.lo, b.ul, b.last
  407540:	sub	x19, x19, x1
  407544:	add	x21, x21, x1
  407548:	tbz	w20, #2, 4074a0 <tigetstr@plt+0x4fc0>
  40754c:	mov	x0, x22
  407550:	bl	407440 <tigetstr@plt+0x4f60>
  407554:	mov	w5, #0x8889                	// #34953
  407558:	mov	w4, w0
  40755c:	movk	w5, #0x8888, lsl #16
  407560:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  407564:	mov	x0, x21
  407568:	mov	x1, x19
  40756c:	smull	x3, w4, w5
  407570:	add	x2, x2, #0x190
  407574:	lsr	x3, x3, #32
  407578:	add	w3, w4, w3
  40757c:	asr	w3, w3, #5
  407580:	sub	w4, w3, w4, asr #31
  407584:	smull	x3, w4, w5
  407588:	lsr	x3, x3, #32
  40758c:	add	w3, w4, w3
  407590:	asr	w3, w3, #5
  407594:	sub	w3, w3, w4, asr #31
  407598:	lsl	w5, w3, #4
  40759c:	sub	w5, w5, w3
  4075a0:	subs	w4, w4, w5, lsl #2
  4075a4:	cneg	w4, w4, mi  // mi = first
  4075a8:	bl	402070 <snprintf@plt>
  4075ac:	tbnz	w0, #31, 4075b8 <tigetstr@plt+0x50d8>
  4075b0:	cmp	x19, w0, sxtw
  4075b4:	b.cs	4074a0 <tigetstr@plt+0x4fc0>  // b.hs, b.nlast
  4075b8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4075bc:	add	x1, x1, #0x148
  4075c0:	mov	w2, #0x5                   	// #5
  4075c4:	mov	x0, #0x0                   	// #0
  4075c8:	bl	4023c0 <dcgettext@plt>
  4075cc:	bl	402390 <warnx@plt>
  4075d0:	mov	w0, #0xffffffff            	// #-1
  4075d4:	b	4074a4 <tigetstr@plt+0x4fc4>
  4075d8:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4075dc:	mov	x3, x23
  4075e0:	mov	x1, x19
  4075e4:	add	x2, x2, #0x188
  4075e8:	mov	x0, x21
  4075ec:	bl	402070 <snprintf@plt>
  4075f0:	tbnz	w0, #31, 4075b8 <tigetstr@plt+0x50d8>
  4075f4:	cmp	x19, w0, sxtw
  4075f8:	sxtw	x0, w0
  4075fc:	b.cc	4075b8 <tigetstr@plt+0x50d8>  // b.lo, b.ul, b.last
  407600:	sub	x19, x19, x0
  407604:	add	x21, x21, x0
  407608:	tbz	w20, #2, 4074a0 <tigetstr@plt+0x4fc0>
  40760c:	b	40754c <tigetstr@plt+0x506c>
  407610:	mov	x1, x4
  407614:	mov	x0, x3
  407618:	ldp	w5, w4, [x22, #12]
  40761c:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  407620:	ldrsw	x3, [x22, #20]
  407624:	add	x2, x2, #0x138
  407628:	add	w4, w4, #0x1
  40762c:	add	x3, x3, #0x76c
  407630:	bl	402070 <snprintf@plt>
  407634:	sxtw	x2, w0
  407638:	tbnz	w2, #31, 4075b8 <tigetstr@plt+0x50d8>
  40763c:	cmp	x19, w2, sxtw
  407640:	b.cc	4075b8 <tigetstr@plt+0x50d8>  // b.lo, b.ul, b.last
  407644:	sub	x19, x19, x2
  407648:	add	x21, x21, x2
  40764c:	b	407484 <tigetstr@plt+0x4fa4>
  407650:	stp	x29, x30, [sp, #-128]!
  407654:	mov	x29, sp
  407658:	stp	x19, x20, [sp, #16]
  40765c:	mov	w19, w1
  407660:	mov	x20, x0
  407664:	stp	x21, x22, [sp, #32]
  407668:	mov	x21, x2
  40766c:	mov	x22, x3
  407670:	str	x23, [sp, #48]
  407674:	add	x23, sp, #0x48
  407678:	mov	x1, x23
  40767c:	tbz	w19, #6, 4076b4 <tigetstr@plt+0x51d4>
  407680:	bl	402190 <gmtime_r@plt>
  407684:	cbz	x0, 4076bc <tigetstr@plt+0x51dc>
  407688:	ldr	x1, [x20, #8]
  40768c:	mov	x4, x22
  407690:	mov	x3, x21
  407694:	mov	w2, w19
  407698:	mov	x0, x23
  40769c:	bl	407458 <tigetstr@plt+0x4f78>
  4076a0:	ldp	x19, x20, [sp, #16]
  4076a4:	ldp	x21, x22, [sp, #32]
  4076a8:	ldr	x23, [sp, #48]
  4076ac:	ldp	x29, x30, [sp], #128
  4076b0:	ret
  4076b4:	bl	401fc0 <localtime_r@plt>
  4076b8:	b	407684 <tigetstr@plt+0x51a4>
  4076bc:	mov	w2, #0x5                   	// #5
  4076c0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4076c4:	mov	x0, #0x0                   	// #0
  4076c8:	add	x1, x1, #0x1a0
  4076cc:	bl	4023c0 <dcgettext@plt>
  4076d0:	ldr	x1, [x20]
  4076d4:	bl	402390 <warnx@plt>
  4076d8:	mov	w0, #0xffffffff            	// #-1
  4076dc:	b	4076a0 <tigetstr@plt+0x51c0>
  4076e0:	mov	x5, x2
  4076e4:	mov	x4, x3
  4076e8:	mov	w2, w1
  4076ec:	mov	x3, x5
  4076f0:	mov	x1, #0x0                   	// #0
  4076f4:	b	407458 <tigetstr@plt+0x4f78>
  4076f8:	stp	x29, x30, [sp, #-128]!
  4076fc:	mov	x29, sp
  407700:	stp	x19, x20, [sp, #16]
  407704:	mov	w19, w1
  407708:	mov	x20, x2
  40770c:	stp	x21, x22, [sp, #32]
  407710:	mov	x21, x3
  407714:	mov	x22, x0
  407718:	str	x23, [sp, #48]
  40771c:	add	x23, sp, #0x48
  407720:	mov	x1, x23
  407724:	tbz	w19, #6, 40775c <tigetstr@plt+0x527c>
  407728:	bl	402190 <gmtime_r@plt>
  40772c:	cbz	x0, 407764 <tigetstr@plt+0x5284>
  407730:	mov	x4, x21
  407734:	mov	x3, x20
  407738:	mov	w2, w19
  40773c:	mov	x0, x23
  407740:	mov	x1, #0x0                   	// #0
  407744:	bl	407458 <tigetstr@plt+0x4f78>
  407748:	ldp	x19, x20, [sp, #16]
  40774c:	ldp	x21, x22, [sp, #32]
  407750:	ldr	x23, [sp, #48]
  407754:	ldp	x29, x30, [sp], #128
  407758:	ret
  40775c:	bl	401fc0 <localtime_r@plt>
  407760:	b	40772c <tigetstr@plt+0x524c>
  407764:	mov	w2, #0x5                   	// #5
  407768:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40776c:	mov	x0, #0x0                   	// #0
  407770:	add	x1, x1, #0x1a0
  407774:	bl	4023c0 <dcgettext@plt>
  407778:	mov	x1, x22
  40777c:	bl	402390 <warnx@plt>
  407780:	mov	w0, #0xffffffff            	// #-1
  407784:	b	407748 <tigetstr@plt+0x5268>
  407788:	stp	x29, x30, [sp, #-176]!
  40778c:	mov	x29, sp
  407790:	stp	x21, x22, [sp, #32]
  407794:	mov	x21, x0
  407798:	mov	x22, x3
  40779c:	ldr	x0, [x1]
  4077a0:	stp	x19, x20, [sp, #16]
  4077a4:	mov	x19, x1
  4077a8:	stp	x23, x24, [sp, #48]
  4077ac:	mov	x20, x4
  4077b0:	mov	w23, w2
  4077b4:	cbz	x0, 407850 <tigetstr@plt+0x5370>
  4077b8:	add	x24, sp, #0x40
  4077bc:	mov	x0, x21
  4077c0:	mov	x1, x24
  4077c4:	bl	401fc0 <localtime_r@plt>
  4077c8:	add	x1, sp, #0x78
  4077cc:	mov	x0, x19
  4077d0:	bl	401fc0 <localtime_r@plt>
  4077d4:	ldr	w0, [sp, #92]
  4077d8:	ldr	w1, [sp, #148]
  4077dc:	cmp	w1, w0
  4077e0:	ldr	w1, [sp, #84]
  4077e4:	ldr	w0, [sp, #140]
  4077e8:	b.eq	40782c <tigetstr@plt+0x534c>  // b.none
  4077ec:	cmp	w1, w0
  4077f0:	b.ne	407834 <tigetstr@plt+0x5354>  // b.any
  4077f4:	mov	x3, x24
  4077f8:	mov	x1, x20
  4077fc:	mov	x0, x22
  407800:	tbz	w23, #1, 407860 <tigetstr@plt+0x5380>
  407804:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  407808:	add	x2, x2, #0x1d0
  40780c:	bl	402010 <strftime@plt>
  407810:	cmp	w0, #0x0
  407814:	csetm	w0, le
  407818:	ldp	x19, x20, [sp, #16]
  40781c:	ldp	x21, x22, [sp, #32]
  407820:	ldp	x23, x24, [sp, #48]
  407824:	ldp	x29, x30, [sp], #176
  407828:	ret
  40782c:	cmp	w1, w0
  407830:	b.eq	407870 <tigetstr@plt+0x5390>  // b.none
  407834:	mov	x3, x24
  407838:	mov	x1, x20
  40783c:	mov	x0, x22
  407840:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  407844:	add	x2, x2, #0x1e8
  407848:	bl	402010 <strftime@plt>
  40784c:	b	407810 <tigetstr@plt+0x5330>
  407850:	mov	x0, x19
  407854:	mov	x1, #0x0                   	// #0
  407858:	bl	402180 <gettimeofday@plt>
  40785c:	b	4077b8 <tigetstr@plt+0x52d8>
  407860:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  407864:	add	x2, x2, #0x1e0
  407868:	bl	402010 <strftime@plt>
  40786c:	b	407810 <tigetstr@plt+0x5330>
  407870:	ldp	w4, w3, [sp, #68]
  407874:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  407878:	mov	x0, x22
  40787c:	mov	x1, x20
  407880:	add	x2, x2, #0x1c0
  407884:	bl	402070 <snprintf@plt>
  407888:	tbnz	w0, #31, 4078a8 <tigetstr@plt+0x53c8>
  40788c:	cmp	x20, w0, sxtw
  407890:	csetm	w0, cc  // cc = lo, ul, last
  407894:	ldp	x19, x20, [sp, #16]
  407898:	ldp	x21, x22, [sp, #32]
  40789c:	ldp	x23, x24, [sp, #48]
  4078a0:	ldp	x29, x30, [sp], #176
  4078a4:	ret
  4078a8:	mov	w0, #0xffffffff            	// #-1
  4078ac:	b	407818 <tigetstr@plt+0x5338>
  4078b0:	stp	x29, x30, [sp, #-48]!
  4078b4:	mov	x29, sp
  4078b8:	bl	402460 <getenv@plt>
  4078bc:	cbz	x0, 407934 <tigetstr@plt+0x5454>
  4078c0:	stp	x19, x20, [sp, #16]
  4078c4:	mov	x19, x0
  4078c8:	str	xzr, [sp, #40]
  4078cc:	bl	402450 <__errno_location@plt>
  4078d0:	mov	x20, x0
  4078d4:	add	x1, sp, #0x28
  4078d8:	mov	x0, x19
  4078dc:	mov	w2, #0xa                   	// #10
  4078e0:	str	wzr, [x20]
  4078e4:	bl	4022d0 <strtol@plt>
  4078e8:	ldr	w1, [x20]
  4078ec:	cbnz	w1, 407924 <tigetstr@plt+0x5444>
  4078f0:	ldr	x1, [sp, #40]
  4078f4:	cbz	x1, 407924 <tigetstr@plt+0x5444>
  4078f8:	ldrsb	w2, [x1]
  4078fc:	cmp	w2, #0x0
  407900:	ccmp	x1, x19, #0x0, eq  // eq = none
  407904:	b.ls	407924 <tigetstr@plt+0x5444>  // b.plast
  407908:	sub	x2, x0, #0x1
  40790c:	mov	x1, #0x7ffffffe            	// #2147483646
  407910:	cmp	x2, x1
  407914:	b.hi	407924 <tigetstr@plt+0x5444>  // b.pmore
  407918:	ldp	x19, x20, [sp, #16]
  40791c:	ldp	x29, x30, [sp], #48
  407920:	ret
  407924:	mov	w0, #0xffffffff            	// #-1
  407928:	ldp	x19, x20, [sp, #16]
  40792c:	ldp	x29, x30, [sp], #48
  407930:	ret
  407934:	mov	w0, #0xffffffff            	// #-1
  407938:	b	40791c <tigetstr@plt+0x543c>
  40793c:	nop
  407940:	stp	x29, x30, [sp, #-64]!
  407944:	mov	x29, sp
  407948:	add	x2, sp, #0x38
  40794c:	stp	x19, x20, [sp, #16]
  407950:	mov	x20, x0
  407954:	mov	x19, x1
  407958:	mov	w0, #0x1                   	// #1
  40795c:	mov	x1, #0x5413                	// #21523
  407960:	str	x21, [sp, #32]
  407964:	bl	4024b0 <ioctl@plt>
  407968:	cbz	w0, 4079ac <tigetstr@plt+0x54cc>
  40796c:	cbz	x20, 407980 <tigetstr@plt+0x54a0>
  407970:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  407974:	add	x0, x0, #0x328
  407978:	bl	4078b0 <tigetstr@plt+0x53d0>
  40797c:	str	w0, [x20]
  407980:	cbz	x19, 407998 <tigetstr@plt+0x54b8>
  407984:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  407988:	add	x0, x0, #0x330
  40798c:	bl	4078b0 <tigetstr@plt+0x53d0>
  407990:	mov	w21, w0
  407994:	str	w21, [x19]
  407998:	mov	w0, #0x0                   	// #0
  40799c:	ldp	x19, x20, [sp, #16]
  4079a0:	ldr	x21, [sp, #32]
  4079a4:	ldp	x29, x30, [sp], #64
  4079a8:	ret
  4079ac:	ldrh	w21, [sp, #56]
  4079b0:	cbz	x20, 4079c0 <tigetstr@plt+0x54e0>
  4079b4:	ldrh	w0, [sp, #58]
  4079b8:	cbz	w0, 4079d0 <tigetstr@plt+0x54f0>
  4079bc:	str	w0, [x20]
  4079c0:	cbz	x19, 407998 <tigetstr@plt+0x54b8>
  4079c4:	cbz	w21, 407984 <tigetstr@plt+0x54a4>
  4079c8:	str	w21, [x19]
  4079cc:	b	407998 <tigetstr@plt+0x54b8>
  4079d0:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4079d4:	add	x0, x0, #0x328
  4079d8:	bl	4078b0 <tigetstr@plt+0x53d0>
  4079dc:	str	w0, [x20]
  4079e0:	b	4079c0 <tigetstr@plt+0x54e0>
  4079e4:	nop
  4079e8:	stp	x29, x30, [sp, #-48]!
  4079ec:	mov	x1, #0x0                   	// #0
  4079f0:	mov	x29, sp
  4079f4:	str	x19, [sp, #16]
  4079f8:	mov	w19, w0
  4079fc:	add	x0, sp, #0x2c
  407a00:	str	wzr, [sp, #44]
  407a04:	bl	407940 <tigetstr@plt+0x5460>
  407a08:	ldr	w0, [sp, #44]
  407a0c:	cmp	w0, #0x0
  407a10:	csel	w0, w0, w19, gt
  407a14:	ldr	x19, [sp, #16]
  407a18:	ldp	x29, x30, [sp], #48
  407a1c:	ret
  407a20:	stp	x29, x30, [sp, #-16]!
  407a24:	mov	w0, #0x0                   	// #0
  407a28:	mov	x29, sp
  407a2c:	bl	4023a0 <isatty@plt>
  407a30:	mov	w1, #0x0                   	// #0
  407a34:	cbz	w0, 407a44 <tigetstr@plt+0x5564>
  407a38:	mov	w0, w1
  407a3c:	ldp	x29, x30, [sp], #16
  407a40:	ret
  407a44:	mov	w0, #0x1                   	// #1
  407a48:	bl	4023a0 <isatty@plt>
  407a4c:	mov	w1, #0x1                   	// #1
  407a50:	cbnz	w0, 407a38 <tigetstr@plt+0x5558>
  407a54:	mov	w0, #0x2                   	// #2
  407a58:	bl	4023a0 <isatty@plt>
  407a5c:	cmp	w0, #0x0
  407a60:	mov	w1, #0xffffffea            	// #-22
  407a64:	mov	w0, #0x2                   	// #2
  407a68:	csel	w1, w1, w0, eq  // eq = none
  407a6c:	mov	w0, w1
  407a70:	ldp	x29, x30, [sp], #16
  407a74:	ret
  407a78:	stp	x29, x30, [sp, #-48]!
  407a7c:	mov	x29, sp
  407a80:	stp	x19, x20, [sp, #16]
  407a84:	mov	x20, x1
  407a88:	stp	x21, x22, [sp, #32]
  407a8c:	mov	x22, x0
  407a90:	mov	x21, x2
  407a94:	cbz	x1, 407a9c <tigetstr@plt+0x55bc>
  407a98:	str	xzr, [x1]
  407a9c:	cbz	x22, 407aa4 <tigetstr@plt+0x55c4>
  407aa0:	str	xzr, [x22]
  407aa4:	cbz	x21, 407aac <tigetstr@plt+0x55cc>
  407aa8:	str	xzr, [x21]
  407aac:	bl	407a20 <tigetstr@plt+0x5540>
  407ab0:	mov	w1, w0
  407ab4:	tbnz	w0, #31, 407b2c <tigetstr@plt+0x564c>
  407ab8:	bl	401fb0 <ttyname@plt>
  407abc:	mov	x19, x0
  407ac0:	cbz	x0, 407b58 <tigetstr@plt+0x5678>
  407ac4:	cbz	x22, 407acc <tigetstr@plt+0x55ec>
  407ac8:	str	x0, [x22]
  407acc:	orr	x0, x20, x21
  407ad0:	cbz	x0, 407b40 <tigetstr@plt+0x5660>
  407ad4:	mov	x0, x19
  407ad8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407adc:	mov	x2, #0x5                   	// #5
  407ae0:	add	x1, x1, #0x338
  407ae4:	bl	402130 <strncmp@plt>
  407ae8:	cmp	w0, #0x0
  407aec:	add	x0, x19, #0x5
  407af0:	csel	x19, x0, x19, eq  // eq = none
  407af4:	cbz	x20, 407b00 <tigetstr@plt+0x5620>
  407af8:	str	x19, [x20]
  407afc:	cbz	x21, 407b40 <tigetstr@plt+0x5660>
  407b00:	ldrsb	w20, [x19]
  407b04:	cbz	w20, 407b40 <tigetstr@plt+0x5660>
  407b08:	bl	4022c0 <__ctype_b_loc@plt>
  407b0c:	ldr	x1, [x0]
  407b10:	b	407b1c <tigetstr@plt+0x563c>
  407b14:	ldrsb	w20, [x19, #1]!
  407b18:	cbz	w20, 407b40 <tigetstr@plt+0x5660>
  407b1c:	ldrh	w0, [x1, w20, sxtw #1]
  407b20:	tbz	w0, #11, 407b14 <tigetstr@plt+0x5634>
  407b24:	mov	w1, #0x0                   	// #0
  407b28:	str	x19, [x21]
  407b2c:	mov	w0, w1
  407b30:	ldp	x19, x20, [sp, #16]
  407b34:	ldp	x21, x22, [sp, #32]
  407b38:	ldp	x29, x30, [sp], #48
  407b3c:	ret
  407b40:	mov	w1, #0x0                   	// #0
  407b44:	mov	w0, w1
  407b48:	ldp	x19, x20, [sp, #16]
  407b4c:	ldp	x21, x22, [sp, #32]
  407b50:	ldp	x29, x30, [sp], #48
  407b54:	ret
  407b58:	mov	w1, #0xffffffff            	// #-1
  407b5c:	b	407b2c <tigetstr@plt+0x564c>
  407b60:	stp	x29, x30, [sp, #-32]!
  407b64:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  407b68:	mov	x29, sp
  407b6c:	str	x19, [sp, #16]
  407b70:	mov	x19, x0
  407b74:	add	x0, x1, #0x488
  407b78:	bl	402460 <getenv@plt>
  407b7c:	cmp	x0, #0x0
  407b80:	mov	w1, #0xffffffea            	// #-22
  407b84:	str	x0, [x19]
  407b88:	csel	w0, w1, wzr, ne  // ne = any
  407b8c:	ldr	x19, [sp, #16]
  407b90:	ldp	x29, x30, [sp], #32
  407b94:	ret
  407b98:	stp	x29, x30, [sp, #-288]!
  407b9c:	mov	x10, x0
  407ba0:	mov	w9, #0xffffffc8            	// #-56
  407ba4:	mov	x29, sp
  407ba8:	str	x19, [sp, #16]
  407bac:	adrp	x19, 41c000 <tigetstr@plt+0x19b20>
  407bb0:	add	x11, sp, #0xe0
  407bb4:	add	x0, sp, #0x120
  407bb8:	ldr	x19, [x19, #4048]
  407bbc:	mov	w8, #0xffffff80            	// #-128
  407bc0:	stp	x0, x0, [sp, #64]
  407bc4:	str	x11, [sp, #80]
  407bc8:	stp	w9, w8, [sp, #88]
  407bcc:	ldp	x12, x13, [sp, #64]
  407bd0:	ldp	x8, x9, [sp, #80]
  407bd4:	ldr	x0, [x19]
  407bd8:	stp	x12, x13, [sp, #32]
  407bdc:	stp	x8, x9, [sp, #48]
  407be0:	str	q0, [sp, #96]
  407be4:	str	q1, [sp, #112]
  407be8:	str	q2, [sp, #128]
  407bec:	str	q3, [sp, #144]
  407bf0:	str	q4, [sp, #160]
  407bf4:	str	q5, [sp, #176]
  407bf8:	str	q6, [sp, #192]
  407bfc:	str	q7, [sp, #208]
  407c00:	stp	x1, x2, [sp, #232]
  407c04:	mov	x1, x10
  407c08:	add	x2, sp, #0x20
  407c0c:	stp	x3, x4, [sp, #248]
  407c10:	stp	x5, x6, [sp, #264]
  407c14:	str	x7, [sp, #280]
  407c18:	bl	402420 <vfprintf@plt>
  407c1c:	ldr	x1, [x19]
  407c20:	mov	w0, #0xa                   	// #10
  407c24:	bl	402030 <fputc@plt>
  407c28:	ldr	x19, [sp, #16]
  407c2c:	ldp	x29, x30, [sp], #288
  407c30:	ret
  407c34:	nop
  407c38:	ldr	x0, [x0]
  407c3c:	ldr	x1, [x1]
  407c40:	b	4022a0 <strcmp@plt>
  407c44:	nop
  407c48:	stp	x29, x30, [sp, #-64]!
  407c4c:	mov	w1, #0x1                   	// #1
  407c50:	mov	x0, #0x0                   	// #0
  407c54:	mov	x29, sp
  407c58:	add	x2, sp, #0x3c
  407c5c:	stp	x19, x20, [sp, #16]
  407c60:	bl	401f60 <setupterm@plt>
  407c64:	cbnz	w0, 407c74 <tigetstr@plt+0x5794>
  407c68:	ldr	w19, [sp, #60]
  407c6c:	cmp	w19, #0x1
  407c70:	b.eq	407ce8 <tigetstr@plt+0x5808>  // b.none
  407c74:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  407c78:	ldr	w0, [x0, #1288]
  407c7c:	and	w19, w0, #0x4
  407c80:	tbnz	w0, #2, 407c94 <tigetstr@plt+0x57b4>
  407c84:	mov	w0, w19
  407c88:	ldp	x19, x20, [sp, #16]
  407c8c:	ldp	x29, x30, [sp], #64
  407c90:	ret
  407c94:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  407c98:	mov	w19, #0x0                   	// #0
  407c9c:	ldr	x0, [x0, #4048]
  407ca0:	ldr	x20, [x0]
  407ca4:	bl	4020c0 <getpid@plt>
  407ca8:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  407cac:	mov	w2, w0
  407cb0:	add	x4, x4, #0x348
  407cb4:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  407cb8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407cbc:	add	x3, x3, #0x350
  407cc0:	add	x1, x1, #0x360
  407cc4:	mov	x0, x20
  407cc8:	bl	402480 <fprintf@plt>
  407ccc:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  407cd0:	add	x0, x0, #0x398
  407cd4:	bl	407b98 <tigetstr@plt+0x56b8>
  407cd8:	mov	w0, w19
  407cdc:	ldp	x19, x20, [sp, #16]
  407ce0:	ldp	x29, x30, [sp], #64
  407ce4:	ret
  407ce8:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  407cec:	add	x0, x0, #0x340
  407cf0:	bl	402470 <tigetnum@plt>
  407cf4:	mov	w20, w0
  407cf8:	cmp	w0, #0x1
  407cfc:	b.le	407c74 <tigetstr@plt+0x5794>
  407d00:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  407d04:	ldr	w0, [x0, #1288]
  407d08:	tbz	w0, #2, 407c84 <tigetstr@plt+0x57a4>
  407d0c:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  407d10:	str	x21, [sp, #32]
  407d14:	ldr	x0, [x0, #4048]
  407d18:	ldr	x21, [x0]
  407d1c:	bl	4020c0 <getpid@plt>
  407d20:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  407d24:	mov	w2, w0
  407d28:	add	x4, x4, #0x348
  407d2c:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  407d30:	add	x3, x3, #0x350
  407d34:	mov	x0, x21
  407d38:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407d3c:	add	x1, x1, #0x360
  407d40:	bl	402480 <fprintf@plt>
  407d44:	mov	w1, w20
  407d48:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  407d4c:	add	x0, x0, #0x370
  407d50:	bl	407b98 <tigetstr@plt+0x56b8>
  407d54:	ldr	x21, [sp, #32]
  407d58:	b	407c84 <tigetstr@plt+0x57a4>
  407d5c:	nop
  407d60:	mov	x12, #0x10a0                	// #4256
  407d64:	sub	sp, sp, x12
  407d68:	mov	x2, #0xff0                 	// #4080
  407d6c:	mov	w1, #0x0                   	// #0
  407d70:	stp	x29, x30, [sp]
  407d74:	mov	x29, sp
  407d78:	stp	x19, x20, [sp, #16]
  407d7c:	stp	x23, x24, [sp, #48]
  407d80:	mov	x23, x0
  407d84:	add	x0, sp, #0xb0
  407d88:	stp	xzr, xzr, [sp, #160]
  407d8c:	bl	402170 <memset@plt>
  407d90:	cbz	x23, 40829c <tigetstr@plt+0x5dbc>
  407d94:	stp	x21, x22, [sp, #32]
  407d98:	adrp	x21, 41d000 <tigetstr@plt+0x1ab20>
  407d9c:	add	x0, x21, #0x508
  407da0:	ldr	x0, [x0, #8]
  407da4:	cbz	x0, 408290 <tigetstr@plt+0x5db0>
  407da8:	ldrsb	w0, [x0]
  407dac:	cbz	w0, 408290 <tigetstr@plt+0x5db0>
  407db0:	ldr	w0, [x21, #1288]
  407db4:	tbnz	w0, #2, 4081dc <tigetstr@plt+0x5cfc>
  407db8:	mov	x0, x23
  407dbc:	bl	402000 <opendir@plt>
  407dc0:	mov	x22, x0
  407dc4:	cbz	x0, 408230 <tigetstr@plt+0x5d50>
  407dc8:	add	x0, x21, #0x508
  407dcc:	stp	x25, x26, [sp, #64]
  407dd0:	add	x19, x0, #0x8
  407dd4:	stp	x27, x28, [sp, #80]
  407dd8:	ldr	x0, [x0, #8]
  407ddc:	str	xzr, [sp, #104]
  407de0:	bl	401f10 <strlen@plt>
  407de4:	str	x0, [sp, #112]
  407de8:	ldr	x1, [x19, #8]
  407dec:	cbz	x1, 407dfc <tigetstr@plt+0x591c>
  407df0:	mov	x0, x1
  407df4:	bl	401f10 <strlen@plt>
  407df8:	str	x0, [sp, #104]
  407dfc:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  407e00:	adrp	x24, 40a000 <tigetstr@plt+0x7b20>
  407e04:	add	x25, x0, #0x3d0
  407e08:	add	x0, x24, #0x3c0
  407e0c:	str	x0, [sp, #96]
  407e10:	add	x0, sp, #0xa0
  407e14:	str	x0, [sp, #152]
  407e18:	mov	x0, x22
  407e1c:	bl	4021d0 <readdir@plt>
  407e20:	cbz	x0, 407f88 <tigetstr@plt+0x5aa8>
  407e24:	ldrsb	w1, [x0, #19]
  407e28:	cmp	w1, #0x2e
  407e2c:	b.eq	407e18 <tigetstr@plt+0x5938>  // b.none
  407e30:	ldrb	w2, [x0, #18]
  407e34:	ands	w3, w2, #0xfffffff7
  407e38:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  407e3c:	b.ne	407e18 <tigetstr@plt+0x5938>  // b.any
  407e40:	add	x19, x0, #0x13
  407e44:	cbz	w1, 407e18 <tigetstr@plt+0x5938>
  407e48:	mov	x0, x19
  407e4c:	bl	401f10 <strlen@plt>
  407e50:	cmp	x0, #0x1, lsl #12
  407e54:	b.hi	407e18 <tigetstr@plt+0x5938>  // b.pmore
  407e58:	mov	x0, x19
  407e5c:	mov	w1, #0x2e                  	// #46
  407e60:	bl	402220 <strrchr@plt>
  407e64:	ldr	w20, [x21, #1288]
  407e68:	mov	x28, x0
  407e6c:	and	w20, w20, #0x4
  407e70:	cbz	x0, 407fc4 <tigetstr@plt+0x5ae4>
  407e74:	add	x28, x0, #0x1
  407e78:	mov	x1, x25
  407e7c:	mov	x0, x28
  407e80:	bl	4022a0 <strcmp@plt>
  407e84:	mov	w27, w0
  407e88:	cbz	w0, 407ea0 <tigetstr@plt+0x59c0>
  407e8c:	ldr	x1, [sp, #96]
  407e90:	mov	x0, x28
  407e94:	mov	w27, #0x1                   	// #1
  407e98:	bl	4022a0 <strcmp@plt>
  407e9c:	cbnz	w0, 4081b8 <tigetstr@plt+0x5cd8>
  407ea0:	cmp	x28, x19
  407ea4:	b.eq	4082a4 <tigetstr@plt+0x5dc4>  // b.none
  407ea8:	mov	x0, x19
  407eac:	mov	w1, #0x40                  	// #64
  407eb0:	bl	402360 <strchr@plt>
  407eb4:	cbz	x0, 408070 <tigetstr@plt+0x5b90>
  407eb8:	add	x7, x0, #0x1
  407ebc:	cmp	x0, x19
  407ec0:	sub	x5, x28, x7
  407ec4:	sub	x6, x5, #0x1
  407ec8:	b.eq	40825c <tigetstr@plt+0x5d7c>  // b.none
  407ecc:	sub	x9, x7, x19
  407ed0:	mov	x28, x19
  407ed4:	sub	x9, x9, #0x1
  407ed8:	mov	w26, #0x1f                  	// #31
  407edc:	sxtw	x24, w27
  407ee0:	cbnz	w20, 407ff0 <tigetstr@plt+0x5b10>
  407ee4:	add	x0, x21, #0x508
  407ee8:	add	x1, x0, x24, lsl #2
  407eec:	ldr	w1, [x1, #64]
  407ef0:	cmp	w26, w1
  407ef4:	b.lt	407e18 <tigetstr@plt+0x5938>  // b.tstop
  407ef8:	cbz	x9, 407f20 <tigetstr@plt+0x5a40>
  407efc:	ldr	x2, [sp, #112]
  407f00:	stp	x7, x6, [sp, #120]
  407f04:	cmp	x2, x9
  407f08:	b.ne	407e18 <tigetstr@plt+0x5938>  // b.any
  407f0c:	ldr	x1, [x0, #8]
  407f10:	mov	x0, x28
  407f14:	bl	402130 <strncmp@plt>
  407f18:	ldp	x7, x6, [sp, #120]
  407f1c:	cbnz	w0, 407e18 <tigetstr@plt+0x5938>
  407f20:	cbz	x6, 407f50 <tigetstr@plt+0x5a70>
  407f24:	ldr	x0, [sp, #104]
  407f28:	cmp	x0, #0x0
  407f2c:	ccmp	x0, x6, #0x0, ne  // ne = any
  407f30:	b.ne	407e18 <tigetstr@plt+0x5938>  // b.any
  407f34:	add	x1, x21, #0x508
  407f38:	mov	x0, x7
  407f3c:	ldr	x2, [sp, #104]
  407f40:	ldr	x1, [x1, #16]
  407f44:	bl	402130 <strncmp@plt>
  407f48:	cbnz	w0, 407e18 <tigetstr@plt+0x5938>
  407f4c:	nop
  407f50:	ldr	w0, [x21, #1288]
  407f54:	tbnz	w0, #2, 408134 <tigetstr@plt+0x5c54>
  407f58:	add	x0, x21, #0x508
  407f5c:	cmp	w27, #0x2
  407f60:	add	x0, x0, x24, lsl #2
  407f64:	str	w26, [x0, #64]
  407f68:	b.ne	407e18 <tigetstr@plt+0x5938>  // b.any
  407f6c:	ldr	x0, [sp, #152]
  407f70:	mov	x1, x19
  407f74:	mov	x2, #0x1000                	// #4096
  407f78:	bl	4023e0 <strncpy@plt>
  407f7c:	mov	x0, x22
  407f80:	bl	4021d0 <readdir@plt>
  407f84:	cbnz	x0, 407e24 <tigetstr@plt+0x5944>
  407f88:	ldrsb	w0, [sp, #160]
  407f8c:	cbnz	w0, 4080fc <tigetstr@plt+0x5c1c>
  407f90:	mov	w19, #0x0                   	// #0
  407f94:	mov	x0, x22
  407f98:	bl	402200 <closedir@plt>
  407f9c:	ldp	x21, x22, [sp, #32]
  407fa0:	ldp	x25, x26, [sp, #64]
  407fa4:	ldp	x27, x28, [sp, #80]
  407fa8:	mov	w0, w19
  407fac:	mov	x12, #0x10a0                	// #4256
  407fb0:	ldp	x29, x30, [sp]
  407fb4:	ldp	x19, x20, [sp, #16]
  407fb8:	ldp	x23, x24, [sp, #48]
  407fbc:	add	sp, sp, x12
  407fc0:	ret
  407fc4:	mov	x1, x25
  407fc8:	mov	x0, x19
  407fcc:	bl	4022a0 <strcmp@plt>
  407fd0:	mov	w27, w0
  407fd4:	cbnz	w0, 40808c <tigetstr@plt+0x5bac>
  407fd8:	sxtw	x24, w27
  407fdc:	mov	x7, #0x0                   	// #0
  407fe0:	mov	x6, #0x0                   	// #0
  407fe4:	mov	x9, #0x0                   	// #0
  407fe8:	mov	w26, #0x1                   	// #1
  407fec:	cbz	w20, 407ee4 <tigetstr@plt+0x5a04>
  407ff0:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  407ff4:	stp	x7, x6, [sp, #120]
  407ff8:	ldr	x0, [x0, #4048]
  407ffc:	str	x9, [sp, #144]
  408000:	ldr	x20, [x0]
  408004:	bl	4020c0 <getpid@plt>
  408008:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  40800c:	mov	w2, w0
  408010:	add	x4, x4, #0x348
  408014:	mov	x0, x20
  408018:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  40801c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408020:	add	x3, x3, #0x350
  408024:	add	x1, x1, #0x360
  408028:	bl	402480 <fprintf@plt>
  40802c:	add	x1, x21, #0x508
  408030:	mov	x5, x28
  408034:	add	x1, x1, x24, lsl #2
  408038:	mov	w2, w26
  40803c:	ldp	x7, x6, [sp, #120]
  408040:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408044:	ldr	w3, [x1, #64]
  408048:	add	x0, x0, #0x408
  40804c:	ldr	x9, [sp, #144]
  408050:	mov	x1, x19
  408054:	str	x9, [sp, #120]
  408058:	mov	x4, x9
  40805c:	str	x7, [sp, #136]
  408060:	bl	407b98 <tigetstr@plt+0x56b8>
  408064:	ldp	x9, x6, [sp, #120]
  408068:	ldr	x7, [sp, #136]
  40806c:	b	407ee4 <tigetstr@plt+0x5a04>
  408070:	sub	x5, x28, x19
  408074:	mov	x7, #0x0                   	// #0
  408078:	sub	x9, x5, #0x1
  40807c:	mov	x28, x19
  408080:	mov	x6, #0x0                   	// #0
  408084:	mov	w26, #0x15                  	// #21
  408088:	b	407edc <tigetstr@plt+0x59fc>
  40808c:	ldr	x1, [sp, #96]
  408090:	mov	x0, x19
  408094:	bl	4022a0 <strcmp@plt>
  408098:	cbz	w0, 408278 <tigetstr@plt+0x5d98>
  40809c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4080a0:	mov	x0, x19
  4080a4:	add	x1, x1, #0x3c8
  4080a8:	bl	4022a0 <strcmp@plt>
  4080ac:	cbz	w0, 4082bc <tigetstr@plt+0x5ddc>
  4080b0:	cbz	w20, 407e18 <tigetstr@plt+0x5938>
  4080b4:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  4080b8:	ldr	x0, [x0, #4048]
  4080bc:	ldr	x20, [x0]
  4080c0:	bl	4020c0 <getpid@plt>
  4080c4:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  4080c8:	mov	w2, w0
  4080cc:	add	x4, x4, #0x348
  4080d0:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  4080d4:	add	x3, x3, #0x350
  4080d8:	mov	x0, x20
  4080dc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4080e0:	add	x1, x1, #0x360
  4080e4:	bl	402480 <fprintf@plt>
  4080e8:	mov	x1, x19
  4080ec:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4080f0:	add	x0, x0, #0x3f0
  4080f4:	bl	407b98 <tigetstr@plt+0x56b8>
  4080f8:	b	407e18 <tigetstr@plt+0x5938>
  4080fc:	mov	x4, #0x1040                	// #4160
  408100:	add	x4, sp, x4
  408104:	add	x0, x21, #0x508
  408108:	mov	x2, x23
  40810c:	add	x0, x0, #0x18
  408110:	add	x3, sp, #0xa0
  408114:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408118:	mov	w19, #0xfffffff4            	// #-12
  40811c:	add	x1, x1, #0x468
  408120:	strb	wzr, [x4, #95]
  408124:	bl	402050 <asprintf@plt>
  408128:	cmp	w0, #0x0
  40812c:	b.gt	407f90 <tigetstr@plt+0x5ab0>
  408130:	b	407f94 <tigetstr@plt+0x5ab4>
  408134:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  408138:	ldr	x0, [x0, #4048]
  40813c:	ldr	x20, [x0]
  408140:	bl	4020c0 <getpid@plt>
  408144:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  408148:	mov	w2, w0
  40814c:	add	x4, x4, #0x348
  408150:	mov	x0, x20
  408154:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  408158:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40815c:	add	x3, x3, #0x350
  408160:	add	x1, x1, #0x360
  408164:	bl	402480 <fprintf@plt>
  408168:	cmp	w27, #0x2
  40816c:	b.eq	40826c <tigetstr@plt+0x5d8c>  // b.none
  408170:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408174:	add	x1, x0, #0x3d0
  408178:	ldr	x0, [sp, #96]
  40817c:	cmp	w27, #0x0
  408180:	csel	x1, x0, x1, ne  // ne = any
  408184:	add	x2, x21, #0x508
  408188:	mov	w3, w26
  40818c:	add	x2, x2, x24, lsl #2
  408190:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408194:	add	x0, x0, #0x448
  408198:	ldr	w2, [x2, #64]
  40819c:	bl	407b98 <tigetstr@plt+0x56b8>
  4081a0:	add	x0, x21, #0x508
  4081a4:	cmp	w27, #0x2
  4081a8:	add	x0, x0, x24, lsl #2
  4081ac:	str	w26, [x0, #64]
  4081b0:	b.ne	407e18 <tigetstr@plt+0x5938>  // b.any
  4081b4:	b	407f6c <tigetstr@plt+0x5a8c>
  4081b8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4081bc:	mov	x0, x28
  4081c0:	add	x1, x1, #0x3c8
  4081c4:	mov	w27, #0x2                   	// #2
  4081c8:	bl	4022a0 <strcmp@plt>
  4081cc:	cbz	w0, 407ea0 <tigetstr@plt+0x59c0>
  4081d0:	mov	x19, x28
  4081d4:	cbz	w20, 407e18 <tigetstr@plt+0x5938>
  4081d8:	b	4080b4 <tigetstr@plt+0x5bd4>
  4081dc:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  4081e0:	ldr	x0, [x0, #4048]
  4081e4:	ldr	x19, [x0]
  4081e8:	bl	4020c0 <getpid@plt>
  4081ec:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  4081f0:	mov	w2, w0
  4081f4:	add	x4, x4, #0x348
  4081f8:	mov	x0, x19
  4081fc:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  408200:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408204:	add	x3, x3, #0x350
  408208:	add	x1, x1, #0x360
  40820c:	bl	402480 <fprintf@plt>
  408210:	mov	x1, x23
  408214:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408218:	add	x0, x0, #0x3d8
  40821c:	bl	407b98 <tigetstr@plt+0x56b8>
  408220:	mov	x0, x23
  408224:	bl	402000 <opendir@plt>
  408228:	mov	x22, x0
  40822c:	cbnz	x0, 407dc8 <tigetstr@plt+0x58e8>
  408230:	bl	402450 <__errno_location@plt>
  408234:	ldr	w19, [x0]
  408238:	mov	x12, #0x10a0                	// #4256
  40823c:	neg	w19, w19
  408240:	mov	w0, w19
  408244:	ldp	x29, x30, [sp]
  408248:	ldp	x19, x20, [sp, #16]
  40824c:	ldp	x21, x22, [sp, #32]
  408250:	ldp	x23, x24, [sp, #48]
  408254:	add	sp, sp, x12
  408258:	ret
  40825c:	mov	w26, #0xb                   	// #11
  408260:	mov	x9, #0x0                   	// #0
  408264:	mov	x28, #0x0                   	// #0
  408268:	b	407edc <tigetstr@plt+0x59fc>
  40826c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408270:	add	x1, x1, #0x3c8
  408274:	b	408184 <tigetstr@plt+0x5ca4>
  408278:	mov	w27, #0x1                   	// #1
  40827c:	mov	x7, #0x0                   	// #0
  408280:	mov	w26, w27
  408284:	mov	x6, #0x0                   	// #0
  408288:	mov	x9, #0x0                   	// #0
  40828c:	b	407edc <tigetstr@plt+0x59fc>
  408290:	mov	w19, #0xffffffea            	// #-22
  408294:	ldp	x21, x22, [sp, #32]
  408298:	b	407fa8 <tigetstr@plt+0x5ac8>
  40829c:	mov	w19, #0xffffffea            	// #-22
  4082a0:	b	407fa8 <tigetstr@plt+0x5ac8>
  4082a4:	mov	x6, #0x0                   	// #0
  4082a8:	mov	x9, #0x0                   	// #0
  4082ac:	mov	x7, #0x0                   	// #0
  4082b0:	mov	x28, #0x0                   	// #0
  4082b4:	mov	w26, #0x1                   	// #1
  4082b8:	b	407edc <tigetstr@plt+0x59fc>
  4082bc:	mov	x7, #0x0                   	// #0
  4082c0:	mov	x6, #0x0                   	// #0
  4082c4:	mov	x9, #0x0                   	// #0
  4082c8:	mov	w27, #0x2                   	// #2
  4082cc:	mov	w26, #0x1                   	// #1
  4082d0:	b	407edc <tigetstr@plt+0x59fc>
  4082d4:	nop
  4082d8:	mov	x12, #0x1020                	// #4128
  4082dc:	sub	sp, sp, x12
  4082e0:	adrp	x0, 409000 <tigetstr@plt+0x6b20>
  4082e4:	add	x0, x0, #0x488
  4082e8:	stp	x29, x30, [sp]
  4082ec:	mov	x29, sp
  4082f0:	stp	x19, x20, [sp, #16]
  4082f4:	bl	402460 <getenv@plt>
  4082f8:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  4082fc:	mov	x2, x0
  408300:	add	x1, x19, #0x508
  408304:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408308:	add	x0, x0, #0x470
  40830c:	str	x2, [x1, #16]
  408310:	bl	402460 <getenv@plt>
  408314:	cbz	x0, 408380 <tigetstr@plt+0x5ea0>
  408318:	add	x20, sp, #0x20
  40831c:	mov	x3, x0
  408320:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  408324:	mov	x0, x20
  408328:	add	x2, x2, #0x480
  40832c:	mov	x1, #0x1000                	// #4096
  408330:	bl	402070 <snprintf@plt>
  408334:	mov	x0, x20
  408338:	bl	407d60 <tigetstr@plt+0x5880>
  40833c:	cmn	w0, #0xd
  408340:	b.eq	408350 <tigetstr@plt+0x5e70>  // b.none
  408344:	add	w1, w0, #0x2
  408348:	cmp	w1, #0x1
  40834c:	b.hi	40835c <tigetstr@plt+0x5e7c>  // b.pmore
  408350:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408354:	add	x0, x0, #0x4a0
  408358:	bl	407d60 <tigetstr@plt+0x5880>
  40835c:	add	x19, x19, #0x508
  408360:	mov	x12, #0x1020                	// #4128
  408364:	ldp	x29, x30, [sp]
  408368:	ldrb	w1, [x19, #60]
  40836c:	orr	w1, w1, #0x8
  408370:	strb	w1, [x19, #60]
  408374:	ldp	x19, x20, [sp, #16]
  408378:	add	sp, sp, x12
  40837c:	ret
  408380:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408384:	add	x0, x0, #0x498
  408388:	bl	402460 <getenv@plt>
  40838c:	mov	x3, x0
  408390:	cbz	x0, 408350 <tigetstr@plt+0x5e70>
  408394:	add	x20, sp, #0x20
  408398:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  40839c:	mov	x0, x20
  4083a0:	add	x2, x2, #0x4b8
  4083a4:	mov	x1, #0x1000                	// #4096
  4083a8:	bl	402070 <snprintf@plt>
  4083ac:	b	408334 <tigetstr@plt+0x5e54>
  4083b0:	mov	x12, #0x2190                	// #8592
  4083b4:	sub	sp, sp, x12
  4083b8:	stp	x29, x30, [sp]
  4083bc:	mov	x29, sp
  4083c0:	stp	x19, x20, [sp, #16]
  4083c4:	stp	x21, x22, [sp, #32]
  4083c8:	adrp	x21, 41d000 <tigetstr@plt+0x1ab20>
  4083cc:	add	x19, x21, #0x508
  4083d0:	add	x19, x19, #0x8
  4083d4:	ldrb	w0, [x19, #52]
  4083d8:	tbz	w0, #3, 408788 <tigetstr@plt+0x62a8>
  4083dc:	orr	w0, w0, #0x4
  4083e0:	strb	w0, [x19, #52]
  4083e4:	add	x19, x21, #0x508
  4083e8:	add	x19, x19, #0x8
  4083ec:	ldr	x0, [x19, #16]
  4083f0:	cbz	x0, 4087b0 <tigetstr@plt+0x62d0>
  4083f4:	ldr	w1, [x21, #1288]
  4083f8:	tbnz	w1, #3, 408658 <tigetstr@plt+0x6178>
  4083fc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408400:	add	x19, sp, #0x190
  408404:	add	x1, x1, #0x4f8
  408408:	bl	4020e0 <fopen@plt>
  40840c:	mov	x20, x0
  408410:	cbz	x0, 4086b8 <tigetstr@plt+0x61d8>
  408414:	adrp	x22, 40a000 <tigetstr@plt+0x7b20>
  408418:	add	x22, x22, #0x500
  40841c:	stp	x23, x24, [sp, #48]
  408420:	add	x23, sp, #0x108
  408424:	add	x24, sp, #0x80
  408428:	stp	x25, x26, [sp, #64]
  40842c:	add	x25, sp, #0x78
  408430:	stp	x27, x28, [sp, #80]
  408434:	nop
  408438:	mov	x2, x20
  40843c:	mov	x0, x19
  408440:	mov	w1, #0x2000                	// #8192
  408444:	bl	402490 <fgets@plt>
  408448:	cbz	x0, 4085d8 <tigetstr@plt+0x60f8>
  40844c:	mov	x0, x19
  408450:	mov	w1, #0xa                   	// #10
  408454:	bl	402360 <strchr@plt>
  408458:	cbz	x0, 40863c <tigetstr@plt+0x615c>
  40845c:	strb	wzr, [x0]
  408460:	bl	4022c0 <__ctype_b_loc@plt>
  408464:	mov	x26, x0
  408468:	mov	x0, x19
  40846c:	ldr	x3, [x26]
  408470:	b	408478 <tigetstr@plt+0x5f98>
  408474:	add	x0, x0, #0x1
  408478:	ldrsb	w1, [x0]
  40847c:	ldrh	w2, [x3, w1, sxtw #1]
  408480:	tbnz	w2, #0, 408474 <tigetstr@plt+0x5f94>
  408484:	cmp	w1, #0x23
  408488:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40848c:	b.eq	408438 <tigetstr@plt+0x5f58>  // b.none
  408490:	mov	x3, x23
  408494:	mov	x2, x24
  408498:	mov	x1, x22
  40849c:	bl	4023d0 <__isoc99_sscanf@plt>
  4084a0:	cmp	w0, #0x2
  4084a4:	b.ne	408438 <tigetstr@plt+0x5f58>  // b.any
  4084a8:	ldrsb	w0, [sp, #128]
  4084ac:	cbz	w0, 408438 <tigetstr@plt+0x5f58>
  4084b0:	ldrsb	w0, [sp, #264]
  4084b4:	cbz	w0, 408438 <tigetstr@plt+0x5f58>
  4084b8:	ldr	w1, [x21, #1288]
  4084bc:	str	xzr, [sp, #120]
  4084c0:	tbnz	w1, #3, 408834 <tigetstr@plt+0x6354>
  4084c4:	str	xzr, [sp, #120]
  4084c8:	cmp	w0, #0x5c
  4084cc:	b.eq	4084dc <tigetstr@plt+0x5ffc>  // b.none
  4084d0:	ldr	x1, [x26]
  4084d4:	ldrh	w0, [x1, w0, sxtw #1]
  4084d8:	tbnz	w0, #10, 4088f4 <tigetstr@plt+0x6414>
  4084dc:	mov	x2, x23
  4084e0:	mov	x0, x25
  4084e4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4084e8:	add	x1, x1, #0x580
  4084ec:	bl	402050 <asprintf@plt>
  4084f0:	mov	w3, w0
  4084f4:	cmp	w0, #0x0
  4084f8:	b.le	408910 <tigetstr@plt+0x6430>
  4084fc:	ldr	x0, [sp, #120]
  408500:	mov	x2, x0
  408504:	cbz	x0, 408568 <tigetstr@plt+0x6088>
  408508:	ldrsb	w1, [x2]
  40850c:	mov	w13, #0x1b                  	// #27
  408510:	mov	w12, #0x5c                  	// #92
  408514:	mov	w11, #0xd                   	// #13
  408518:	mov	w10, #0x9                   	// #9
  40851c:	mov	w9, #0xb                   	// #11
  408520:	mov	w8, #0xc                   	// #12
  408524:	mov	w7, #0xa                   	// #10
  408528:	mov	w6, #0x20                  	// #32
  40852c:	mov	w5, #0x7                   	// #7
  408530:	mov	w4, #0x8                   	// #8
  408534:	cbz	w1, 408550 <tigetstr@plt+0x6070>
  408538:	cmp	w1, #0x5c
  40853c:	b.eq	4086c8 <tigetstr@plt+0x61e8>  // b.none
  408540:	add	x2, x2, #0x1
  408544:	strb	w1, [x0], #1
  408548:	ldrsb	w1, [x2]
  40854c:	cbnz	w1, 408538 <tigetstr@plt+0x6058>
  408550:	ldr	x1, [sp, #120]
  408554:	sub	x1, x0, x1
  408558:	cmp	x1, w3, sxtw
  40855c:	b.gt	4089a0 <tigetstr@plt+0x64c0>
  408560:	strb	wzr, [x0]
  408564:	ldr	x0, [sp, #120]
  408568:	ldrsb	x2, [x0]
  40856c:	ldr	x1, [x26]
  408570:	ldrh	w1, [x1, x2, lsl #1]
  408574:	tbnz	w1, #10, 408800 <tigetstr@plt+0x6320>
  408578:	add	x27, x21, #0x508
  40857c:	ldp	x2, x26, [x27, #32]
  408580:	add	x27, x27, #0x8
  408584:	ldr	x0, [x27, #40]
  408588:	cmp	x26, x0
  40858c:	b.eq	4088c8 <tigetstr@plt+0x63e8>  // b.none
  408590:	lsl	x28, x26, #4
  408594:	mov	x0, x24
  408598:	add	x27, x2, x28
  40859c:	ldr	x1, [sp, #120]
  4085a0:	stp	x1, x2, [sp, #96]
  4085a4:	str	x1, [x27, #8]
  4085a8:	bl	4021f0 <strdup@plt>
  4085ac:	ldp	x1, x2, [sp, #96]
  4085b0:	str	x0, [x2, x28]
  4085b4:	cbz	x0, 408984 <tigetstr@plt+0x64a4>
  4085b8:	add	x0, x21, #0x508
  4085bc:	add	x26, x26, #0x1
  4085c0:	mov	x2, x20
  4085c4:	mov	w1, #0x2000                	// #8192
  4085c8:	str	x26, [x0, #40]
  4085cc:	mov	x0, x19
  4085d0:	bl	402490 <fgets@plt>
  4085d4:	cbnz	x0, 40844c <tigetstr@plt+0x5f6c>
  4085d8:	mov	w22, #0x0                   	// #0
  4085dc:	mov	x0, x20
  4085e0:	bl	4020b0 <fclose@plt>
  4085e4:	ldp	x23, x24, [sp, #48]
  4085e8:	ldp	x25, x26, [sp, #64]
  4085ec:	ldp	x27, x28, [sp, #80]
  4085f0:	add	x19, x21, #0x508
  4085f4:	add	x19, x19, #0x8
  4085f8:	ldr	x1, [x19, #32]
  4085fc:	cbz	x1, 408620 <tigetstr@plt+0x6140>
  408600:	ldr	w0, [x21, #1288]
  408604:	tbnz	w0, #3, 4087b8 <tigetstr@plt+0x62d8>
  408608:	add	x21, x21, #0x508
  40860c:	adrp	x3, 407000 <tigetstr@plt+0x4b20>
  408610:	mov	x2, #0x10                  	// #16
  408614:	add	x3, x3, #0xc38
  408618:	ldr	x0, [x21, #32]
  40861c:	bl	402040 <qsort@plt>
  408620:	mov	w0, w22
  408624:	mov	x12, #0x2190                	// #8592
  408628:	ldp	x29, x30, [sp]
  40862c:	ldp	x19, x20, [sp, #16]
  408630:	ldp	x21, x22, [sp, #32]
  408634:	add	sp, sp, x12
  408638:	ret
  40863c:	mov	x0, x20
  408640:	bl	402260 <feof@plt>
  408644:	cbz	w0, 408824 <tigetstr@plt+0x6344>
  408648:	mov	x0, x19
  40864c:	bl	401f10 <strlen@plt>
  408650:	add	x0, x19, x0
  408654:	b	40845c <tigetstr@plt+0x5f7c>
  408658:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  40865c:	ldr	x0, [x0, #4048]
  408660:	ldr	x20, [x0]
  408664:	bl	4020c0 <getpid@plt>
  408668:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  40866c:	mov	w2, w0
  408670:	add	x4, x4, #0x4d8
  408674:	mov	x0, x20
  408678:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  40867c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408680:	add	x3, x3, #0x350
  408684:	add	x1, x1, #0x360
  408688:	bl	402480 <fprintf@plt>
  40868c:	ldr	x1, [x19, #16]
  408690:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408694:	add	x0, x0, #0x4e0
  408698:	bl	407b98 <tigetstr@plt+0x56b8>
  40869c:	ldr	x0, [x19, #16]
  4086a0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4086a4:	add	x19, sp, #0x190
  4086a8:	add	x1, x1, #0x4f8
  4086ac:	bl	4020e0 <fopen@plt>
  4086b0:	mov	x20, x0
  4086b4:	cbnz	x0, 408414 <tigetstr@plt+0x5f34>
  4086b8:	bl	402450 <__errno_location@plt>
  4086bc:	ldr	w22, [x0]
  4086c0:	neg	w22, w22
  4086c4:	b	4085f0 <tigetstr@plt+0x6110>
  4086c8:	ldrsb	w1, [x2, #1]
  4086cc:	cmp	w1, #0x65
  4086d0:	b.eq	4088a4 <tigetstr@plt+0x63c4>  // b.none
  4086d4:	b.gt	408720 <tigetstr@plt+0x6240>
  4086d8:	cmp	w1, #0x5f
  4086dc:	b.eq	408898 <tigetstr@plt+0x63b8>  // b.none
  4086e0:	b.gt	408704 <tigetstr@plt+0x6224>
  4086e4:	cmp	w1, #0x3f
  4086e8:	b.eq	4086f4 <tigetstr@plt+0x6214>  // b.none
  4086ec:	cmp	w1, #0x5c
  4086f0:	b.ne	408748 <tigetstr@plt+0x6268>  // b.any
  4086f4:	add	x2, x2, #0x1
  4086f8:	strb	w1, [x0], #1
  4086fc:	add	x2, x2, #0x1
  408700:	b	408548 <tigetstr@plt+0x6068>
  408704:	cmp	w1, #0x61
  408708:	b.eq	40888c <tigetstr@plt+0x63ac>  // b.none
  40870c:	cmp	w1, #0x62
  408710:	b.ne	408750 <tigetstr@plt+0x6270>  // b.any
  408714:	add	x2, x2, #0x1
  408718:	strb	w4, [x0], #1
  40871c:	b	4086fc <tigetstr@plt+0x621c>
  408720:	cmp	w1, #0x72
  408724:	b.eq	4088bc <tigetstr@plt+0x63dc>  // b.none
  408728:	b.le	40876c <tigetstr@plt+0x628c>
  40872c:	cmp	w1, #0x74
  408730:	b.eq	4088b0 <tigetstr@plt+0x63d0>  // b.none
  408734:	cmp	w1, #0x76
  408738:	b.ne	408750 <tigetstr@plt+0x6270>  // b.any
  40873c:	add	x2, x2, #0x1
  408740:	strb	w9, [x0], #1
  408744:	b	4086fc <tigetstr@plt+0x621c>
  408748:	cmp	w1, #0x23
  40874c:	b.eq	4086f4 <tigetstr@plt+0x6214>  // b.none
  408750:	mov	x1, x0
  408754:	add	x2, x2, #0x1
  408758:	strb	w12, [x1], #2
  40875c:	ldrsb	w14, [x2]
  408760:	strb	w14, [x0, #1]
  408764:	mov	x0, x1
  408768:	b	4086fc <tigetstr@plt+0x621c>
  40876c:	cmp	w1, #0x66
  408770:	b.eq	408880 <tigetstr@plt+0x63a0>  // b.none
  408774:	cmp	w1, #0x6e
  408778:	b.ne	408750 <tigetstr@plt+0x6270>  // b.any
  40877c:	add	x2, x2, #0x1
  408780:	strb	w7, [x0], #1
  408784:	b	4086fc <tigetstr@plt+0x621c>
  408788:	bl	4082d8 <tigetstr@plt+0x5df8>
  40878c:	mov	w22, w0
  408790:	ldrb	w1, [x19, #52]
  408794:	orr	w1, w1, #0x4
  408798:	strb	w1, [x19, #52]
  40879c:	cbnz	w0, 4085f0 <tigetstr@plt+0x6110>
  4087a0:	add	x19, x21, #0x508
  4087a4:	add	x19, x19, #0x8
  4087a8:	ldr	x0, [x19, #16]
  4087ac:	cbnz	x0, 4083f4 <tigetstr@plt+0x5f14>
  4087b0:	mov	w22, #0x0                   	// #0
  4087b4:	b	4085f0 <tigetstr@plt+0x6110>
  4087b8:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  4087bc:	ldr	x0, [x0, #4048]
  4087c0:	ldr	x20, [x0]
  4087c4:	bl	4020c0 <getpid@plt>
  4087c8:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  4087cc:	mov	w2, w0
  4087d0:	add	x4, x4, #0x4d8
  4087d4:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  4087d8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4087dc:	add	x3, x3, #0x350
  4087e0:	add	x1, x1, #0x360
  4087e4:	mov	x0, x20
  4087e8:	bl	402480 <fprintf@plt>
  4087ec:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4087f0:	add	x0, x0, #0x570
  4087f4:	bl	407b98 <tigetstr@plt+0x56b8>
  4087f8:	ldr	x1, [x19, #32]
  4087fc:	b	408608 <tigetstr@plt+0x6128>
  408800:	bl	409250 <tigetstr@plt+0x6d70>
  408804:	cbz	x0, 408918 <tigetstr@plt+0x6438>
  408808:	bl	4021f0 <strdup@plt>
  40880c:	mov	x26, x0
  408810:	ldr	x0, [sp, #120]
  408814:	cbz	x26, 4089d0 <tigetstr@plt+0x64f0>
  408818:	bl	4022e0 <free@plt>
  40881c:	str	x26, [sp, #120]
  408820:	b	408578 <tigetstr@plt+0x6098>
  408824:	bl	402450 <__errno_location@plt>
  408828:	ldr	w22, [x0]
  40882c:	neg	w22, w22
  408830:	b	4085dc <tigetstr@plt+0x60fc>
  408834:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  408838:	ldr	x0, [x0, #4048]
  40883c:	ldr	x27, [x0]
  408840:	bl	4020c0 <getpid@plt>
  408844:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  408848:	mov	w2, w0
  40884c:	add	x4, x4, #0x4d8
  408850:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  408854:	add	x3, x3, #0x350
  408858:	mov	x0, x27
  40885c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408860:	add	x1, x1, #0x360
  408864:	bl	402480 <fprintf@plt>
  408868:	mov	x1, x24
  40886c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408870:	add	x0, x0, #0x518
  408874:	bl	407b98 <tigetstr@plt+0x56b8>
  408878:	ldrsb	w0, [sp, #264]
  40887c:	b	4084c4 <tigetstr@plt+0x5fe4>
  408880:	add	x2, x2, #0x1
  408884:	strb	w8, [x0], #1
  408888:	b	4086fc <tigetstr@plt+0x621c>
  40888c:	add	x2, x2, #0x1
  408890:	strb	w5, [x0], #1
  408894:	b	4086fc <tigetstr@plt+0x621c>
  408898:	add	x2, x2, #0x1
  40889c:	strb	w6, [x0], #1
  4088a0:	b	4086fc <tigetstr@plt+0x621c>
  4088a4:	add	x2, x2, #0x1
  4088a8:	strb	w13, [x0], #1
  4088ac:	b	4086fc <tigetstr@plt+0x621c>
  4088b0:	add	x2, x2, #0x1
  4088b4:	strb	w10, [x0], #1
  4088b8:	b	4086fc <tigetstr@plt+0x621c>
  4088bc:	add	x2, x2, #0x1
  4088c0:	strb	w11, [x0], #1
  4088c4:	b	4086fc <tigetstr@plt+0x621c>
  4088c8:	add	x1, x26, #0xa
  4088cc:	mov	x0, x2
  4088d0:	lsl	x1, x1, #4
  4088d4:	bl	4021e0 <realloc@plt>
  4088d8:	mov	x2, x0
  4088dc:	cbz	x0, 4089c0 <tigetstr@plt+0x64e0>
  4088e0:	ldr	x26, [x27, #32]
  4088e4:	str	x2, [x27, #24]
  4088e8:	add	x0, x26, #0xa
  4088ec:	str	x0, [x27, #40]
  4088f0:	b	408590 <tigetstr@plt+0x60b0>
  4088f4:	mov	x0, x23
  4088f8:	bl	409250 <tigetstr@plt+0x6d70>
  4088fc:	cmp	x0, #0x0
  408900:	csel	x0, x0, x23, ne  // ne = any
  408904:	bl	4021f0 <strdup@plt>
  408908:	str	x0, [sp, #120]
  40890c:	cbnz	x0, 408568 <tigetstr@plt+0x6088>
  408910:	mov	w22, #0xfffffff4            	// #-12
  408914:	b	4085dc <tigetstr@plt+0x60fc>
  408918:	ldr	w0, [x21, #1288]
  40891c:	tbnz	w0, #3, 408930 <tigetstr@plt+0x6450>
  408920:	ldr	x0, [sp, #120]
  408924:	mov	w22, #0xffffffea            	// #-22
  408928:	bl	4022e0 <free@plt>
  40892c:	b	4085dc <tigetstr@plt+0x60fc>
  408930:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  408934:	mov	w22, #0xffffffea            	// #-22
  408938:	ldr	x0, [x0, #4048]
  40893c:	ldr	x19, [x0]
  408940:	bl	4020c0 <getpid@plt>
  408944:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  408948:	mov	w2, w0
  40894c:	add	x4, x4, #0x4d8
  408950:	mov	x0, x19
  408954:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  408958:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40895c:	add	x3, x3, #0x350
  408960:	add	x1, x1, #0x360
  408964:	bl	402480 <fprintf@plt>
  408968:	ldr	x1, [sp, #120]
  40896c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408970:	add	x0, x0, #0x550
  408974:	bl	407b98 <tigetstr@plt+0x56b8>
  408978:	ldr	x0, [sp, #120]
  40897c:	bl	4022e0 <free@plt>
  408980:	b	4085dc <tigetstr@plt+0x60fc>
  408984:	mov	x0, x1
  408988:	bl	4022e0 <free@plt>
  40898c:	ldr	x0, [x27]
  408990:	mov	w22, #0xfffffff4            	// #-12
  408994:	bl	4022e0 <free@plt>
  408998:	stp	xzr, xzr, [x27]
  40899c:	b	4085dc <tigetstr@plt+0x60fc>
  4089a0:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  4089a4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4089a8:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4089ac:	add	x3, x3, #0x700
  4089b0:	add	x1, x1, #0x528
  4089b4:	add	x0, x0, #0x538
  4089b8:	mov	w2, #0x1ac                 	// #428
  4089bc:	bl	402440 <__assert_fail@plt>
  4089c0:	ldr	x0, [sp, #120]
  4089c4:	mov	w22, #0xfffffff4            	// #-12
  4089c8:	bl	4022e0 <free@plt>
  4089cc:	b	4085dc <tigetstr@plt+0x60fc>
  4089d0:	mov	w22, #0xfffffff4            	// #-12
  4089d4:	bl	4022e0 <free@plt>
  4089d8:	b	4085dc <tigetstr@plt+0x60fc>
  4089dc:	nop
  4089e0:	stp	x29, x30, [sp, #-64]!
  4089e4:	mov	x29, sp
  4089e8:	stp	x19, x20, [sp, #16]
  4089ec:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  4089f0:	ldr	w0, [x19, #1288]
  4089f4:	tbnz	w0, #3, 408a90 <tigetstr@plt+0x65b0>
  4089f8:	add	x0, x19, #0x508
  4089fc:	ldr	x1, [x0, #40]
  408a00:	cbz	x1, 408a50 <tigetstr@plt+0x6570>
  408a04:	stp	x21, x22, [sp, #32]
  408a08:	mov	x21, x0
  408a0c:	mov	x20, #0x0                   	// #0
  408a10:	str	x23, [sp, #48]
  408a14:	nop
  408a18:	ldr	x0, [x21, #32]
  408a1c:	lsl	x23, x20, #4
  408a20:	add	x20, x20, #0x1
  408a24:	ldr	x0, [x0, x23]
  408a28:	bl	4022e0 <free@plt>
  408a2c:	ldr	x0, [x21, #32]
  408a30:	add	x0, x0, x23
  408a34:	ldr	x0, [x0, #8]
  408a38:	bl	4022e0 <free@plt>
  408a3c:	ldr	x0, [x21, #40]
  408a40:	cmp	x20, x0
  408a44:	b.cc	408a18 <tigetstr@plt+0x6538>  // b.lo, b.ul, b.last
  408a48:	ldp	x21, x22, [sp, #32]
  408a4c:	ldr	x23, [sp, #48]
  408a50:	add	x19, x19, #0x508
  408a54:	ldr	x0, [x19, #32]
  408a58:	bl	4022e0 <free@plt>
  408a5c:	stp	xzr, xzr, [x19, #32]
  408a60:	ldr	x0, [x19, #24]
  408a64:	str	xzr, [x19, #48]
  408a68:	bl	4022e0 <free@plt>
  408a6c:	stp	xzr, xzr, [x19, #8]
  408a70:	mov	w0, #0x3                   	// #3
  408a74:	str	xzr, [x19, #24]
  408a78:	str	w0, [x19, #56]
  408a7c:	str	xzr, [x19, #64]
  408a80:	str	wzr, [x19, #72]
  408a84:	ldp	x19, x20, [sp, #16]
  408a88:	ldp	x29, x30, [sp], #64
  408a8c:	ret
  408a90:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  408a94:	ldr	x0, [x0, #4048]
  408a98:	ldr	x20, [x0]
  408a9c:	bl	4020c0 <getpid@plt>
  408aa0:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  408aa4:	mov	w2, w0
  408aa8:	add	x4, x4, #0x4d8
  408aac:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  408ab0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408ab4:	add	x3, x3, #0x350
  408ab8:	add	x1, x1, #0x360
  408abc:	mov	x0, x20
  408ac0:	bl	402480 <fprintf@plt>
  408ac4:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408ac8:	add	x0, x0, #0x588
  408acc:	bl	407b98 <tigetstr@plt+0x56b8>
  408ad0:	b	4089f8 <tigetstr@plt+0x6518>
  408ad4:	nop
  408ad8:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  408adc:	add	x0, x0, #0x508
  408ae0:	ldrb	w1, [x0, #60]
  408ae4:	orr	w1, w1, #0x2
  408ae8:	strb	w1, [x0, #60]
  408aec:	ret
  408af0:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  408af4:	add	x0, x0, #0x508
  408af8:	ldrb	w1, [x0, #60]
  408afc:	and	w1, w1, #0xfffffffd
  408b00:	strb	w1, [x0, #60]
  408b04:	ret
  408b08:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  408b0c:	ldrb	w0, [x0, #1348]
  408b10:	and	w0, w0, #0x1
  408b14:	ret
  408b18:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  408b1c:	ldr	w0, [x0, #1344]
  408b20:	ret
  408b24:	nop
  408b28:	adrp	x2, 41d000 <tigetstr@plt+0x1ab20>
  408b2c:	cmp	x0, #0x0
  408b30:	ldrb	w2, [x2, #1348]
  408b34:	and	w2, w2, #0x3
  408b38:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  408b3c:	b.eq	408b44 <tigetstr@plt+0x6664>  // b.none
  408b40:	ret
  408b44:	b	401f20 <fputs@plt>
  408b48:	stp	x29, x30, [sp, #-80]!
  408b4c:	mov	x29, sp
  408b50:	stp	x19, x20, [sp, #16]
  408b54:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  408b58:	add	x2, x19, #0x508
  408b5c:	mov	x20, x0
  408b60:	stp	x21, x22, [sp, #32]
  408b64:	mov	x22, x1
  408b68:	ldrb	w0, [x2, #60]
  408b6c:	and	w1, w0, #0x3
  408b70:	cmp	w1, #0x1
  408b74:	b.ne	408c20 <tigetstr@plt+0x6740>  // b.any
  408b78:	cbz	x20, 408c04 <tigetstr@plt+0x6724>
  408b7c:	ldrsb	w1, [x20]
  408b80:	cbz	w1, 408c04 <tigetstr@plt+0x6724>
  408b84:	tbz	w0, #2, 408ca0 <tigetstr@plt+0x67c0>
  408b88:	stp	x23, x24, [sp, #48]
  408b8c:	add	x23, x19, #0x508
  408b90:	add	x23, x23, #0x8
  408b94:	ldr	x21, [x23, #32]
  408b98:	cbz	x21, 408cac <tigetstr@plt+0x67cc>
  408b9c:	ldr	w0, [x19, #1288]
  408ba0:	str	x25, [sp, #64]
  408ba4:	tbnz	w0, #3, 408c54 <tigetstr@plt+0x6774>
  408ba8:	add	x19, x19, #0x508
  408bac:	mov	x23, #0x0                   	// #0
  408bb0:	ldr	x24, [x19, #32]
  408bb4:	nop
  408bb8:	add	x19, x21, x23
  408bbc:	mov	x0, x20
  408bc0:	cmp	x21, x23
  408bc4:	b.ls	408bfc <tigetstr@plt+0x671c>  // b.plast
  408bc8:	lsr	x19, x19, #1
  408bcc:	lsl	x1, x19, #4
  408bd0:	add	x25, x24, x1
  408bd4:	ldr	x1, [x24, x1]
  408bd8:	bl	4022a0 <strcmp@plt>
  408bdc:	cmp	w0, #0x0
  408be0:	b.lt	408c18 <tigetstr@plt+0x6738>  // b.tstop
  408be4:	b.eq	408c34 <tigetstr@plt+0x6754>  // b.none
  408be8:	add	x23, x19, #0x1
  408bec:	mov	x0, x20
  408bf0:	add	x19, x21, x23
  408bf4:	cmp	x21, x23
  408bf8:	b.hi	408bc8 <tigetstr@plt+0x66e8>  // b.pmore
  408bfc:	ldp	x23, x24, [sp, #48]
  408c00:	ldr	x25, [sp, #64]
  408c04:	mov	x0, x22
  408c08:	ldp	x19, x20, [sp, #16]
  408c0c:	ldp	x21, x22, [sp, #32]
  408c10:	ldp	x29, x30, [sp], #80
  408c14:	ret
  408c18:	mov	x21, x19
  408c1c:	b	408bb8 <tigetstr@plt+0x66d8>
  408c20:	mov	x0, #0x0                   	// #0
  408c24:	ldp	x19, x20, [sp, #16]
  408c28:	ldp	x21, x22, [sp, #32]
  408c2c:	ldp	x29, x30, [sp], #80
  408c30:	ret
  408c34:	ldr	x0, [x25, #8]
  408c38:	ldp	x23, x24, [sp, #48]
  408c3c:	ldr	x25, [sp, #64]
  408c40:	cbz	x0, 408c04 <tigetstr@plt+0x6724>
  408c44:	ldp	x19, x20, [sp, #16]
  408c48:	ldp	x21, x22, [sp, #32]
  408c4c:	ldp	x29, x30, [sp], #80
  408c50:	ret
  408c54:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  408c58:	ldr	x0, [x0, #4048]
  408c5c:	ldr	x21, [x0]
  408c60:	bl	4020c0 <getpid@plt>
  408c64:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  408c68:	mov	w2, w0
  408c6c:	add	x4, x4, #0x4d8
  408c70:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  408c74:	add	x3, x3, #0x350
  408c78:	mov	x0, x21
  408c7c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408c80:	add	x1, x1, #0x360
  408c84:	bl	402480 <fprintf@plt>
  408c88:	mov	x1, x20
  408c8c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408c90:	add	x0, x0, #0x598
  408c94:	bl	407b98 <tigetstr@plt+0x56b8>
  408c98:	ldr	x21, [x23, #32]
  408c9c:	b	408ba8 <tigetstr@plt+0x66c8>
  408ca0:	bl	4083b0 <tigetstr@plt+0x5ed0>
  408ca4:	cbz	w0, 408b88 <tigetstr@plt+0x66a8>
  408ca8:	b	408c04 <tigetstr@plt+0x6724>
  408cac:	ldp	x23, x24, [sp, #48]
  408cb0:	b	408c04 <tigetstr@plt+0x6724>
  408cb4:	nop
  408cb8:	stp	x29, x30, [sp, #-32]!
  408cbc:	mov	x29, sp
  408cc0:	str	x19, [sp, #16]
  408cc4:	mov	x19, x2
  408cc8:	bl	408b48 <tigetstr@plt+0x6668>
  408ccc:	cbz	x0, 408ce0 <tigetstr@plt+0x6800>
  408cd0:	mov	x1, x19
  408cd4:	ldr	x19, [sp, #16]
  408cd8:	ldp	x29, x30, [sp], #32
  408cdc:	b	408b28 <tigetstr@plt+0x6648>
  408ce0:	ldr	x19, [sp, #16]
  408ce4:	ldp	x29, x30, [sp], #32
  408ce8:	ret
  408cec:	nop
  408cf0:	adrp	x1, 41d000 <tigetstr@plt+0x1ab20>
  408cf4:	ldrb	w1, [x1, #1348]
  408cf8:	and	w1, w1, #0x3
  408cfc:	cmp	w1, #0x1
  408d00:	b.eq	408d08 <tigetstr@plt+0x6828>  // b.none
  408d04:	ret
  408d08:	mov	x3, x0
  408d0c:	mov	x2, #0x4                   	// #4
  408d10:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408d14:	mov	x1, #0x1                   	// #1
  408d18:	add	x0, x0, #0x5a8
  408d1c:	b	402370 <fwrite@plt>
  408d20:	stp	x29, x30, [sp, #-96]!
  408d24:	mov	x29, sp
  408d28:	stp	x19, x20, [sp, #16]
  408d2c:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  408d30:	add	x2, x19, #0x508
  408d34:	stp	x21, x22, [sp, #32]
  408d38:	mov	w20, w0
  408d3c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408d40:	add	x0, x0, #0x5c8
  408d44:	str	x1, [x2, #8]
  408d48:	bl	402460 <getenv@plt>
  408d4c:	ldr	w22, [x19, #1288]
  408d50:	tbz	w22, #1, 408de8 <tigetstr@plt+0x6908>
  408d54:	bl	401ff0 <getuid@plt>
  408d58:	mov	w21, w0
  408d5c:	bl	401fa0 <geteuid@plt>
  408d60:	cmp	w21, w0
  408d64:	b.eq	409098 <tigetstr@plt+0x6bb8>  // b.none
  408d68:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  408d6c:	orr	w22, w22, #0x1000000
  408d70:	str	w22, [x19, #1288]
  408d74:	ldr	x0, [x0, #4048]
  408d78:	ldr	x21, [x0]
  408d7c:	bl	4020c0 <getpid@plt>
  408d80:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  408d84:	mov	w2, w0
  408d88:	add	x3, x3, #0x350
  408d8c:	mov	x0, x21
  408d90:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408d94:	add	x1, x1, #0x5e8
  408d98:	bl	402480 <fprintf@plt>
  408d9c:	ldr	w21, [x19, #1288]
  408da0:	orr	w21, w21, #0x2
  408da4:	str	w21, [x19, #1288]
  408da8:	cmp	w20, #0x2
  408dac:	add	x22, x19, #0x508
  408db0:	b.ne	408e50 <tigetstr@plt+0x6970>  // b.any
  408db4:	str	w20, [x22, #56]
  408db8:	add	x0, x19, #0x508
  408dbc:	ldrb	w1, [x0, #60]
  408dc0:	orr	w1, w1, #0x1
  408dc4:	strb	w1, [x0, #60]
  408dc8:	tbnz	w21, #2, 408e78 <tigetstr@plt+0x6998>
  408dcc:	add	x19, x19, #0x508
  408dd0:	ldp	x21, x22, [sp, #32]
  408dd4:	ldrb	w0, [x19, #60]
  408dd8:	ldp	x19, x20, [sp, #16]
  408ddc:	and	w0, w0, #0x1
  408de0:	ldp	x29, x30, [sp], #96
  408de4:	ret
  408de8:	mov	w21, #0x2                   	// #2
  408dec:	cbz	x0, 408da4 <tigetstr@plt+0x68c4>
  408df0:	add	x1, sp, #0x58
  408df4:	mov	w2, #0x0                   	// #0
  408df8:	stp	x23, x24, [sp, #48]
  408dfc:	bl	401f00 <strtoul@plt>
  408e00:	mov	x23, x0
  408e04:	mov	w22, w0
  408e08:	ldr	x0, [sp, #88]
  408e0c:	cbz	x0, 408e30 <tigetstr@plt+0x6950>
  408e10:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408e14:	add	x1, x1, #0x5e0
  408e18:	bl	4022a0 <strcmp@plt>
  408e1c:	cbnz	w0, 408e30 <tigetstr@plt+0x6950>
  408e20:	mov	w22, #0xffff                	// #65535
  408e24:	str	w22, [x19, #1288]
  408e28:	ldp	x23, x24, [sp, #48]
  408e2c:	b	408d54 <tigetstr@plt+0x6874>
  408e30:	str	w23, [x19, #1288]
  408e34:	mov	w21, #0x2                   	// #2
  408e38:	cbnz	w23, 409154 <tigetstr@plt+0x6c74>
  408e3c:	str	w21, [x19, #1288]
  408e40:	cmp	w20, #0x2
  408e44:	add	x22, x19, #0x508
  408e48:	ldp	x23, x24, [sp, #48]
  408e4c:	b.eq	408db4 <tigetstr@plt+0x68d4>  // b.none
  408e50:	mov	w0, #0x1                   	// #1
  408e54:	bl	4023a0 <isatty@plt>
  408e58:	cbnz	w0, 409044 <tigetstr@plt+0x6b64>
  408e5c:	mov	w0, #0x1                   	// #1
  408e60:	str	w0, [x22, #56]
  408e64:	add	x0, x19, #0x508
  408e68:	ldrb	w1, [x0, #60]
  408e6c:	and	w1, w1, #0xfffffffe
  408e70:	strb	w1, [x0, #60]
  408e74:	tbz	w21, #2, 408dcc <tigetstr@plt+0x68ec>
  408e78:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408e7c:	add	x0, x0, #0x628
  408e80:	stp	x23, x24, [sp, #48]
  408e84:	stp	x25, x26, [sp, #64]
  408e88:	bl	402270 <puts@plt>
  408e8c:	add	x1, x19, #0x508
  408e90:	add	x20, x1, #0x8
  408e94:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408e98:	add	x0, x0, #0x630
  408e9c:	ldr	x1, [x1, #8]
  408ea0:	bl	402430 <printf@plt>
  408ea4:	ldr	x1, [x20, #8]
  408ea8:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408eac:	add	x0, x0, #0x648
  408eb0:	bl	402430 <printf@plt>
  408eb4:	ldr	x1, [x20, #16]
  408eb8:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408ebc:	add	x0, x0, #0x660
  408ec0:	bl	402430 <printf@plt>
  408ec4:	ldr	w0, [x20, #48]
  408ec8:	cmp	w0, #0x3
  408ecc:	b.eq	409124 <tigetstr@plt+0x6c44>  // b.none
  408ed0:	cbnz	w0, 4090b4 <tigetstr@plt+0x6bd4>
  408ed4:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  408ed8:	add	x1, x1, #0x988
  408edc:	add	x24, x19, #0x508
  408ee0:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408ee4:	add	x0, x0, #0x678
  408ee8:	bl	402430 <printf@plt>
  408eec:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408ef0:	add	x0, x0, #0x688
  408ef4:	ldrb	w1, [x24, #60]
  408ef8:	adrp	x25, 41c000 <tigetstr@plt+0x19b20>
  408efc:	adrp	x23, 40a000 <tigetstr@plt+0x7b20>
  408f00:	add	x23, x23, #0x6e0
  408f04:	and	w1, w1, #0x1
  408f08:	bl	402430 <printf@plt>
  408f0c:	ldrb	w1, [x24, #60]
  408f10:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408f14:	add	x0, x0, #0x6a0
  408f18:	mov	x20, #0x0                   	// #0
  408f1c:	ubfx	x1, x1, #1, #1
  408f20:	bl	402430 <printf@plt>
  408f24:	ldrb	w1, [x24, #60]
  408f28:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408f2c:	add	x0, x0, #0x6b0
  408f30:	ubfx	x1, x1, #3, #1
  408f34:	bl	402430 <printf@plt>
  408f38:	ldrb	w1, [x24, #60]
  408f3c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408f40:	add	x0, x0, #0x6c8
  408f44:	ubfx	x1, x1, #2, #1
  408f48:	bl	402430 <printf@plt>
  408f4c:	ldr	x26, [x25, #4056]
  408f50:	mov	w0, #0xa                   	// #10
  408f54:	mov	x21, x26
  408f58:	ldr	x1, [x26]
  408f5c:	bl	402030 <fputc@plt>
  408f60:	ldr	w2, [x24, #64]
  408f64:	mov	x0, x23
  408f68:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408f6c:	add	x1, x1, #0x3d0
  408f70:	bl	402430 <printf@plt>
  408f74:	ldr	w2, [x24, #68]
  408f78:	mov	x0, x23
  408f7c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408f80:	add	x1, x1, #0x3c0
  408f84:	bl	402430 <printf@plt>
  408f88:	ldr	w2, [x24, #72]
  408f8c:	mov	x0, x23
  408f90:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408f94:	add	x1, x1, #0x3c8
  408f98:	bl	402430 <printf@plt>
  408f9c:	ldr	x1, [x26]
  408fa0:	mov	w0, #0xa                   	// #10
  408fa4:	adrp	x26, 40a000 <tigetstr@plt+0x7b20>
  408fa8:	add	x26, x26, #0x6f0
  408fac:	bl	402030 <fputc@plt>
  408fb0:	ldr	x0, [x24, #40]
  408fb4:	cbz	x0, 409010 <tigetstr@plt+0x6b30>
  408fb8:	mov	x1, x20
  408fbc:	mov	x0, x26
  408fc0:	bl	402430 <printf@plt>
  408fc4:	lsl	x23, x20, #4
  408fc8:	ldr	x0, [x24, #32]
  408fcc:	mov	x1, #0x0                   	// #0
  408fd0:	ldr	x2, [x21]
  408fd4:	add	x20, x20, #0x1
  408fd8:	ldr	x0, [x0, x23]
  408fdc:	bl	408cb8 <tigetstr@plt+0x67d8>
  408fe0:	ldr	x0, [x24, #32]
  408fe4:	ldr	x1, [x21]
  408fe8:	ldr	x0, [x0, x23]
  408fec:	bl	401f20 <fputs@plt>
  408ff0:	ldr	x0, [x21]
  408ff4:	bl	408cf0 <tigetstr@plt+0x6810>
  408ff8:	ldr	x1, [x21]
  408ffc:	mov	w0, #0xa                   	// #10
  409000:	bl	402030 <fputc@plt>
  409004:	ldr	x0, [x24, #40]
  409008:	cmp	x20, x0
  40900c:	b.cc	408fb8 <tigetstr@plt+0x6ad8>  // b.lo, b.ul, b.last
  409010:	ldr	x25, [x25, #4056]
  409014:	add	x19, x19, #0x508
  409018:	mov	w0, #0xa                   	// #10
  40901c:	ldr	x1, [x25]
  409020:	bl	402030 <fputc@plt>
  409024:	ldrb	w0, [x19, #60]
  409028:	ldp	x19, x20, [sp, #16]
  40902c:	and	w0, w0, #0x1
  409030:	ldp	x21, x22, [sp, #32]
  409034:	ldp	x23, x24, [sp, #48]
  409038:	ldp	x25, x26, [sp, #64]
  40903c:	ldp	x29, x30, [sp], #96
  409040:	ret
  409044:	str	w20, [x22, #56]
  409048:	add	x22, x22, #0x8
  40904c:	cmp	w20, #0x3
  409050:	b.eq	409068 <tigetstr@plt+0x6b88>  // b.none
  409054:	cbnz	w20, 408e64 <tigetstr@plt+0x6984>
  409058:	bl	407c48 <tigetstr@plt+0x5768>
  40905c:	ldr	w21, [x19, #1288]
  409060:	and	w0, w0, #0x1
  409064:	b	409084 <tigetstr@plt+0x6ba4>
  409068:	bl	407c48 <tigetstr@plt+0x5768>
  40906c:	mov	w20, w0
  409070:	cbnz	w0, 4090d8 <tigetstr@plt+0x6bf8>
  409074:	ldr	w1, [x22, #48]
  409078:	mov	w0, #0x0                   	// #0
  40907c:	ldr	w21, [x19, #1288]
  409080:	cbnz	w1, 409118 <tigetstr@plt+0x6c38>
  409084:	add	x1, x19, #0x508
  409088:	ldrb	w2, [x1, #60]
  40908c:	bfxil	w2, w0, #0, #1
  409090:	strb	w2, [x1, #60]
  409094:	b	408dc8 <tigetstr@plt+0x68e8>
  409098:	bl	402300 <getgid@plt>
  40909c:	mov	w21, w0
  4090a0:	bl	401f70 <getegid@plt>
  4090a4:	cmp	w21, w0
  4090a8:	b.ne	408d68 <tigetstr@plt+0x6888>  // b.any
  4090ac:	orr	w21, w22, #0x2
  4090b0:	b	408da4 <tigetstr@plt+0x68c4>
  4090b4:	cmp	w0, #0x1
  4090b8:	b.eq	409138 <tigetstr@plt+0x6c58>  // b.none
  4090bc:	cmp	w0, #0x2
  4090c0:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  4090c4:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4090c8:	add	x1, x1, #0x980
  4090cc:	add	x0, x0, #0x5c0
  4090d0:	csel	x1, x1, x0, eq  // eq = none
  4090d4:	b	408edc <tigetstr@plt+0x69fc>
  4090d8:	bl	4082d8 <tigetstr@plt+0x5df8>
  4090dc:	cbnz	w0, 409130 <tigetstr@plt+0x6c50>
  4090e0:	ldp	w2, w1, [x22, #56]
  4090e4:	adrp	x0, 408000 <tigetstr@plt+0x5b20>
  4090e8:	add	x0, x0, #0x9e0
  4090ec:	cmp	w2, w1
  4090f0:	cset	w1, gt
  4090f4:	str	w1, [x22, #48]
  4090f8:	bl	409390 <tigetstr@plt+0x6eb0>
  4090fc:	ldr	w0, [x22, #48]
  409100:	cbnz	w0, 409144 <tigetstr@plt+0x6c64>
  409104:	cmn	w20, #0x1
  409108:	b.eq	409058 <tigetstr@plt+0x6b78>  // b.none
  40910c:	ldr	w21, [x19, #1288]
  409110:	and	w0, w20, #0x1
  409114:	b	409084 <tigetstr@plt+0x6ba4>
  409118:	cmp	w1, #0x2
  40911c:	b.eq	408db8 <tigetstr@plt+0x68d8>  // b.none
  409120:	b	408e64 <tigetstr@plt+0x6984>
  409124:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409128:	add	x1, x1, #0x5b0
  40912c:	b	408edc <tigetstr@plt+0x69fc>
  409130:	str	wzr, [x22, #48]
  409134:	b	409104 <tigetstr@plt+0x6c24>
  409138:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  40913c:	add	x1, x1, #0x978
  409140:	b	408edc <tigetstr@plt+0x69fc>
  409144:	ldr	w21, [x19, #1288]
  409148:	cmp	w0, #0x2
  40914c:	b.eq	408db8 <tigetstr@plt+0x68d8>  // b.none
  409150:	b	408e64 <tigetstr@plt+0x6984>
  409154:	ldp	x23, x24, [sp, #48]
  409158:	b	408d54 <tigetstr@plt+0x6874>
  40915c:	nop
  409160:	cbz	x0, 4091ec <tigetstr@plt+0x6d0c>
  409164:	stp	x29, x30, [sp, #-48]!
  409168:	mov	x29, sp
  40916c:	stp	x19, x20, [sp, #16]
  409170:	mov	x20, x0
  409174:	ldrsb	w0, [x0]
  409178:	cbz	w0, 4091e4 <tigetstr@plt+0x6d04>
  40917c:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  409180:	mov	x0, x20
  409184:	add	x1, x1, #0x988
  409188:	mov	x19, #0x0                   	// #0
  40918c:	str	x21, [sp, #32]
  409190:	adrp	x21, 41c000 <tigetstr@plt+0x19b20>
  409194:	add	x21, x21, #0xc68
  409198:	bl	4021c0 <strcasecmp@plt>
  40919c:	cbz	w0, 4091bc <tigetstr@plt+0x6cdc>
  4091a0:	add	x19, x19, #0x1
  4091a4:	cmp	x19, #0x4
  4091a8:	b.eq	4091d0 <tigetstr@plt+0x6cf0>  // b.none
  4091ac:	ldr	x1, [x21, x19, lsl #3]
  4091b0:	mov	x0, x20
  4091b4:	bl	4021c0 <strcasecmp@plt>
  4091b8:	cbnz	w0, 4091a0 <tigetstr@plt+0x6cc0>
  4091bc:	mov	w0, w19
  4091c0:	ldp	x19, x20, [sp, #16]
  4091c4:	ldr	x21, [sp, #32]
  4091c8:	ldp	x29, x30, [sp], #48
  4091cc:	ret
  4091d0:	ldr	x21, [sp, #32]
  4091d4:	mov	w0, #0xffffffea            	// #-22
  4091d8:	ldp	x19, x20, [sp, #16]
  4091dc:	ldp	x29, x30, [sp], #48
  4091e0:	ret
  4091e4:	mov	w0, #0xffffffea            	// #-22
  4091e8:	b	4091d8 <tigetstr@plt+0x6cf8>
  4091ec:	mov	w0, #0xffffffea            	// #-22
  4091f0:	ret
  4091f4:	nop
  4091f8:	stp	x29, x30, [sp, #-32]!
  4091fc:	mov	x29, sp
  409200:	stp	x19, x20, [sp, #16]
  409204:	mov	x19, x0
  409208:	mov	x20, x1
  40920c:	cbz	x0, 40921c <tigetstr@plt+0x6d3c>
  409210:	ldrsb	w0, [x0]
  409214:	cmp	w0, #0x3d
  409218:	cinc	x19, x19, eq  // eq = none
  40921c:	mov	x0, x19
  409220:	bl	409160 <tigetstr@plt+0x6c80>
  409224:	tbnz	w0, #31, 409234 <tigetstr@plt+0x6d54>
  409228:	ldp	x19, x20, [sp, #16]
  40922c:	ldp	x29, x30, [sp], #32
  409230:	ret
  409234:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  409238:	mov	x3, x19
  40923c:	mov	x2, x20
  409240:	add	x1, x1, #0xfc8
  409244:	mov	w0, #0x1                   	// #1
  409248:	bl	4023f0 <errx@plt>
  40924c:	nop
  409250:	cbz	x0, 4092fc <tigetstr@plt+0x6e1c>
  409254:	stp	x29, x30, [sp, #-64]!
  409258:	mov	x29, sp
  40925c:	stp	x21, x22, [sp, #32]
  409260:	adrp	x22, 41c000 <tigetstr@plt+0x19b20>
  409264:	add	x22, x22, #0xc88
  409268:	stp	x23, x24, [sp, #48]
  40926c:	mov	x23, x0
  409270:	mov	x21, #0x15                  	// #21
  409274:	stp	x19, x20, [sp, #16]
  409278:	mov	x20, #0x0                   	// #0
  40927c:	nop
  409280:	add	x19, x20, x21
  409284:	mov	x0, x23
  409288:	cmp	x20, x21
  40928c:	b.cs	4092c4 <tigetstr@plt+0x6de4>  // b.hs, b.nlast
  409290:	lsr	x19, x19, #1
  409294:	lsl	x1, x19, #4
  409298:	add	x24, x22, x1
  40929c:	ldr	x1, [x22, x1]
  4092a0:	bl	4022a0 <strcmp@plt>
  4092a4:	cmp	w0, #0x0
  4092a8:	b.lt	4092dc <tigetstr@plt+0x6dfc>  // b.tstop
  4092ac:	b.eq	4092e4 <tigetstr@plt+0x6e04>  // b.none
  4092b0:	add	x20, x19, #0x1
  4092b4:	mov	x0, x23
  4092b8:	add	x19, x20, x21
  4092bc:	cmp	x20, x21
  4092c0:	b.cc	409290 <tigetstr@plt+0x6db0>  // b.lo, b.ul, b.last
  4092c4:	mov	x0, #0x0                   	// #0
  4092c8:	ldp	x19, x20, [sp, #16]
  4092cc:	ldp	x21, x22, [sp, #32]
  4092d0:	ldp	x23, x24, [sp, #48]
  4092d4:	ldp	x29, x30, [sp], #64
  4092d8:	ret
  4092dc:	mov	x21, x19
  4092e0:	b	409280 <tigetstr@plt+0x6da0>
  4092e4:	ldr	x0, [x24, #8]
  4092e8:	ldp	x19, x20, [sp, #16]
  4092ec:	ldp	x21, x22, [sp, #32]
  4092f0:	ldp	x23, x24, [sp, #48]
  4092f4:	ldp	x29, x30, [sp], #64
  4092f8:	ret
  4092fc:	mov	x0, #0x0                   	// #0
  409300:	ret
  409304:	nop
  409308:	stp	x29, x30, [sp, #-64]!
  40930c:	mov	x29, sp
  409310:	stp	x19, x20, [sp, #16]
  409314:	adrp	x20, 41c000 <tigetstr@plt+0x19b20>
  409318:	add	x20, x20, #0x9c0
  40931c:	stp	x21, x22, [sp, #32]
  409320:	adrp	x21, 41c000 <tigetstr@plt+0x19b20>
  409324:	add	x21, x21, #0x9b8
  409328:	sub	x20, x20, x21
  40932c:	mov	w22, w0
  409330:	stp	x23, x24, [sp, #48]
  409334:	mov	x23, x1
  409338:	mov	x24, x2
  40933c:	bl	401e90 <mbrtowc@plt-0x40>
  409340:	cmp	xzr, x20, asr #3
  409344:	b.eq	409370 <tigetstr@plt+0x6e90>  // b.none
  409348:	asr	x20, x20, #3
  40934c:	mov	x19, #0x0                   	// #0
  409350:	ldr	x3, [x21, x19, lsl #3]
  409354:	mov	x2, x24
  409358:	add	x19, x19, #0x1
  40935c:	mov	x1, x23
  409360:	mov	w0, w22
  409364:	blr	x3
  409368:	cmp	x20, x19
  40936c:	b.ne	409350 <tigetstr@plt+0x6e70>  // b.any
  409370:	ldp	x19, x20, [sp, #16]
  409374:	ldp	x21, x22, [sp, #32]
  409378:	ldp	x23, x24, [sp, #48]
  40937c:	ldp	x29, x30, [sp], #64
  409380:	ret
  409384:	nop
  409388:	ret
  40938c:	nop
  409390:	adrp	x2, 41d000 <tigetstr@plt+0x1ab20>
  409394:	mov	x1, #0x0                   	// #0
  409398:	ldr	x2, [x2, #792]
  40939c:	b	402020 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004093a0 <.fini>:
  4093a0:	stp	x29, x30, [sp, #-16]!
  4093a4:	mov	x29, sp
  4093a8:	ldp	x29, x30, [sp], #16
  4093ac:	ret
