/**
 * Copyright (c) 2026 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

#if !defined(ASCENDC_TENSOR_API_INCLUDE_COMPILER_INTERNAL_HEADERS)
#warning                                                                                                               \
    "impl/tensor_api/arch/cube/gm_to_l1/copy_impl/nchw2nc1hwc0.h is an internal header file and must not be used directly. Functions or variables defined in this file maybe removed in the future. Please use "#include "tensor_api/tensor.h"" and use public functions or variables defined in interface headers files."
#define ASCENDC_TENSOR_API_INCLUDE_COMPILER_INTERNAL_HEADERS
#define UNDEF_ASCENDC_TENSOR_API_INCLUDE_COMPILER_INTERNAL_HEADERS_ASCENDC
#endif

/*!
 * \file nchw2nc1hwc0.h
 * \brief GM(NCHW) -> L1(NC1HWC0) copy via the dn2nz DMA path.
 */
#ifndef IMPL_TENSOR_API_ARCH_CUBE_GM_TO_L1_COPY_IMPL_NCHW2NC1HWC0_H
#define IMPL_TENSOR_API_ARCH_CUBE_GM_TO_L1_COPY_IMPL_NCHW2NC1HWC0_H

#include "impl/tensor_api/arch/cube/gm_to_l1/copy_impl/instruction.h"

namespace asc {
namespace te {

// GM(NCHW) -> L1(NC1HWC0). NCHW is the HW<->C transpose of NHWC, so it uses the dn2nz DMA path
// (column-major src) instead of nd2nz. Maps: dn_num=H, n_value=W, d_value=C. Src strides come straight
// from the NCHW layout (row-major (C*H*W, H*W, W, 1)): the H*W axis (Stride[1]) is the dn_num step,
// so loop1_src_stride = H*W*sizeof = Stride[1]*sizeof; the W axis (Stride[2]=W) is the n_value step,
// so loop4_src_stride = W*sizeof = Stride[2]*sizeof. Dst strides: loop2_dst_stride=1, loop3_dst_stride=H*W,
// loop4_dst_stride=W. H*W is the only value not directly readable from the dst stride (which carries
// C0), so it is the single product computed here.
class copy_gm_to_l1_nchw2nc1hwc0 {
public:
    template <const copy_gm_to_l1_trait& trait, typename T, typename U>
    __aicore__ inline static void run(const T& dst, const U& src)
    {
        using type = typename U::element_type;
        auto src_layout = src.layout();
        auto dst_layout = dst.layout();

        // src NCHW (N, C, H, W): dn_num=H, n_value=W, d_value=C.
        uint16_t dn_num = get<2>(src_layout.shape());  // src_h
        uint16_t n_value = get<3>(src_layout.shape()); // src_w
        uint32_t d_value = get<1>(src_layout.shape()); // src_c
        // NCHW row-major stride: (C*H*W, H*W, W, 1) -> Stride[1]=H*W (dn_num step), Stride[2]=W (n_value step).
        uint64_t loop1_src_stride = static_cast<uint64_t>(get<1>(src_layout.stride())) * sizeof(type); // H*W*sizeof
        uint64_t loop4_src_stride = static_cast<uint64_t>(get<2>(src_layout.stride())) * sizeof(type); // W*sizeof

        // dst NC1HWC0 (N, C1, H, W, C0): loop4_dst_stride = dst_w = Shape[3]; loop3_dst_stride = dst_h*dst_w
        // = Shape[2]*Shape[3] (no stride carries the bare H*W product).
        uint16_t loop2_dst_stride = 1;
        uint16_t loop4_dst_stride = get<3>(dst_layout.shape());                              // dst_w
        uint16_t loop3_dst_stride = get<2>(dst_layout.shape()) * get<3>(dst_layout.shape()); // dst_h*dst_w

        if constexpr (is_b4_type<type>) {
            d_value = d_value >> 1;
            loop4_src_stride = loop4_src_stride >> 1;
            loop1_src_stride = loop1_src_stride >> 1;
        }
        uint8_t cache_mode = src.engine().get_cache_mode();

        copy_gm_to_l1_multi_dn2nz_instr::data_copy(dst.data().get(), src.data().get(), dn_num, loop2_dst_stride, loop3_dst_stride,
                                                     loop4_dst_stride, loop1_src_stride, cache_mode, n_value, d_value,
                                                     loop4_src_stride, false);
    }
};

} // namespace te
} // namespace asc

#endif // IMPL_TENSOR_API_ARCH_CUBE_GM_TO_L1_COPY_IMPL_NCHW2NC1HWC0_H

#if defined(UNDEF_ASCENDC_TENSOR_API_INCLUDE_COMPILER_INTERNAL_HEADERS_ASCENDC)
#undef ASCENDC_TENSOR_API_INCLUDE_COMPILER_INTERNAL_HEADERS
#undef UNDEF_ASCENDC_TENSOR_API_INCLUDE_COMPILER_INTERNAL_HEADERS_ASCENDC
#endif
