[2025-09-15 15:45:04] START suite=spec trace=623.xalancbmk_s-325B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/623.xalancbmk_s-325B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2421818 heartbeat IPC: 4.129 cumulative IPC: 4.129 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4859572 heartbeat IPC: 4.102 cumulative IPC: 4.116 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4859572 cumulative IPC: 4.116 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4859572 cumulative IPC: 4.116 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14027299 heartbeat IPC: 1.091 cumulative IPC: 1.091 (Simulation time: 00 hr 02 min 42 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22558325 heartbeat IPC: 1.172 cumulative IPC: 1.13 (Simulation time: 00 hr 04 min 01 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29185711 heartbeat IPC: 1.509 cumulative IPC: 1.233 (Simulation time: 00 hr 05 min 08 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37779262 heartbeat IPC: 1.164 cumulative IPC: 1.215 (Simulation time: 00 hr 06 min 27 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 49156956 heartbeat IPC: 0.8789 cumulative IPC: 1.129 (Simulation time: 00 hr 08 min 05 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 60008260 heartbeat IPC: 0.9215 cumulative IPC: 1.088 (Simulation time: 00 hr 09 min 36 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 69774087 heartbeat IPC: 1.024 cumulative IPC: 1.078 (Simulation time: 00 hr 11 min 00 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 78658965 heartbeat IPC: 1.126 cumulative IPC: 1.084 (Simulation time: 00 hr 12 min 20 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 86741866 heartbeat IPC: 1.237 cumulative IPC: 1.099 (Simulation time: 00 hr 13 min 34 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 88443028 cumulative IPC: 1.131 (Simulation time: 00 hr 14 min 39 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 88443028 cumulative IPC: 1.131 (Simulation time: 00 hr 14 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/623.xalancbmk_s-325B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.131 instructions: 100000001 cycles: 88443028
CPU 0 Branch Prediction Accuracy: 95.88% MPKI: 11.83 Average ROB Occupancy at Mispredict: 24.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1322
BRANCH_INDIRECT: 0.406
BRANCH_CONDITIONAL: 9.107
BRANCH_DIRECT_CALL: 0.00102
BRANCH_INDIRECT_CALL: 0.4541
BRANCH_RETURN: 1.725


====Backend Stall Breakdown====
ROB_STALL: 18849407
LQ_STALL: 14134
SQ_STALL: 483156


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 195.08784
REPLAY_LOAD: 45.66883
NON_REPLAY_LOAD: 14.84977

== Total ==
ADDR_TRANS: 28873
REPLAY_LOAD: 7033
NON_REPLAY_LOAD: 18813501

== Counts ==
ADDR_TRANS: 148
REPLAY_LOAD: 154
NON_REPLAY_LOAD: 1266922

cpu0->cpu0_STLB TOTAL        ACCESS:    2008923 HIT:    2006136 MISS:       2787 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2008923 HIT:    2006136 MISS:       2787 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 324.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3959429 HIT:    3778985 MISS:     180444 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3533363 HIT:    3484609 MISS:      48754 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     161079 HIT:      33705 MISS:     127374 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     259928 HIT:     259919 MISS:          9 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       5059 HIT:        752 MISS:       4307 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 114.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17726596 HIT:   17343316 MISS:     383280 MSHR_MERGE:      91591
cpu0->cpu0_L1I LOAD         ACCESS:   17726596 HIT:   17343316 MISS:     383280 MSHR_MERGE:      91591
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28250023 HIT:   22880042 MISS:    5369981 MSHR_MERGE:    1962175
cpu0->cpu0_L1D LOAD         ACCESS:   20016537 HIT:   15240464 MISS:    4776073 MSHR_MERGE:    1534405
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8227886 HIT:    7639071 MISS:     588815 MSHR_MERGE:     427736
cpu0->cpu0_L1D TRANSLATION  ACCESS:       5600 HIT:        507 MISS:       5093 MSHR_MERGE:         34
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.18 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   16670514 HIT:   16586142 MISS:      84372 MSHR_MERGE:      35643
cpu0->cpu0_ITLB LOAD         ACCESS:   16670514 HIT:   16586142 MISS:      84372 MSHR_MERGE:      35643
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.142 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27367322 HIT:   24445346 MISS:    2921976 MSHR_MERGE:     961783
cpu0->cpu0_DTLB LOAD         ACCESS:   27367322 HIT:   24445346 MISS:    2921976 MSHR_MERGE:     961783
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.435 cycles
cpu0->LLC TOTAL        ACCESS:     330692 HIT:     192383 MISS:     138309 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      48754 HIT:      31057 MISS:      17697 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     127374 HIT:      11162 MISS:     116212 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     150257 HIT:     149618 MISS:        639 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4307 HIT:        546 MISS:       3761 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5972
  ROW_BUFFER_MISS:     131698
  AVG DBUS CONGESTED CYCLE: 3.665
Channel 0 WQ ROW_BUFFER_HIT:       9329
  ROW_BUFFER_MISS:     111859
  FULL:          0
Channel 0 REFRESHES ISSUED:       7371
[2025-09-15 15:59:43] END   suite=spec trace=623.xalancbmk_s-325B (rc=0)
