// Seed: 1514513604
module module_0 (
    id_1
);
  input wire id_1;
  assign module_1.id_16 = 0;
  logic id_2;
  ;
  assign id_2 = (1);
  assign id_2 = -1;
  always id_2 = -1 == id_2;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_10 = 32'd65
) (
    input tri0 id_0,
    output tri1 id_1,
    output wor id_2,
    input supply0 id_3,
    output wire id_4,
    output wor id_5,
    input supply0 id_6,
    output supply1 id_7,
    output tri0 id_8,
    output wire id_9,
    input supply0 _id_10,
    output tri1 id_11,
    input wand id_12
    , id_20,
    input supply1 id_13,
    output tri1 id_14,
    output wor id_15,
    output supply1 id_16,
    input tri id_17,
    input supply1 id_18
);
  wire [-1  &  1 : id_10] id_21;
  parameter id_22 = 1;
  module_0 modCall_1 (id_22);
  assign id_8 = id_22;
endmodule
