--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml piano_all.twx piano_all.ncd -o piano_all.twr piano_all.pcf

Design file:              piano_all.ncd
Physical constraint file: piano_all.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    0.463(R)|    0.313(R)|clk_BUFGP         |   0.000|
sw<0>       |    0.757(R)|    0.573(R)|clk_BUFGP         |   0.000|
sw<1>       |    0.941(R)|    0.562(R)|clk_BUFGP         |   0.000|
sw<2>       |    0.183(R)|    0.553(R)|clk_BUFGP         |   0.000|
sw<3>       |    1.404(R)|    0.536(R)|clk_BUFGP         |   0.000|
sw<4>       |    0.572(R)|    0.543(R)|clk_BUFGP         |   0.000|
sw<5>       |    0.496(R)|    0.496(R)|clk_BUFGP         |   0.000|
sw<6>       |    0.155(R)|    0.560(R)|clk_BUFGP         |   0.000|
sw<7>       |    0.908(R)|    0.290(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
gpioBank1<0>|    8.342(R)|clk_BUFGP         |   0.000|
gpioBank1<1>|    9.063(R)|clk_BUFGP         |   0.000|
gpioBank1<2>|   10.034(R)|clk_BUFGP         |   0.000|
gpioBank1<3>|    9.144(R)|clk_BUFGP         |   0.000|
gpioBank2<0>|    9.655(R)|clk_BUFGP         |   0.000|
gpioBank2<1>|    8.906(R)|clk_BUFGP         |   0.000|
gpioBank2<2>|    8.389(R)|clk_BUFGP         |   0.000|
gpioBank2<3>|    8.653(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.669|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 17 16:12:06 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



