User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/ReadDynamicEnergy/SRAM/1024KB/1024KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 1MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read energy ...

=============
CONFIGURATION
=============
Bank Organization: 64 x 1
 - Row Activation   : 1 / 64
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 16 Rows x 2048 Columns
Mux Level:
 - Senseamp Mux      : 64
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 809.486um x 915.994um = 741484.223um^2
 |--- Mat Area      = 12.648um x 915.994um = 11585.691um^2   (79.944%)
 |--- Subarray Area = 6.324um x 455.997um = 2883.772um^2   (80.295%)
 - Area Efficiency = 79.944%
Timing:
 -  Read Latency = 4.583ns
 |--- H-Tree Latency = 74.818ps
 |--- Mat Latency    = 4.508ns
    |--- Predecoder Latency = 216.499ps
    |--- Subarray Latency   = 4.292ns
       |--- Row Decoder Latency = 3.536ns
       |--- Bitline Latency     = 603.309ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 148.427ps
       |--- Precharge Latency   = 57.470ps
 - Write Latency = 4.546ns
 |--- H-Tree Latency = 37.409ps
 |--- Mat Latency    = 4.508ns
    |--- Predecoder Latency = 216.499ps
    |--- Subarray Latency   = 4.292ns
       |--- Row Decoder Latency = 3.536ns
       |--- Charge Latency      = 14.345ps
 - Read Bandwidth  = 19.676GB/s
 - Write Bandwidth = 3.728GB/s
Power:
 -  Read Dynamic Energy = 18.934pJ
 |--- H-Tree Dynamic Energy = 10.669pJ
 |--- Mat Dynamic Energy    = 8.265pJ per mat
    |--- Predecoder Dynamic Energy = 0.188pJ
    |--- Subarray Dynamic Energy   = 2.019pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.175pJ
       |--- Mux Decoder Dynamic Energy = 0.418pJ
       |--- Senseamp Dynamic Energy    = 0.012pJ
       |--- Mux Dynamic Energy         = 0.051pJ
       |--- Precharge Dynamic Energy   = 0.776pJ
 - Write Dynamic Energy = 13.471pJ
 |--- H-Tree Dynamic Energy = 10.669pJ
 |--- Mat Dynamic Energy    = 2.802pJ per mat
    |--- Predecoder Dynamic Energy = 0.188pJ
    |--- Subarray Dynamic Energy   = 0.653pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.175pJ
       |--- Mux Decoder Dynamic Energy = 0.418pJ
       |--- Mux Dynamic Energy         = 0.051pJ
 - Leakage Power = 100.445uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 1.569uW per mat

Finished!
