void F_1 ( T_1 * V_1 )\r\n{\r\nF_2 ( V_1 ) ;\r\n}\r\nvoid F_3 ( T_1 * V_1 )\r\n{\r\nT_1 * V_2 ;\r\nstruct V_3 * V_4 ;\r\nF_4 ( V_1 ) ;\r\nif ( ! ( V_1 -> V_5 & V_6 ) ) {\r\nF_5 ( V_1 ) ;\r\nF_6 ( V_1 ) ;\r\n}\r\nif ( V_1 -> V_7 == V_8 || V_1 -> V_7 == V_9 || F_7 ( & V_1 -> V_10 ) != NULL )\r\nF_8 ( V_1 ) ;\r\nelse\r\nV_1 -> V_11 = 0 ;\r\nF_9 ( V_1 ) ;\r\nF_10 ( V_1 -> V_12 ) ;\r\nF_11 ( & V_13 ) ;\r\nF_12 (ax25o, node, &ax25_list) {\r\nif ( V_2 == V_1 )\r\ncontinue;\r\nif ( V_2 -> V_12 != V_1 -> V_12 )\r\ncontinue;\r\nif ( V_2 -> V_7 == V_8 || V_2 -> V_7 == V_9 ) {\r\nF_8 ( V_2 ) ;\r\ncontinue;\r\n}\r\nif ( ! ( V_2 -> V_5 & V_6 ) && V_2 -> V_7 == V_14 ) {\r\nF_5 ( V_2 ) ;\r\nF_6 ( V_2 ) ;\r\n}\r\nif ( V_2 -> V_7 == V_8 || V_2 -> V_7 == V_9 || F_7 ( & V_2 -> V_10 ) != NULL )\r\nF_8 ( V_2 ) ;\r\nif ( V_2 -> V_7 != V_15 )\r\nF_9 ( V_2 ) ;\r\n}\r\nF_13 ( & V_13 ) ;\r\n}\r\nvoid F_2 ( T_1 * V_1 )\r\n{\r\nV_1 -> V_5 &= V_16 ;\r\nV_1 -> V_11 = 0 ;\r\nF_14 ( V_1 ) ;\r\nF_15 ( V_1 ) ;\r\nF_16 ( V_1 ) ;\r\nF_9 ( V_1 ) ;\r\n}\r\nstatic void F_17 ( V_12 * V_12 , unsigned char V_17 , unsigned char V_18 )\r\n{\r\nstruct V_19 * V_20 ;\r\nunsigned char * V_21 ;\r\nif ( V_12 -> V_22 == NULL )\r\nreturn;\r\nif ( ( V_20 = F_18 ( 2 , V_23 ) ) == NULL )\r\nreturn;\r\nF_19 ( V_20 ) ;\r\nV_21 = F_20 ( V_20 , 2 ) ;\r\n* V_21 ++ = V_17 ;\r\n* V_21 ++ = V_18 ;\r\nV_20 -> V_24 = F_21 ( V_20 , V_12 -> V_22 ) ;\r\nF_22 ( V_20 ) ;\r\n}\r\nstatic int F_23 ( V_12 * V_12 )\r\n{\r\nT_1 * V_1 ;\r\nint V_25 = 0 ;\r\nstruct V_3 * V_4 ;\r\nF_11 ( & V_13 ) ;\r\nF_12 (ax25, node, &ax25_list)\r\nif ( V_1 -> V_12 == V_12 && ( V_1 -> V_5 & V_16 ) && V_1 -> V_7 > V_8 ) {\r\nV_25 = 1 ;\r\nbreak;\r\n}\r\nF_13 ( & V_13 ) ;\r\nreturn V_25 ;\r\n}\r\nstatic void F_24 ( V_12 * V_12 )\r\n{\r\nif ( V_12 == NULL )\r\nreturn;\r\nif ( V_12 -> V_26 . V_27 == 0 )\r\nF_17 ( V_12 , 5 , 1 ) ;\r\nV_12 -> V_26 . V_27 = 1 ;\r\nF_10 ( V_12 ) ;\r\n}\r\nvoid F_25 ( V_12 * V_12 )\r\n{\r\nif ( V_12 == NULL )\r\nreturn;\r\nif ( V_12 -> V_26 . V_27 && ! F_23 ( V_12 ) ) {\r\nF_17 ( V_12 , 5 , 0 ) ;\r\nV_12 -> V_26 . V_27 = 0 ;\r\nF_26 ( V_12 ) ;\r\n}\r\n}\r\nvoid F_27 ( T_1 * V_1 )\r\n{\r\nF_24 ( V_1 -> V_12 ) ;\r\nV_1 -> V_5 |= V_16 ;\r\n}\r\nvoid F_28 ( T_1 * V_1 )\r\n{\r\nV_1 -> V_5 &= ~ V_16 ;\r\nF_25 ( V_1 -> V_12 ) ;\r\n}
