Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 30 09:38:15 2024
| Host         : PA32 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.830        0.000                      0                84022        0.040        0.000                      0                84022        3.000        0.000                       0                  9070  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 10.000}     20.000          50.000          
  clkfbout_cpuclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk        3.830        0.000                      0                84022        0.040        0.000                      0                84022        8.750        0.000                       0                  9066  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        3.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.294ns  (logic 2.144ns (14.018%)  route 13.150ns (85.982%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 20.832 - 20.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.278    -1.713    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.589 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.022    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.926 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.629     0.704    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X51Y92         FDRE                                         r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456     1.160 r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/Q
                         net (fo=8226, routed)        4.383     5.542    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/A1
    SLICE_X70Y142        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.666 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/OD
    SLICE_X70Y142        MUXF7 (Prop_muxf7_I0_O)      0.241     5.907 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F7.B/O
                         net (fo=1, routed)           0.000     5.907    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/O0
    SLICE_X70Y142        MUXF8 (Prop_muxf8_I0_O)      0.098     6.005 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F8/O
                         net (fo=1, routed)           0.986     6.991    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14_n_0
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.319     7.310 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.310    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13_n_0
    SLICE_X71Y137        MUXF7 (Prop_muxf7_I0_O)      0.238     7.548 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.548    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5_n_0
    SLICE_X71Y137        MUXF8 (Prop_muxf8_I0_O)      0.104     7.652 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           1.182     8.834    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X75Y135        LUT6 (Prop_lut6_I0_O)        0.316     9.150 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           1.257    10.406    Core_cpu/U_EX_MEM/spo[14]
    SLICE_X75Y109        LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  Core_cpu/U_EX_MEM/WB_rdo[14]_i_1/O
                         net (fo=7, routed)           2.296    12.827    Core_cpu/U_EX_MEM/Bus_rdata[14]
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.951 r  Core_cpu/U_EX_MEM/Mem_DRAM_i_19/O
                         net (fo=258, routed)         3.048    15.998    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_14_14/D
    SLICE_X80Y138        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.026    18.542    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.642 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.154    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.245 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.587    20.832    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_14_14/WCLK
    SLICE_X80Y138        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.171    20.661    
                         clock uncertainty           -0.108    20.553    
    SLICE_X80Y138        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    19.828    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         19.828    
                         arrival time                         -15.998    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.268ns  (logic 2.144ns (14.043%)  route 13.124ns (85.957%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 20.835 - 20.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.278    -1.713    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.589 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.022    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.926 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.629     0.704    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X51Y92         FDRE                                         r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456     1.160 r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/Q
                         net (fo=8226, routed)        4.383     5.542    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/A1
    SLICE_X70Y142        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.666 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/OD
    SLICE_X70Y142        MUXF7 (Prop_muxf7_I0_O)      0.241     5.907 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F7.B/O
                         net (fo=1, routed)           0.000     5.907    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/O0
    SLICE_X70Y142        MUXF8 (Prop_muxf8_I0_O)      0.098     6.005 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F8/O
                         net (fo=1, routed)           0.986     6.991    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14_n_0
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.319     7.310 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.310    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13_n_0
    SLICE_X71Y137        MUXF7 (Prop_muxf7_I0_O)      0.238     7.548 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.548    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5_n_0
    SLICE_X71Y137        MUXF8 (Prop_muxf8_I0_O)      0.104     7.652 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           1.182     8.834    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X75Y135        LUT6 (Prop_lut6_I0_O)        0.316     9.150 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           1.257    10.406    Core_cpu/U_EX_MEM/spo[14]
    SLICE_X75Y109        LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  Core_cpu/U_EX_MEM/WB_rdo[14]_i_1/O
                         net (fo=7, routed)           2.296    12.827    Core_cpu/U_EX_MEM/Bus_rdata[14]
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.951 r  Core_cpu/U_EX_MEM/Mem_DRAM_i_19/O
                         net (fo=258, routed)         3.021    15.971    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/D
    SLICE_X80Y143        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.026    18.542    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.642 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.154    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.245 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.590    20.835    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/WCLK
    SLICE_X80Y143        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.171    20.664    
                         clock uncertainty           -0.108    20.556    
    SLICE_X80Y143        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    19.831    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                         -15.971    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.258ns  (logic 2.144ns (14.052%)  route 13.114ns (85.948%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 20.835 - 20.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.278    -1.713    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.589 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.022    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.926 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.629     0.704    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X51Y92         FDRE                                         r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456     1.160 r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/Q
                         net (fo=8226, routed)        4.383     5.542    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/A1
    SLICE_X70Y142        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.666 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/OD
    SLICE_X70Y142        MUXF7 (Prop_muxf7_I0_O)      0.241     5.907 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F7.B/O
                         net (fo=1, routed)           0.000     5.907    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/O0
    SLICE_X70Y142        MUXF8 (Prop_muxf8_I0_O)      0.098     6.005 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F8/O
                         net (fo=1, routed)           0.986     6.991    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14_n_0
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.319     7.310 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.310    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13_n_0
    SLICE_X71Y137        MUXF7 (Prop_muxf7_I0_O)      0.238     7.548 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.548    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5_n_0
    SLICE_X71Y137        MUXF8 (Prop_muxf8_I0_O)      0.104     7.652 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           1.182     8.834    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X75Y135        LUT6 (Prop_lut6_I0_O)        0.316     9.150 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           1.257    10.406    Core_cpu/U_EX_MEM/spo[14]
    SLICE_X75Y109        LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  Core_cpu/U_EX_MEM/WB_rdo[14]_i_1/O
                         net (fo=7, routed)           2.296    12.827    Core_cpu/U_EX_MEM/Bus_rdata[14]
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.951 r  Core_cpu/U_EX_MEM/Mem_DRAM_i_19/O
                         net (fo=258, routed)         3.011    15.962    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_14_14/D
    SLICE_X80Y145        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.026    18.542    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.642 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.154    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.245 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.590    20.835    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_14_14/WCLK
    SLICE_X80Y145        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.171    20.664    
                         clock uncertainty           -0.108    20.556    
    SLICE_X80Y145        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    19.831    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                         -15.962    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.198ns  (logic 2.144ns (14.107%)  route 13.054ns (85.893%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 20.829 - 20.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.278    -1.713    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.589 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.022    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.926 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.629     0.704    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X51Y92         FDRE                                         r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456     1.160 r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/Q
                         net (fo=8226, routed)        4.383     5.542    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/A1
    SLICE_X70Y142        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.666 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/OD
    SLICE_X70Y142        MUXF7 (Prop_muxf7_I0_O)      0.241     5.907 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F7.B/O
                         net (fo=1, routed)           0.000     5.907    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/O0
    SLICE_X70Y142        MUXF8 (Prop_muxf8_I0_O)      0.098     6.005 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F8/O
                         net (fo=1, routed)           0.986     6.991    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14_n_0
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.319     7.310 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.310    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13_n_0
    SLICE_X71Y137        MUXF7 (Prop_muxf7_I0_O)      0.238     7.548 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.548    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5_n_0
    SLICE_X71Y137        MUXF8 (Prop_muxf8_I0_O)      0.104     7.652 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           1.182     8.834    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X75Y135        LUT6 (Prop_lut6_I0_O)        0.316     9.150 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           1.257    10.406    Core_cpu/U_EX_MEM/spo[14]
    SLICE_X75Y109        LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  Core_cpu/U_EX_MEM/WB_rdo[14]_i_1/O
                         net (fo=7, routed)           2.296    12.827    Core_cpu/U_EX_MEM/Bus_rdata[14]
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.951 r  Core_cpu/U_EX_MEM/Mem_DRAM_i_19/O
                         net (fo=258, routed)         2.951    15.902    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_14_14/D
    SLICE_X74Y145        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.026    18.542    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.642 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.154    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.245 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.584    20.829    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_14_14/WCLK
    SLICE_X74Y145        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.171    20.658    
                         clock uncertainty           -0.108    20.550    
    SLICE_X74Y145        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    19.825    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         19.825    
                         arrival time                         -15.902    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.144ns  (logic 2.144ns (14.157%)  route 13.000ns (85.843%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 20.829 - 20.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.278    -1.713    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.589 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.022    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.926 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.629     0.704    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X51Y92         FDRE                                         r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456     1.160 r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/Q
                         net (fo=8226, routed)        4.383     5.542    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/A1
    SLICE_X70Y142        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.666 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/OD
    SLICE_X70Y142        MUXF7 (Prop_muxf7_I0_O)      0.241     5.907 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F7.B/O
                         net (fo=1, routed)           0.000     5.907    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/O0
    SLICE_X70Y142        MUXF8 (Prop_muxf8_I0_O)      0.098     6.005 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F8/O
                         net (fo=1, routed)           0.986     6.991    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14_n_0
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.319     7.310 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.310    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13_n_0
    SLICE_X71Y137        MUXF7 (Prop_muxf7_I0_O)      0.238     7.548 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.548    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5_n_0
    SLICE_X71Y137        MUXF8 (Prop_muxf8_I0_O)      0.104     7.652 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           1.182     8.834    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X75Y135        LUT6 (Prop_lut6_I0_O)        0.316     9.150 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           1.257    10.406    Core_cpu/U_EX_MEM/spo[14]
    SLICE_X75Y109        LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  Core_cpu/U_EX_MEM/WB_rdo[14]_i_1/O
                         net (fo=7, routed)           2.296    12.827    Core_cpu/U_EX_MEM/Bus_rdata[14]
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.951 r  Core_cpu/U_EX_MEM/Mem_DRAM_i_19/O
                         net (fo=258, routed)         2.897    15.848    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_14_14/D
    SLICE_X78Y138        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.026    18.542    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.642 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.154    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.245 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.584    20.829    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_14_14/WCLK
    SLICE_X78Y138        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.171    20.658    
                         clock uncertainty           -0.108    20.550    
    SLICE_X78Y138        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    19.825    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         19.825    
                         arrival time                         -15.848    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.110ns  (logic 2.144ns (14.189%)  route 12.966ns (85.811%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 20.829 - 20.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.278    -1.713    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.589 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.022    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.926 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.629     0.704    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X51Y92         FDRE                                         r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456     1.160 r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/Q
                         net (fo=8226, routed)        4.383     5.542    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/A1
    SLICE_X70Y142        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.666 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/OD
    SLICE_X70Y142        MUXF7 (Prop_muxf7_I0_O)      0.241     5.907 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F7.B/O
                         net (fo=1, routed)           0.000     5.907    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/O0
    SLICE_X70Y142        MUXF8 (Prop_muxf8_I0_O)      0.098     6.005 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F8/O
                         net (fo=1, routed)           0.986     6.991    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14_n_0
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.319     7.310 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.310    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13_n_0
    SLICE_X71Y137        MUXF7 (Prop_muxf7_I0_O)      0.238     7.548 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.548    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5_n_0
    SLICE_X71Y137        MUXF8 (Prop_muxf8_I0_O)      0.104     7.652 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           1.182     8.834    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X75Y135        LUT6 (Prop_lut6_I0_O)        0.316     9.150 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           1.257    10.406    Core_cpu/U_EX_MEM/spo[14]
    SLICE_X75Y109        LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  Core_cpu/U_EX_MEM/WB_rdo[14]_i_1/O
                         net (fo=7, routed)           2.296    12.827    Core_cpu/U_EX_MEM/Bus_rdata[14]
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.951 r  Core_cpu/U_EX_MEM/Mem_DRAM_i_19/O
                         net (fo=258, routed)         2.863    15.814    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_14_14/D
    SLICE_X76Y146        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.026    18.542    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.642 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.154    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.245 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.584    20.829    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_14_14/WCLK
    SLICE_X76Y146        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.171    20.658    
                         clock uncertainty           -0.108    20.550    
    SLICE_X76Y146        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    19.825    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         19.825    
                         arrival time                         -15.814    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.111ns  (logic 2.144ns (14.188%)  route 12.967ns (85.812%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 20.830 - 20.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.278    -1.713    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.589 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.022    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.926 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.629     0.704    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X51Y92         FDRE                                         r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456     1.160 r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/Q
                         net (fo=8226, routed)        4.383     5.542    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/A1
    SLICE_X70Y142        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.666 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/OD
    SLICE_X70Y142        MUXF7 (Prop_muxf7_I0_O)      0.241     5.907 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F7.B/O
                         net (fo=1, routed)           0.000     5.907    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/O0
    SLICE_X70Y142        MUXF8 (Prop_muxf8_I0_O)      0.098     6.005 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F8/O
                         net (fo=1, routed)           0.986     6.991    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14_n_0
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.319     7.310 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.310    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13_n_0
    SLICE_X71Y137        MUXF7 (Prop_muxf7_I0_O)      0.238     7.548 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.548    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5_n_0
    SLICE_X71Y137        MUXF8 (Prop_muxf8_I0_O)      0.104     7.652 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           1.182     8.834    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X75Y135        LUT6 (Prop_lut6_I0_O)        0.316     9.150 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           1.257    10.406    Core_cpu/U_EX_MEM/spo[14]
    SLICE_X75Y109        LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  Core_cpu/U_EX_MEM/WB_rdo[14]_i_1/O
                         net (fo=7, routed)           2.296    12.827    Core_cpu/U_EX_MEM/Bus_rdata[14]
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.951 r  Core_cpu/U_EX_MEM/Mem_DRAM_i_19/O
                         net (fo=258, routed)         2.864    15.815    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_14_14/D
    SLICE_X76Y148        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.026    18.542    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.642 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.154    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.245 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.585    20.830    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_14_14/WCLK
    SLICE_X76Y148        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.171    20.659    
                         clock uncertainty           -0.108    20.551    
    SLICE_X76Y148        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    19.826    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         19.826    
                         arrival time                         -15.815    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.061ns  (logic 2.144ns (14.236%)  route 12.917ns (85.764%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 20.827 - 20.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.278    -1.713    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.589 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.022    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.926 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.629     0.704    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X51Y92         FDRE                                         r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456     1.160 r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/Q
                         net (fo=8226, routed)        4.383     5.542    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/A1
    SLICE_X70Y142        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.666 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/OD
    SLICE_X70Y142        MUXF7 (Prop_muxf7_I0_O)      0.241     5.907 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F7.B/O
                         net (fo=1, routed)           0.000     5.907    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/O0
    SLICE_X70Y142        MUXF8 (Prop_muxf8_I0_O)      0.098     6.005 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F8/O
                         net (fo=1, routed)           0.986     6.991    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14_n_0
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.319     7.310 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.310    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13_n_0
    SLICE_X71Y137        MUXF7 (Prop_muxf7_I0_O)      0.238     7.548 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.548    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5_n_0
    SLICE_X71Y137        MUXF8 (Prop_muxf8_I0_O)      0.104     7.652 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           1.182     8.834    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X75Y135        LUT6 (Prop_lut6_I0_O)        0.316     9.150 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           1.257    10.406    Core_cpu/U_EX_MEM/spo[14]
    SLICE_X75Y109        LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  Core_cpu/U_EX_MEM/WB_rdo[14]_i_1/O
                         net (fo=7, routed)           2.296    12.827    Core_cpu/U_EX_MEM/Bus_rdata[14]
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.951 r  Core_cpu/U_EX_MEM/Mem_DRAM_i_19/O
                         net (fo=258, routed)         2.814    15.764    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_14_14/D
    SLICE_X78Y136        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.026    18.542    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.642 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.154    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.245 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.582    20.827    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_14_14/WCLK
    SLICE_X78Y136        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.171    20.656    
                         clock uncertainty           -0.108    20.548    
    SLICE_X78Y136        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    19.823    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         19.823    
                         arrival time                         -15.764    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.055ns  (logic 2.144ns (14.241%)  route 12.911ns (85.759%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 20.828 - 20.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.278    -1.713    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.589 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.022    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.926 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.629     0.704    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X51Y92         FDRE                                         r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456     1.160 r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/Q
                         net (fo=8226, routed)        4.383     5.542    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/A1
    SLICE_X70Y142        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.666 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/OD
    SLICE_X70Y142        MUXF7 (Prop_muxf7_I0_O)      0.241     5.907 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F7.B/O
                         net (fo=1, routed)           0.000     5.907    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/O0
    SLICE_X70Y142        MUXF8 (Prop_muxf8_I0_O)      0.098     6.005 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F8/O
                         net (fo=1, routed)           0.986     6.991    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14_n_0
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.319     7.310 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.310    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13_n_0
    SLICE_X71Y137        MUXF7 (Prop_muxf7_I0_O)      0.238     7.548 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.548    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5_n_0
    SLICE_X71Y137        MUXF8 (Prop_muxf8_I0_O)      0.104     7.652 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           1.182     8.834    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X75Y135        LUT6 (Prop_lut6_I0_O)        0.316     9.150 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           1.257    10.406    Core_cpu/U_EX_MEM/spo[14]
    SLICE_X75Y109        LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  Core_cpu/U_EX_MEM/WB_rdo[14]_i_1/O
                         net (fo=7, routed)           2.296    12.827    Core_cpu/U_EX_MEM/Bus_rdata[14]
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.951 r  Core_cpu/U_EX_MEM/Mem_DRAM_i_19/O
                         net (fo=258, routed)         2.808    15.759    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_14_14/D
    SLICE_X80Y133        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.026    18.542    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.642 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.154    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.245 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.583    20.828    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_14_14/WCLK
    SLICE_X80Y133        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.171    20.657    
                         clock uncertainty           -0.108    20.549    
    SLICE_X80Y133        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    19.824    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         19.824    
                         arrival time                         -15.759    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.039ns  (logic 2.144ns (14.256%)  route 12.895ns (85.743%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 20.829 - 20.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.278    -1.713    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.589 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.022    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.926 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.629     0.704    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X51Y92         FDRE                                         r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456     1.160 r  Core_cpu/U_EX_MEM/MEM_C_reg[3]/Q
                         net (fo=8226, routed)        4.383     5.542    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/A1
    SLICE_X70Y142        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.666 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/OD
    SLICE_X70Y142        MUXF7 (Prop_muxf7_I0_O)      0.241     5.907 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F7.B/O
                         net (fo=1, routed)           0.000     5.907    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/O0
    SLICE_X70Y142        MUXF8 (Prop_muxf8_I0_O)      0.098     6.005 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/F8/O
                         net (fo=1, routed)           0.986     6.991    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14_n_0
    SLICE_X71Y137        LUT6 (Prop_lut6_I0_O)        0.319     7.310 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     7.310    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_13_n_0
    SLICE_X71Y137        MUXF7 (Prop_muxf7_I0_O)      0.238     7.548 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.548    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_5_n_0
    SLICE_X71Y137        MUXF8 (Prop_muxf8_I0_O)      0.104     7.652 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1/O
                         net (fo=1, routed)           1.182     8.834    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_1_n_0
    SLICE_X75Y135        LUT6 (Prop_lut6_I0_O)        0.316     9.150 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           1.257    10.406    Core_cpu/U_EX_MEM/spo[14]
    SLICE_X75Y109        LUT5 (Prop_lut5_I1_O)        0.124    10.530 r  Core_cpu/U_EX_MEM/WB_rdo[14]_i_1/O
                         net (fo=7, routed)           2.296    12.827    Core_cpu/U_EX_MEM/Bus_rdata[14]
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.124    12.951 r  Core_cpu/U_EX_MEM/Mem_DRAM_i_19/O
                         net (fo=258, routed)         2.792    15.742    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/D
    SLICE_X76Y145        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    14.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.026    18.542    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.100    18.642 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.154    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.245 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        1.584    20.829    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/WCLK
    SLICE_X76Y145        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.171    20.658    
                         clock uncertainty           -0.108    20.550    
    SLICE_X76Y145        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    19.825    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         19.825    
                         arrival time                         -15.742    
  -------------------------------------------------------------------
                         slack                                  4.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Core_cpu/U_PC/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_IF_ID/ID_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.358%)  route 0.236ns (62.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.562     0.580    Core_cpu/U_PC/cpu_clk_BUFG
    SLICE_X53Y94         FDRE                                         r  Core_cpu/U_PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  Core_cpu/U_PC/pc_reg[7]/Q
                         net (fo=117, routed)         0.236     0.958    Core_cpu/U_IF_ID/Q[7]
    SLICE_X49Y92         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.834     1.171    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X49Y92         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc_reg[7]/C
                         clock pessimism             -0.323     0.847    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.070     0.917    Core_cpu/U_IF_ID/ID_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Core_cpu/U_PC/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_IF_ID/ID_pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.421%)  route 0.236ns (62.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.563     0.581    Core_cpu/U_PC/cpu_clk_BUFG
    SLICE_X53Y97         FDRE                                         r  Core_cpu/U_PC/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Core_cpu/U_PC/pc_reg[11]/Q
                         net (fo=33, routed)          0.236     0.958    Core_cpu/U_IF_ID/Q[11]
    SLICE_X51Y94         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.833     1.170    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X51Y94         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc_reg[11]/C
                         clock pessimism             -0.323     0.846    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.071     0.917    Core_cpu/U_IF_ID/ID_pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Core_cpu/U_PC/pc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_IF_ID/ID_pc4_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.251ns (60.803%)  route 0.162ns (39.197%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.563     0.581    Core_cpu/U_PC/cpu_clk_BUFG
    SLICE_X53Y97         FDRE                                         r  Core_cpu/U_PC/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Core_cpu/U_PC/pc_reg[10]/Q
                         net (fo=33, routed)          0.162     0.884    Core_cpu/U_NPC/Q[9]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.994 r  Core_cpu/U_NPC/pc4_carry__1/O[1]
                         net (fo=2, routed)           0.000     0.994    Core_cpu/U_IF_ID/ID_pc4_reg[31]_1[9]
    SLICE_X51Y97         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.834     1.171    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X51Y97         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[10]/C
                         clock pessimism             -0.323     0.847    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.102     0.949    Core_cpu/U_IF_ID/ID_pc4_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Core_cpu/U_PC/pc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_IF_ID/ID_pc4_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.186%)  route 0.165ns (39.814%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.563     0.581    Core_cpu/U_PC/cpu_clk_BUFG
    SLICE_X53Y97         FDRE                                         r  Core_cpu/U_PC/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Core_cpu/U_PC/pc_reg[12]/Q
                         net (fo=33, routed)          0.165     0.887    Core_cpu/U_NPC/Q[11]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.995 r  Core_cpu/U_NPC/pc4_carry__1/O[3]
                         net (fo=2, routed)           0.000     0.995    Core_cpu/U_IF_ID/ID_pc4_reg[31]_1[11]
    SLICE_X51Y97         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.834     1.171    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X51Y97         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[12]/C
                         clock pessimism             -0.323     0.847    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.102     0.949    Core_cpu/U_IF_ID/ID_pc4_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Core_cpu/U_PC/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_IF_ID/ID_pc4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.252ns (60.873%)  route 0.162ns (39.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.563     0.581    Core_cpu/U_PC/cpu_clk_BUFG
    SLICE_X53Y98         FDRE                                         r  Core_cpu/U_PC/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Core_cpu/U_PC/pc_reg[15]/Q
                         net (fo=33, routed)          0.162     0.884    Core_cpu/U_NPC/Q[14]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.995 r  Core_cpu/U_NPC/pc4_carry__2/O[2]
                         net (fo=2, routed)           0.000     0.995    Core_cpu/U_IF_ID/ID_pc4_reg[31]_1[14]
    SLICE_X51Y98         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.834     1.171    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X51Y98         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[15]/C
                         clock pessimism             -0.323     0.847    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.102     0.949    Core_cpu/U_IF_ID/ID_pc4_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Core_cpu/U_PC/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_IF_ID/ID_pc4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.251ns (60.621%)  route 0.163ns (39.379%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.563     0.581    Core_cpu/U_PC/cpu_clk_BUFG
    SLICE_X53Y98         FDRE                                         r  Core_cpu/U_PC/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Core_cpu/U_PC/pc_reg[14]/Q
                         net (fo=33, routed)          0.163     0.885    Core_cpu/U_NPC/Q[13]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.995 r  Core_cpu/U_NPC/pc4_carry__2/O[1]
                         net (fo=2, routed)           0.000     0.995    Core_cpu/U_IF_ID/ID_pc4_reg[31]_1[13]
    SLICE_X51Y98         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.834     1.171    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X51Y98         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[14]/C
                         clock pessimism             -0.323     0.847    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.102     0.949    Core_cpu/U_IF_ID/ID_pc4_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Core_cpu/U_PC/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_IF_ID/ID_pc4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.251ns (60.621%)  route 0.163ns (39.379%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.562     0.580    Core_cpu/U_PC/cpu_clk_BUFG
    SLICE_X53Y96         FDRE                                         r  Core_cpu/U_PC/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  Core_cpu/U_PC/pc_reg[6]/Q
                         net (fo=112, routed)         0.163     0.884    Core_cpu/U_NPC/Q[5]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.994 r  Core_cpu/U_NPC/pc4_carry__0/O[1]
                         net (fo=2, routed)           0.000     0.994    Core_cpu/U_IF_ID/ID_pc4_reg[31]_1[5]
    SLICE_X51Y96         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.833     1.170    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X51Y96         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[6]/C
                         clock pessimism             -0.323     0.846    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.102     0.948    Core_cpu/U_IF_ID/ID_pc4_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Core_cpu/U_PC/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_IF_ID/ID_pc4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.256ns (61.492%)  route 0.160ns (38.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.563     0.581    Core_cpu/U_PC/cpu_clk_BUFG
    SLICE_X53Y98         FDRE                                         r  Core_cpu/U_PC/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Core_cpu/U_PC/pc_reg[13]/Q
                         net (fo=33, routed)          0.160     0.882    Core_cpu/U_NPC/Q[12]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.997 r  Core_cpu/U_NPC/pc4_carry__2/O[0]
                         net (fo=2, routed)           0.000     0.997    Core_cpu/U_IF_ID/ID_pc4_reg[31]_1[12]
    SLICE_X51Y98         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.834     1.171    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X51Y98         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[13]/C
                         clock pessimism             -0.323     0.847    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.102     0.949    Core_cpu/U_IF_ID/ID_pc4_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Core_cpu/U_PC/pc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_IF_ID/ID_pc4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.256ns (61.350%)  route 0.161ns (38.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.563     0.581    Core_cpu/U_PC/cpu_clk_BUFG
    SLICE_X53Y97         FDRE                                         r  Core_cpu/U_PC/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Core_cpu/U_PC/pc_reg[9]/Q
                         net (fo=33, routed)          0.161     0.883    Core_cpu/U_NPC/Q[8]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.998 r  Core_cpu/U_NPC/pc4_carry__1/O[0]
                         net (fo=2, routed)           0.000     0.998    Core_cpu/U_IF_ID/ID_pc4_reg[31]_1[8]
    SLICE_X51Y97         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.834     1.171    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X51Y97         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[9]/C
                         clock pessimism             -0.323     0.847    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.102     0.949    Core_cpu/U_IF_ID/ID_pc4_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Core_cpu/U_PC/pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_IF_ID/ID_pc4_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.256ns (61.124%)  route 0.163ns (38.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.563     0.581    Core_cpu/U_PC/cpu_clk_BUFG
    SLICE_X53Y99         FDRE                                         r  Core_cpu/U_PC/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Core_cpu/U_PC/pc_reg[17]/Q
                         net (fo=2, routed)           0.163     0.885    Core_cpu/U_NPC/Q[16]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.000 r  Core_cpu/U_NPC/pc4_carry__3/O[0]
                         net (fo=2, routed)           0.000     1.000    Core_cpu/U_IF_ID/ID_pc4_reg[31]_1[16]
    SLICE_X51Y99         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9063, routed)        0.834     1.171    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X51Y99         FDRE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[17]/C
                         clock pessimism             -0.323     0.847    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.102     0.949    Core_cpu/U_IF_ID/ID_pc4_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X47Y93    Core_cpu/U_EX_MEM/MEM_C_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y98    Core_cpu/U_EX_MEM/MEM_C_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X71Y97    Core_cpu/U_EX_MEM/MEM_C_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X71Y99    Core_cpu/U_EX_MEM/MEM_C_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y98    Core_cpu/U_EX_MEM/MEM_C_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y98    Core_cpu/U_EX_MEM/MEM_C_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X48Y98    Core_cpu/U_EX_MEM/MEM_C_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X30Y89    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X30Y89    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X30Y89    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X30Y89    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_9_9/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y71    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y71    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_20_20/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_20_20/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_20_20/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y101   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_13_13/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y101   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_13_13/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X50Y131   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X50Y131   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X50Y131   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_26_26/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X50Y131   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_26_26/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_20_20/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_20_20/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_20_20/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_20_20/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT



