<table><tbody><tr><td align="right">OGSA-GFS </td><td><b> - </b> A OGSA based Grid File System.</td></tr><tr><td align="right">Intelligent Robotics and Applications </td><td><b> - </b> 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics and Applications </td><td><b> - </b> 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right">A </td><td><b> 0.1-to-1.5GHz </b> 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">A </td><td><b> 1.2 </b> V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">A </td><td><b> 1.6V </b> 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right"></td><td><b> 11.4 </b> A 512Gb 3b/cell 64-stacked WL 3D V-NAND flash memory.</td></tr><tr><td align="right">7.5 A </td><td><b> 128Gb </b> 2b/cell NAND flash memory in 14nm technology with tPROG=640µs and 800MB/s I/O rate.</td></tr><tr><td align="right">A 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory with </td><td><b> 12MB/s </b> program throughput.</td></tr><tr><td align="right">7.5 A 128Gb 2b/cell NAND flash memory in </td><td><b> 14nm </b> technology with tPROG=640µs and 800MB/s I/O rate.</td></tr><tr><td align="right">A </td><td><b> 16Gb </b> 18Gb/S/pin GDDR6 DRAM with per-bit trainable single-ended DFE and PLL-less clocking.</td></tr><tr><td align="right">A </td><td><b> 16Gb/s/pin </b> 8Gb GDDR6 DRAM with bandwidth extension techniques for high-speed applications.</td></tr><tr><td align="right">A 16Gb </td><td><b> 18Gb/S/pin </b> GDDR6 DRAM with per-bit trainable single-ended DFE and PLL-less clocking.</td></tr><tr><td align="right">7.6 </td><td><b> 1GB/s </b> 2Tb NAND flash multi-chip package with frequency-boosting interface chip.</td></tr><tr><td align="right">A </td><td><b> 1Tb </b> 4b/cell 64-stacked-WL 3D NAND flash memory with 12MB/s program throughput.</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA </td><td><b> 2013, </b> Busan, South Korea, September 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, </td><td><b> 2013, </b> Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA </td><td><b> 2013, </b> Busan, South Korea, September 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, </td><td><b> 2013, </b> Proceedings, Part II</td></tr><tr><td align="right">23.1 </td><td><b> 20nm </b> high-K metal-gate heterogeneous 64b quad-core CPUs and hexa-core GPU for high-performance and energy-efficient mobile application processor.</td></tr><tr><td align="right"></td><td><b> 23.1 </b> 20nm high-K metal-gate heterogeneous 64b quad-core CPUs and hexa-core GPU for high-performance and energy-efficient mobile application processor.</td></tr><tr><td align="right"></td><td><b> 23.4 </b> An extremely low-standby-power 3.733Gb/s/pin 2Gb LPDDR4 SDRAM for wearable devices.</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September </td><td><b> 25-28, </b> 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September </td><td><b> 25-28, </b> 2013, Proceedings, Part II</td></tr><tr><td align="right">23.4 An extremely low-standby-power 3.733Gb/s/pin </td><td><b> 2Gb </b> LPDDR4 SDRAM for wearable devices.</td></tr><tr><td align="right">7.6 1GB/s </td><td><b> 2Tb </b> NAND flash multi-chip package with frequency-boosting interface chip.</td></tr><tr><td align="right">7.5 A 128Gb </td><td><b> 2b/cell </b> NAND flash memory in 14nm technology with tPROG=640µs and 800MB/s I/O rate.</td></tr><tr><td align="right">A 65nm CMOS </td><td><b> 2×2 </b> MIMO multi-band LTE RF transceiver for small cell base stations.</td></tr><tr><td align="right">Multi-Slew-Rate Output Driver and Optimized Impedance-Calibration Circuit for 66nm </td><td><b> 3.0Gb/s/pin </b> DRAM Interface.</td></tr><tr><td align="right">A 1.2 V 30 nm </td><td><b> 3.2 </b> Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">A 1.6V </td><td><b> 3.3Gb/s </b> GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right">23.4 An extremely low-standby-power </td><td><b> 3.733Gb/s/pin </b> 2Gb LPDDR4 SDRAM for wearable devices.</td></tr><tr><td align="right">A 1.2 V </td><td><b> 30 </b> nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">11.4 A 512Gb 3b/cell 64-stacked WL </td><td><b> 3D </b> V-NAND flash memory.</td></tr><tr><td align="right">A 1Tb 4b/cell 64-stacked-WL </td><td><b> 3D </b> NAND flash memory with 12MB/s program throughput.</td></tr><tr><td align="right">11.4 A 512Gb </td><td><b> 3b/cell </b> 64-stacked WL 3D V-NAND flash memory.</td></tr><tr><td align="right">A 1.2 V 30 nm 3.2 Gb/s/pin </td><td><b> 4 </b> Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">A 0.1-to-1.5GHz </td><td><b> 4.2mW </b> All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">A 1Tb </td><td><b> 4b/cell </b> 64-stacked-WL 3D NAND flash memory with 12MB/s program throughput.</td></tr><tr><td align="right">11.4 A </td><td><b> 512Gb </b> 3b/cell 64-stacked WL 3D V-NAND flash memory.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in </td><td><b> 54nm </b> CMOS.</td></tr><tr><td align="right">11.4 A 512Gb 3b/cell </td><td><b> 64-stacked </b> WL 3D V-NAND flash memory.</td></tr><tr><td align="right">A 1Tb 4b/cell </td><td><b> 64-stacked-WL </b> 3D NAND flash memory with 12MB/s program throughput.</td></tr><tr><td align="right">23.1 20nm high-K metal-gate heterogeneous </td><td><b> 64b </b> quad-core CPUs and hexa-core GPU for high-performance and energy-efficient mobile application processor.</td></tr><tr><td align="right">A </td><td><b> 65nm </b> CMOS 2×2 MIMO multi-band LTE RF transceiver for small cell base stations.</td></tr><tr><td align="right">Multi-Slew-Rate Output Driver and Optimized Impedance-Calibration Circuit for </td><td><b> 66nm </b> 3.0Gb/s/pin DRAM Interface.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in </td><td><b> 66nm </b> CMOS Technology.</td></tr><tr><td align="right">Intelligent Robotics and Applications - </td><td><b> 6th </b> International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics and Applications - </td><td><b> 6th </b> International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right"></td><td><b> 7.5 </b> A 128Gb 2b/cell NAND flash memory in 14nm technology with tPROG=640µs and 800MB/s I/O rate.</td></tr><tr><td align="right"></td><td><b> 7.6 </b> 1GB/s 2Tb NAND flash multi-chip package with frequency-boosting interface chip.</td></tr><tr><td align="right">7.5 A 128Gb 2b/cell NAND flash memory in 14nm technology with tPROG=640µs and </td><td><b> 800MB/s </b> I/O rate.</td></tr><tr><td align="right">A 16Gb/s/pin </td><td><b> 8Gb </b> GDDR6 DRAM with bandwidth extension techniques for high-speed applications.</td></tr><tr><td align="right"></td><td><b> A </b> 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right"></td><td><b> A </b> 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit trainable single-ended DFE and PLL-less clocking.</td></tr><tr><td align="right">11.4 </td><td><b> A </b> 512Gb 3b/cell 64-stacked WL 3D V-NAND flash memory.</td></tr><tr><td align="right"></td><td><b> A </b> 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">OGSA-GFS - </td><td><b> A </b> OGSA based Grid File System.</td></tr><tr><td align="right"></td><td><b> A </b> New Bocking Artifact Reduction Algorithm Using Adaptive Filter Based on the Classification of Block Boundary Area.</td></tr><tr><td align="right"></td><td><b> A </b> 16Gb/s/pin 8Gb GDDR6 DRAM with bandwidth extension techniques for high-speed applications.</td></tr><tr><td align="right">7.5 </td><td><b> A </b> 128Gb 2b/cell NAND flash memory in 14nm technology with tPROG=640µs and 800MB/s I/O rate.</td></tr><tr><td align="right"></td><td><b> A </b> Fault Tolerance Service for QoS in Grid Computing.</td></tr><tr><td align="right"></td><td><b> A </b> Recovery Technique Using Multi-agent in Distributed Computing Systems.</td></tr><tr><td align="right"></td><td><b> A </b> 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory with 12MB/s program throughput.</td></tr><tr><td align="right"></td><td><b> A </b> noise-immune stylus analog front-end using adjustable frequency modulation and linear-interpolating data reconstruction for both electrically coupled resonance and active styluses.</td></tr><tr><td align="right"></td><td><b> A </b> 65nm CMOS 2×2 MIMO multi-band LTE RF transceiver for small cell base stations.</td></tr><tr><td align="right"></td><td><b> A </b> 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">Selective Multi-Resolution Motion Estimation Using Half-pixel </td><td><b> Accuracy </b> and Characteristics of Motion Vectors.</td></tr><tr><td align="right">Reusable Electrical </td><td><b> Activity </b> of the Heart Monitoring Patch for Mobile/Ubiquitous Healthcare.</td></tr><tr><td align="right">The Effect of Electrode Designs Based on the Anatomical Heart Location for the Non-Contact Heart </td><td><b> Activity </b> Measurement.</td></tr><tr><td align="right">A New Bocking Artifact Reduction Algorithm Using </td><td><b> Adaptive </b> Filter Based on the Classification of Block Boundary Area.</td></tr><tr><td align="right">Postprocessing Algorithm for Quantization Noise Reduction Using Block Classification and </td><td><b> Adaptive </b> Filtering.</td></tr><tr><td align="right">A New Bocking Artifact Reduction </td><td><b> Algorithm </b> Using Adaptive Filter Based on the Classification of Block Boundary Area.</td></tr><tr><td align="right">Postprocessing </td><td><b> Algorithm </b> for Quantization Noise Reduction Using Block Classification and Adaptive Filtering.</td></tr><tr><td align="right">Outdoor Localization of Quad-Rotor Using Extended Kalman Filter and Cell Division </td><td><b> Algorithm. </b></td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW </td><td><b> All-Digital </b> DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">23.4 </td><td><b> An </b> extremely low-standby-power 3.733Gb/s/pin 2Gb LPDDR4 SDRAM for wearable devices.</td></tr><tr><td align="right">Design of Disaster Collection and </td><td><b> Analysis </b> System Using Crowd Sensing and Beacon Based on Hadoop Framework.</td></tr><tr><td align="right">The Effect of Electrode Designs Based on the </td><td><b> Anatomical </b> Heart Location for the Non-Contact Heart Activity Measurement.</td></tr><tr><td align="right"></td><td><b> Animation </b> of Articulated Character using Minimal Sensors.</td></tr><tr><td align="right">Intelligent Robotics and </td><td><b> Applications </b> - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics and </td><td><b> Applications </b> - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right">The Chamois Reconfigurable Data-Mining </td><td><b> Architecture. </b></td></tr><tr><td align="right">A New Bocking Artifact Reduction Algorithm Using Adaptive Filter Based on the Classification of Block Boundary </td><td><b> Area. </b></td></tr><tr><td align="right">Animation of </td><td><b> Articulated </b> Character using Minimal Sensors.</td></tr><tr><td align="right">A New Bocking </td><td><b> Artifact </b> Reduction Algorithm Using Adaptive Filter Based on the Classification of Block Boundary Area.</td></tr><tr><td align="right">Managing Fault Tolerance Information in Multi-agents </td><td><b> Based </b> Distributed Systems.</td></tr><tr><td align="right">A New Bocking Artifact Reduction Algorithm Using Adaptive Filter </td><td><b> Based </b> on the Classification of Block Boundary Area.</td></tr><tr><td align="right">The Effect of Electrode Designs </td><td><b> Based </b> on the Anatomical Heart Location for the Non-Contact Heart Activity Measurement.</td></tr><tr><td align="right">Design of Disaster Collection and Analysis System Using Crowd Sensing and Beacon </td><td><b> Based </b> on Hadoop Framework.</td></tr><tr><td align="right">Design of Disaster Collection and Analysis System Using Crowd Sensing and </td><td><b> Beacon </b> Based on Hadoop Framework.</td></tr><tr><td align="right">A New Bocking Artifact Reduction Algorithm Using Adaptive Filter Based on the Classification of </td><td><b> Block </b> Boundary Area.</td></tr><tr><td align="right">Postprocessing Algorithm for Quantization Noise Reduction Using </td><td><b> Block </b> Classification and Adaptive Filtering.</td></tr><tr><td align="right">A New </td><td><b> Bocking </b> Artifact Reduction Algorithm Using Adaptive Filter Based on the Classification of Block Boundary Area.</td></tr><tr><td align="right">A New Bocking Artifact Reduction Algorithm Using Adaptive Filter Based on the Classification of Block </td><td><b> Boundary </b> Area.</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, </td><td><b> Busan, </b> South Korea, September 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, </td><td><b> Busan, </b> South Korea, September 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm </td><td><b> CMOS </b> Technology.</td></tr><tr><td align="right">A 65nm </td><td><b> CMOS </b> 2×2 MIMO multi-band LTE RF transceiver for small cell base stations.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54nm </td><td><b> CMOS. </b></td></tr><tr><td align="right">23.1 20nm high-K metal-gate heterogeneous 64b quad-core </td><td><b> CPUs </b> and hexa-core GPU for high-performance and energy-efficient mobile application processor.</td></tr><tr><td align="right">Outdoor Localization of Quad-Rotor Using Extended Kalman Filter and </td><td><b> Cell </b> Division Algorithm.</td></tr><tr><td align="right">The </td><td><b> Chamois </b> Reconfigurable Data-Mining Architecture.</td></tr><tr><td align="right">Animation of Articulated </td><td><b> Character </b> using Minimal Sensors.</td></tr><tr><td align="right">Selective Multi-Resolution Motion Estimation Using Half-pixel Accuracy and </td><td><b> Characteristics </b> of Motion Vectors.</td></tr><tr><td align="right">Multi-Slew-Rate Output Driver and Optimized Impedance-Calibration </td><td><b> Circuit </b> for 66nm 3.0Gb/s/pin DRAM Interface.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction </td><td><b> Circuit </b> and Update Gear Circuit for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear </td><td><b> Circuit </b> for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">A New Bocking Artifact Reduction Algorithm Using Adaptive Filter Based on the </td><td><b> Classification </b> of Block Boundary Area.</td></tr><tr><td align="right">Postprocessing Algorithm for Quantization Noise Reduction Using Block </td><td><b> Classification </b> and Adaptive Filtering.</td></tr><tr><td align="right">Design of Disaster </td><td><b> Collection </b> and Analysis System Using Crowd Sensing and Beacon Based on Hadoop Framework.</td></tr><tr><td align="right"></td><td><b> Comparison </b> and analysis of scan matching techniques for Cooperative-SLAM.</td></tr><tr><td align="right">A Recovery Technique Using Multi-agent in Distributed </td><td><b> Computing </b> Systems.</td></tr><tr><td align="right">A Fault Tolerance Service for QoS in Grid </td><td><b> Computing. </b></td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International </td><td><b> Conference, </b> ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International </td><td><b> Conference, </b> ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right">Comparison and analysis of scan matching techniques for </td><td><b> Cooperative-SLAM. </b></td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle </td><td><b> Correction </b> Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">Design of Disaster Collection and Analysis System Using </td><td><b> Crowd </b> Sensing and Beacon Based on Hadoop Framework.</td></tr><tr><td align="right">A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb </td><td><b> DDR4 </b> SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">A 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit trainable single-ended </td><td><b> DFE </b> and PLL-less clocking.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital </td><td><b> DLL </b> with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 </td><td><b> DRAM </b> with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right">A 16Gb 18Gb/S/pin GDDR6 </td><td><b> DRAM </b> with per-bit trainable single-ended DFE and PLL-less clocking.</td></tr><tr><td align="right">Multi-Slew-Rate Output Driver and Optimized Impedance-Calibration Circuit for 66nm 3.0Gb/s/pin </td><td><b> DRAM </b> Interface.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for </td><td><b> DRAM </b> in 66nm CMOS Technology.</td></tr><tr><td align="right">A 16Gb/s/pin 8Gb GDDR6 </td><td><b> DRAM </b> with bandwidth extension techniques for high-speed applications.</td></tr><tr><td align="right">A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant </td><td><b> Data-Fetch </b> Scheme.</td></tr><tr><td align="right">The Chamois Reconfigurable </td><td><b> Data-Mining </b> Architecture.</td></tr><tr><td align="right"></td><td><b> Design </b> of Disaster Collection and Analysis System Using Crowd Sensing and Beacon Based on Hadoop Framework.</td></tr><tr><td align="right">The Effect of Electrode </td><td><b> Designs </b> Based on the Anatomical Heart Location for the Non-Contact Heart Activity Measurement.</td></tr><tr><td align="right">A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error </td><td><b> Detection </b> and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">Design of </td><td><b> Disaster </b> Collection and Analysis System Using Crowd Sensing and Beacon Based on Hadoop Framework.</td></tr><tr><td align="right">Managing Fault Tolerance Information in Multi-agents Based </td><td><b> Distributed </b> Systems.</td></tr><tr><td align="right">A Recovery Technique Using Multi-agent in </td><td><b> Distributed </b> Computing Systems.</td></tr><tr><td align="right">Outdoor Localization of Quad-Rotor Using Extended Kalman Filter and Cell </td><td><b> Division </b> Algorithm.</td></tr><tr><td align="right">Multi-Slew-Rate Output </td><td><b> Driver </b> and Optimized Impedance-Calibration Circuit for 66nm 3.0Gb/s/pin DRAM Interface.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with </td><td><b> Dual </b> Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With </td><td><b> Dual-Error </b> Detection and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual </td><td><b> Duty-Cycle </b> Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">The </td><td><b> Effect </b> of Electrode Designs Based on the Anatomical Heart Location for the Non-Contact Heart Activity Measurement.</td></tr><tr><td align="right">Reusable </td><td><b> Electrical </b> Activity of the Heart Monitoring Patch for Mobile/Ubiquitous Healthcare.</td></tr><tr><td align="right">The Effect of </td><td><b> Electrode </b> Designs Based on the Anatomical Heart Location for the Non-Contact Heart Activity Measurement.</td></tr><tr><td align="right">Selective Multi-Resolution Motion </td><td><b> Estimation </b> Using Half-pixel Accuracy and Characteristics of Motion Vectors.</td></tr><tr><td align="right">Outdoor Localization of Quad-Rotor Using </td><td><b> Extended </b> Kalman Filter and Cell Division Algorithm.</td></tr><tr><td align="right">Managing </td><td><b> Fault </b> Tolerance Information in Multi-agents Based Distributed Systems.</td></tr><tr><td align="right">A </td><td><b> Fault </b> Tolerance Service for QoS in Grid Computing.</td></tr><tr><td align="right">OGSA-GFS - A OGSA based Grid </td><td><b> File </b> System.</td></tr><tr><td align="right">A New Bocking Artifact Reduction Algorithm Using Adaptive </td><td><b> Filter </b> Based on the Classification of Block Boundary Area.</td></tr><tr><td align="right">Outdoor Localization of Quad-Rotor Using Extended Kalman </td><td><b> Filter </b> and Cell Division Algorithm.</td></tr><tr><td align="right">Postprocessing Algorithm for Quantization Noise Reduction Using Block Classification and Adaptive </td><td><b> Filtering. </b></td></tr><tr><td align="right">Design of Disaster Collection and Analysis System Using Crowd Sensing and Beacon Based on Hadoop </td><td><b> Framework. </b></td></tr><tr><td align="right">A 1.6V 3.3Gb/s </td><td><b> GDDR3 </b> DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right">A 16Gb 18Gb/S/pin </td><td><b> GDDR6 </b> DRAM with per-bit trainable single-ended DFE and PLL-less clocking.</td></tr><tr><td align="right">A 16Gb/s/pin 8Gb </td><td><b> GDDR6 </b> DRAM with bandwidth extension techniques for high-speed applications.</td></tr><tr><td align="right">23.1 20nm high-K metal-gate heterogeneous 64b quad-core CPUs and hexa-core </td><td><b> GPU </b> for high-performance and energy-efficient mobile application processor.</td></tr><tr><td align="right">A 1.2 V 30 nm 3.2 Gb/s/pin 4 </td><td><b> Gb </b> DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">A 1.2 V 30 nm 3.2 </td><td><b> Gb/s/pin </b> 4 Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update </td><td><b> Gear </b> Circuit for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">OGSA-GFS - A OGSA based </td><td><b> Grid </b> File System.</td></tr><tr><td align="right">A Fault Tolerance Service for QoS in </td><td><b> Grid </b> Computing.</td></tr><tr><td align="right">Design of Disaster Collection and Analysis System Using Crowd Sensing and Beacon Based on </td><td><b> Hadoop </b> Framework.</td></tr><tr><td align="right">Selective Multi-Resolution Motion Estimation Using </td><td><b> Half-pixel </b> Accuracy and Characteristics of Motion Vectors.</td></tr><tr><td align="right">Reusable Electrical Activity of the Heart Monitoring Patch for Mobile/Ubiquitous </td><td><b> Healthcare. </b></td></tr><tr><td align="right">Reusable Electrical Activity of the </td><td><b> Heart </b> Monitoring Patch for Mobile/Ubiquitous Healthcare.</td></tr><tr><td align="right">The Effect of Electrode Designs Based on the Anatomical </td><td><b> Heart </b> Location for the Non-Contact Heart Activity Measurement.</td></tr><tr><td align="right">The Effect of Electrode Designs Based on the Anatomical Heart Location for the Non-Contact </td><td><b> Heart </b> Activity Measurement.</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part </td><td><b> I </b></td></tr><tr><td align="right">7.5 A 128Gb 2b/cell NAND flash memory in 14nm technology with tPROG=640µs and 800MB/s </td><td><b> I/O </b> rate.</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, </td><td><b> ICIRA </b> 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, </td><td><b> ICIRA </b> 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part </td><td><b> II </b></td></tr><tr><td align="right">Multi-Slew-Rate Output Driver and Optimized </td><td><b> Impedance-Calibration </b> Circuit for 66nm 3.0Gb/s/pin DRAM Interface.</td></tr><tr><td align="right">Managing Fault Tolerance </td><td><b> Information </b> in Multi-agents Based Distributed Systems.</td></tr><tr><td align="right"></td><td><b> Intelligent </b> Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right"></td><td><b> Intelligent </b> Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right">Multi-Slew-Rate Output Driver and Optimized Impedance-Calibration Circuit for 66nm 3.0Gb/s/pin DRAM </td><td><b> Interface. </b></td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th </td><td><b> International </b> Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th </td><td><b> International </b> Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right">Outdoor Localization of Quad-Rotor Using Extended </td><td><b> Kalman </b> Filter and Cell Division Algorithm.</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South </td><td><b> Korea, </b> September 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South </td><td><b> Korea, </b> September 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right">23.4 An extremely low-standby-power 3.733Gb/s/pin 2Gb </td><td><b> LPDDR4 </b> SDRAM for wearable devices.</td></tr><tr><td align="right">A 65nm CMOS 2×2 MIMO multi-band </td><td><b> LTE </b> RF transceiver for small cell base stations.</td></tr><tr><td align="right">Outdoor </td><td><b> Localization </b> of Quad-Rotor Using Extended Kalman Filter and Cell Division Algorithm.</td></tr><tr><td align="right">The Effect of Electrode Designs Based on the Anatomical Heart </td><td><b> Location </b> for the Non-Contact Heart Activity Measurement.</td></tr><tr><td align="right">A 65nm CMOS 2×2 </td><td><b> MIMO </b> multi-band LTE RF transceiver for small cell base stations.</td></tr><tr><td align="right"></td><td><b> Managing </b> Fault Tolerance Information in Multi-agents Based Distributed Systems.</td></tr><tr><td align="right">The Effect of Electrode Designs Based on the Anatomical Heart Location for the Non-Contact Heart Activity </td><td><b> Measurement. </b></td></tr><tr><td align="right">Animation of Articulated Character using </td><td><b> Minimal </b> Sensors.</td></tr><tr><td align="right">Reusable Electrical Activity of the Heart Monitoring Patch for </td><td><b> Mobile/Ubiquitous </b> Healthcare.</td></tr><tr><td align="right">Reusable Electrical Activity of the Heart </td><td><b> Monitoring </b> Patch for Mobile/Ubiquitous Healthcare.</td></tr><tr><td align="right">Selective Multi-Resolution </td><td><b> Motion </b> Estimation Using Half-pixel Accuracy and Characteristics of Motion Vectors.</td></tr><tr><td align="right">Selective Multi-Resolution Motion Estimation Using Half-pixel Accuracy and Characteristics of </td><td><b> Motion </b> Vectors.</td></tr><tr><td align="right">Selective </td><td><b> Multi-Resolution </b> Motion Estimation Using Half-pixel Accuracy and Characteristics of Motion Vectors.</td></tr><tr><td align="right"></td><td><b> Multi-Slew-Rate </b> Output Driver and Optimized Impedance-Calibration Circuit for 66nm 3.0Gb/s/pin DRAM Interface.</td></tr><tr><td align="right">A Recovery Technique Using </td><td><b> Multi-agent </b> in Distributed Computing Systems.</td></tr><tr><td align="right">Managing Fault Tolerance Information in </td><td><b> Multi-agents </b> Based Distributed Systems.</td></tr><tr><td align="right">7.5 A 128Gb 2b/cell </td><td><b> NAND </b> flash memory in 14nm technology with tPROG=640µs and 800MB/s I/O rate.</td></tr><tr><td align="right">A 1Tb 4b/cell 64-stacked-WL 3D </td><td><b> NAND </b> flash memory with 12MB/s program throughput.</td></tr><tr><td align="right">7.6 1GB/s 2Tb </td><td><b> NAND </b> flash multi-chip package with frequency-boosting interface chip.</td></tr><tr><td align="right">A </td><td><b> New </b> Bocking Artifact Reduction Algorithm Using Adaptive Filter Based on the Classification of Block Boundary Area.</td></tr><tr><td align="right">Postprocessing Algorithm for Quantization </td><td><b> Noise </b> Reduction Using Block Classification and Adaptive Filtering.</td></tr><tr><td align="right">The Effect of Electrode Designs Based on the Anatomical Heart Location for the </td><td><b> Non-Contact </b> Heart Activity Measurement.</td></tr><tr><td align="right">OGSA-GFS - A </td><td><b> OGSA </b> based Grid File System.</td></tr><tr><td align="right"></td><td><b> OGSA-GFS </b> - A OGSA based Grid File System.</td></tr><tr><td align="right">Multi-Slew-Rate Output Driver and </td><td><b> Optimized </b> Impedance-Calibration Circuit for 66nm 3.0Gb/s/pin DRAM Interface.</td></tr><tr><td align="right"></td><td><b> Outdoor </b> Localization of Quad-Rotor Using Extended Kalman Filter and Cell Division Algorithm.</td></tr><tr><td align="right">Multi-Slew-Rate </td><td><b> Output </b> Driver and Optimized Impedance-Calibration Circuit for 66nm 3.0Gb/s/pin DRAM Interface.</td></tr><tr><td align="right">A 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit trainable single-ended DFE and </td><td><b> PLL-less </b> clocking.</td></tr><tr><td align="right">A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection and </td><td><b> PVT-Tolerant </b> Data-Fetch Scheme.</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, </td><td><b> Part </b> I</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, </td><td><b> Part </b> II</td></tr><tr><td align="right">Reusable Electrical Activity of the Heart Monitoring </td><td><b> Patch </b> for Mobile/Ubiquitous Healthcare.</td></tr><tr><td align="right"></td><td><b> Postprocessing </b> Algorithm for Quantization Noise Reduction Using Block Classification and Adaptive Filtering.</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, </td><td><b> Proceedings, </b> Part I</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, </td><td><b> Proceedings, </b> Part II</td></tr><tr><td align="right">A Fault Tolerance Service for </td><td><b> QoS </b> in Grid Computing.</td></tr><tr><td align="right">Outdoor Localization of </td><td><b> Quad-Rotor </b> Using Extended Kalman Filter and Cell Division Algorithm.</td></tr><tr><td align="right">Postprocessing Algorithm for </td><td><b> Quantization </b> Noise Reduction Using Block Classification and Adaptive Filtering.</td></tr><tr><td align="right">A 65nm CMOS 2×2 MIMO multi-band LTE </td><td><b> RF </b> transceiver for small cell base stations.</td></tr><tr><td align="right">The Chamois </td><td><b> Reconfigurable </b> Data-Mining Architecture.</td></tr><tr><td align="right">A </td><td><b> Recovery </b> Technique Using Multi-agent in Distributed Computing Systems.</td></tr><tr><td align="right">A New Bocking Artifact </td><td><b> Reduction </b> Algorithm Using Adaptive Filter Based on the Classification of Block Boundary Area.</td></tr><tr><td align="right">Postprocessing Algorithm for Quantization Noise </td><td><b> Reduction </b> Using Block Classification and Adaptive Filtering.</td></tr><tr><td align="right"></td><td><b> Reusable </b> Electrical Activity of the Heart Monitoring Patch for Mobile/Ubiquitous Healthcare.</td></tr><tr><td align="right">Intelligent </td><td><b> Robotics </b> and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent </td><td><b> Robotics </b> and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right">23.4 An extremely low-standby-power 3.733Gb/s/pin 2Gb LPDDR4 </td><td><b> SDRAM </b> for wearable devices.</td></tr><tr><td align="right">A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 </td><td><b> SDRAM </b> With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch </td><td><b> Scheme. </b></td></tr><tr><td align="right"></td><td><b> Selective </b> Multi-Resolution Motion Estimation Using Half-pixel Accuracy and Characteristics of Motion Vectors.</td></tr><tr><td align="right">Design of Disaster Collection and Analysis System Using Crowd </td><td><b> Sensing </b> and Beacon Based on Hadoop Framework.</td></tr><tr><td align="right">Animation of Articulated Character using Minimal </td><td><b> Sensors. </b></td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, </td><td><b> September </b> 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, </td><td><b> September </b> 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right">A Fault Tolerance </td><td><b> Service </b> for QoS in Grid Computing.</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, </td><td><b> South </b> Korea, September 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics and Applications - 6th International Conference, ICIRA 2013, Busan, </td><td><b> South </b> Korea, September 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right">Design of Disaster Collection and Analysis </td><td><b> System </b> Using Crowd Sensing and Beacon Based on Hadoop Framework.</td></tr><tr><td align="right">OGSA-GFS - A OGSA based Grid File </td><td><b> System. </b></td></tr><tr><td align="right">Managing Fault Tolerance Information in Multi-agents Based Distributed </td><td><b> Systems. </b></td></tr><tr><td align="right">A Recovery Technique Using Multi-agent in Distributed Computing </td><td><b> Systems. </b></td></tr><tr><td align="right">A Recovery </td><td><b> Technique </b> Using Multi-agent in Distributed Computing Systems.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS </td><td><b> Technology. </b></td></tr><tr><td align="right"></td><td><b> The </b> Chamois Reconfigurable Data-Mining Architecture.</td></tr><tr><td align="right"></td><td><b> The </b> Effect of Electrode Designs Based on the Anatomical Heart Location for the Non-Contact Heart Activity Measurement.</td></tr><tr><td align="right">Managing Fault </td><td><b> Tolerance </b> Information in Multi-agents Based Distributed Systems.</td></tr><tr><td align="right">A Fault </td><td><b> Tolerance </b> Service for QoS in Grid Computing.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and </td><td><b> Update </b> Gear Circuit for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">A New Bocking Artifact Reduction Algorithm </td><td><b> Using </b> Adaptive Filter Based on the Classification of Block Boundary Area.</td></tr><tr><td align="right">A Recovery Technique </td><td><b> Using </b> Multi-agent in Distributed Computing Systems.</td></tr><tr><td align="right">Selective Multi-Resolution Motion Estimation </td><td><b> Using </b> Half-pixel Accuracy and Characteristics of Motion Vectors.</td></tr><tr><td align="right">Postprocessing Algorithm for Quantization Noise Reduction </td><td><b> Using </b> Block Classification and Adaptive Filtering.</td></tr><tr><td align="right">Design of Disaster Collection and Analysis System </td><td><b> Using </b> Crowd Sensing and Beacon Based on Hadoop Framework.</td></tr><tr><td align="right">Outdoor Localization of Quad-Rotor </td><td><b> Using </b> Extended Kalman Filter and Cell Division Algorithm.</td></tr><tr><td align="right">A 1.2 </td><td><b> V </b> 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">11.4 A 512Gb 3b/cell 64-stacked WL 3D </td><td><b> V-NAND </b> flash memory.</td></tr><tr><td align="right">Selective Multi-Resolution Motion Estimation Using Half-pixel Accuracy and Characteristics of Motion </td><td><b> Vectors. </b></td></tr><tr><td align="right">11.4 A 512Gb 3b/cell 64-stacked </td><td><b> WL </b> 3D V-NAND flash memory.</td></tr><tr><td align="right">A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM </td><td><b> With </b> Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable frequency modulation and linear-interpolating data reconstruction for both electrically coupled resonance and </td><td><b> active </b> styluses.</td></tr><tr><td align="right">A noise-immune stylus analog front-end using </td><td><b> adjustable </b> frequency modulation and linear-interpolating data reconstruction for both electrically coupled resonance and active styluses.</td></tr><tr><td align="right">A noise-immune stylus </td><td><b> analog </b> front-end using adjustable frequency modulation and linear-interpolating data reconstruction for both electrically coupled resonance and active styluses.</td></tr><tr><td align="right">Comparison and </td><td><b> analysis </b> of scan matching techniques for Cooperative-SLAM.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- </td><td><b> and </b> delay-locked loop using power-noise management with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right">A 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit trainable single-ended DFE </td><td><b> and </b> PLL-less clocking.</td></tr><tr><td align="right">Comparison </td><td><b> and </b> analysis of scan matching techniques for Cooperative-SLAM.</td></tr><tr><td align="right">Multi-Slew-Rate Output Driver </td><td><b> and </b> Optimized Impedance-Calibration Circuit for 66nm 3.0Gb/s/pin DRAM Interface.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit </td><td><b> and </b> Update Gear Circuit for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">7.5 A 128Gb 2b/cell NAND flash memory in 14nm technology with tPROG=640µs </td><td><b> and </b> 800MB/s I/O rate.</td></tr><tr><td align="right">23.1 20nm high-K metal-gate heterogeneous 64b quad-core CPUs </td><td><b> and </b> hexa-core GPU for high-performance and energy-efficient mobile application processor.</td></tr><tr><td align="right">23.1 20nm high-K metal-gate heterogeneous 64b quad-core CPUs and hexa-core GPU for high-performance </td><td><b> and </b> energy-efficient mobile application processor.</td></tr><tr><td align="right">Selective Multi-Resolution Motion Estimation Using Half-pixel Accuracy </td><td><b> and </b> Characteristics of Motion Vectors.</td></tr><tr><td align="right">Postprocessing Algorithm for Quantization Noise Reduction Using Block Classification </td><td><b> and </b> Adaptive Filtering.</td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable frequency modulation </td><td><b> and </b> linear-interpolating data reconstruction for both electrically coupled resonance and active styluses.</td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable frequency modulation and linear-interpolating data reconstruction for both electrically coupled resonance </td><td><b> and </b> active styluses.</td></tr><tr><td align="right">Design of Disaster Collection </td><td><b> and </b> Analysis System Using Crowd Sensing and Beacon Based on Hadoop Framework.</td></tr><tr><td align="right">Design of Disaster Collection and Analysis System Using Crowd Sensing </td><td><b> and </b> Beacon Based on Hadoop Framework.</td></tr><tr><td align="right">Outdoor Localization of Quad-Rotor Using Extended Kalman Filter </td><td><b> and </b> Cell Division Algorithm.</td></tr><tr><td align="right">A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection </td><td><b> and </b> PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">Intelligent Robotics </td><td><b> and </b> Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part I</td></tr><tr><td align="right">Intelligent Robotics </td><td><b> and </b> Applications - 6th International Conference, ICIRA 2013, Busan, South Korea, September 25-28, 2013, Proceedings, Part II</td></tr><tr><td align="right">23.1 20nm high-K metal-gate heterogeneous 64b quad-core CPUs and hexa-core GPU for high-performance and energy-efficient mobile </td><td><b> application </b> processor.</td></tr><tr><td align="right">A 16Gb/s/pin 8Gb GDDR6 DRAM with bandwidth extension techniques for high-speed </td><td><b> applications. </b></td></tr><tr><td align="right">A 16Gb/s/pin 8Gb GDDR6 DRAM with </td><td><b> bandwidth </b> extension techniques for high-speed applications.</td></tr><tr><td align="right">A 65nm CMOS 2×2 MIMO multi-band LTE RF transceiver for small cell </td><td><b> base </b> stations.</td></tr><tr><td align="right">OGSA-GFS - A OGSA </td><td><b> based </b> Grid File System.</td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable frequency modulation and linear-interpolating data reconstruction for </td><td><b> both </b> electrically coupled resonance and active styluses.</td></tr><tr><td align="right">A 65nm CMOS 2×2 MIMO multi-band LTE RF transceiver for small </td><td><b> cell </b> base stations.</td></tr><tr><td align="right">7.6 1GB/s 2Tb NAND flash multi-chip package with frequency-boosting interface </td><td><b> chip. </b></td></tr><tr><td align="right">A 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit trainable single-ended DFE and PLL-less </td><td><b> clocking. </b></td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable frequency modulation and linear-interpolating data reconstruction for both electrically </td><td><b> coupled </b> resonance and active styluses.</td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable frequency modulation and linear-interpolating </td><td><b> data </b> reconstruction for both electrically coupled resonance and active styluses.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and </td><td><b> delay-locked </b> loop using power-noise management with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right">23.4 An extremely low-standby-power 3.733Gb/s/pin 2Gb LPDDR4 SDRAM for wearable </td><td><b> devices. </b></td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with </td><td><b> dual-mode </b> phase- and delay-locked loop using power-noise management with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable frequency modulation and linear-interpolating data reconstruction for both </td><td><b> electrically </b> coupled resonance and active styluses.</td></tr><tr><td align="right">23.1 20nm high-K metal-gate heterogeneous 64b quad-core CPUs and hexa-core GPU for high-performance and </td><td><b> energy-efficient </b> mobile application processor.</td></tr><tr><td align="right">A 16Gb/s/pin 8Gb GDDR6 DRAM with bandwidth </td><td><b> extension </b> techniques for high-speed applications.</td></tr><tr><td align="right">23.4 An </td><td><b> extremely </b> low-standby-power 3.733Gb/s/pin 2Gb LPDDR4 SDRAM for wearable devices.</td></tr><tr><td align="right">11.4 A 512Gb 3b/cell 64-stacked WL 3D V-NAND </td><td><b> flash </b> memory.</td></tr><tr><td align="right">7.5 A 128Gb 2b/cell NAND </td><td><b> flash </b> memory in 14nm technology with tPROG=640µs and 800MB/s I/O rate.</td></tr><tr><td align="right">A 1Tb 4b/cell 64-stacked-WL 3D NAND </td><td><b> flash </b> memory with 12MB/s program throughput.</td></tr><tr><td align="right">7.6 1GB/s 2Tb NAND </td><td><b> flash </b> multi-chip package with frequency-boosting interface chip.</td></tr><tr><td align="right">23.4 An extremely low-standby-power 3.733Gb/s/pin 2Gb LPDDR4 SDRAM </td><td><b> for </b> wearable devices.</td></tr><tr><td align="right">Comparison and analysis of scan matching techniques </td><td><b> for </b> Cooperative-SLAM.</td></tr><tr><td align="right">Reusable Electrical Activity of the Heart Monitoring Patch </td><td><b> for </b> Mobile/Ubiquitous Healthcare.</td></tr><tr><td align="right">Multi-Slew-Rate Output Driver and Optimized Impedance-Calibration Circuit </td><td><b> for </b> 66nm 3.0Gb/s/pin DRAM Interface.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit </td><td><b> for </b> DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">A 16Gb/s/pin 8Gb GDDR6 DRAM with bandwidth extension techniques </td><td><b> for </b> high-speed applications.</td></tr><tr><td align="right">23.1 20nm high-K metal-gate heterogeneous 64b quad-core CPUs and hexa-core GPU </td><td><b> for </b> high-performance and energy-efficient mobile application processor.</td></tr><tr><td align="right">A Fault Tolerance Service </td><td><b> for </b> QoS in Grid Computing.</td></tr><tr><td align="right">Postprocessing Algorithm </td><td><b> for </b> Quantization Noise Reduction Using Block Classification and Adaptive Filtering.</td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable frequency modulation and linear-interpolating data reconstruction </td><td><b> for </b> both electrically coupled resonance and active styluses.</td></tr><tr><td align="right">A 65nm CMOS 2×2 MIMO multi-band LTE RF transceiver </td><td><b> for </b> small cell base stations.</td></tr><tr><td align="right">The Effect of Electrode Designs Based on the Anatomical Heart Location </td><td><b> for </b> the Non-Contact Heart Activity Measurement.</td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable </td><td><b> frequency </b> modulation and linear-interpolating data reconstruction for both electrically coupled resonance and active styluses.</td></tr><tr><td align="right">7.6 1GB/s 2Tb NAND flash multi-chip package with </td><td><b> frequency-boosting </b> interface chip.</td></tr><tr><td align="right">A noise-immune stylus analog </td><td><b> front-end </b> using adjustable frequency modulation and linear-interpolating data reconstruction for both electrically coupled resonance and active styluses.</td></tr><tr><td align="right">23.1 20nm high-K metal-gate </td><td><b> heterogeneous </b> 64b quad-core CPUs and hexa-core GPU for high-performance and energy-efficient mobile application processor.</td></tr><tr><td align="right">23.1 20nm high-K metal-gate heterogeneous 64b quad-core CPUs and </td><td><b> hexa-core </b> GPU for high-performance and energy-efficient mobile application processor.</td></tr><tr><td align="right">23.1 20nm </td><td><b> high-K </b> metal-gate heterogeneous 64b quad-core CPUs and hexa-core GPU for high-performance and energy-efficient mobile application processor.</td></tr><tr><td align="right">23.1 20nm high-K metal-gate heterogeneous 64b quad-core CPUs and hexa-core GPU for </td><td><b> high-performance </b> and energy-efficient mobile application processor.</td></tr><tr><td align="right">A 16Gb/s/pin 8Gb GDDR6 DRAM with bandwidth extension techniques for </td><td><b> high-speed </b> applications.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply </td><td><b> in </b> 54nm CMOS.</td></tr><tr><td align="right">Managing Fault Tolerance Information </td><td><b> in </b> Multi-agents Based Distributed Systems.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM </td><td><b> in </b> 66nm CMOS Technology.</td></tr><tr><td align="right">7.5 A 128Gb 2b/cell NAND flash memory </td><td><b> in </b> 14nm technology with tPROG=640µs and 800MB/s I/O rate.</td></tr><tr><td align="right">A Fault Tolerance Service for QoS </td><td><b> in </b> Grid Computing.</td></tr><tr><td align="right">A Recovery Technique Using Multi-agent </td><td><b> in </b> Distributed Computing Systems.</td></tr><tr><td align="right">7.6 1GB/s 2Tb NAND flash multi-chip package with frequency-boosting </td><td><b> interface </b> chip.</td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable frequency modulation and </td><td><b> linear-interpolating </b> data reconstruction for both electrically coupled resonance and active styluses.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked </td><td><b> loop </b> using power-noise management with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right">23.4 An extremely </td><td><b> low-standby-power </b> 3.733Gb/s/pin 2Gb LPDDR4 SDRAM for wearable devices.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise </td><td><b> management </b> with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right">Comparison and analysis of scan </td><td><b> matching </b> techniques for Cooperative-SLAM.</td></tr><tr><td align="right">7.5 A 128Gb 2b/cell NAND flash </td><td><b> memory </b> in 14nm technology with tPROG=640µs and 800MB/s I/O rate.</td></tr><tr><td align="right">A 1Tb 4b/cell 64-stacked-WL 3D NAND flash </td><td><b> memory </b> with 12MB/s program throughput.</td></tr><tr><td align="right">11.4 A 512Gb 3b/cell 64-stacked WL 3D V-NAND flash </td><td><b> memory. </b></td></tr><tr><td align="right">23.1 20nm high-K </td><td><b> metal-gate </b> heterogeneous 64b quad-core CPUs and hexa-core GPU for high-performance and energy-efficient mobile application processor.</td></tr><tr><td align="right">23.1 20nm high-K metal-gate heterogeneous 64b quad-core CPUs and hexa-core GPU for high-performance and energy-efficient </td><td><b> mobile </b> application processor.</td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable frequency </td><td><b> modulation </b> and linear-interpolating data reconstruction for both electrically coupled resonance and active styluses.</td></tr><tr><td align="right">A 65nm CMOS 2×2 MIMO </td><td><b> multi-band </b> LTE RF transceiver for small cell base stations.</td></tr><tr><td align="right">7.6 1GB/s 2Tb NAND flash </td><td><b> multi-chip </b> package with frequency-boosting interface chip.</td></tr><tr><td align="right">A 1.2 V 30 </td><td><b> nm </b> 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme.</td></tr><tr><td align="right">A </td><td><b> noise-immune </b> stylus analog front-end using adjustable frequency modulation and linear-interpolating data reconstruction for both electrically coupled resonance and active styluses.</td></tr><tr><td align="right">Comparison and analysis </td><td><b> of </b> scan matching techniques for Cooperative-SLAM.</td></tr><tr><td align="right">Reusable Electrical Activity </td><td><b> of </b> the Heart Monitoring Patch for Mobile/Ubiquitous Healthcare.</td></tr><tr><td align="right">A New Bocking Artifact Reduction Algorithm Using Adaptive Filter Based on the Classification </td><td><b> of </b> Block Boundary Area.</td></tr><tr><td align="right">Selective Multi-Resolution Motion Estimation Using Half-pixel Accuracy and Characteristics </td><td><b> of </b> Motion Vectors.</td></tr><tr><td align="right">Animation </td><td><b> of </b> Articulated Character using Minimal Sensors.</td></tr><tr><td align="right">The Effect </td><td><b> of </b> Electrode Designs Based on the Anatomical Heart Location for the Non-Contact Heart Activity Measurement.</td></tr><tr><td align="right">Design </td><td><b> of </b> Disaster Collection and Analysis System Using Crowd Sensing and Beacon Based on Hadoop Framework.</td></tr><tr><td align="right">Outdoor Localization </td><td><b> of </b> Quad-Rotor Using Extended Kalman Filter and Cell Division Algorithm.</td></tr><tr><td align="right">A New Bocking Artifact Reduction Algorithm Using Adaptive Filter Based </td><td><b> on </b> the Classification of Block Boundary Area.</td></tr><tr><td align="right">The Effect of Electrode Designs Based </td><td><b> on </b> the Anatomical Heart Location for the Non-Contact Heart Activity Measurement.</td></tr><tr><td align="right">Design of Disaster Collection and Analysis System Using Crowd Sensing and Beacon Based </td><td><b> on </b> Hadoop Framework.</td></tr><tr><td align="right">7.6 1GB/s 2Tb NAND flash multi-chip </td><td><b> package </b> with frequency-boosting interface chip.</td></tr><tr><td align="right">A 16Gb 18Gb/S/pin GDDR6 DRAM with </td><td><b> per-bit </b> trainable single-ended DFE and PLL-less clocking.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode </td><td><b> phase- </b> and delay-locked loop using power-noise management with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated </td><td><b> power </b> supply in 54nm CMOS.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using </td><td><b> power-noise </b> management with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right">23.1 20nm high-K metal-gate heterogeneous 64b quad-core CPUs and hexa-core GPU for high-performance and energy-efficient mobile application </td><td><b> processor. </b></td></tr><tr><td align="right">A 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory with 12MB/s </td><td><b> program </b> throughput.</td></tr><tr><td align="right">23.1 20nm high-K metal-gate heterogeneous 64b </td><td><b> quad-core </b> CPUs and hexa-core GPU for high-performance and energy-efficient mobile application processor.</td></tr><tr><td align="right">7.5 A 128Gb 2b/cell NAND flash memory in 14nm technology with tPROG=640µs and 800MB/s I/O </td><td><b> rate. </b></td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable frequency modulation and linear-interpolating data </td><td><b> reconstruction </b> for both electrically coupled resonance and active styluses.</td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable frequency modulation and linear-interpolating data reconstruction for both electrically coupled </td><td><b> resonance </b> and active styluses.</td></tr><tr><td align="right">Comparison and analysis of </td><td><b> scan </b> matching techniques for Cooperative-SLAM.</td></tr><tr><td align="right">A 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit trainable </td><td><b> single-ended </b> DFE and PLL-less clocking.</td></tr><tr><td align="right">A 65nm CMOS 2×2 MIMO multi-band LTE RF transceiver for </td><td><b> small </b> cell base stations.</td></tr><tr><td align="right">A 65nm CMOS 2×2 MIMO multi-band LTE RF transceiver for small cell base </td><td><b> stations. </b></td></tr><tr><td align="right">A noise-immune </td><td><b> stylus </b> analog front-end using adjustable frequency modulation and linear-interpolating data reconstruction for both electrically coupled resonance and active styluses.</td></tr><tr><td align="right">A noise-immune stylus analog front-end using adjustable frequency modulation and linear-interpolating data reconstruction for both electrically coupled resonance and active </td><td><b> styluses. </b></td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power </td><td><b> supply </b> in 54nm CMOS.</td></tr><tr><td align="right">7.5 A 128Gb 2b/cell NAND flash memory in 14nm technology with </td><td><b> tPROG=640µs </b> and 800MB/s I/O rate.</td></tr><tr><td align="right">Comparison and analysis of scan matching </td><td><b> techniques </b> for Cooperative-SLAM.</td></tr><tr><td align="right">A 16Gb/s/pin 8Gb GDDR6 DRAM with bandwidth extension </td><td><b> techniques </b> for high-speed applications.</td></tr><tr><td align="right">7.5 A 128Gb 2b/cell NAND flash memory in 14nm </td><td><b> technology </b> with tPROG=640µs and 800MB/s I/O rate.</td></tr><tr><td align="right">Reusable Electrical Activity of </td><td><b> the </b> Heart Monitoring Patch for Mobile/Ubiquitous Healthcare.</td></tr><tr><td align="right">A New Bocking Artifact Reduction Algorithm Using Adaptive Filter Based on </td><td><b> the </b> Classification of Block Boundary Area.</td></tr><tr><td align="right">The Effect of Electrode Designs Based on </td><td><b> the </b> Anatomical Heart Location for the Non-Contact Heart Activity Measurement.</td></tr><tr><td align="right">The Effect of Electrode Designs Based on the Anatomical Heart Location for </td><td><b> the </b> Non-Contact Heart Activity Measurement.</td></tr><tr><td align="right">A 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory with 12MB/s program </td><td><b> throughput. </b></td></tr><tr><td align="right">A 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit </td><td><b> trainable </b> single-ended DFE and PLL-less clocking.</td></tr><tr><td align="right">A 65nm CMOS 2×2 MIMO multi-band LTE RF </td><td><b> transceiver </b> for small cell base stations.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with </td><td><b> unregulated </b> power supply in 54nm CMOS.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop </td><td><b> using </b> power-noise management with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right">Animation of Articulated Character </td><td><b> using </b> Minimal Sensors.</td></tr><tr><td align="right">A noise-immune stylus analog front-end </td><td><b> using </b> adjustable frequency modulation and linear-interpolating data reconstruction for both electrically coupled resonance and active styluses.</td></tr><tr><td align="right">23.4 An extremely low-standby-power 3.733Gb/s/pin 2Gb LPDDR4 SDRAM for </td><td><b> wearable </b> devices.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM </td><td><b> with </b> dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right">A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management </td><td><b> with </b> unregulated power supply in 54nm CMOS.</td></tr><tr><td align="right">A 16Gb 18Gb/S/pin GDDR6 DRAM </td><td><b> with </b> per-bit trainable single-ended DFE and PLL-less clocking.</td></tr><tr><td align="right">A 0.1-to-1.5GHz 4.2mW All-Digital DLL </td><td><b> with </b> Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology.</td></tr><tr><td align="right">A 16Gb/s/pin 8Gb GDDR6 DRAM </td><td><b> with </b> bandwidth extension techniques for high-speed applications.</td></tr><tr><td align="right">7.5 A 128Gb 2b/cell NAND flash memory in 14nm technology </td><td><b> with </b> tPROG=640µs and 800MB/s I/O rate.</td></tr><tr><td align="right">A 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory </td><td><b> with </b> 12MB/s program throughput.</td></tr><tr><td align="right">7.6 1GB/s 2Tb NAND flash multi-chip package </td><td><b> with </b> frequency-boosting interface chip.</td></tr></tbody></table>