

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Wed Dec  4 20:23:21 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     4.350|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|  8 ~ 16 |    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|        22|          -|          -|        ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    785|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    267|
|Register         |        -|      -|     550|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     550|   1052|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_380_p2        |     *    |      0|  0|  41|           8|           5|
    |tmp3_fu_392_p2        |     *    |      0|  0|  51|           9|           6|
    |next_mul3_fu_307_p2   |     +    |      0|  0|  15|           9|           9|
    |next_mul_fu_312_p2    |     +    |      0|  0|  15|           8|           8|
    |out_d_1_fu_326_p2     |     +    |      0|  0|  15|           5|           1|
    |out_h_1_fu_341_p2     |     +    |      0|  0|  15|           5|           1|
    |out_w_1_1_fu_482_p2   |     +    |      0|  0|  23|          16|           2|
    |out_w_1_2_fu_526_p2   |     +    |      0|  0|  23|          16|           2|
    |out_w_1_3_fu_570_p2   |     +    |      0|  0|  23|          16|           3|
    |out_w_1_4_fu_614_p2   |     +    |      0|  0|  23|          16|           3|
    |out_w_1_5_fu_658_p2   |     +    |      0|  0|  23|          16|           3|
    |out_w_1_6_fu_698_p2   |     +    |      0|  0|  23|          16|           3|
    |out_w_1_fu_438_p2     |     +    |      0|  0|  23|          16|           1|
    |tmp2_fu_371_p2        |     +    |      0|  0|  15|           9|           9|
    |tmp_10_1_fu_465_p2    |     +    |      0|  0|  23|          16|          16|
    |tmp_10_2_fu_509_p2    |     +    |      0|  0|  23|          16|          16|
    |tmp_10_3_fu_553_p2    |     +    |      0|  0|  23|          16|          16|
    |tmp_10_4_fu_597_p2    |     +    |      0|  0|  23|          16|          16|
    |tmp_10_5_fu_641_p2    |     +    |      0|  0|  23|          16|          16|
    |tmp_10_6_fu_685_p2    |     +    |      0|  0|  23|          16|          16|
    |tmp_13_1_fu_477_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_13_2_fu_521_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_13_3_fu_565_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_13_4_fu_609_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_13_5_fu_653_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_13_6_fu_693_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_2_fu_433_p2       |     +    |      0|  0|  24|          17|          17|
    |tmp_fu_365_p2         |     +    |      0|  0|  15|           8|           8|
    |tmp_s_fu_420_p2       |     +    |      0|  0|  23|          16|          16|
    |exitcond2_fu_336_p2   |   icmp   |      0|  0|  11|           6|           6|
    |exitcond3_fu_321_p2   |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_1_fu_448_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_2_fu_492_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_3_fu_536_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_4_fu_580_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_5_fu_624_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_6_fu_668_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_401_p2    |   icmp   |      0|  0|  13|          16|          16|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 785|         528|         419|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  125|         27|    1|         27|
    |input_r_address0   |   41|          8|   14|        112|
    |out_d_reg_224      |    9|          2|    5|         10|
    |out_h_reg_259      |    9|          2|    5|         10|
    |out_w_reg_270      |    9|          2|   16|         32|
    |output_r_address0  |   41|          8|   14|        112|
    |output_r_d0        |   15|          3|   16|         48|
    |phi_mul2_reg_247   |    9|          2|    9|         18|
    |phi_mul_reg_235    |    9|          2|    8|         16|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  267|         56|   88|        385|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  26|   0|   26|          0|
    |exitcond_1_reg_837            |   1|   0|    1|          0|
    |exitcond_2_reg_863            |   1|   0|    1|          0|
    |exitcond_3_reg_889            |   1|   0|    1|          0|
    |exitcond_4_reg_915            |   1|   0|    1|          0|
    |exitcond_5_reg_941            |   1|   0|    1|          0|
    |exitcond_reg_811              |   1|   0|    1|          0|
    |input_load_5_reg_955          |  16|   0|   16|          0|
    |input_width_cast_cas_reg_733  |   5|   0|   13|          8|
    |next_mul3_reg_753             |   9|   0|    9|          0|
    |next_mul_reg_758              |   8|   0|    8|          0|
    |out_d_1_reg_766               |   5|   0|    5|          0|
    |out_d_reg_224                 |   5|   0|    5|          0|
    |out_h_1_reg_774               |   5|   0|    5|          0|
    |out_h_reg_259                 |   5|   0|    5|          0|
    |out_w_1_1_reg_856             |  16|   0|   16|          0|
    |out_w_1_2_reg_882             |  16|   0|   16|          0|
    |out_w_1_3_reg_908             |  16|   0|   16|          0|
    |out_w_1_4_reg_934             |  16|   0|   16|          0|
    |out_w_1_5_reg_965             |  16|   0|   16|          0|
    |out_w_1_6_reg_985             |  16|   0|   16|          0|
    |out_w_1_reg_830               |  16|   0|   16|          0|
    |out_w_reg_270                 |  16|   0|   16|          0|
    |output_width_cast_reg_722     |   6|   0|   16|         10|
    |phi_mul2_reg_247              |   9|   0|    9|          0|
    |phi_mul_reg_235               |   8|   0|    8|          0|
    |reg_282                       |  16|   0|   16|          0|
    |tmp1_cast_reg_789             |  13|   0|   16|          3|
    |tmp2_reg_784                  |   9|   0|    9|          0|
    |tmp3_cast_reg_800             |  15|   0|   17|          2|
    |tmp_10_1_reg_841              |  16|   0|   16|          0|
    |tmp_10_2_reg_867              |  16|   0|   16|          0|
    |tmp_10_3_reg_893              |  16|   0|   16|          0|
    |tmp_10_4_reg_919              |  16|   0|   16|          0|
    |tmp_10_5_reg_945              |  16|   0|   16|          0|
    |tmp_10_6_reg_975              |  16|   0|   16|          0|
    |tmp_13_1_reg_851              |  17|   0|   17|          0|
    |tmp_13_2_reg_877              |  17|   0|   17|          0|
    |tmp_13_3_reg_903              |  17|   0|   17|          0|
    |tmp_13_4_reg_929              |  17|   0|   17|          0|
    |tmp_13_5_reg_960              |  17|   0|   17|          0|
    |tmp_13_6_reg_980              |  17|   0|   17|          0|
    |tmp_1_cast_reg_738            |   5|   0|    8|          3|
    |tmp_2_reg_825                 |  17|   0|   17|          0|
    |tmp_3_cast_reg_743            |   6|   0|    9|          3|
    |tmp_4_cast_cast_reg_748       |   6|   0|   15|          9|
    |tmp_reg_779                   |   8|   0|    8|          0|
    |tmp_s_reg_815                 |  16|   0|   16|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 550|   0|  588|         38|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|input_height       |  in |    5|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    5|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    6|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    6|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

