#include "hal/hal.h"
#include "hal/hal_timer.h"
#include "secure_boot.h"

#include <stdint.h>

// ARM AArch64 Specific HAL Implementation

int hal_secure_boot_arch_check(const bharat_boot_policy_t *policy) {
  if (!policy) {
    return -1;
  }

  if (policy->security_level == BHARAT_BOOT_SECURITY_ENFORCED) {
#if !defined(BHARAT_PLATFORM_FDT)
    return -2;
#endif
  }

  return 0;
}

void hal_cpu_halt(void) {
  // Wait For Interrupt instruction
  __asm__ volatile("wfi");
}

void hal_cpu_reboot(void) {
  // Attempt system reset using PSCI
  __asm__ volatile("ldr x0, =0x84000009\n" // PSCI_SYSTEM_RESET
                   "hvc #0\n");
  while (1) {
    __asm__ volatile("wfi");
  }
}

// TODO: Needs refactor: #include directive placed mid-file for dependency/order compatibility.
#include "trap.h"

bool hal_cpu_is_syscall(const void *trap_frame) {
    if (!trap_frame) return false;
    const trap_frame_t *tf = (const trap_frame_t *)trap_frame;
    if (tf->type != TRAP_TYPE_SYNC) return false;
    uint64_t ec = tf->cause >> 26;
    return (ec == 0x15); // SVC instruction in AArch64
}

bool hal_cpu_is_page_fault(const void *trap_frame) {
    if (!trap_frame) return false;
    const trap_frame_t *tf = (const trap_frame_t *)trap_frame;
    if (tf->type != TRAP_TYPE_SYNC) return false;
    uint64_t ec = tf->cause >> 26;
    return (ec == 0x24 || ec == 0x25); // Data/Instruction abort
}

bool hal_cpu_is_access_fault(const void *trap_frame) {
    (void)trap_frame;
    return false;
}

bool hal_cpu_is_fp_simd_fault(const void *trap_frame) {
    if (!trap_frame) return false;
    const trap_frame_t *tf = (const trap_frame_t *)trap_frame;
    if (tf->type != TRAP_TYPE_SYNC) return false;
    uint64_t ec = tf->cause >> 26;
    return (ec == 0x07); // FP/SIMD trap
}

bool hal_cpu_is_illegal_instruction(const void *trap_frame) {
    if (!trap_frame) return false;
    const trap_frame_t *tf = (const trap_frame_t *)trap_frame;
    if (tf->type != TRAP_TYPE_SYNC) return false;
    uint64_t ec = tf->cause >> 26;
    return (ec == 0x00); // Unknown reason
}

uint32_t hal_interrupt_get_active_irq(uint64_t hw_cause) {
    (void)hw_cause;
    return hal_interrupt_acknowledge();
}

uint64_t hal_irq_timer_vector(void) {
    return 30U;
}

uint64_t hal_cpu_get_fault_address(const void *trap_frame) {
    if (!trap_frame) return 0;
    const bh_arm64_raw_trap_frame_t *raw =
        (const bh_arm64_raw_trap_frame_t *)trap_frame;
    return (uint64_t)raw->fault_addr;
}

__attribute__((weak)) void hal_cpu_dump_trap_frame(const void *trap_frame) {
  if (!trap_frame) {
    return;
  }
  const trap_frame_t *tf = (const trap_frame_t *)trap_frame;
  hal_serial_write("\n--- ARM64 Trap Frame Dump ---\n");
  hal_serial_write("CAUSE (ESR): ");
  hal_serial_write_hex(tf->cause);
  hal_serial_write("\n");
  hal_serial_write("PC:          ");
  hal_serial_write_hex(tf->pc);
  hal_serial_write("\n");
  hal_serial_write("SP:          ");
  hal_serial_write_hex(tf->sp);
  hal_serial_write("\n");
  hal_serial_write("X0:          "); hal_serial_write_hex(tf->gpr[0]); hal_serial_write("\n");
  hal_serial_write("X1:          "); hal_serial_write_hex(tf->gpr[1]); hal_serial_write("\n");
  hal_serial_write("X2:          "); hal_serial_write_hex(tf->gpr[2]); hal_serial_write("\n");
  hal_serial_write("X3:          "); hal_serial_write_hex(tf->gpr[3]); hal_serial_write("\n");
  hal_serial_write("X4:          "); hal_serial_write_hex(tf->gpr[4]); hal_serial_write("\n");
  hal_serial_write("X5:          "); hal_serial_write_hex(tf->gpr[5]); hal_serial_write("\n");
  hal_serial_write("X6:          "); hal_serial_write_hex(tf->gpr[6]); hal_serial_write("\n");
  hal_serial_write("X7:          "); hal_serial_write_hex(tf->gpr[7]); hal_serial_write("\n");
  hal_serial_write("-----------------------------\n");
}

void hal_cpu_dump_state(void) {
  uint64_t far_el1, esr_el1, elr_el1, spsr_el1, x29, sp;
  __asm__ volatile("mrs %0, far_el1" : "=r"(far_el1));
  __asm__ volatile("mrs %0, esr_el1" : "=r"(esr_el1));
  __asm__ volatile("mrs %0, elr_el1" : "=r"(elr_el1));
  __asm__ volatile("mrs %0, spsr_el1" : "=r"(spsr_el1));
  __asm__ volatile("mov %0, x29" : "=r"(x29));
  __asm__ volatile("mov %0, sp" : "=r"(sp));

  hal_serial_write("\n--- ARM64 CPU State Dump ---\n");
  hal_serial_write("FAR_EL1: ");
  hal_serial_write_hex(far_el1);
  hal_serial_write("\n");
  hal_serial_write("ESR_EL1: ");
  hal_serial_write_hex(esr_el1);
  hal_serial_write("\n");
  hal_serial_write("ELR_EL1: ");
  hal_serial_write_hex(elr_el1);
  hal_serial_write("\n");
  hal_serial_write("SPSR_EL1: ");
  hal_serial_write_hex(spsr_el1);
  hal_serial_write("\n");
  hal_serial_write("FP (x29): ");
  hal_serial_write_hex(x29);
  hal_serial_write("\n");
  hal_serial_write("SP: ");
  hal_serial_write_hex(sp);
  hal_serial_write("\n");

  hal_serial_write("\nStack Trace (Frame Pointers):\n");
  uint64_t current_fp = x29;
  int depth = 0;
  while (current_fp != 0 && current_fp >= 0x1000 && depth < 10) {
    // Safety check: ARM64 frame pointers MUST be 16-byte or at least 8-byte
    // aligned depending on the compiler, but definitely NOT unaligned.
    if ((current_fp & 0x7) != 0) {
      hal_serial_write("  [!] Unaligned frame pointer: ");
      hal_serial_write_hex(current_fp);
      hal_serial_write("\n");
      break;
    }

    uint64_t *frame = (uint64_t *)current_fp;
    uint64_t next_fp = frame[0];
    uint64_t ret_addr = frame[1];

    hal_serial_write("  [");
    char depth_str[2] = {(char)('0' + depth), '\0'};
    hal_serial_write(depth_str);
    hal_serial_write("] pc=");
    hal_serial_write_hex(ret_addr);
    hal_serial_write(" fp=");
    hal_serial_write_hex(next_fp);
    hal_serial_write("\n");

    if (next_fp <= current_fp) {
      break; // Stop if frame pointer is not strictly increasing (AArch64 stacks
             // grow down, FP points higher)
    }
    current_fp = next_fp;
    depth++;
  }
  hal_serial_write("-----------------------------\n");
}

void hal_cpu_enable_interrupts(void) {
  // Enable IRQ and FIQ
  __asm__ volatile("msr daifclr, #3");
}

void hal_cpu_disable_interrupts(void) {
  // Disable IRQ and FIQ
  __asm__ volatile("msr daifset, #3");
}

void hal_send_ipi_payload(uint32_t target_core, uint64_t payload) {
  (void)target_core;
  (void)payload;
  // Explicit unsupported/no-op stub
}

// --- Trap / Interrupt Handling ---

#include "hal/hal_internal.h"

extern void vector_table_el1(void); // Defined in trap_entry.S

void hal_init(void) {
  // Set Vector Base Address Register (VBAR_EL1)
  __asm__ volatile("msr vbar_el1, %0\n\tisb" : : "r"((uint64_t)&vector_table_el1) : "memory");

  // Configure MMU (TCR_EL1, MAIR_EL1)
  hal_serial_init();
  arch_discover_hw_caps();
}

void hal_tlb_flush(unsigned long long vaddr) {
  __asm__ volatile("tlbi vae1is, %0\n\tdsb sy\n\tisb" ::"r"(vaddr >> 12)
                   : "memory");
}

// --- GICv2 / GICv3 Definitions (QEMU virt usually uses GICv2/v3, we'll assume
// a basic GICv2 for simplicity here or a GICv3 in legacy mode) --- Note: Real
// implementations detect GIC version from device tree, but QEMU virt often
// defaults to GICv2 unless specified.
#define GICD_BASE 0x08000000UL // Distributor
#define GICC_BASE 0x08010000UL // CPU Interface

#define GICD_CTLR (GICD_BASE + 0x000)
#define GICD_ISENABLER(n) (GICD_BASE + 0x100 + ((n) * 4))
#define GICD_IPRIORITYR(n) (GICD_BASE + 0x400 + ((n) * 4))
#define GICD_ITARGETSR(n) (GICD_BASE + 0x800 + ((n) * 4))

#define GICC_CTLR (GICC_BASE + 0x000)
#define GICC_PMR (GICC_BASE + 0x004)
#define GICC_IAR (GICC_BASE + 0x00C)
#define GICC_EOIR (GICC_BASE + 0x010)

int hal_interrupt_controller_init(void) {
  // Initialize GIC Distributor
  volatile uint32_t *gicd_ctlr = (volatile uint32_t *)GICD_CTLR;
  *gicd_ctlr = 0; // Disable distributor

  // In a real system, we'd configure all interrupts to a default priority and
  // route them to CPU 0 For now, just enable the distributor
  *gicd_ctlr = 1; // Enable Group 0

  // Initialize GIC CPU Interface
  volatile uint32_t *gicc_pmr = (volatile uint32_t *)GICC_PMR;
  *gicc_pmr = 0xF0; // Accept all interrupts (priority mask)

  volatile uint32_t *gicc_ctlr = (volatile uint32_t *)GICC_CTLR;
  *gicc_ctlr = 1; // Enable CPU interface

  return 0;
}

uint32_t hal_interrupt_acknowledge(void) {
  volatile uint32_t *gicc_iar = (volatile uint32_t *)GICC_IAR;
  return *gicc_iar & 0x3FFU; // Return INTID (bits 0-9)
}

void hal_interrupt_end_of_interrupt(uint32_t irq) {
  volatile uint32_t *gicc_eoir = (volatile uint32_t *)GICC_EOIR;
  *gicc_eoir = irq;
}

int hal_interrupt_route(uint32_t irq, uint32_t target_core) {
  if (irq >= 1020)
    return -1; // Max valid INTID in GICv2

  // Set priority to 0xA0
  volatile uint8_t *gicd_ipriorityr =
      (volatile uint8_t *)GICD_IPRIORITYR(irq / 4);
  gicd_ipriorityr[irq % 4] = 0xA0;

  // Set target core (for SPIs, IRQ 32+)
  if (irq >= 32) {
    volatile uint8_t *gicd_itargetsr =
        (volatile uint8_t *)GICD_ITARGETSR(irq / 4);
    gicd_itargetsr[irq % 4] = (1 << target_core);
  }

  // Enable interrupt
  volatile uint32_t *gicd_isenabler =
      (volatile uint32_t *)GICD_ISENABLER(irq / 32);
  *gicd_isenabler = (1 << (irq % 32));

  return 0;
}

static uint64_t g_timer_interval;

int hal_timer_source_init(uint32_t tick_hz) {
  if (tick_hz == 0U)
    return -1;

  uint64_t freq;
  __asm__ volatile("mrs %0, cntfrq_el0" : "=r"(freq));

  if (freq == 0)
    return -1;

  g_timer_interval = freq / tick_hz;

  // Set timer value
  __asm__ volatile("msr cntp_tval_el0, %0" : : "r"(g_timer_interval));

  // Enable timer and unmask interrupt
  // cntp_ctl_el0: bit 0 = ENABLE, bit 1 = IMASK (0 means unmasked)
  uint64_t ctl = 1;
  __asm__ volatile("msr cntp_ctl_el0, %0" : : "r"(ctl));

  // The generic timer usually routes to a specific PPI, e.g., 30 for Physical
  // Timer
  hal_interrupt_route(30, 0);

  return 0;
}

void hal_timer_isr(void) {
  // Acknowledge and re-arm timer (cntp_tval_el0 is a countdown timer, writing
  // to it re-arms it and clears the interrupt condition)
  __asm__ volatile("msr cntp_tval_el0, %0" : : "r"(g_timer_interval));

  hal_timer_tick();
}

uint32_t hal_cpu_get_id(void) {
  uint64_t mpidr;
  __asm__ volatile("mrs %0, mpidr_el1" : "=r"(mpidr));
  return (uint32_t)(mpidr & 0xFF);
}

void hal_core_notify(uint32_t target_core, uint64_t payload_or_reason) {
  hal_send_ipi_payload(target_core, payload_or_reason);
}

void hal_core_wait_event(void) {
  __asm__ volatile("wfe" : : : "memory");
}

void hal_core_poll_event(void) {
  // Polling check logic can be added here
}
