git clone --depth 1 --no-tags https://github.com/sayooj506/Pipline-Implimentation-Of-MIPS-32-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297658878
git clone --depth 1 --no-tags https://github.com/regerj/ECE-272-Lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298417245
git clone --depth 1 --no-tags https://github.com/tnibert/LearnVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298205642
git clone --depth 1 --no-tags https://github.com/vmazashvili/shift-register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301403845
git clone --depth 1 --no-tags https://github.com/1997wooji/fpgaproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297303802
git clone --depth 1 --no-tags https://github.com/JackManTvO/pipelinecpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296833123
git clone --depth 1 --no-tags https://github.com/MohammadHashemi-ai/Arithmetic-Circuit-Partial-Scan-Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295966251
git clone --depth 1 --no-tags https://github.com/MohammadHashemi-ai/Fault-Possibility-Test-Generation-with-SCOPE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295967119
git clone --depth 1 --no-tags https://github.com/tsm3/elec326code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296420050
git clone --depth 1 --no-tags https://github.com/Aashish3970/code_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294563278
git clone --depth 1 --no-tags https://github.com/baehunsang/COSE222.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294988493
git clone --depth 1 --no-tags https://github.com/FSXAC/ELEC402TA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292968190
git clone --depth 1 --no-tags https://github.com/svitvitskiy/display_hp859x.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294312407
git clone --depth 1 --no-tags https://github.com/remberto-uaz/Rob5MicrosAgo2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294101733
git clone --depth 1 --no-tags https://github.com/Xiaomeng-Yang/fake_mario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294607043
git clone --depth 1 --no-tags https://github.com/666WXY666/ComOrgPri-MiniSYS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295113127
git clone --depth 1 --no-tags https://github.com/GeraCollante/Pipeline_MIPS32bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296746018
git clone --depth 1 --no-tags https://github.com/Arkaeriit/brainfuck_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296865827
git clone --depth 1 --no-tags https://github.com/philipp3388/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298327892
git clone --depth 1 --no-tags https://github.com/hanyax/FPGA_Video_FrameBuffer_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298381321
git clone --depth 1 --no-tags https://github.com/whilo192/tang_nano_serial_morse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298493617
git clone --depth 1 --no-tags https://github.com/MingzheSun/ECE241_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299189510
git clone --depth 1 --no-tags https://github.com/Ab1z3r/Accumulator_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299446326
git clone --depth 1 --no-tags https://github.com/Calerbucci/LogicDesign-Lab01-ALU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299015499
git clone --depth 1 --no-tags https://github.com/yavuz650/Internship_Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299062496
git clone --depth 1 --no-tags https://github.com/yasminaraujo/VerilogRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299080150
git clone --depth 1 --no-tags https://github.com/shobro/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300710078
git clone --depth 1 --no-tags https://github.com/EshelG/CatImageDetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299708306
git clone --depth 1 --no-tags https://github.com/tickelton/XC9572XL_development_board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299761686
git clone --depth 1 --no-tags https://github.com/john-1109/BH1750.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299958035
git clone --depth 1 --no-tags https://github.com/alexisrael17/EE-4301---Digital-Design-With-Programmable-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299742235
git clone --depth 1 --no-tags https://github.com/nitheeshkumar17/AES_on_OpenROAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293429272
git clone --depth 1 --no-tags https://github.com/daniilvaino/CA_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296320968
git clone --depth 1 --no-tags https://github.com/ErvinXie/PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296250198
git clone --depth 1 --no-tags https://github.com/zjulijinxin/BLDC_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296354220
git clone --depth 1 --no-tags https://github.com/4spol/verdi_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296524801
git clone --depth 1 --no-tags https://github.com/aanchalchobisa/Checkers-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293363580
git clone --depth 1 --no-tags https://github.com/utkarshknp/Branch-Predictor_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293086183
git clone --depth 1 --no-tags https://github.com/RicciZ/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297630260
git clone --depth 1 --no-tags https://github.com/WeiYuFei0217/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294145545
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-Armand7486.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294143093
git clone --depth 1 --no-tags https://github.com/unal-edigital1/lab00.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294142676
git clone --depth 1 --no-tags https://github.com/CoraZhang/PianoGameProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294227011
git clone --depth 1 --no-tags https://github.com/letitbe0201/EE272-SoC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294046042
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-msalgadoh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294167034
git clone --depth 1 --no-tags https://github.com/shuangpan5217/CS147.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294228009
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/INC4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297282750
git clone --depth 1 --no-tags https://github.com/devinjunanto/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295551668
git clone --depth 1 --no-tags https://github.com/MichaelPiran/ISAgroup01_LAB1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301676563
git clone --depth 1 --no-tags https://github.com/Marchgen12/Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301632129
git clone --depth 1 --no-tags https://github.com/erick576/EECS3201-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294526768
git clone --depth 1 --no-tags https://github.com/Anthony-Woods/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295755845
git clone --depth 1 --no-tags https://github.com/krishnajakodali/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296024768
git clone --depth 1 --no-tags https://github.com/Al0ha0e/mips_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295946995
git clone --depth 1 --no-tags https://github.com/rakesh631996/Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302108995
git clone --depth 1 --no-tags https://github.com/marcoch7/Microelectronica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295892663
git clone --depth 1 --no-tags https://github.com/llfl/vcs_lab_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299564484
git clone --depth 1 --no-tags https://github.com/Andrew-Hany/computer_architecture_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296634863
git clone --depth 1 --no-tags https://github.com/WilliamTaylor21/System-Synthesis-and-Modeling-project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299796589
git clone --depth 1 --no-tags https://github.com/aidan-therien/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294251643
git clone --depth 1 --no-tags https://github.com/qingxiangwang/body-impedence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293233892
git clone --depth 1 --no-tags https://github.com/XunDiYang/Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296108043
git clone --depth 1 --no-tags https://github.com/Sammy5430/Computer_Architecture_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296166113
git clone --depth 1 --no-tags https://github.com/mgtm98/Digital-Design-Stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292932502
git clone --depth 1 --no-tags https://github.com/JorgeMunozTaylor/microelectronica_tarea1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296507687
git clone --depth 1 --no-tags https://github.com/bguan2022/Multi-layer_Perceptron_ML_Acclerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296453660
git clone --depth 1 --no-tags https://github.com/NCKU-CAV/fv-project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295349921
git clone --depth 1 --no-tags https://github.com/LoganBrist/FPGA_LED_Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295831533
git clone --depth 1 --no-tags https://github.com/MohammadHashemi-ai/Design-a-circuit-that-calculates-average-of-the-smallest-data-and-the-largest-data-from-8-Bytes-data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295700371
git clone --depth 1 --no-tags https://github.com/Nagharjun17/Edge_Detection_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297024349
git clone --depth 1 --no-tags https://github.com/AsciiShell/hse_hlimds_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296890009
git clone --depth 1 --no-tags https://github.com/vitorricoy/TP_OC1_Datapath_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297150627
git clone --depth 1 --no-tags https://github.com/YanChengWeiTony/Project-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297717856
git clone --depth 1 --no-tags https://github.com/zhironchen/NCTU-Chip-Design-for-Communications-Systems-Spring-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297983293
git clone --depth 1 --no-tags https://github.com/jzamitiz/Power_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297825052
git clone --depth 1 --no-tags https://github.com/arthursl12/OC1_TP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298044147
git clone --depth 1 --no-tags https://github.com/PetrDYu/frequency_meter_alternative.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294831859
git clone --depth 1 --no-tags https://github.com/RoxanaTurcanu8/VGA-Snake-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298789354
git clone --depth 1 --no-tags https://github.com/ibelingb/ecen5863_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298725809
git clone --depth 1 --no-tags https://github.com/kanishkjeet911/VLSI_Challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299055649
git clone --depth 1 --no-tags https://github.com/EshelG/Barcode39.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299429879
git clone --depth 1 --no-tags https://github.com/doubleBemol/embebidos-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301917018
git clone --depth 1 --no-tags https://github.com/ChristianSF/Circuitos_Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301820290
git clone --depth 1 --no-tags https://github.com/lucianobajr/Computer-Organization-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298603024
git clone --depth 1 --no-tags https://github.com/henrytsui000/Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301330282
git clone --depth 1 --no-tags https://github.com/Gateway2745/CS-F342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300660021
git clone --depth 1 --no-tags https://github.com/Fuldrer/Procesador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293449241
git clone --depth 1 --no-tags https://github.com/jaguar1700AD/Verilog-code-of-a-circuit-for-doing-multiplication-using-repeated-addition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293771413
git clone --depth 1 --no-tags https://github.com/UssashArafat/LIBRARY_CELL_LSI_10K.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293873156
git clone --depth 1 --no-tags https://github.com/h20190074/SHA-256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294377655
git clone --depth 1 --no-tags https://github.com/tom0930/zedboard_16adc_ISE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293077474
git clone --depth 1 --no-tags https://github.com/foxxy777/VCS-DC_low_power_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295104000
git clone --depth 1 --no-tags https://github.com/farlepet/subleq_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300793548
git clone --depth 1 --no-tags https://github.com/SteveLRojas/8X-RIPTIDE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301027696
git clone --depth 1 --no-tags https://github.com/alimz758/UCLA-CS152B---Digital-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300699583
git clone --depth 1 --no-tags https://github.com/vulkanbets/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295044136
git clone --depth 1 --no-tags https://github.com/karkonium/brian-s-bot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295040088
git clone --depth 1 --no-tags https://github.com/AmirAbaskohi/Cache-implementation-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297357661
