NDSummary.OnToolTipsLoaded("SystemVerilogClass:uvm_reg_access_seq",{321:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype321\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of all registers in a block by executing the uvm_reg_single_access_seq sequence on every register within it.</div></div>",323:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div class=\"TTSummary\">The block to be tested. Declared in the base class.</div></div>",324:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype324\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">protected</span> uvm_reg_single_access_seq reg_seq</div></div><div class=\"TTSummary\">The sequence used to test one register</div></div>"});