-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qpsk_hls_top_generic_sincos_18_2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_r : IN STD_LOGIC_VECTOR (17 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of qpsk_hls_top_generic_sincos_18_2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv20_6487E : STD_LOGIC_VECTOR (19 downto 0) := "01100100100001111110";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv39_145F30 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000101000101111100110000";
    constant ap_const_lv20_36F03 : STD_LOGIC_VECTOR (19 downto 0) := "00110110111100000011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal sign0_fu_77_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign0_reg_358 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln737_fu_101_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln737_reg_368 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_fu_105_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_reg_373 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln251_1_fu_149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln251_1_reg_391 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal z_V_fu_183_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal z_V_reg_397 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start : STD_LOGIC;
    signal grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_done : STD_LOGIC;
    signal grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out_ap_vld : STD_LOGIC;
    signal grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out1_ap_vld : STD_LOGIC;
    signal grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal p_loc_fu_58 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_loc2_fu_54 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal sub_ln712_fu_83_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inabs_fu_89_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_fu_105_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal grp_fu_329_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal grp_fu_336_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_fu_125_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln717_1_fu_134_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln251_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_160_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_8_fu_138_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal or_ln251_fu_154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_173_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln717_fu_169_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_fu_218_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln274_fu_234_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln717_3_fu_208_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln274_1_fu_240_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln274_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln274_fu_250_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln717_2_fu_198_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln717_4_fu_224_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln274_1_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln274_fu_283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln274_2_fu_275_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln274_3_fu_288_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln274_1_fu_262_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln712_5_fu_304_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln291_fu_310_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln274_4_fu_296_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_329_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_329_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_336_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_336_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_336_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal grp_fu_329_p00 : STD_LOGIC_VECTOR (38 downto 0);
    signal grp_fu_336_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component qpsk_hls_top_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        z_V : IN STD_LOGIC_VECTOR (18 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (18 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (18 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_mul_mul_18ns_21ns_39_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (20 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (38 downto 0) );
    end component;


    component qpsk_hls_top_mac_muladd_2ns_18ns_20ns_20_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;



begin
    grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68 : component qpsk_hls_top_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start,
        ap_done => grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_done,
        ap_idle => grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_idle,
        ap_ready => grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_ready,
        z_V => z_V_reg_397,
        p_out => grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out,
        p_out_ap_vld => grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out_ap_vld,
        p_out1 => grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out1,
        p_out1_ap_vld => grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out1_ap_vld);

    mul_mul_18ns_21ns_39_4_1_U5 : component qpsk_hls_top_mul_mul_18ns_21ns_39_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 21,
        dout_WIDTH => 39)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_329_p0,
        din1 => grp_fu_329_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_329_p2);

    mac_muladd_2ns_18ns_20ns_20_4_1_U6 : component qpsk_hls_top_mac_muladd_2ns_18ns_20ns_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 2,
        din1_WIDTH => 18,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_336_p0,
        din1 => grp_fu_336_p1,
        din2 => grp_fu_336_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_336_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln251_1_reg_391 <= icmp_ln251_1_fu_149_p2;
                z_V_reg_397 <= z_V_fu_183_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                p_loc2_fu_54 <= grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                p_loc_fu_58 <= grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                ret_reg_373 <= ret_fu_105_p1(38 downto 37);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                sign0_reg_358 <= sign0_fu_77_p2;
                trunc_ln737_reg_368 <= trunc_ln737_fu_101_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_done, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_done)
    begin
        if ((grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= select_ln291_fu_310_p3;
    ap_return_1 <= select_ln274_4_fu_296_p3;
    grp_fu_329_p0 <= grp_fu_329_p00(18 - 1 downto 0);
    grp_fu_329_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(inabs_fu_89_p3),39));
    grp_fu_329_p1 <= ap_const_lv39_145F30(21 - 1 downto 0);
    grp_fu_336_p0 <= grp_fu_336_p00(2 - 1 downto 0);
    grp_fu_336_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_fu_105_p4),20));
    grp_fu_336_p1 <= ap_const_lv20_36F03(18 - 1 downto 0);
    grp_fu_336_p2 <= (trunc_ln737_reg_368 & ap_const_lv3_0);
    grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start <= grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start_reg;
    icmp_ln251_1_fu_149_p2 <= "1" when (ret_reg_373 = ap_const_lv2_1) else "0";
    icmp_ln251_fu_144_p2 <= "1" when (ret_reg_373 = ap_const_lv2_3) else "0";
    icmp_ln274_1_fu_270_p2 <= "1" when (ret_reg_373 = ap_const_lv2_2) else "0";
    icmp_ln274_fu_257_p2 <= "1" when (ret_reg_373 = ap_const_lv2_0) else "0";
    inabs_fu_89_p3 <= 
        in_r when (sign0_fu_77_p2(0) = '1') else 
        sub_ln712_fu_83_p2;
    or_ln251_fu_154_p2 <= (icmp_ln251_fu_144_p2 or icmp_ln251_1_fu_149_p2);
    or_ln274_fu_283_p2 <= (icmp_ln274_fu_257_p2 or icmp_ln251_1_reg_391);
    r_V_fu_125_p4 <= grp_fu_336_p3(19 downto 1);
    r_fu_218_p2 <= std_logic_vector(unsigned(ap_const_lv19_0) - unsigned(p_loc2_fu_54));
    ret_V_8_fu_138_p2 <= std_logic_vector(unsigned(ap_const_lv20_6487E) - unsigned(zext_ln717_1_fu_134_p1));
    ret_fu_105_p1 <= grp_fu_329_p2;
    ret_fu_105_p4 <= ret_fu_105_p1(38 downto 37);
    select_ln274_1_fu_262_p3 <= 
        trunc_ln717_3_fu_208_p4 when (icmp_ln274_fu_257_p2(0) = '1') else 
        select_ln274_fu_250_p3;
    select_ln274_2_fu_275_p3 <= 
        trunc_ln717_2_fu_198_p4 when (icmp_ln274_fu_257_p2(0) = '1') else 
        trunc_ln717_4_fu_224_p4;
    select_ln274_3_fu_288_p3 <= 
        trunc_ln717_4_fu_224_p4 when (icmp_ln274_1_fu_270_p2(0) = '1') else 
        trunc_ln717_2_fu_198_p4;
    select_ln274_4_fu_296_p3 <= 
        select_ln274_2_fu_275_p3 when (or_ln274_fu_283_p2(0) = '1') else 
        select_ln274_3_fu_288_p3;
    select_ln274_fu_250_p3 <= 
        trunc_ln717_3_fu_208_p4 when (icmp_ln251_1_reg_391(0) = '1') else 
        trunc_ln274_1_fu_240_p4;
    select_ln291_fu_310_p3 <= 
        select_ln274_1_fu_262_p3 when (sign0_reg_358(0) = '1') else 
        sub_ln712_5_fu_304_p2;
    sign0_fu_77_p2 <= "1" when (signed(in_r) > signed(ap_const_lv18_0)) else "0";
    sub_ln274_fu_234_p2 <= std_logic_vector(unsigned(ap_const_lv19_0) - unsigned(p_loc_fu_58));
    sub_ln712_5_fu_304_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(select_ln274_1_fu_262_p3));
    sub_ln712_fu_83_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(in_r));
    tmp_35_fu_173_p4 <= ret_V_8_fu_138_p2(19 downto 1);
    tmp_s_fu_160_p4 <= grp_fu_336_p3(19 downto 2);
    trunc_ln274_1_fu_240_p4 <= sub_ln274_fu_234_p2(18 downto 1);
    trunc_ln717_2_fu_198_p4 <= p_loc2_fu_54(18 downto 1);
    trunc_ln717_3_fu_208_p4 <= p_loc_fu_58(18 downto 1);
    trunc_ln717_4_fu_224_p4 <= r_fu_218_p2(18 downto 1);
    trunc_ln737_fu_101_p1 <= inabs_fu_89_p3(17 - 1 downto 0);
    z_V_fu_183_p3 <= 
        tmp_35_fu_173_p4 when (or_ln251_fu_154_p2(0) = '1') else 
        zext_ln717_fu_169_p1;
    zext_ln717_1_fu_134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_fu_125_p4),20));
    zext_ln717_fu_169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_160_p4),19));
end behav;
