#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Wed Feb  4 22:57:54 2026
# Process ID         : 2939435
# Current directory  : /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization
# Command line       : vivado -source WLANTimeAndFrequencySynchronization_vivado.tcl
# Log file           : /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/vivado.log
# Journal file       : /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/vivado.jou
# Running On         : amd
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : AMD Ryzen 5 7640HS w/ Radeon 760M Graphics
# CPU Frequency      : 2139.965 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 31248 MB
# Swap memory        : 10737 MB
# Total Virtual      : 41985 MB
# Available Virtual  : 16058 MB
#-----------------------------------------------------------
start_gui
source WLANTimeAndFrequencySynchronization_vivado.tcl
# set src_dir [pwd]
# set prj_dir "vivado_prj"
# file mkdir ../$prj_dir
# cd ../$prj_dir
# create_project WLANTimeAndFrequencySynchronization.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 7940.086 ; gain = 404.922 ; free physical = 856 ; free virtual = 14276
# set_property PART xc7z020-clg400-1 [current_project]
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization_tc.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTConverter.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SinLookUpTableGen.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CosLookUpTableGen.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WaveformGen.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/NCO.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Correction.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Averager.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Sample_FreqOff.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block1.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block2.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Correction.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block3.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block4.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block5.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block6.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block7.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block8.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block9.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block10.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block11.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block12.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block13.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block14.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block15.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block16.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block17.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block18.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block19.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block20.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block21.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block22.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block23.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block24.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block25.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block26.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block27.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block28.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Mapper.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Estimation.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Estimation_and_Correction.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Synchronous_Enabled_128_Sample_Delay.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MovingSum.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTadjust.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTadjust_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared1.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Synchronous_Enabled_16_Sample_Delay.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MovingSum_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/magnitudeSquared_block1.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/StreamSyncronizer.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/streamSynchronizer.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Energy_Calculator.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/considerFirstPeak.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MATLAB_Function1.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/searchStartOfFrame.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Peak_Detector.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/StreamSyncronizer_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Stream_Synchronizer.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_Time_Sync.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SinLookUpTableGen_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CosLookUpTableGen_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WaveformGen_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/NCO_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_CFO_Correction.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Averager_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Mapper_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block29.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block30.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block31.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block32.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block33.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block34.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block35.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block36.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block37.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block38.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block39.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block40.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block41.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block42.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block43.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block44.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block45.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block46.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block47.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block48.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block49.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block50.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block51.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block52.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block53.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block54.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block55.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block56.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Correction_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block57.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block58.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_CFO_Estimation.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_CFO_Estimation_and_Correction.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block2.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FirRdyLogic.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line_block1.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic_block1.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/corrFilter.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block2.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/extractLTFs.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/peakDetector.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Peak_Searcher.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_Time_Sync.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterCoef.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/subFilter.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Filter.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Discrete_FIR_Filter.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTConverter_block.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Rx_Filter.v
# add_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization.v
# launch_runs synth_1 -force
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Feb  4 22:58:08 2026] Launched synth_1...
Run output will be captured here: /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Feb  4 22:58:08 2026] Waiting for synth_1 to finish...
[Wed Feb  4 22:58:13 2026] Waiting for synth_1 to finish...
[Wed Feb  4 22:58:18 2026] Waiting for synth_1 to finish...
[Wed Feb  4 22:58:23 2026] Waiting for synth_1 to finish...
[Wed Feb  4 22:58:33 2026] Waiting for synth_1 to finish...
[Wed Feb  4 22:58:43 2026] Waiting for synth_1 to finish...
[Wed Feb  4 22:58:53 2026] Waiting for synth_1 to finish...
[Wed Feb  4 22:59:03 2026] Waiting for synth_1 to finish...
[Wed Feb  4 22:59:23 2026] Waiting for synth_1 to finish...
[Wed Feb  4 22:59:43 2026] Waiting for synth_1 to finish...
[Wed Feb  4 23:00:03 2026] Waiting for synth_1 to finish...

*** Running vivado
    with args -log WLANTimeAndFrequencySynchronization.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source WLANTimeAndFrequencySynchronization.tcl


****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Wed Feb  4 22:58:10 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source WLANTimeAndFrequencySynchronization.tcl -notrace
Command: synth_design -top WLANTimeAndFrequencySynchronization -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2939762
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1934.410 ; gain = 444.805 ; free physical = 564 ; free virtual = 13033
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'WLANTimeAndFrequencySynchronization' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization.v:47]
INFO: [Synth 8-6157] synthesizing module 'WLANTimeAndFrequencySynchronization_tc' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization_tc.v:28]
INFO: [Synth 8-6155] done synthesizing module 'WLANTimeAndFrequencySynchronization_tc' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization_tc.v:28]
INFO: [Synth 8-6157] synthesizing module 'Rx_Filter' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Rx_Filter.v:22]
INFO: [Synth 8-6157] synthesizing module 'Discrete_FIR_Filter' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Discrete_FIR_Filter.v:25]
INFO: [Synth 8-6157] synthesizing module 'Filter' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Filter.v:23]
INFO: [Synth 8-6157] synthesizing module 'FilterCoef' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterCoef.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FilterCoef' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterCoef.v:23]
INFO: [Synth 8-6157] synthesizing module 'subFilter' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/subFilter.v:23]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolicPreAddWvlIn' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolicPreAddWvlIn' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:23]
INFO: [Synth 8-6155] done synthesizing module 'subFilter' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/subFilter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Filter' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Filter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Discrete_FIR_Filter' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Discrete_FIR_Filter.v:25]
INFO: [Synth 8-6157] synthesizing module 'DTConverter_block' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTConverter_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DTConverter_block' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTConverter_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Rx_Filter' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Rx_Filter.v:22]
INFO: [Synth 8-6157] synthesizing module 'Coarse_Time_Sync' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_Time_Sync.v:22]
INFO: [Synth 8-6157] synthesizing module 'Correlator_block' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'delayedCorrelation' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:22]
INFO: [Synth 8-6157] synthesizing module 'DTadjust' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTadjust.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DTadjust' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTadjust.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delayedCorrelation' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:22]
INFO: [Synth 8-6157] synthesizing module 'MovingSum' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MovingSum.v:22]
INFO: [Synth 8-6157] synthesizing module 'Synchronous_Enabled_128_Sample_Delay' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Synchronous_Enabled_128_Sample_Delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronous_Enabled_128_Sample_Delay' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Synchronous_Enabled_128_Sample_Delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MovingSum' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MovingSum.v:22]
INFO: [Synth 8-6157] synthesizing module 'MagnitudeSquared' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MagnitudeSquared' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Correlator_block' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'Energy_Calculator' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Energy_Calculator.v:23]
INFO: [Synth 8-6157] synthesizing module 'magnitudeSquared_block1' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/magnitudeSquared_block1.v:23]
INFO: [Synth 8-6157] synthesizing module 'MagnitudeSquared_block' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'DTadjust_block' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTadjust_block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DTadjust_block' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTadjust_block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MagnitudeSquared_block' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'MovingSum_block' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MovingSum_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronous_Enabled_16_Sample_Delay' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Synchronous_Enabled_16_Sample_Delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronous_Enabled_16_Sample_Delay' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Synchronous_Enabled_16_Sample_Delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MovingSum_block' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MovingSum_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'MagnitudeSquared1' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MagnitudeSquared1' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'magnitudeSquared_block1' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/magnitudeSquared_block1.v:23]
INFO: [Synth 8-6157] synthesizing module 'streamSynchronizer' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/streamSynchronizer.v:23]
INFO: [Synth 8-6157] synthesizing module 'StreamSyncronizer' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/StreamSyncronizer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StreamSyncronizer' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/StreamSyncronizer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'streamSynchronizer' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/streamSynchronizer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Energy_Calculator' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Energy_Calculator.v:23]
INFO: [Synth 8-6157] synthesizing module 'Stream_Synchronizer' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Stream_Synchronizer.v:23]
INFO: [Synth 8-6157] synthesizing module 'StreamSyncronizer_block' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/StreamSyncronizer_block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StreamSyncronizer_block' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/StreamSyncronizer_block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Stream_Synchronizer' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Stream_Synchronizer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Peak_Detector' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Peak_Detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'searchStartOfFrame' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/searchStartOfFrame.v:23]
INFO: [Synth 8-6155] done synthesizing module 'searchStartOfFrame' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/searchStartOfFrame.v:23]
INFO: [Synth 8-6157] synthesizing module 'considerFirstPeak' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/considerFirstPeak.v:23]
INFO: [Synth 8-6155] done synthesizing module 'considerFirstPeak' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/considerFirstPeak.v:23]
INFO: [Synth 8-6157] synthesizing module 'MATLAB_Function1' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MATLAB_Function1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MATLAB_Function1' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MATLAB_Function1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Peak_Detector' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Peak_Detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Coarse_Time_Sync' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_Time_Sync.v:22]
INFO: [Synth 8-6157] synthesizing module 'Coarse_CFO_Estimation_and_Correction' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Estimation_and_Correction.v:23]
INFO: [Synth 8-6157] synthesizing module 'Coarse_CFO_Estimation' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Estimation.v:23]
INFO: [Synth 8-6157] synthesizing module 'Correlator' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:23]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic.v:23]
	Parameter AddrWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Correlator' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:23]
INFO: [Synth 8-6157] synthesizing module 'Averager' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Averager.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Averager' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Averager.v:23]
INFO: [Synth 8-6157] synthesizing module 'Quadrant_Mapper' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Mapper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Quadrant_Mapper' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Mapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block1' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block1' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block1.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block2' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block2' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block2.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block28' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block28.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block28' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block28.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block27' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block27.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block27' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block27.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block26' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block26.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block26' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block26.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block25' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block25.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block25' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block25.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block24' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block24.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block24' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block24.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block23' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block23.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block23' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block23.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block22' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block22.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block22' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block22.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block21' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block21.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block21' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block21.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block20' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block20.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block20' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block20.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block19' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block19.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block19' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block19.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block18' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block18.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block18' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block18.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block17' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block17.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block17' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block17.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block16' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block16' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block16.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block15' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block15.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block15' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block15.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block14' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block14.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block14' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block14.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block13' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block13.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block13' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block13.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block12' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block12.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block12' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block12.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block11' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block11.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block11' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block11.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block10' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block10.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block10' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block10.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block9' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block9.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block9' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block9.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block8' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block8' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block8.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block7' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block7' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block7.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block6' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block6.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block6' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block6.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block5' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block5' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block5.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block3' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block3' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block3.v:23]
INFO: [Synth 8-6157] synthesizing module 'CordicKernelMag_block4' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block4' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block4.v:23]
INFO: [Synth 8-6157] synthesizing module 'Quadrant_Correction' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Correction.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Quadrant_Correction' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Correction.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sample_FreqOff' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Sample_FreqOff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sample_FreqOff' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Sample_FreqOff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Coarse_CFO_Estimation' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Estimation.v:23]
INFO: [Synth 8-6157] synthesizing module 'Coarse_CFO_Correction' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Correction.v:23]
INFO: [Synth 8-6157] synthesizing module 'NCO' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/NCO.v:25]
INFO: [Synth 8-6157] synthesizing module 'WaveformGen' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WaveformGen.v:25]
INFO: [Synth 8-6157] synthesizing module 'CosLookUpTableGen' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CosLookUpTableGen.v:25]
INFO: [Synth 8-6155] done synthesizing module 'CosLookUpTableGen' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CosLookUpTableGen.v:25]
INFO: [Synth 8-6157] synthesizing module 'SinLookUpTableGen' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SinLookUpTableGen.v:25]
INFO: [Synth 8-6155] done synthesizing module 'SinLookUpTableGen' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SinLookUpTableGen.v:25]
INFO: [Synth 8-6155] done synthesizing module 'WaveformGen' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WaveformGen.v:25]
INFO: [Synth 8-6155] done synthesizing module 'NCO' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/NCO.v:25]
INFO: [Synth 8-6157] synthesizing module 'DTConverter' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTConverter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DTConverter' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTConverter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Coarse_CFO_Correction' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Correction.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Coarse_CFO_Estimation_and_Correction' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Estimation_and_Correction.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fine_Time_Sync' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_Time_Sync.v:22]
INFO: [Synth 8-6157] synthesizing module 'Correlator_block2' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block2.v:22]
INFO: [Synth 8-6157] synthesizing module 'corrFilter' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/corrFilter.v:22]
INFO: [Synth 8-6157] synthesizing module 'C1' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:24]
INFO: [Synth 8-6157] synthesizing module 'FirRdyLogic' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FirRdyLogic.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FirRdyLogic' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FirRdyLogic.v:22]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line.v:24]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic_block' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic_block.v:22]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic_block' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line.v:24]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:1480]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:1529]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:1578]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:1627]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:1676]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:1725]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:1774]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:1823]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolic' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolic' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic.v:22]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block1' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line_block1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block1' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line_block1.v:24]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:2302]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:2351]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:2400]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:2449]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:2498]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:2547]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:2596]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:2645]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolic_block1' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic_block1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolic_block1' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic_block1.v:22]
INFO: [Synth 8-6157] synthesizing module 'Addressable_Delay_Line_block' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line_block.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Addressable_Delay_Line_block' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line_block.v:24]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:3147]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:3196]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:3245]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:3294]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:3343]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:3392]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:3441]
INFO: [Synth 8-226] default block is never used [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:3490]
INFO: [Synth 8-6157] synthesizing module 'FilterTapSystolic_block' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FilterTapSystolic_block' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'C1' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'corrFilter' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/corrFilter.v:22]
INFO: [Synth 8-6157] synthesizing module 'MagnitudeSquared_block2' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MagnitudeSquared_block2' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Correlator_block2' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block2.v:22]
INFO: [Synth 8-6157] synthesizing module 'Peak_Searcher' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Peak_Searcher.v:22]
INFO: [Synth 8-6157] synthesizing module 'maxPeakSearcher_block' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'extractLTFs' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/extractLTFs.v:22]
INFO: [Synth 8-6155] done synthesizing module 'extractLTFs' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/extractLTFs.v:22]
INFO: [Synth 8-6157] synthesizing module 'maxPeakSearcher' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher.v:22]
INFO: [Synth 8-6155] done synthesizing module 'maxPeakSearcher' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher.v:22]
INFO: [Synth 8-6155] done synthesizing module 'maxPeakSearcher_block' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'peakDetector' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/peakDetector.v:22]
INFO: [Synth 8-6155] done synthesizing module 'peakDetector' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/peakDetector.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Peak_Searcher' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Peak_Searcher.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Fine_Time_Sync' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_Time_Sync.v:22]
INFO: [Synth 8-6157] synthesizing module 'Fine_CFO_Estimation_and_Correction' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_CFO_Estimation_and_Correction.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fine_CFO_Estimation' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_CFO_Estimation.v:23]
INFO: [Synth 8-6157] synthesizing module 'Correlator_block1' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:23]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized0' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic.v:23]
	Parameter AddrWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized0' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Correlator_block1' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:23]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized1' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic.v:23]
	Parameter AddrWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized1' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic.v:23]
INFO: [Synth 8-6157] synthesizing module 'Averager_block' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Averager_block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Averager_block' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Averager_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'Quadrant_Mapper_block' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Mapper_block.v:23]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Quadrant_Mapper_block' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Mapper_block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block57' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block57.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block58' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block58.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CordicKernelMag_block29' (0#1) [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block29.v:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter AddrWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element level_reg was removed.  [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/StreamSyncronizer.v:80]
WARNING: [Synth 8-6014] Unused sequential element level_reg was removed.  [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/StreamSyncronizer_block.v:91]
WARNING: [Synth 8-7137] Register freqReg_reg in module Sample_FreqOff has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Sample_FreqOff.v:60]
WARNING: [Synth 8-7137] Register freqFlag_reg in module Sample_FreqOff has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Sample_FreqOff.v:62]
WARNING: [Synth 8-6014] Unused sequential element firRdy_xcoeffin_re_reg was removed.  [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FirRdyLogic.v:86]
WARNING: [Synth 8-6014] Unused sequential element firRdy_xcoeffin_im_reg was removed.  [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FirRdyLogic.v:87]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FirRdyLogic.v:88]
WARNING: [Synth 8-6014] Unused sequential element rdCountReverse_1_reg was removed.  [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v:448]
WARNING: [Synth 8-7137] Register maxPeakReg_reg in module maxPeakSearcher has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher.v:66]
WARNING: [Synth 8-7137] Register maxPeakPrev_reg in module maxPeakSearcher has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher.v:68]
WARNING: [Synth 8-7137] Register maxValueReg_reg in module maxPeakSearcher has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher.v:69]
WARNING: [Synth 8-7129] Port dataIn1_re[15] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[14] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[13] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[12] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[11] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[10] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[9] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[8] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[7] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[6] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[5] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[4] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[3] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[2] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[1] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_re[0] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[15] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[14] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[13] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[12] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[11] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[10] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[9] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[8] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[7] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[6] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[5] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[4] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[3] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[2] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[1] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn1_im[0] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_re[12] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_re[11] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_re[10] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_re[9] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_re[8] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_re[7] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_re[6] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_re[5] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_re[4] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_re[3] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_re[2] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_re[1] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_re[0] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_im[12] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_im[11] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_im[10] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_im[9] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_im[8] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_im[7] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_im[6] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_im[5] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_im[4] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_im[3] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_im[2] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_im[1] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn2_im[0] in module DTConverter is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[36] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[35] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[34] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[17] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[16] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[15] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[14] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[13] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[12] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[11] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[10] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[9] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[8] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[7] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[6] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[5] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[4] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[3] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[2] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[1] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_re[0] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[36] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[35] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[34] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[17] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[16] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[15] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[14] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[13] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[12] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[11] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[10] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[9] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[8] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[7] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[6] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[5] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[4] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[3] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[2] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[1] in module MagnitudeSquared_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn_im[0] in module MagnitudeSquared_block2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2330.660 ; gain = 841.055 ; free physical = 570 ; free virtual = 12701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2330.660 ; gain = 841.055 ; free physical = 591 ; free virtual = 12693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2338.664 ; gain = 849.059 ; free physical = 591 ; free virtual = 12693
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register lutaddrInReg_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register lutaddrInReg_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic'
WARNING: [Synth 8-6040] Register lutaddrInReg_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register lutaddrInReg_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2338.664 ; gain = 849.059 ; free physical = 638 ; free virtual = 12775
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   71 Bit       Adders := 1     
	   2 Input   66 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 2     
	   3 Input   35 Bit       Adders := 1     
	   2 Input   35 Bit       Adders := 2     
	   2 Input   34 Bit       Adders := 67    
	   3 Input   34 Bit       Adders := 60    
	   2 Input   33 Bit       Adders := 9     
	   3 Input   33 Bit       Adders := 7     
	   2 Input   32 Bit       Adders := 118   
	   3 Input   32 Bit       Adders := 114   
	   2 Input   31 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 17    
	   2 Input   13 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              160 Bit    Registers := 1     
	              159 Bit    Registers := 1     
	              158 Bit    Registers := 1     
	              139 Bit    Registers := 2     
	              130 Bit    Registers := 2     
	               87 Bit    Registers := 2     
	               71 Bit    Registers := 261   
	               70 Bit    Registers := 8     
	               66 Bit    Registers := 14    
	               64 Bit    Registers := 2     
	               38 Bit    Registers := 9     
	               37 Bit    Registers := 20    
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 26    
	               34 Bit    Registers := 414   
	               33 Bit    Registers := 71    
	               32 Bit    Registers := 863   
	               31 Bit    Registers := 22    
	               30 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 96    
	               16 Bit    Registers := 2590  
	               15 Bit    Registers := 8     
	               13 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 68    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 55    
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 302   
+---Multipliers : 
	              35x35  Multipliers := 2     
	              33x33  Multipliers := 2     
+---RAMs : 
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               2K Bit	(64 X 32 bit)          RAMs := 2     
	              512 Bit	(16 X 32 bit)          RAMs := 2     
	              512 Bit	(256 X 2 bit)          RAMs := 1     
	              136 Bit	(8 X 17 bit)          RAMs := 24    
+---ROMs : 
	                    ROMs := 4     
+---Muxes : 
	   2 Input   71 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 2     
	   2 Input   66 Bit        Muxes := 2     
	   2 Input   38 Bit        Muxes := 9     
	   2 Input   37 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 4     
	   2 Input   34 Bit        Muxes := 170   
	   4 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 11    
	   2 Input   32 Bit        Muxes := 359   
	   2 Input   31 Bit        Muxes := 10    
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 47    
	   2 Input   16 Bit        Muxes := 121   
	   5 Input   16 Bit        Muxes := 4     
	   8 Input   16 Bit        Muxes := 23    
	   8 Input   15 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 30    
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 27    
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 73    
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u_magnitudeSquared/u_MagnitudeSquared/Product1_out1, operation Mode is: A*B.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared/Product1_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared/Product1_out1.
DSP Report: Generating DSP u_magnitudeSquared/u_MagnitudeSquared/Product4_out1, operation Mode is: A*B.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared/Product4_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared/Product4_out1.
DSP Report: Generating DSP u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1, operation Mode is: A*B.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1.
DSP Report: Generating DSP u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1.
DSP Report: Generating DSP u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1, operation Mode is: A*B.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1.
DSP Report: Generating DSP u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1.
DSP Report: Generating DSP u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1, operation Mode is: A*B.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1.
DSP Report: Generating DSP u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1.
DSP Report: Generating DSP u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1, operation Mode is: A*B.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1.
DSP Report: Generating DSP u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1.
DSP Report: operator u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1 is absorbed into DSP u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1.
WARNING: [Synth 8-6040] Register u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutaddrInReg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutaddrInReg_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
DSP Report: Generating DSP mulOutput, operation Mode is: A*B.
DSP Report: operator mulOutput is absorbed into DSP mulOutput.
DSP Report: Generating DSP Product1_Re_AC, operation Mode is: A*B.
DSP Report: operator Product1_Re_AC is absorbed into DSP Product1_Re_AC.
DSP Report: Generating DSP mulOutput_3, operation Mode is: A*B.
DSP Report: operator mulOutput_3 is absorbed into DSP mulOutput_3.
DSP Report: Generating DSP Product1_Im_AD, operation Mode is: A*B.
DSP Report: operator Product1_Im_AD is absorbed into DSP Product1_Im_AD.
WARNING: [Synth 8-6040] Register u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutaddrInReg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutaddrInReg_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
DSP Report: Generating DSP mulOutput, operation Mode is: A*B.
DSP Report: operator mulOutput is absorbed into DSP mulOutput.
DSP Report: Generating DSP Product1_Re_AC, operation Mode is: A*B.
DSP Report: operator Product1_Re_AC is absorbed into DSP Product1_Re_AC.
DSP Report: Generating DSP mulOutput_3, operation Mode is: A*B.
DSP Report: operator mulOutput_3 is absorbed into DSP mulOutput_3.
DSP Report: Generating DSP Product1_Im_AD, operation Mode is: A*B.
DSP Report: operator Product1_Im_AD is absorbed into DSP Product1_Im_AD.
INFO: [Synth 8-4471] merging register 'Logical_Operator_out1_1_reg' into 'u_MagnitudeSquared/validIn_1_reg' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block.v:213]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 2. Recommended levels of pipeline registers is 4. [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:367]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 2. Recommended levels of pipeline registers is 4. [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:212]
DSP Report: Generating DSP u_delayedCorrelation/mulOutput, operation Mode is: A*B.
DSP Report: operator u_delayedCorrelation/mulOutput is absorbed into DSP u_delayedCorrelation/mulOutput.
DSP Report: Generating DSP u_delayedCorrelation/Product_Re_AC, operation Mode is: A*B.
DSP Report: operator u_delayedCorrelation/Product_Re_AC is absorbed into DSP u_delayedCorrelation/Product_Re_AC.
DSP Report: Generating DSP u_delayedCorrelation/mulOutput_3, operation Mode is: A*B.
DSP Report: operator u_delayedCorrelation/mulOutput_3 is absorbed into DSP u_delayedCorrelation/mulOutput_3.
DSP Report: Generating DSP u_delayedCorrelation/Product_Im_AD, operation Mode is: A*B.
DSP Report: operator u_delayedCorrelation/Product_Im_AD is absorbed into DSP u_delayedCorrelation/Product_Im_AD.
DSP Report: Generating DSP u_MagnitudeSquared/Product1_out1, operation Mode is: A*B.
DSP Report: operator u_MagnitudeSquared/Product1_out1 is absorbed into DSP u_MagnitudeSquared/Product1_out1.
DSP Report: operator u_MagnitudeSquared/Product1_out1 is absorbed into DSP u_MagnitudeSquared/Product1_out1.
DSP Report: Generating DSP u_MagnitudeSquared/Product1_out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_MagnitudeSquared/Product1_out1 is absorbed into DSP u_MagnitudeSquared/Product1_out1.
DSP Report: operator u_MagnitudeSquared/Product1_out1 is absorbed into DSP u_MagnitudeSquared/Product1_out1.
DSP Report: Generating DSP u_MagnitudeSquared/Product1_out1, operation Mode is: A*B.
DSP Report: operator u_MagnitudeSquared/Product1_out1 is absorbed into DSP u_MagnitudeSquared/Product1_out1.
DSP Report: operator u_MagnitudeSquared/Product1_out1 is absorbed into DSP u_MagnitudeSquared/Product1_out1.
DSP Report: Generating DSP u_MagnitudeSquared/Product1_out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_MagnitudeSquared/Product1_out1 is absorbed into DSP u_MagnitudeSquared/Product1_out1.
DSP Report: operator u_MagnitudeSquared/Product1_out1 is absorbed into DSP u_MagnitudeSquared/Product1_out1.
DSP Report: Generating DSP u_MagnitudeSquared/Product4_out1, operation Mode is: A*B.
DSP Report: operator u_MagnitudeSquared/Product4_out1 is absorbed into DSP u_MagnitudeSquared/Product4_out1.
DSP Report: operator u_MagnitudeSquared/Product4_out1 is absorbed into DSP u_MagnitudeSquared/Product4_out1.
DSP Report: Generating DSP u_MagnitudeSquared/Product4_out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_MagnitudeSquared/Product4_out1 is absorbed into DSP u_MagnitudeSquared/Product4_out1.
DSP Report: operator u_MagnitudeSquared/Product4_out1 is absorbed into DSP u_MagnitudeSquared/Product4_out1.
DSP Report: Generating DSP u_MagnitudeSquared/Product4_out1, operation Mode is: A*B.
DSP Report: operator u_MagnitudeSquared/Product4_out1 is absorbed into DSP u_MagnitudeSquared/Product4_out1.
DSP Report: operator u_MagnitudeSquared/Product4_out1 is absorbed into DSP u_MagnitudeSquared/Product4_out1.
DSP Report: Generating DSP u_MagnitudeSquared/Product4_out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_MagnitudeSquared/Product4_out1 is absorbed into DSP u_MagnitudeSquared/Product4_out1.
DSP Report: operator u_MagnitudeSquared/Product4_out1 is absorbed into DSP u_MagnitudeSquared/Product4_out1.
INFO: [Synth 8-3886] merging instance 'u_Correlator/Delay1_out1_re_reg[0]' (FDCE) to 'u_Correlator/Delay1_out1_re_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MovingSum/dataIn_re_2_reg[0]' (FDCE) to 'u_Correlator/u_MovingSum/dataIn_re_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/Delay1_out1_im_reg[0]' (FDCE) to 'u_Correlator/Delay1_out1_im_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MovingSum/dataIn_im_2_reg[0]' (FDCE) to 'u_Correlator/u_MovingSum/dataIn_im_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MovingSum/Shift_Arithmetic_out1_re_1_reg[31]' (FDCE) to 'u_Correlator/u_MovingSum/Shift_Arithmetic_out1_re_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MovingSum/Delay12_bypass_reg_re_reg[31]' (FDCE) to 'u_Correlator/u_MovingSum/Delay12_bypass_reg_re_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MovingSum/Shift_Arithmetic_out1_im_1_reg[31]' (FDCE) to 'u_Correlator/u_MovingSum/Shift_Arithmetic_out1_im_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MovingSum/Delay12_bypass_reg_im_reg[31]' (FDCE) to 'u_Correlator/u_MovingSum/Delay12_bypass_reg_im_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_reg[28]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_reg[29]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_reg[30]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_reg[31]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_1_reg[28]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_1_reg[29]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_1_reg[30]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_1_reg[31]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out1_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Delay1_out1_reg[28]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Delay1_out1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Delay1_out1_reg[29]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Delay1_out1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Delay1_out1_reg[30]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Delay1_out1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Delay1_out1_reg[31]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Delay1_out1_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[0][28]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[0][29]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[0][30]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[0][31]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[0][32]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[1][28]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[1][29]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[1][30]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[1][31]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister_reg_reg[1][32]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_reg[28]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_reg[29]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_reg[30]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_reg[31]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_1_reg[28]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_1_reg[29]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_1_reg[30]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_1_reg[31]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Complex_to_Real_Imag_out2_1_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Delay2_out1_reg[28]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Delay2_out1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Delay2_out1_reg[29]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Delay2_out1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Delay2_out1_reg[30]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Delay2_out1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/Delay2_out1_reg[31]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/Delay2_out1_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[0][28]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[0][29]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[0][30]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[0][31]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[0][32]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[1][28]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[1][29]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[1][30]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[1][31]' (FDCE) to 'u_Correlator/u_MagnitudeSquared/HwModeRegister2_reg_reg[1][32]'
INFO: [Synth 8-3886] merging instance 'u_Peak_Detector/u_considerFirstPeak/need_to_wrap_1_reg' (FDCE) to 'u_Peak_Detector/u_considerFirstPeak/rd_2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MovingSum/u_Synchronous_Enabled_128_Sample_Delay/dataIn_re_2_reg[0]' (FDCE) to 'u_Correlator/u_MovingSum/u_Synchronous_Enabled_128_Sample_Delay/dataIn_re_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MovingSum/u_Synchronous_Enabled_128_Sample_Delay/dataIn_im_2_reg[0]' (FDCE) to 'u_Correlator/u_MovingSum/u_Synchronous_Enabled_128_Sample_Delay/dataIn_im_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MovingSum/Delay12_out1_re_2_reg[32]' (FDCE) to 'u_Correlator/u_MovingSum/Delay12_out1_re_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/u_MovingSum/Delay12_out1_im_2_reg[32]' (FDCE) to 'u_Correlator/u_MovingSum/Delay12_out1_im_2_reg[31]'
DSP Report: Generating DSP mulOutput, operation Mode is: A*B.
DSP Report: operator mulOutput is absorbed into DSP mulOutput.
DSP Report: Generating DSP Product_Re_AC, operation Mode is: A*B.
DSP Report: operator Product_Re_AC is absorbed into DSP Product_Re_AC.
DSP Report: Generating DSP mulOutput_3, operation Mode is: A*B.
DSP Report: operator mulOutput_3 is absorbed into DSP mulOutput_3.
DSP Report: Generating DSP Product_Im_AD, operation Mode is: A*B.
DSP Report: operator Product_Im_AD is absorbed into DSP Product_Im_AD.
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[22]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[23]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[20]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[21]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[18]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[19]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[28]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[29]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[26]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[27]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[24]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[25]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[30]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[31]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[16]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[17]' (FDCE) to 'u_Correlator/Delay1_reg_re_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[14]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[15]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[12]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[13]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[10]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[11]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[8]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[9]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[6]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[7]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[4]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[5]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[2]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[3]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[0]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_Correlator/mergedDelay_regin_reg[1]' (FDCE) to 'u_Correlator/Delay1_reg_im_reg[0][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Iteration/\zout1_1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zout1_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline1_bypass_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Iteration2/\zin_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[0][0]' (FDCE) to 'u_QuadrantCorrection/mux1out_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[1][0]' (FDCE) to 'u_QuadrantCorrection/mux1out_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[0][1]' (FDCE) to 'u_QuadrantCorrection/mux1out_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[1][1]' (FDCE) to 'u_QuadrantCorrection/mux1out_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[0][2]' (FDCE) to 'u_QuadrantCorrection/mux1out_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[1][2]' (FDCE) to 'u_QuadrantCorrection/mux1out_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[0][3]' (FDCE) to 'u_QuadrantCorrection/mux1out_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[1][3]' (FDCE) to 'u_QuadrantCorrection/mux1out_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[0][4]' (FDCE) to 'u_QuadrantCorrection/mux1out_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[1][4]' (FDCE) to 'u_QuadrantCorrection/mux1out_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[0][5]' (FDCE) to 'u_QuadrantCorrection/mux1out_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[1][5]' (FDCE) to 'u_QuadrantCorrection/mux1out_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[0][6]' (FDCE) to 'u_QuadrantCorrection/mux1out_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[1][6]' (FDCE) to 'u_QuadrantCorrection/mux1out_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_QuadrantCorrection/rd_9_reg_reg[0][7]' (FDCE) to 'u_QuadrantCorrection/mux1out_1_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mulOutput, operation Mode is: A*B.
DSP Report: operator mulOutput is absorbed into DSP mulOutput.
DSP Report: Generating DSP Product_Re_AC, operation Mode is: A*B.
DSP Report: operator Product_Re_AC is absorbed into DSP Product_Re_AC.
DSP Report: Generating DSP mulOutput_3, operation Mode is: A*B.
DSP Report: operator mulOutput_3 is absorbed into DSP mulOutput_3.
DSP Report: Generating DSP Product_Im_AD, operation Mode is: A*B.
DSP Report: operator Product_Im_AD is absorbed into DSP Product_Im_AD.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Iteration28/\zout1_1_reg[24] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zout1_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline113_bypass_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Iteration29/\zin_1_reg[0] )
INFO: [Synth 8-5544] ROM "coeffTableOut7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut7_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut7_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut6_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut6_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut5_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut5_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut4_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut4_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut3_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut3_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut2_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut2_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut1_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut1_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut0_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeffTableOut0_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
DSP Report: Generating DSP u_filterTap0/fTap_addout_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_din_reg1_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_din_reg2_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_addout_reg_next is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_mult_reg0 is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_din_reg1_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_din_reg2_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1/fTap_addout_reg_next is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1/fTap_mult_reg0 is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_din_reg1_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_din_reg2_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_mult_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2/fTap_addout_reg_next is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2/fTap_mult_reg0 is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap3/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap3/fTap_addout_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_addout_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_din_reg1_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_din_reg2_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_addout_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_mult_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3/fTap_addout_reg_next is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3/fTap_mult_reg0 is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap4/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap4/fTap_addout_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_addout_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_din_reg1_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_din_reg2_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_addout_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_mult_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4/fTap_addout_reg_next is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4/fTap_mult_reg0 is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap5/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap5/fTap_addout_reg_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_addout_reg_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_din_reg1_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_din_reg2_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_addout_reg_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_mult_reg_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5/fTap_addout_reg_next is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5/fTap_mult_reg0 is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap6/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap6/fTap_addout_reg_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_addout_reg_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_din_reg1_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_din_reg2_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_addout_reg_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_mult_reg_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6/fTap_addout_reg_next is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6/fTap_mult_reg0 is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap7/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap7/fTap_addout_reg_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_addout_reg_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_din_reg1_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_din_reg2_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_addout_reg_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_mult_reg_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7/fTap_addout_reg_next is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7/fTap_mult_reg0 is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap0_1/fTap_addout_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_addout_reg_next is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_mult_reg0 is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap1_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap1_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_1/fTap_addout_reg_next is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_1/fTap_mult_reg0 is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap2_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap2_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_1/fTap_addout_reg_next is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_1/fTap_mult_reg0 is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap3_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap3_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_1/fTap_addout_reg_next is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_1/fTap_mult_reg0 is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap4_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap4_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_1/fTap_addout_reg_next is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_1/fTap_mult_reg0 is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap5_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap5_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5_1/fTap_addout_reg_next is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5_1/fTap_mult_reg0 is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap6_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap6_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6_1/fTap_addout_reg_next is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6_1/fTap_mult_reg0 is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap7_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap7_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7_1/fTap_addout_reg_next is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7_1/fTap_mult_reg0 is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap0_2/fTap_addout_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterTap0_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_2/fTap_din_reg1_reg is absorbed into DSP u_filterTap0_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_2/fTap_din_reg2_reg is absorbed into DSP u_filterTap0_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_2/fTap_mult_reg_reg is absorbed into DSP u_filterTap0_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_2/fTap_addout_reg_next is absorbed into DSP u_filterTap0_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_2/fTap_mult_reg0 is absorbed into DSP u_filterTap0_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap1_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap1_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_2/fTap_din_reg1_reg is absorbed into DSP u_filterTap1_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_2/fTap_din_reg2_reg is absorbed into DSP u_filterTap1_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_2/fTap_mult_reg_reg is absorbed into DSP u_filterTap1_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_2/fTap_addout_reg_next is absorbed into DSP u_filterTap1_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_2/fTap_mult_reg0 is absorbed into DSP u_filterTap1_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap2_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap2_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_2/fTap_din_reg1_reg is absorbed into DSP u_filterTap2_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_2/fTap_din_reg2_reg is absorbed into DSP u_filterTap2_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_2/fTap_mult_reg_reg is absorbed into DSP u_filterTap2_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_2/fTap_addout_reg_next is absorbed into DSP u_filterTap2_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_2/fTap_mult_reg0 is absorbed into DSP u_filterTap2_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap3_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap3_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_2/fTap_din_reg1_reg is absorbed into DSP u_filterTap3_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_2/fTap_din_reg2_reg is absorbed into DSP u_filterTap3_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_2/fTap_mult_reg_reg is absorbed into DSP u_filterTap3_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_2/fTap_addout_reg_next is absorbed into DSP u_filterTap3_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_2/fTap_mult_reg0 is absorbed into DSP u_filterTap3_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap4_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap4_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap4_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap4_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_2/fTap_din_reg1_reg is absorbed into DSP u_filterTap4_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_2/fTap_din_reg2_reg is absorbed into DSP u_filterTap4_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap4_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_2/fTap_mult_reg_reg is absorbed into DSP u_filterTap4_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_2/fTap_addout_reg_next is absorbed into DSP u_filterTap4_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_2/fTap_mult_reg0 is absorbed into DSP u_filterTap4_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap5_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap5_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap5_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap5_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_2/fTap_din_reg1_reg is absorbed into DSP u_filterTap5_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_2/fTap_din_reg2_reg is absorbed into DSP u_filterTap5_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap5_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_2/fTap_mult_reg_reg is absorbed into DSP u_filterTap5_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5_2/fTap_addout_reg_next is absorbed into DSP u_filterTap5_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5_2/fTap_mult_reg0 is absorbed into DSP u_filterTap5_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap6_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap6_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap6_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap6_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_2/fTap_din_reg1_reg is absorbed into DSP u_filterTap6_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_2/fTap_din_reg2_reg is absorbed into DSP u_filterTap6_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap6_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_2/fTap_mult_reg_reg is absorbed into DSP u_filterTap6_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6_2/fTap_addout_reg_next is absorbed into DSP u_filterTap6_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6_2/fTap_mult_reg0 is absorbed into DSP u_filterTap6_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap7_2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap7_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap7_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap7_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_2/fTap_din_reg1_reg is absorbed into DSP u_filterTap7_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_2/fTap_din_reg2_reg is absorbed into DSP u_filterTap7_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_2/fTap_addout_reg_reg is absorbed into DSP u_filterTap7_2/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_2/fTap_mult_reg_reg is absorbed into DSP u_filterTap7_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7_2/fTap_addout_reg_next is absorbed into DSP u_filterTap7_2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7_2/fTap_mult_reg0 is absorbed into DSP u_filterTap7_2/fTap_addout_reg_reg.
INFO: [Synth 8-4471] merging register 'u_Fine_Time_Sync/u_Peak_Searcher/u_maxPeakSearcher/extractLTFs_count_1_reg[15:0]' into 'u_Fine_Time_Sync/u_Peak_Searcher/u_maxPeakSearcher/u_extractLTFs/rd_71_reg_reg[0][15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher_block.v:240]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_din1_reg1_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_din1_reg1_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:86]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Synth 8-4471] merging register 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_din1_reg2_reg[15:0]' into 'u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_din1_reg2_reg[15:0]' [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v:87]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: ((D'+A'')*(B:0x14)'')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3ffe6)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x29)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3ffc3)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x57)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3ff88)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x9f)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3ff32)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x105)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3febd)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x188)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3fe2b)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x226)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3fd83)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x2d7)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3fcce)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x38d)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3fc1a)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x43b)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3fb77)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x4cf)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3faf5)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x53c)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3faa1)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x575)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg_reg, operation Mode is: (PCIN+(((D:0x0)'+A'')*(B:0x7a84)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: ((D'+A'')*(B:0x14)'')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3ffe6)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x29)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3ffc3)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x57)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3ff88)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x9f)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3ff32)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x105)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_9/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3febd)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_10/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x188)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_11/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3fe2b)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_12/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x226)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_13/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3fd83)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_14/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x2d7)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_15/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3fcce)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_16/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x38d)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_17/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3fc1a)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_18/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x43b)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_19/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3fb77)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_20/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x4cf)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_21/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3faf5)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_22/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x53c)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_23/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3faa1)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_24/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x575)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg_reg, operation Mode is: (PCIN+(((D:0x0)'+A'')*(B:0x7a84)'')')'.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_din2_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_coef_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_coef_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_din1_reg1_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_din1_reg2_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_mult_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: register u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_preAdd_reg_reg is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_mult_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: operator u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_preAdd_reg0 is absorbed into DSP u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_26/fTap_addout_reg_reg.
DSP Report: Generating DSP u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1, operation Mode is: A*B.
DSP Report: operator u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1 is absorbed into DSP u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1.
DSP Report: Generating DSP u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1, operation Mode is: A*B.
DSP Report: operator u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1 is absorbed into DSP u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 2540.215 ; gain = 1050.609 ; free physical = 541 ; free virtual = 6217
---------------------------------------------------------------------------------
 Sort Area is Fine_CFO_Estimation__GB2 mulOutput_2 : 0 0 : 1937 1937 : Used 1 time 100
 Sort Area is Coarse_CFO_Estimation__GB0 mulOutput_2 : 0 0 : 1937 1937 : Used 1 time 100
 Sort Area is Fine_CFO_Correction mulOutput_3_10 : 0 0 : 1937 1937 : Used 1 time 100
 Sort Area is Fine_CFO_Estimation__GB2 mulOutput_3_4 : 0 0 : 1937 1937 : Used 1 time 100
 Sort Area is Coarse_CFO_Estimation__GB0 mulOutput_3_4 : 0 0 : 1937 1937 : Used 1 time 100
 Sort Area is Coarse_CFO_Correction mulOutput_3_c : 0 0 : 1937 1937 : Used 1 time 100
 Sort Area is Coarse_CFO_Correction mulOutput_a : 0 0 : 1937 1937 : Used 1 time 100
 Sort Area is Fine_CFO_Correction mulOutput_e : 0 0 : 1937 1937 : Used 1 time 100
 Sort Area is Coarse_Time_Sync__GCB0 u_delayedCorrelation/mulOutput_2 : 0 0 : 1937 1937 : Used 1 time 100
 Sort Area is Coarse_Time_Sync__GCB0 u_delayedCorrelation/mulOutput_3_4 : 0 0 : 1937 1937 : Used 1 time 100
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 0 : 2407 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 1 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 2 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 3 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 4 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 5 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 6 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 7 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 8 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 9 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 10 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 11 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 12 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 13 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 14 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 15 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 16 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 17 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 18 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 19 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 20 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 21 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 22 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 23 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 24 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg_8 : 0 25 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 0 : 2407 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 1 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 2 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 3 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 4 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 5 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 6 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 7 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 8 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 9 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 10 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 11 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 12 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 13 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 14 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 15 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 16 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 17 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 18 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 19 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 20 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 21 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 22 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 23 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 24 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg_5 : 0 25 : 2424 63007 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0/fTap_addout_reg_reg_0 : 0 0 : 2517 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0/fTap_addout_reg_reg_0 : 0 1 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0/fTap_addout_reg_reg_0 : 0 2 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0/fTap_addout_reg_reg_0 : 0 3 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0/fTap_addout_reg_reg_0 : 0 4 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0/fTap_addout_reg_reg_0 : 0 5 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0/fTap_addout_reg_reg_0 : 0 6 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0/fTap_addout_reg_reg_0 : 0 7 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_1/fTap_addout_reg_reg_3 : 0 0 : 2517 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_1/fTap_addout_reg_reg_3 : 0 1 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_1/fTap_addout_reg_reg_3 : 0 2 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_1/fTap_addout_reg_reg_3 : 0 3 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_1/fTap_addout_reg_reg_3 : 0 4 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_1/fTap_addout_reg_reg_3 : 0 5 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_1/fTap_addout_reg_reg_3 : 0 6 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_1/fTap_addout_reg_reg_3 : 0 7 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_2/fTap_addout_reg_reg_4 : 0 0 : 2517 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_2/fTap_addout_reg_reg_4 : 0 1 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_2/fTap_addout_reg_reg_4 : 0 2 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_2/fTap_addout_reg_reg_4 : 0 3 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_2/fTap_addout_reg_reg_4 : 0 4 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_2/fTap_addout_reg_reg_4 : 0 5 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_2/fTap_addout_reg_reg_4 : 0 6 : 2523 20178 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_filterTap0_2/fTap_addout_reg_reg_4 : 0 7 : 2523 20178 : Used 1 time 0
 Sort Area is Energy_Calculator__GC0 u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1_7 : 0 0 : 3101 6221 : Used 1 time 0
 Sort Area is Energy_Calculator__GC0 u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1_7 : 0 1 : 3120 6221 : Used 1 time 0
 Sort Area is Energy_Calculator__GC0 u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1_8 : 0 0 : 3101 6221 : Used 1 time 0
 Sort Area is Energy_Calculator__GC0 u_magnitudeSquared/u_MagnitudeSquared1/Product1_out1_8 : 0 1 : 3120 6221 : Used 1 time 0
 Sort Area is Energy_Calculator__GC0 u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1_3 : 0 0 : 3101 6221 : Used 1 time 0
 Sort Area is Energy_Calculator__GC0 u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1_3 : 0 1 : 3120 6221 : Used 1 time 0
 Sort Area is Energy_Calculator__GC0 u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1_6 : 0 0 : 3101 6221 : Used 1 time 0
 Sort Area is Energy_Calculator__GC0 u_magnitudeSquared/u_MagnitudeSquared1/Product4_out1_6 : 0 1 : 3120 6221 : Used 1 time 0
 Sort Area is Coarse_Time_Sync__GCB0 u_MagnitudeSquared/Product1_out1_b : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is Coarse_Time_Sync__GCB0 u_MagnitudeSquared/Product1_out1_b : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is Coarse_Time_Sync__GCB0 u_MagnitudeSquared/Product4_out1_5 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is Coarse_Time_Sync__GCB0 u_MagnitudeSquared/Product4_out1_5 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is Coarse_Time_Sync__GCB0 u_MagnitudeSquared/Product1_out1_c : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is Coarse_Time_Sync__GCB0 u_MagnitudeSquared/Product1_out1_c : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is Coarse_Time_Sync__GCB0 u_MagnitudeSquared/Product4_out1_8 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is Coarse_Time_Sync__GCB0 u_MagnitudeSquared/Product4_out1_8 : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is Coarse_CFO_Correction Product1_Im_AD_b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is Fine_CFO_Correction Product1_Im_AD_f : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is Coarse_CFO_Correction Product1_Re_AC_9 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is Fine_CFO_Correction Product1_Re_AC_d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is Fine_CFO_Estimation__GB2 Product_Im_AD_3 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is Coarse_CFO_Estimation__GB0 Product_Im_AD_3 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is Fine_CFO_Estimation__GB2 Product_Re_AC_0 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is Coarse_CFO_Estimation__GB0 Product_Re_AC_0 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product1_out1_b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is WLANTimeAndFrequencySynchronization__GC0 u_Fine_Time_Sync/u_Correlator/u_MagnitudeSquared/Product4_out1_9 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is Coarse_Time_Sync__GCB0 u_delayedCorrelation/Product_Im_AD_3 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is Coarse_Time_Sync__GCB0 u_delayedCorrelation/Product_Re_AC_0 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is Energy_Calculator__GC0 u_magnitudeSquared/u_MagnitudeSquared/Product1_out1_2 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is Energy_Calculator__GC0 u_magnitudeSquared/u_MagnitudeSquared/Product4_out1_0 : 0 0 : 1937 1937 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------+--------------------------------------------------------+---------------+----------------+
|Module Name           | RTL Object                                             | Depth x Width | Implemented As | 
+----------------------+--------------------------------------------------------+---------------+----------------+
|Coarse_CFO_Correction | u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg | 8192x16       | Block RAM      | 
|Coarse_CFO_Correction | u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg   | 8192x15       | Block RAM      | 
|Fine_CFO_Correction   | u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg | 8192x16       | Block RAM      | 
|Fine_CFO_Correction   | u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg   | 8192x15       | Block RAM      | 
+----------------------+--------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Fine_CFO_Estimation__GB2 | u_ShiftRegisterRAM_2/ram_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Fine_CFO_Estimation__GB2 | u_ShiftRegisterRAM_1/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_Correlator             | u_ShiftRegisterRAM/ram_reg   | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------+--------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                       | RTL Object                                       | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------+--------------------------------------------------+-----------+----------------------+----------------+
|u_Correlator                                      | u_ShiftRegisterRAM/ram_reg                       | Implied   | 16 x 32              | RAM32M x 6     | 
|Coarse_CFO_Estimation__GB0                        | u_ShiftRegisterRAM_generic/ram_reg               | Implied   | 16 x 32              | RAM32M x 6     | 
|Fine_CFO_Estimation__GB2                          | u_ShiftRegisterRAM/ram_reg                       | Implied   | 256 x 2              | RAM128X1D x 4  | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine0/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine1/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine2/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine3/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine4/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine5/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine6/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine7/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine1_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine2_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine3_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine4_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine5_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine6_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine7_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine0_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine1_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine2_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine3_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine4_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine5_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine6_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine7_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
+--------------------------------------------------+--------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping                            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MagnitudeSquared_block              | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MagnitudeSquared_block              | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WLANTimeAndFrequencySynchronization | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WLANTimeAndFrequencySynchronization | (PCIN>>17)+A*B                         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WLANTimeAndFrequencySynchronization | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WLANTimeAndFrequencySynchronization | (PCIN>>17)+A*B                         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WLANTimeAndFrequencySynchronization | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WLANTimeAndFrequencySynchronization | (PCIN>>17)+A*B                         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WLANTimeAndFrequencySynchronization | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WLANTimeAndFrequencySynchronization | (PCIN>>17)+A*B                         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Coarse_CFO_Correction               | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Coarse_CFO_Correction               | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Coarse_CFO_Correction               | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Coarse_CFO_Correction               | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Fine_CFO_Correction                 | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Fine_CFO_Correction                 | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Fine_CFO_Correction                 | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Fine_CFO_Correction                 | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|delayedCorrelation                  | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|delayedCorrelation                  | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|delayedCorrelation                  | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|delayedCorrelation                  | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block                    | A*B                                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block                    | (PCIN>>17)+A*B                         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block                    | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block                    | (PCIN>>17)+A*B                         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block                    | A*B                                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block                    | (PCIN>>17)+A*B                         | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block                    | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block                    | (PCIN>>17)+A*B                         | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator                          | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator                          | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator                          | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator                          | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block1                   | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block1                   | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block1                   | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block1                   | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|C1                                  | (A''*B'')'                             | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (A''*B'')'                             | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (A''*B'')'                             | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'                     | 17     | 17     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | ((D'+A'')*(B:0x14)'')'                 | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3ffe6)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x29)'')')'      | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3ffc3)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x57)'')')'      | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3ff88)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x9f)'')')'      | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3ff32)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x105)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3febd)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x188)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3fe2b)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x226)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3fd83)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x2d7)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3fcce)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x38d)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3fc1a)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x43b)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3fb77)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x4cf)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3faf5)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x53c)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3faa1)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x575)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+(((D:0x0)'+A'')*(B:0x7a84)'')')' | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | ((D'+A'')*(B:0x14)'')'                 | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3ffe6)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x29)'')')'      | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3ffc3)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x57)'')')'      | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3ff88)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x9f)'')')'      | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3ff32)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x105)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3febd)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x188)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3fe2b)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x226)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3fd83)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x2d7)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3fcce)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x38d)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3fc1a)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x43b)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3fb77)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x4cf)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3faf5)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x53c)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x3faa1)'')')'   | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+ACIN'')*(B:0x575)'')')'     | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+(((D:0x0)'+A'')*(B:0x7a84)'')')' | 16     | 16     | -      | 16     | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|MagnitudeSquared_block2             | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MagnitudeSquared_block2             | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 2540.219 ; gain = 1050.613 ; free physical = 1923 ; free virtual = 7709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Fine_CFO_Estimation__GB2 | u_ShiftRegisterRAM_2/ram_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Fine_CFO_Estimation__GB2 | u_ShiftRegisterRAM_1/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_Correlator             | u_ShiftRegisterRAM/ram_reg   | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+--------------------------------------------------+--------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                       | RTL Object                                       | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------+--------------------------------------------------+-----------+----------------------+----------------+
|u_Correlator                                      | u_ShiftRegisterRAM/ram_reg                       | Implied   | 16 x 32              | RAM32M x 6     | 
|Coarse_CFO_Estimation__GB0                        | u_ShiftRegisterRAM_generic/ram_reg               | Implied   | 16 x 32              | RAM32M x 6     | 
|Fine_CFO_Estimation__GB2                          | u_ShiftRegisterRAM/ram_reg                       | Implied   | 256 x 2              | RAM128X1D x 4  | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine0/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine1/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine2/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine3/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine4/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine5/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine6/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine7/u_simpleDualPortRam_generic/ram_reg | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine0_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine1_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine2_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine3_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine4_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine5_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine6_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine7_1/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine0_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine1_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine2_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine3_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine4_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine5_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine6_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
|\u_Fine_Time_Sync/u_Correlator/u_corrFilter/u_C1  | u_delayLine7_2/u_simpleDualPortRam/ram_reg       | Implied   | 8 x 17               | RAM32M x 3     | 
+--------------------------------------------------+--------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:396]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:305]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:462]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:415]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:373]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:373]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:218]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:218]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:350]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:375]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:290]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:350]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:441]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:197]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v:362]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:305]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:305]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:305]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:305]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:305]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:305]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:305]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:305]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:463]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:372]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:529]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:482]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:417]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:442]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:203]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:357]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:417]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:508]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:203]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v:429]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:460]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:369]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:526]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:479]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:414]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:439]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:200]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:354]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:414]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:505]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:200]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v:426]
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimationi_14/u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimationi_14/u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimationi_14/u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block2.v:301]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block2.v:186]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block2.v:257]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block2.v:257]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block2.v:142]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block2.v:142]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 2548.227 ; gain = 1058.621 ; free physical = 1521 ; free virtual = 7317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_ShiftRegisterRAM_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/u_ShiftRegisterRAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Cos_Wave_inst/lutCosineoutreg1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/u_Wave_inst/u_Sin_Wave_inst/lutSineoutreg1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:18 . Memory (MB): peak = 2712.688 ; gain = 1223.082 ; free physical = 1301 ; free virtual = 7179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:18 . Memory (MB): peak = 2712.688 ; gain = 1223.082 ; free physical = 1301 ; free virtual = 7180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 2712.688 ; gain = 1223.082 ; free physical = 1286 ; free virtual = 7166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 2712.688 ; gain = 1223.082 ; free physical = 1285 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 2712.688 ; gain = 1223.082 ; free physical = 1272 ; free virtual = 7153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 2712.688 ; gain = 1223.082 ; free physical = 1275 ; free virtual = 7156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                         | RTL Name                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Delay4_reg_reg[14]                  | 15     | 1     | NO           | NO                 | NO                | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/Delay101_reg_reg[14]                             | 15     | 1     | NO           | NO                 | NO                | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/Delay10_reg_reg[63]                                  | 64     | 1     | NO           | NO                 | NO                | 0      | 2       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/Delay8_reg_reg[63]                                   | 64     | 1     | NO           | NO                 | NO                | 0      | 2       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/Delay1_reg_reg[15]                                    | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/Delay_reg_reg[15][32]                                 | 16     | 31    | YES          | NO                 | YES               | 31     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Energy_Calculator/Delay_reg_reg[2][65]                                                     | 4      | 66    | YES          | NO                 | YES               | 66     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Energy_Calculator/u_magnitudeSquared/Delay2_reg_reg[14]                                    | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Delay16_reg_im_reg[13][15]                                 | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Delay5_reg_re_reg[1][15]                                   | 10     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Correlator/Delay4_out1_reg                                                                 | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Correlator/Delay2_reg_reg[14]                                                              | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Correlator/Delay5_out1_reg                                                                 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Peak_Detector/Delay2_reg_re_reg[159][15]                                                   | 161    | 16    | YES          | NO                 | YES               | 0      | 80      | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Peak_Detector/Delay2_reg_im_reg[159][15]                                                   | 161    | 16    | YES          | NO                 | YES               | 0      | 80      | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Peak_Detector/Delay1_reg_reg[159]                                                          | 162    | 1     | YES          | NO                 | YES               | 0      | 5       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Stream_Synchronizer/Delay5_reg_reg[14]                                                     | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Delay16_reg_im_reg[5][0]                                   | 6      | 15    | YES          | NO                 | YES               | 15     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Delay16_reg_re_reg[5][0]                                   | 6      | 15    | YES          | NO                 | YES               | 15     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Stream_Synchronizer/Delay4_out1_im_reg[15]                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Stream_Synchronizer/Delay4_out1_re_reg[15]                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_Time_Sync/u_Correlator/u_delayedCorrelation/Delay7_reg_reg[7]                                          | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/rd_99_reg_reg[29][4]                             | 30     | 5     | YES          | NO                 | YES               | 0      | 5       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/rd_116_reg_reg[138]                              | 139    | 1     | YES          | NO                 | YES               | 0      | 5       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/rd_117_reg_reg[34]                               | 35     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/rd_113_reg_reg[138]                              | 139    | 1     | YES          | NO                 | YES               | 0      | 5       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/rd_114_reg_reg[34]                               | 35     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/rd_107_reg_im_reg[138][15]                       | 139    | 16    | YES          | NO                 | YES               | 0      | 80      | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/rd_108_reg_im_reg[34][15]                        | 35     | 16    | YES          | NO                 | YES               | 0      | 32      | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/rd_3_reg_reg[31]                                 | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/rd_107_reg_re_reg[138][15]                       | 139    | 16    | YES          | NO                 | YES               | 0      | 80      | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/rd_108_reg_re_reg[34][15]                        | 35     | 16    | YES          | NO                 | YES               | 0      | 32      | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Delay7_reg_im_reg[7][15]                         | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/u_NCO/outsel_reg_reg_reg[4]                      | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Delay7_reg_re_reg[7][15]                         | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Delay28_reg_reg[7][33]                           | 8      | 34    | YES          | NO                 | YES               | 34     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Delay20_reg_reg[7]                               | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/rd_108_reg_re_reg[2][15]                             | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/rd_109_reg_re_reg[86][15]                            | 87     | 16    | YES          | NO                 | YES               | 0      | 48      | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/rd_110_reg_re_reg[34][15]                            | 35     | 16    | YES          | NO                 | YES               | 0      | 32      | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/rd_108_reg_im_reg[2][15]                             | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/rd_109_reg_im_reg[86][15]                            | 87     | 16    | YES          | NO                 | YES               | 0      | 48      | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/rd_110_reg_im_reg[34][15]                            | 35     | 16    | YES          | NO                 | YES               | 0      | 32      | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/rd_115_reg_reg[86]                                   | 87     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/rd_116_reg_reg[34]                                   | 35     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/rd_119_reg_reg[86]                                   | 87     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/rd_120_reg_reg[34]                                   | 35     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/rd_101_reg_reg[29][4]                                | 30     | 5     | YES          | NO                 | YES               | 0      | 5       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/rd_3_reg_reg[31]                                     | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Delay7_reg_im_reg[7][15]                             | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/u_NCO/outsel_reg_reg_reg[4]                          | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Delay7_reg_re_reg[7][15]                             | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Delay28_reg_reg[7][33]                               | 8      | 27    | YES          | NO                 | YES               | 27     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Delay35_reg_reg[7]                                   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Delay20_reg_reg[7]                                   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Rx_Filter/Delay_reg_reg[32]                                                                                   | 33     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Correlator/Delay24_reg_reg[3]                                                                | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Correlator/Delay5_reg_reg[3]                                                                 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Peak_Searcher/u_maxPeakSearcher/Delay9_reg_reg[157]                                          | 158    | 1     | YES          | NO                 | YES               | 0      | 5       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Correlator/Delay25_reg_re_reg[4][15]                                                         | 5      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Correlator/Delay6_reg_re_reg[3][15]                                                          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Peak_Searcher/u_maxPeakSearcher/Delay1_reg_re_reg[158][15]                                   | 159    | 16    | YES          | NO                 | YES               | 0      | 80      | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Peak_Searcher/u_maxPeakSearcher/Delay4_reg_re_reg[129][15]                                   | 130    | 16    | YES          | NO                 | YES               | 0      | 64      | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Correlator/Delay25_reg_im_reg[4][15]                                                         | 5      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Correlator/Delay6_reg_im_reg[3][15]                                                          | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Peak_Searcher/u_maxPeakSearcher/Delay1_reg_im_reg[158][15]                                   | 159    | 16    | YES          | NO                 | YES               | 0      | 80      | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Peak_Searcher/u_maxPeakSearcher/Delay4_reg_im_reg[129][15]                                   | 130    | 16    | YES          | NO                 | YES               | 0      | 64      | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Correlator/Delay7_reg_reg[8]                                                                 | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Peak_Searcher/u_maxPeakSearcher/Delay3_reg_reg[158]                                          | 159    | 1     | YES          | NO                 | YES               | 0      | 5       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Peak_Searcher/u_maxPeakSearcher/Delay6_reg_reg[129]                                          | 130    | 1     | YES          | NO                 | YES               | 0      | 4       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Peak_Searcher/u_maxPeakSearcher/Delay8_reg_reg[129]                                          | 129    | 1     | YES          | NO                 | YES               | 0      | 4       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Correlator/Product_C2ReIm_1_C2ReIm_B_1_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Estimation/u_Averager/rd_1_reg_reg[3]                       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Coarse_CFO_Estimation_and_Correction/u_Coarse_CFO_Correction/Product1_C2ReIm_1_C2ReIm_B_1_reg[15]             | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Averager/rd_1_reg_reg[3]                           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Estimation/u_Correlator/Product_C2ReIm_1_C2ReIm_B_1_reg[15]     | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_CFO_Estimation_and_Correction/u_Fine_CFO_Correction/Product1_C2ReIm_1_C2ReIm_B_1_reg[15]                 | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Correlator/u_corrFilter/Delay1_reg_reg[6]                                                    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Correlator/u_corrFilter/Delay_reg_im_reg[6][33]                                              | 7      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Correlator/u_corrFilter/Delay_reg_re_reg[6][33]                                              | 7      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|WLANTimeAndFrequencySynchronization | u_Fine_Time_Sync/u_Peak_Searcher/u_peakDetector/rd_4_reg_reg[3]                                                 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|WLANTimeAndFrequencySynchronization | u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_25/fTap_din1_reg2_reg[15]           | 50     | 16    | YES          | NO                 | YES               | 0      | 32      | 
|WLANTimeAndFrequencySynchronization | u_Rx_Filter/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_25/fTap_din1_reg2_reg[15]           | 50     | 16    | YES          | NO                 | YES               | 0      | 32      | 
+------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Coarse_CFO_Correction               | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Coarse_CFO_Correction               | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Coarse_CFO_Correction               | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Coarse_CFO_Correction               | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Correlator                          | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Correlator                          | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Correlator                          | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Correlator                          | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Correlator_block                    | A*B                      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block                    | (PCIN>>17+A*B)'          | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Correlator_block                    | A*B                      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block                    | (PCIN>>17+A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Correlator_block                    | A*B                      | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block                    | (PCIN>>17+A*B)'          | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Correlator_block                    | A*B                      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Correlator_block                    | (PCIN>>17+A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|delayedCorrelation                  | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|delayedCorrelation                  | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|delayedCorrelation                  | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|delayedCorrelation                  | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MagnitudeSquared_block              | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MagnitudeSquared_block              | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|WLANTimeAndFrequencySynchronization | A*B                      | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WLANTimeAndFrequencySynchronization | (PCIN>>17+A*B)'          | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|WLANTimeAndFrequencySynchronization | A*B                      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WLANTimeAndFrequencySynchronization | (PCIN>>17+A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Fine_CFO_Correction                 | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Fine_CFO_Correction                 | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Fine_CFO_Correction                 | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Fine_CFO_Correction                 | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Correlator_block1                   | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Correlator_block1                   | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Correlator_block1                   | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Correlator_block1                   | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MagnitudeSquared_block2             | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MagnitudeSquared_block2             | (A*B)'                   | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|C1                                  | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | ((A''*B'')')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|C1                                  | (PCIN+(A''*B'')')'       | 30     | 18     | -      | -      | 38     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (((D'+A'')'*B'')')'      | 30     | 5      | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 9      | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 10     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 10     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 10     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 11     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 11     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 11     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 11     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 30     | 15     | -      | 0      | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 6      | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 7      | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 8      | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 9      | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (((D'+A'')'*B'')')'      | 30     | 5      | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 9      | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 10     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 10     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 10     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 11     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 11     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 11     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 11     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 30     | 15     | -      | 0      | 48     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 6      | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 7      | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 8      | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 18     | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAddWvlIn        | (PCIN+((D'+A'')'*B'')')' | 0      | 9      | -      | 25     | 0      | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
+------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |  3385|
|3     |DSP48E1   |   112|
|4     |LUT1      |  2412|
|5     |LUT2      | 12142|
|6     |LUT3      | 17935|
|7     |LUT4      |   731|
|8     |LUT5      |   399|
|9     |LUT6      |  7820|
|10    |MUXF7     |  3400|
|11    |MUXF8     |  1700|
|12    |RAM128X1D |     4|
|13    |RAM32M    |    82|
|14    |RAM32X1D  |     4|
|15    |RAMB18E1  |     3|
|16    |RAMB36E1  |    16|
|17    |SRL16E    |   499|
|18    |SRLC32E   |   960|
|19    |FDCE      | 75089|
|20    |FDPE      |    33|
|21    |FDRE      |  1786|
|22    |FDSE      |    37|
|23    |IBUF      |    37|
|24    |OBUF      |    87|
+------+----------+------+

Report Instance Areas: 
+------+------------------------------------------------+----------------------------------------------+-------+
|      |Instance                                        |Module                                        |Cells  |
+------+------------------------------------------------+----------------------------------------------+-------+
|1     |top                                             |                                              | 128674|
|2     |  u_Coarse_CFO_Estimation_and_Correction        |Coarse_CFO_Estimation_and_Correction          |  31951|
|3     |    u_Coarse_CFO_Correction                     |Coarse_CFO_Correction                         |   2206|
|4     |      u_NCO                                     |NCO                                           |    267|
|5     |        u_Wave_inst                             |WaveformGen                                   |    190|
|6     |          u_Cos_Wave_inst                       |CosLookUpTableGen                             |     91|
|7     |          u_Sin_Wave_inst                       |SinLookUpTableGen                             |     51|
|8     |    u_Coarse_CFO_Estimation                     |Coarse_CFO_Estimation                         |  29745|
|9     |      u_Averager                                |Averager                                      |    705|
|10    |      u_Correlator                              |Correlator                                    |    837|
|11    |        u_ShiftRegisterRAM                      |SimpleDualPortRAM_generic_119                 |     39|
|12    |      u_Iteration                               |CordicKernelMag                               |    484|
|13    |      u_Iteration1                              |CordicKernelMag_block                         |    702|
|14    |      u_Iteration10                             |CordicKernelMag_block9                        |    703|
|15    |      u_Iteration11                             |CordicKernelMag_block10                       |    702|
|16    |      u_Iteration12                             |CordicKernelMag_block11                       |    702|
|17    |      u_Iteration13                             |CordicKernelMag_block12                       |    702|
|18    |      u_Iteration14                             |CordicKernelMag_block13                       |    702|
|19    |      u_Iteration15                             |CordicKernelMag_block14                       |    703|
|20    |      u_Iteration16                             |CordicKernelMag_block15                       |    702|
|21    |      u_Iteration17                             |CordicKernelMag_block16                       |    703|
|22    |      u_Iteration18                             |CordicKernelMag_block17                       |    702|
|23    |      u_Iteration19                             |CordicKernelMag_block18                       |    703|
|24    |      u_Iteration2                              |CordicKernelMag_block1                        |    636|
|25    |      u_Iteration20                             |CordicKernelMag_block19                       |    702|
|26    |      u_Iteration21                             |CordicKernelMag_block20                       |    702|
|27    |      u_Iteration22                             |CordicKernelMag_block21                       |    702|
|28    |      u_Iteration23                             |CordicKernelMag_block22                       |    702|
|29    |      u_Iteration24                             |CordicKernelMag_block23                       |    701|
|30    |      u_Iteration25                             |CordicKernelMag_block24                       |    703|
|31    |      u_Iteration26                             |CordicKernelMag_block25                       |    703|
|32    |      u_Iteration27                             |CordicKernelMag_block26                       |    702|
|33    |      u_Iteration28                             |CordicKernelMag_block27                       |    703|
|34    |      u_Iteration29                             |CordicKernelMag_block28                       |    703|
|35    |      u_Iteration3                              |CordicKernelMag_block2                        |    702|
|36    |      u_Iteration4                              |CordicKernelMag_block3                        |    376|
|37    |      u_Iteration5                              |CordicKernelMag_block4                        |    225|
|38    |      u_Iteration6                              |CordicKernelMag_block5                        |    615|
|39    |      u_Iteration7                              |CordicKernelMag_block6                        |    702|
|40    |      u_Iteration8                              |CordicKernelMag_block7                        |    703|
|41    |      u_Iteration9                              |CordicKernelMag_block8                        |    703|
|42    |      u_QuadrantCorrection                      |Quadrant_Correction                           |    424|
|43    |      u_QuadrantMapper                          |Quadrant_Mapper                               |    793|
|44    |      u_Sample_FreqOff                          |Sample_FreqOff_118                            |     72|
|45    |      u_ShiftRegisterRAM_generic                |SimpleDualPortRAM_generic                     |     39|
|46    |  u_Coarse_Time_Sync                            |Coarse_Time_Sync                              |  56522|
|47    |    u_Correlator                                |Correlator_block                              |  10833|
|48    |      u_MagnitudeSquared                        |MagnitudeSquared                              |   1220|
|49    |      u_MovingSum                               |MovingSum                                     |   8230|
|50    |        u_Synchronous_Enabled_128_Sample_Delay  |Synchronous_Enabled_128_Sample_Delay          |   7107|
|51    |      u_delayedCorrelation                      |delayedCorrelation                            |   1003|
|52    |    u_Energy_Calculator                         |Energy_Calculator                             |  32136|
|53    |      u_magnitudeSquared                        |magnitudeSquared_block1                       |   5221|
|54    |        u_MagnitudeSquared                      |MagnitudeSquared_block                        |    519|
|55    |          u_DTadjust                            |DTadjust_block                                |     30|
|56    |        u_MagnitudeSquared1                     |MagnitudeSquared1                             |    856|
|57    |        u_MovingSum                             |MovingSum_block                               |   3389|
|58    |          u_Synchronous_Enabled_16_Sample_Delay |Synchronous_Enabled_16_Sample_Delay           |   2756|
|59    |      u_streamSynchronizer                      |streamSynchronizer                            |  26651|
|60    |        u_StreamSyncronizer                     |StreamSyncronizer                             |  26369|
|61    |    u_Peak_Detector                             |Peak_Detector                                 |    833|
|62    |      u_considerFirstPeak                       |considerFirstPeak                             |    227|
|63    |      u_searchStartOfFrame                      |searchStartOfFrame                            |    139|
|64    |    u_Stream_Synchronizer                       |Stream_Synchronizer                           |  12710|
|65    |      u_StreamSyncronizer                       |StreamSyncronizer_block                       |  12536|
|66    |  u_Fine_CFO_Estimation_and_Correction          |Fine_CFO_Estimation_and_Correction            |  31820|
|67    |    u_Fine_CFO_Correction                       |Fine_CFO_Correction                           |   2091|
|68    |      u_NCO                                     |NCO_block                                     |    265|
|69    |        u_Wave_inst                             |WaveformGen_block                             |    190|
|70    |          u_Cos_Wave_inst                       |CosLookUpTableGen_block                       |     91|
|71    |          u_Sin_Wave_inst                       |SinLookUpTableGen_block                       |     51|
|72    |    u_Fine_CFO_Estimation                       |Fine_CFO_Estimation                           |  29729|
|73    |      u_Averager                                |Averager_block                                |    597|
|74    |      u_Correlator                              |Correlator_block1                             |   1018|
|75    |        u_ShiftRegisterRAM                      |SimpleDualPortRAM_generic__parameterized0_117 |      1|
|76    |      u_Iteration                               |CordicKernelMag_block29                       |    702|
|77    |      u_Iteration1                              |CordicKernelMag_block30                       |    702|
|78    |      u_Iteration10                             |CordicKernelMag_block39                       |    702|
|79    |      u_Iteration11                             |CordicKernelMag_block40                       |    702|
|80    |      u_Iteration12                             |CordicKernelMag_block41                       |    703|
|81    |      u_Iteration13                             |CordicKernelMag_block42                       |    702|
|82    |      u_Iteration14                             |CordicKernelMag_block43                       |    703|
|83    |      u_Iteration15                             |CordicKernelMag_block44                       |    702|
|84    |      u_Iteration16                             |CordicKernelMag_block45                       |    703|
|85    |      u_Iteration17                             |CordicKernelMag_block46                       |    702|
|86    |      u_Iteration18                             |CordicKernelMag_block47                       |    702|
|87    |      u_Iteration19                             |CordicKernelMag_block48                       |    702|
|88    |      u_Iteration2                              |CordicKernelMag_block31                       |    703|
|89    |      u_Iteration20                             |CordicKernelMag_block49                       |    702|
|90    |      u_Iteration21                             |CordicKernelMag_block50                       |    703|
|91    |      u_Iteration22                             |CordicKernelMag_block51                       |    703|
|92    |      u_Iteration23                             |CordicKernelMag_block52                       |    703|
|93    |      u_Iteration24                             |CordicKernelMag_block53                       |    702|
|94    |      u_Iteration25                             |CordicKernelMag_block54                       |    615|
|95    |      u_Iteration26                             |CordicKernelMag_block55                       |    376|
|96    |      u_Iteration27                             |CordicKernelMag_block56                       |    225|
|97    |      u_Iteration28                             |CordicKernelMag_block57                       |    484|
|98    |      u_Iteration29                             |CordicKernelMag_block58                       |    636|
|99    |      u_Iteration3                              |CordicKernelMag_block32                       |    703|
|100   |      u_Iteration4                              |CordicKernelMag_block33                       |    702|
|101   |      u_Iteration5                              |CordicKernelMag_block34                       |    703|
|102   |      u_Iteration6                              |CordicKernelMag_block35                       |    703|
|103   |      u_Iteration7                              |CordicKernelMag_block36                       |    701|
|104   |      u_Iteration8                              |CordicKernelMag_block37                       |    702|
|105   |      u_Iteration9                              |CordicKernelMag_block38                       |    702|
|106   |      u_QuadrantCorrection                      |Quadrant_Correction_block                     |    408|
|107   |      u_QuadrantMapper                          |Quadrant_Mapper_block                         |    793|
|108   |      u_ShiftRegisterRAM                        |SimpleDualPortRAM_generic__parameterized1     |      8|
|109   |      u_ShiftRegisterRAM_1                      |SimpleDualPortRAM_generic__parameterized2     |      1|
|110   |      u_ShiftRegisterRAM_2                      |SimpleDualPortRAM_generic__parameterized0     |      1|
|111   |      u_sample_FreqOff                          |Sample_FreqOff                                |     58|
|112   |  u_Fine_Time_Sync                              |Fine_Time_Sync                                |   6856|
|113   |    u_Correlator                                |Correlator_block2                             |   5057|
|114   |      u_MagnitudeSquared                        |MagnitudeSquared_block2                       |    496|
|115   |      u_corrFilter                              |corrFilter                                    |   4225|
|116   |        u_C1                                    |C1                                            |   3986|
|117   |          u_delayLine0                          |Addressable_Delay_Line                        |     71|
|118   |            u_simpleDualPortRam_generic         |SimpleDualPortRAM_generic_block_116           |     37|
|119   |          u_delayLine0_1                        |Addressable_Delay_Line_block1                 |     71|
|120   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_115           |     37|
|121   |          u_delayLine0_2                        |Addressable_Delay_Line_block                  |     81|
|122   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_114           |     41|
|123   |          u_delayLine1                          |Addressable_Delay_Line_52                     |     71|
|124   |            u_simpleDualPortRam_generic         |SimpleDualPortRAM_generic_block_113           |     37|
|125   |          u_delayLine1_1                        |Addressable_Delay_Line_block1_53              |     71|
|126   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_112           |     37|
|127   |          u_delayLine1_2                        |Addressable_Delay_Line_block_54               |     76|
|128   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_111           |     38|
|129   |          u_delayLine2                          |Addressable_Delay_Line_55                     |     71|
|130   |            u_simpleDualPortRam_generic         |SimpleDualPortRAM_generic_block_110           |     37|
|131   |          u_delayLine2_1                        |Addressable_Delay_Line_block1_56              |     71|
|132   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_109           |     37|
|133   |          u_delayLine2_2                        |Addressable_Delay_Line_block_57               |     76|
|134   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_108           |     38|
|135   |          u_delayLine3                          |Addressable_Delay_Line_58                     |     71|
|136   |            u_simpleDualPortRam_generic         |SimpleDualPortRAM_generic_block_107           |     37|
|137   |          u_delayLine3_1                        |Addressable_Delay_Line_block1_59              |     71|
|138   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_106           |     37|
|139   |          u_delayLine3_2                        |Addressable_Delay_Line_block_60               |     76|
|140   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_105           |     38|
|141   |          u_delayLine4                          |Addressable_Delay_Line_61                     |     71|
|142   |            u_simpleDualPortRam_generic         |SimpleDualPortRAM_generic_block_104           |     37|
|143   |          u_delayLine4_1                        |Addressable_Delay_Line_block1_62              |     71|
|144   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_103           |     37|
|145   |          u_delayLine4_2                        |Addressable_Delay_Line_block_63               |     76|
|146   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_102           |     38|
|147   |          u_delayLine5                          |Addressable_Delay_Line_64                     |     71|
|148   |            u_simpleDualPortRam_generic         |SimpleDualPortRAM_generic_block_101           |     37|
|149   |          u_delayLine5_1                        |Addressable_Delay_Line_block1_65              |     71|
|150   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_100           |     37|
|151   |          u_delayLine5_2                        |Addressable_Delay_Line_block_66               |     76|
|152   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_99            |     38|
|153   |          u_delayLine6                          |Addressable_Delay_Line_67                     |     71|
|154   |            u_simpleDualPortRam_generic         |SimpleDualPortRAM_generic_block_98            |     37|
|155   |          u_delayLine6_1                        |Addressable_Delay_Line_block1_68              |     71|
|156   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_97            |     37|
|157   |          u_delayLine6_2                        |Addressable_Delay_Line_block_69               |     76|
|158   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_96            |     38|
|159   |          u_delayLine7                          |Addressable_Delay_Line_70                     |     20|
|160   |            u_simpleDualPortRam_generic         |SimpleDualPortRAM_generic_block_95            |     20|
|161   |          u_delayLine7_1                        |Addressable_Delay_Line_block1_71              |     20|
|162   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block_94            |     20|
|163   |          u_delayLine7_2                        |Addressable_Delay_Line_block_72               |     21|
|164   |            u_simpleDualPortRam                 |SimpleDualPortRAM_generic_block               |     21|
|165   |          u_filterTap0                          |FilterTapSystolic                             |      1|
|166   |          u_filterTap0_1                        |FilterTapSystolic_block1                      |      1|
|167   |          u_filterTap0_2                        |FilterTapSystolic_block                       |      1|
|168   |          u_filterTap1                          |FilterTapSystolic_73                          |      1|
|169   |          u_filterTap1_1                        |FilterTapSystolic_block1_74                   |      1|
|170   |          u_filterTap1_2                        |FilterTapSystolic_block_75                    |      1|
|171   |          u_filterTap2                          |FilterTapSystolic_76                          |      1|
|172   |          u_filterTap2_1                        |FilterTapSystolic_block1_77                   |      1|
|173   |          u_filterTap2_2                        |FilterTapSystolic_block_78                    |      1|
|174   |          u_filterTap3                          |FilterTapSystolic_79                          |      1|
|175   |          u_filterTap3_1                        |FilterTapSystolic_block1_80                   |      1|
|176   |          u_filterTap3_2                        |FilterTapSystolic_block_81                    |      1|
|177   |          u_filterTap4                          |FilterTapSystolic_82                          |      1|
|178   |          u_filterTap4_1                        |FilterTapSystolic_block1_83                   |      1|
|179   |          u_filterTap4_2                        |FilterTapSystolic_block_84                    |      1|
|180   |          u_filterTap5                          |FilterTapSystolic_85                          |      1|
|181   |          u_filterTap5_1                        |FilterTapSystolic_block1_86                   |      1|
|182   |          u_filterTap5_2                        |FilterTapSystolic_block_87                    |      1|
|183   |          u_filterTap6                          |FilterTapSystolic_88                          |      1|
|184   |          u_filterTap6_1                        |FilterTapSystolic_block1_89                   |      1|
|185   |          u_filterTap6_2                        |FilterTapSystolic_block_90                    |      1|
|186   |          u_filterTap7                          |FilterTapSystolic_91                          |     35|
|187   |          u_filterTap7_1                        |FilterTapSystolic_block1_92                   |     35|
|188   |          u_filterTap7_2                        |FilterTapSystolic_block_93                    |     35|
|189   |          u_firRdyLogic                         |FirRdyLogic                                   |    128|
|190   |    u_Peak_Searcher                             |Peak_Searcher                                 |   1799|
|191   |      u_maxPeakSearcher                         |maxPeakSearcher_block                         |   1374|
|192   |        u_extractLTFs                           |extractLTFs                                   |    434|
|193   |        u_maxPeakSearcher                       |maxPeakSearcher                               |    237|
|194   |      u_peakDetector                            |peakDetector                                  |    425|
|195   |  u_Rx_Filter                                   |Rx_Filter                                     |    713|
|196   |    u_DTConverter                               |DTConverter_block                             |     28|
|197   |    u_Discrete_FIR_Filter                       |Discrete_FIR_Filter                           |    681|
|198   |      u_FilterBank                              |Filter                                        |    681|
|199   |        u_subFilter_1_im                        |subFilter                                     |    219|
|200   |          u_FilterTap_1                         |FilterTapSystolicPreAddWvlIn_26               |      1|
|201   |          u_FilterTap_10                        |FilterTapSystolicPreAddWvlIn_27               |      1|
|202   |          u_FilterTap_11                        |FilterTapSystolicPreAddWvlIn_28               |      1|
|203   |          u_FilterTap_12                        |FilterTapSystolicPreAddWvlIn_29               |      1|
|204   |          u_FilterTap_13                        |FilterTapSystolicPreAddWvlIn_30               |      1|
|205   |          u_FilterTap_14                        |FilterTapSystolicPreAddWvlIn_31               |      1|
|206   |          u_FilterTap_15                        |FilterTapSystolicPreAddWvlIn_32               |      1|
|207   |          u_FilterTap_16                        |FilterTapSystolicPreAddWvlIn_33               |     17|
|208   |          u_FilterTap_17                        |FilterTapSystolicPreAddWvlIn_34               |      1|
|209   |          u_FilterTap_18                        |FilterTapSystolicPreAddWvlIn_35               |      1|
|210   |          u_FilterTap_19                        |FilterTapSystolicPreAddWvlIn_36               |      1|
|211   |          u_FilterTap_2                         |FilterTapSystolicPreAddWvlIn_37               |      1|
|212   |          u_FilterTap_20                        |FilterTapSystolicPreAddWvlIn_38               |      1|
|213   |          u_FilterTap_21                        |FilterTapSystolicPreAddWvlIn_39               |      1|
|214   |          u_FilterTap_22                        |FilterTapSystolicPreAddWvlIn_40               |      1|
|215   |          u_FilterTap_23                        |FilterTapSystolicPreAddWvlIn_41               |      1|
|216   |          u_FilterTap_24                        |FilterTapSystolicPreAddWvlIn_42               |     17|
|217   |          u_FilterTap_25                        |FilterTapSystolicPreAddWvlIn_43               |     89|
|218   |          u_FilterTap_26                        |FilterTapSystolicPreAddWvlIn_44               |     17|
|219   |          u_FilterTap_3                         |FilterTapSystolicPreAddWvlIn_45               |      1|
|220   |          u_FilterTap_4                         |FilterTapSystolicPreAddWvlIn_46               |      1|
|221   |          u_FilterTap_5                         |FilterTapSystolicPreAddWvlIn_47               |      1|
|222   |          u_FilterTap_6                         |FilterTapSystolicPreAddWvlIn_48               |      1|
|223   |          u_FilterTap_7                         |FilterTapSystolicPreAddWvlIn_49               |      1|
|224   |          u_FilterTap_8                         |FilterTapSystolicPreAddWvlIn_50               |      1|
|225   |          u_FilterTap_9                         |FilterTapSystolicPreAddWvlIn_51               |      1|
|226   |        u_subFilter_1_re                        |subFilter_0                                   |    330|
|227   |          u_FilterTap_1                         |FilterTapSystolicPreAddWvlIn                  |      3|
|228   |          u_FilterTap_10                        |FilterTapSystolicPreAddWvlIn_1                |      3|
|229   |          u_FilterTap_11                        |FilterTapSystolicPreAddWvlIn_2                |      3|
|230   |          u_FilterTap_12                        |FilterTapSystolicPreAddWvlIn_3                |      3|
|231   |          u_FilterTap_13                        |FilterTapSystolicPreAddWvlIn_4                |      3|
|232   |          u_FilterTap_14                        |FilterTapSystolicPreAddWvlIn_5                |      3|
|233   |          u_FilterTap_15                        |FilterTapSystolicPreAddWvlIn_6                |      3|
|234   |          u_FilterTap_16                        |FilterTapSystolicPreAddWvlIn_7                |     19|
|235   |          u_FilterTap_17                        |FilterTapSystolicPreAddWvlIn_8                |      3|
|236   |          u_FilterTap_18                        |FilterTapSystolicPreAddWvlIn_9                |      3|
|237   |          u_FilterTap_19                        |FilterTapSystolicPreAddWvlIn_10               |      3|
|238   |          u_FilterTap_2                         |FilterTapSystolicPreAddWvlIn_11               |      3|
|239   |          u_FilterTap_20                        |FilterTapSystolicPreAddWvlIn_12               |      3|
|240   |          u_FilterTap_21                        |FilterTapSystolicPreAddWvlIn_13               |      3|
|241   |          u_FilterTap_22                        |FilterTapSystolicPreAddWvlIn_14               |      3|
|242   |          u_FilterTap_23                        |FilterTapSystolicPreAddWvlIn_15               |      3|
|243   |          u_FilterTap_24                        |FilterTapSystolicPreAddWvlIn_16               |     19|
|244   |          u_FilterTap_25                        |FilterTapSystolicPreAddWvlIn_17               |     90|
|245   |          u_FilterTap_26                        |FilterTapSystolicPreAddWvlIn_18               |     17|
|246   |          u_FilterTap_3                         |FilterTapSystolicPreAddWvlIn_19               |      3|
|247   |          u_FilterTap_4                         |FilterTapSystolicPreAddWvlIn_20               |      3|
|248   |          u_FilterTap_5                         |FilterTapSystolicPreAddWvlIn_21               |      3|
|249   |          u_FilterTap_6                         |FilterTapSystolicPreAddWvlIn_22               |      3|
|250   |          u_FilterTap_7                         |FilterTapSystolicPreAddWvlIn_23               |      3|
|251   |          u_FilterTap_8                         |FilterTapSystolicPreAddWvlIn_24               |      3|
|252   |          u_FilterTap_9                         |FilterTapSystolicPreAddWvlIn_25               |      3|
|253   |  u_WLANTimeAndFrequencySynchronization_tc      |WLANTimeAndFrequencySynchronization_tc        |    248|
+------+------------------------------------------------+----------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:24 . Memory (MB): peak = 2712.688 ; gain = 1223.082 ; free physical = 1275 ; free virtual = 7156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 615 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:01:28 . Memory (MB): peak = 2716.602 ; gain = 1226.996 ; free physical = 6883 ; free virtual = 12764
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:01:28 . Memory (MB): peak = 2716.602 ; gain = 1226.996 ; free physical = 6901 ; free virtual = 12766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2767.664 ; gain = 0.000 ; free physical = 6871 ; free virtual = 12738
INFO: [Netlist 29-17] Analyzing 8706 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2934.875 ; gain = 0.000 ; free physical = 6720 ; free virtual = 12604
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 82 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 6b886261
INFO: [Common 17-83] Releasing license: Synthesis
582 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:39 . Memory (MB): peak = 2934.875 ; gain = 1449.320 ; free physical = 6712 ; free virtual = 12596
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8579.921; main = 2134.223; forked = 6989.556
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16849.512; main = 2934.879; forked = 14313.203
Write ShapeDB Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2958.887 ; gain = 0.000 ; free physical = 6693 ; free virtual = 12594
INFO: [Common 17-1381] The checkpoint '/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.runs/synth_1/WLANTimeAndFrequencySynchronization.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2958.887 ; gain = 24.012 ; free physical = 6567 ; free virtual = 12499
INFO: [Vivado 12-24828] Executing command : report_utilization -file WLANTimeAndFrequencySynchronization_utilization_synth.rpt -pb WLANTimeAndFrequencySynchronization_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  4 23:00:01 2026...
[Wed Feb  4 23:00:04 2026] synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:11 ; elapsed = 00:01:56 . Memory (MB): peak = 8031.961 ; gain = 0.000 ; free physical = 8649 ; free virtual = 14360
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 8313.500 ; gain = 0.000 ; free physical = 8440 ; free virtual = 14213
INFO: [Netlist 29-17] Analyzing 8706 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8481.801 ; gain = 0.000 ; free physical = 8286 ; free virtual = 14061
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 82 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 8969.871 ; gain = 927.902 ; free physical = 7935 ; free virtual = 13725
report_utilization -name utilization_1
launch_runs impl_1 -jobs 12
Write ShapeDB Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 9340.625 ; gain = 0.000 ; free physical = 7492 ; free virtual = 13324
[Wed Feb  4 23:05:04 2026] Launched impl_1...
Run output will be captured here: /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.runs/impl_1/runme.log
reset_run impl_1
file mkdir /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.srcs/constrs_1
file mkdir /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.srcs/constrs_1/new
close [ open /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.srcs/constrs_1/new/sys_constraint.xdc w ]
add_files -fileset constrs_1 /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.srcs/constrs_1/new/sys_constraint.xdc
set_property target_constrs_file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.srcs/constrs_1/new/sys_constraint.xdc [current_fileset -constrset]
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 9341.078 ; gain = 0.000 ; free physical = 7098 ; free virtual = 13239
INFO: [Netlist 29-17] Analyzing 8706 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.srcs/constrs_1/new/sys_constraint.xdc]
Finished Parsing XDC File [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.srcs/constrs_1/new/sys_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9341.078 ; gain = 0.000 ; free physical = 7048 ; free virtual = 13189
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 82 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 9361.078 ; gain = 20.000 ; free physical = 6980 ; free virtual = 13126
create_clock -period 10.000 -name sys_clk -waveform {0.000 5.000} [get_ports clk]
save_constraints
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.runs/synth_1/WLANTimeAndFrequencySynchronization.dcp to /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Feb  5 01:04:44 2026] Launched synth_1...
Run output will be captured here: /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.runs/synth_1/runme.log
[Thu Feb  5 01:04:44 2026] Launched impl_1...
Run output will be captured here: /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.29 . Memory (MB): peak = 9443.113 ; gain = 0.000 ; free physical = 439 ; free virtual = 4229
INFO: [Netlist 29-17] Analyzing 8706 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.srcs/constrs_1/new/sys_constraint.xdc]
Finished Parsing XDC File [/home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/vivado_prj/WLANTimeAndFrequencySynchronization.srcs/constrs_1/new/sys_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9443.113 ; gain = 0.000 ; free physical = 437 ; free virtual = 4202
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 82 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 9443.113 ; gain = 0.000 ; free physical = 447 ; free virtual = 4210
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 9726.723 ; gain = 276.609 ; free physical = 447 ; free virtual = 3834
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  5 01:49:26 2026...
