static bool F_1 ( T_1 * V_1 )
{
return ( V_1 -> V_2 & V_3 ) != 0 ;
}
static bool F_2 ( T_1 * V_1 )
{
return ( V_1 -> V_2 & V_4 ) != 0 ;
}
static bool F_3 ( T_1 * V_1 )
{
return ( V_1 -> V_2 & V_5 ) != 0 ;
}
static bool F_4 ( T_1 * V_1 )
{
return ( V_1 -> V_2 & V_5 ) == 0 ;
}
static T_2
F_5 ( T_1 * V_1 , T_3 * V_6 , T_2 V_7 ,
bool V_8 )
{
T_2 V_9 = 0 ;
T_2 V_10 ;
for ( V_10 = 0 ; V_10 <= V_11 ; V_10 ++ ) {
if ( ! ( V_7 & F_6 ( V_10 ) ) )
continue;
F_7 ( & V_6 -> V_12 , V_10 ) ;
V_9 |= F_8 ( & V_6 -> V_13 ) ;
}
return ! V_8 ? V_9 : ( V_9
? ( V_9 |
F_5 ( V_1 , V_6 , V_9 ,
true ) ) : 0 ) ;
}
static void F_9 ( T_1 * V_1 , T_2 * V_14 , T_2 * V_15 )
{
T_2 V_16 = 0 , V_17 = 0 ;
T_4 V_7 ;
char * V_18 ;
V_7 = ( V_1 -> V_19 & V_20 ) >> V_21 ;
switch ( V_1 -> V_22 ) {
case V_23 :
case V_24 :
case V_25 :
case V_26 :
case V_27 :
case V_28 :
case V_29 :
case V_30 :
break;
case V_31 :
V_16 =
F_6 ( V_32 ) |
F_6 ( V_33 ) ;
V_17 = 0x3ff63e ;
break;
case V_34 :
V_16 = F_6 ( V_35 ) |
F_6 ( V_36 ) ;
V_17 = ~ ( ~ 0 << V_7 ) ;
break;
case V_37 :
V_16 =
F_6 ( V_38 ) | F_6 ( V_39 )
| F_6 ( V_40 ) | F_6 ( V_41 )
| F_6 ( V_42 ) ;
V_17 = 0x1ffffff ;
break;
case V_43 :
V_16 =
F_6 ( V_44 ) | F_6 ( V_45 )
| F_6 ( V_46 ) |
F_6 ( V_47 ) | F_6 ( V_48 ) ;
V_17 = 0xfffffff ;
break;
case V_49 :
V_16 = F_6 ( V_50 ) |
F_6 ( V_51 ) |
F_6 ( V_52 ) |
F_6 ( V_53 ) ;
V_17 = 0xffff ;
break;
default:
break;
}
V_18 = F_10 ( NULL , L_1 ) ;
if ( V_18 != NULL ) {
V_16 = ( T_2 ) F_11 ( V_18 , NULL , 0 ) ;
}
V_18 = F_10 ( NULL , L_2 ) ;
if ( V_18 != NULL ) {
V_17 = ( T_2 ) F_11 ( V_18 , NULL , 0 ) ;
}
* V_14 = V_16 ;
* V_15 = V_17 ;
}
static T_4
F_12 ( T_1 * V_1 , T_3 * V_6 , T_5 V_54 ) {
T_2 V_9 ;
T_4 V_55 , V_10 , V_56 , V_57 ;
T_2 V_16 = 0 , V_17 = 0 ;
F_7 ( & V_6 -> V_12 , V_54 ) ;
V_55 = ( F_8 ( & V_6 -> V_58 ) >> 8 ) & 0xff ;
V_9 = F_5 ( V_1 , V_6 , F_6 ( V_54 ) , false ) ;
for ( V_10 = 0 ; V_10 <= V_11 ; V_10 ++ ) {
if ( ! ( V_9 & F_6 ( V_10 ) ) )
continue;
V_9 &= ~ F_5 ( V_1 , V_6 , F_6 ( V_10 ) , true ) ;
}
F_9 ( V_1 , & V_16 , & V_17 ) ;
V_9 &= ~ V_16 ;
V_57 = 0 ;
for ( V_10 = 0 ; V_10 <= V_11 ; V_10 ++ ) {
if ( ! ( V_9 & F_6 ( V_10 ) ) )
continue;
V_56 = F_12 ( V_1 , V_6 , ( T_5 ) V_10 ) ;
if ( V_57 < V_56 )
V_57 = V_56 ;
}
return V_55 + V_57 + V_59 ;
}
static void
F_13 ( T_1 * V_1 , T_3 * V_6 , T_5 V_60 )
{
T_2 V_61 = 0 ;
T_5 V_62 = 0 ;
T_5 V_63 [] = { 0x1 , 0x5 , 0x5 } ;
T_5 V_64 [] = { 0x30 , 0xf6 , 0xfc } ;
switch ( V_1 -> V_22 ) {
case V_65 :
case V_26 :
case V_27 :
case V_28 :
V_62 = ( V_1 -> V_22 == V_65 ) ? 6 : 0 ;
F_7 ( & V_6 -> V_66 ,
V_67 + V_62 ) ;
V_61 = F_8 ( & V_6 -> V_68 ) ;
V_61 &= ( ~ ( V_69 ) ) ;
V_61 |=
( V_63 [ V_60 ] <<
V_70 ) ;
F_7 ( & V_6 -> V_68 , V_61 ) ;
F_7 ( & V_6 -> V_66 ,
V_71 + V_62 ) ;
V_61 = F_8 ( & V_6 -> V_68 ) ;
V_61 &= ~ ( V_72 ) ;
V_61 |=
( V_64 [ V_60 ] ) <<
V_73 ;
F_7 ( & V_6 -> V_68 , V_61 ) ;
V_61 = 1 << 10 ;
break;
case V_29 :
if ( V_60 == 2 ) {
F_7 ( & V_6 -> V_66 , V_67 ) ;
F_7 ( & V_6 -> V_68 , 0x11500014 ) ;
F_7 ( & V_6 -> V_66 , V_71 ) ;
F_7 ( & V_6 -> V_68 , 0x0FC00a08 ) ;
} else if ( V_60 == 1 ) {
F_7 ( & V_6 -> V_66 , V_67 ) ;
F_7 ( & V_6 -> V_68 , 0x11500014 ) ;
F_7 ( & V_6 -> V_66 , V_71 ) ;
F_7 ( & V_6 -> V_68 , 0x0F600a08 ) ;
} else {
F_7 ( & V_6 -> V_66 , V_67 ) ;
F_7 ( & V_6 -> V_68 , 0x11100014 ) ;
F_7 ( & V_6 -> V_66 , V_71 ) ;
F_7 ( & V_6 -> V_68 , 0x03000a08 ) ;
}
V_61 = 1 << 10 ;
break;
case V_23 :
case V_24 :
case V_25 :
case V_30 :
if ( V_60 == 1 ) {
F_7 ( & V_6 -> V_66 , V_67 ) ;
F_7 ( & V_6 -> V_68 , 0x11500010 ) ;
F_7 ( & V_6 -> V_66 , V_74 ) ;
F_7 ( & V_6 -> V_68 , 0x000C0C06 ) ;
F_7 ( & V_6 -> V_66 , V_71 ) ;
F_7 ( & V_6 -> V_68 , 0x0F600a08 ) ;
F_7 ( & V_6 -> V_66 , V_75 ) ;
F_7 ( & V_6 -> V_68 , 0x00000000 ) ;
F_7 ( & V_6 -> V_66 , V_76 ) ;
F_7 ( & V_6 -> V_68 , 0x2001E920 ) ;
F_7 ( & V_6 -> V_66 , V_77 ) ;
F_7 ( & V_6 -> V_68 , 0x88888815 ) ;
} else {
F_7 ( & V_6 -> V_66 , V_67 ) ;
F_7 ( & V_6 -> V_68 , 0x11100010 ) ;
F_7 ( & V_6 -> V_66 , V_74 ) ;
F_7 ( & V_6 -> V_68 , 0x000c0c06 ) ;
F_7 ( & V_6 -> V_66 , V_71 ) ;
F_7 ( & V_6 -> V_68 , 0x03000a08 ) ;
F_7 ( & V_6 -> V_66 , V_75 ) ;
F_7 ( & V_6 -> V_68 , 0x00000000 ) ;
F_7 ( & V_6 -> V_66 , V_76 ) ;
F_7 ( & V_6 -> V_68 , 0x200005c0 ) ;
F_7 ( & V_6 -> V_66 , V_77 ) ;
F_7 ( & V_6 -> V_68 , 0x88888815 ) ;
}
V_61 = 1 << 10 ;
break;
F_7 ( & V_6 -> V_66 , V_67 ) ;
F_7 ( & V_6 -> V_68 , 0x11100008 ) ;
F_7 ( & V_6 -> V_66 , V_74 ) ;
F_7 ( & V_6 -> V_68 , 0x0c000c06 ) ;
F_7 ( & V_6 -> V_66 , V_71 ) ;
F_7 ( & V_6 -> V_68 , 0x03000a08 ) ;
F_7 ( & V_6 -> V_66 , V_75 ) ;
F_7 ( & V_6 -> V_68 , 0x00000000 ) ;
F_7 ( & V_6 -> V_66 , V_76 ) ;
F_7 ( & V_6 -> V_68 , 0x200005c0 ) ;
F_7 ( & V_6 -> V_66 , V_77 ) ;
F_7 ( & V_6 -> V_68 , 0x88888855 ) ;
V_61 = 1 << 10 ;
break;
case V_78 :
case V_79 :
case V_80 :
if ( V_60 == 1 ) {
F_7 ( & V_6 -> V_66 , V_67 ) ;
F_7 ( & V_6 -> V_68 , 0x11500060 ) ;
F_7 ( & V_6 -> V_66 , V_74 ) ;
F_7 ( & V_6 -> V_68 , 0x080C0C06 ) ;
F_7 ( & V_6 -> V_66 , V_71 ) ;
F_7 ( & V_6 -> V_68 , 0x0F600000 ) ;
F_7 ( & V_6 -> V_66 , V_75 ) ;
F_7 ( & V_6 -> V_68 , 0x00000000 ) ;
F_7 ( & V_6 -> V_66 , V_76 ) ;
F_7 ( & V_6 -> V_68 , 0x2001E924 ) ;
F_7 ( & V_6 -> V_66 , V_77 ) ;
F_7 ( & V_6 -> V_68 , 0x88888815 ) ;
} else {
F_7 ( & V_6 -> V_66 , V_67 ) ;
F_7 ( & V_6 -> V_68 , 0x11100060 ) ;
F_7 ( & V_6 -> V_66 , V_74 ) ;
F_7 ( & V_6 -> V_68 , 0x080c0c06 ) ;
F_7 ( & V_6 -> V_66 , V_71 ) ;
F_7 ( & V_6 -> V_68 , 0x03000000 ) ;
F_7 ( & V_6 -> V_66 , V_75 ) ;
F_7 ( & V_6 -> V_68 , 0x00000000 ) ;
F_7 ( & V_6 -> V_66 , V_76 ) ;
F_7 ( & V_6 -> V_68 , 0x200005c0 ) ;
F_7 ( & V_6 -> V_66 , V_77 ) ;
F_7 ( & V_6 -> V_68 , 0x88888815 ) ;
}
V_61 = 3 << 9 ;
break;
case V_34 :
F_7 ( & V_6 -> V_66 , V_67 ) ;
F_7 ( & V_6 -> V_68 , 0x11100070 ) ;
F_7 ( & V_6 -> V_66 , V_74 ) ;
F_7 ( & V_6 -> V_68 , 0x1014140a ) ;
F_7 ( & V_6 -> V_66 , V_77 ) ;
F_7 ( & V_6 -> V_68 , 0x88888854 ) ;
if ( V_60 == 1 ) {
F_7 ( & V_6 -> V_66 , V_71 ) ;
F_7 ( & V_6 -> V_68 , 0x05201828 ) ;
} else {
F_7 ( & V_6 -> V_66 , V_71 ) ;
F_7 ( & V_6 -> V_68 , 0x05001828 ) ;
}
break;
case V_37 :
F_7 ( & V_6 -> V_66 , V_67 ) ;
F_7 ( & V_6 -> V_68 , 0x02100020 ) ;
F_7 ( & V_6 -> V_66 , V_74 ) ;
F_7 ( & V_6 -> V_68 , 0x0C0C0C0C ) ;
F_7 ( & V_6 -> V_66 , V_71 ) ;
F_7 ( & V_6 -> V_68 , 0x01240C0C ) ;
F_7 ( & V_6 -> V_66 , V_76 ) ;
F_7 ( & V_6 -> V_68 , 0x202C2820 ) ;
F_7 ( & V_6 -> V_66 , V_77 ) ;
F_7 ( & V_6 -> V_68 , 0x88888825 ) ;
F_7 ( & V_6 -> V_66 , V_75 ) ;
if ( V_60 == 1 )
F_7 ( & V_6 -> V_68 , 0x00EC4EC4 ) ;
else
F_7 ( & V_6 -> V_68 , 0x00762762 ) ;
V_61 = V_81 ;
break;
default:
return;
}
V_61 |= F_8 ( & V_6 -> V_82 ) ;
F_7 ( & V_6 -> V_82 , V_61 ) ;
}
static const T_6 * F_14 ( T_1 * V_1 )
{
switch ( V_1 -> V_22 ) {
case V_31 :
return & V_83 [ V_84 ] ;
case V_34 :
return & V_85 [ V_86 ] ;
case V_37 :
return & V_87 [ V_88 ] ;
case V_43 :
if ( F_15 ( V_1 -> V_89 ) )
return & V_87 [ V_90 ] ;
else
return & V_85 [ V_91 ] ;
default:
break;
}
return NULL ;
}
static const T_6 * F_16 ( T_1 * V_1 )
{
switch ( V_1 -> V_22 ) {
case V_31 :
return V_83 ;
case V_34 :
return V_85 ;
case V_37 :
return V_87 ;
case V_43 :
if ( F_15 ( V_1 -> V_89 ) )
return V_87 ;
else
return V_85 ;
default:
break;
}
return NULL ;
}
static T_2
F_17 ( T_1 * V_1 , T_3 * V_6 )
{
const T_6 * V_92 ;
T_2 V_93 ;
V_93 = ( F_8 ( & V_6 -> V_82 ) & V_94 ) >>
V_95 ;
for ( V_92 = F_16 ( V_1 ) ; V_92 != NULL && V_92 -> V_96 != 0 ; V_92 ++ )
if ( V_92 -> V_93 == V_93 )
break;
if ( V_92 == NULL || V_92 -> V_96 == 0 )
V_92 = F_14 ( V_1 ) ;
return V_92 -> V_96 * 1000 ;
}
static T_2 F_18 ( T_1 * V_1 )
{
switch ( V_1 -> V_22 ) {
case V_31 :
return V_97 ;
case V_34 :
return V_98 ;
case V_37 :
return V_99 ;
case V_43 :
if ( F_15 ( V_1 -> V_89 ) )
return V_99 ;
else
return V_98 ;
default:
break;
}
return 0 ;
}
static void F_19 ( T_1 * V_1 )
{
T_2 V_100 = F_18 ( V_1 ) / 1000 ;
T_2 V_101 , V_102 , V_103 , V_104 , V_105 , V_106 ;
T_2 V_107 , V_108 ;
V_102 = V_103 = V_104 = V_106 = V_100 / 80 ;
V_105 = V_100 / 160 ;
if ( F_15 ( V_1 -> V_89 ) )
V_101 = V_100 / 80 ;
else
V_101 = V_100 / 90 ;
V_107 =
( V_101 << V_109 ) | ( V_102 <<
V_110 ) |
( V_103 << V_111 ) | ( V_104 <<
V_112 ) ;
F_20 ( V_1 , V_74 , ~ 0 , V_107 ) ;
V_108 = F_20 ( V_1 , V_74 , 0 , 0 ) ;
V_108 &= ~ ( V_113 | V_114 ) ;
V_108 |=
( ( V_105 << V_115 ) |
( V_106 << V_116 ) ) ;
F_20 ( V_1 , V_71 , ~ 0 , V_108 ) ;
}
static void F_21 ( T_1 * V_1 , T_3 * V_6 , T_2 V_117 )
{
const T_6 * V_92 ;
T_2 V_61 ;
T_2 V_118 = 0 ;
T_5 V_119 = 1 ;
if ( V_117 == 0 ) {
return;
}
for ( V_92 = F_16 ( V_1 ) ; V_92 != NULL && V_92 -> V_96 != 0 ; V_92 ++ )
if ( V_92 -> V_96 == V_117 )
break;
if ( V_92 == NULL || V_92 -> V_96 == 0 ) {
return;
}
if ( ( ( ( F_8 ( & V_6 -> V_82 ) & V_94 ) >>
V_95 ) == V_92 -> V_93 ) &&
! ( ( V_1 -> V_22 == V_34 )
|| ( V_1 -> V_22 == V_43 ) ) )
return;
switch ( V_1 -> V_22 ) {
case V_31 :
V_118 = 0x888888 ;
F_22 ( & V_6 -> V_120 ,
~ ( F_6 ( V_121 ) |
F_6 ( V_122 ) ) ) ;
F_22 ( & V_6 -> V_123 ,
~ ( F_6 ( V_121 ) |
F_6 ( V_122 ) ) ) ;
F_23 ( F_8 ( & V_6 -> V_124 ) & V_125 ,
V_126 ) ;
F_7 ( & V_6 -> V_66 , V_76 ) ;
if ( V_92 -> V_96 == 38400 )
V_61 = 0x200024C0 ;
else if ( V_92 -> V_96 == 37400 )
V_61 = 0x20004500 ;
else if ( V_92 -> V_96 == 26000 )
V_61 = 0x200024C0 ;
else
V_61 = 0x200005C0 ;
F_7 ( & V_6 -> V_68 , V_61 ) ;
F_7 ( & V_6 -> V_66 , V_77 ) ;
V_61 =
F_8 ( & V_6 -> V_68 ) & V_127 ;
if ( ( V_92 -> V_96 == 38400 ) || ( V_92 -> V_96 == 37400 )
|| ( V_92 -> V_96 == 26000 ) )
V_61 |= 0x15 ;
else
V_61 |= 0x25 ;
F_7 ( & V_6 -> V_68 , V_61 ) ;
break;
case V_34 :
V_118 = 0x222222 ;
F_22 ( & V_6 -> V_120 ,
~ ( F_6 ( V_128 ) ) ) ;
F_22 ( & V_6 -> V_123 ,
~ ( F_6 ( V_128 ) ) ) ;
F_24 ( 100 ) ;
F_22 ( & V_6 -> V_120 ,
~ ( F_6 ( V_129 ) ) ) ;
F_22 ( & V_6 -> V_123 ,
~ ( F_6 ( V_129 ) ) ) ;
F_24 ( 100 ) ;
F_23 ( F_8 ( & V_6 -> V_124 ) & V_125 ,
V_126 ) ;
F_7 ( & V_6 -> V_66 , V_76 ) ;
V_61 = 0x200005c0 ;
F_7 ( & V_6 -> V_68 , V_61 ) ;
break;
case V_37 :
F_22 ( & V_6 -> V_120 ,
~ ( F_6 ( V_130 ) |
F_6 ( V_131 ) ) ) ;
F_22 ( & V_6 -> V_123 ,
~ ( F_6 ( V_130 ) |
F_6 ( V_131 ) ) ) ;
F_24 ( 100 ) ;
F_23 ( F_8 ( & V_6 -> V_124 ) & V_125 ,
V_126 ) ;
break;
case V_43 :
F_22 ( & V_6 -> V_120 ,
~ ( F_6 ( V_132 ) |
F_6 ( V_133 ) ) ) ;
F_22 ( & V_6 -> V_123 ,
~ ( F_6 ( V_132 ) |
F_6 ( V_133 ) ) ) ;
F_24 ( 100 ) ;
F_23 ( F_8 ( & V_6 -> V_124 ) & V_125 ,
V_126 ) ;
break;
default:
break;
}
F_7 ( & V_6 -> V_66 , V_67 ) ;
V_61 = F_8 ( & V_6 -> V_68 ) &
~ ( V_69 | V_134 ) ;
V_61 |=
( ( V_92 ->
V_135 << V_70 ) & V_69 ) |
( ( V_92 ->
V_136 << V_137 ) & V_134 ) ;
F_7 ( & V_6 -> V_68 , V_61 ) ;
if ( ( V_1 -> V_22 == V_43 ) )
F_19 ( V_1 ) ;
if ( ( V_1 -> V_22 == V_31 )
&& ( V_1 -> V_138 == 0 ) ) {
F_7 ( & V_6 -> V_66 , V_74 ) ;
V_61 = F_8 ( & V_6 -> V_68 ) ;
V_61 = V_61 & ( ~ V_139 ) ;
V_61 = V_61 | V_140 ;
F_7 ( & V_6 -> V_68 , V_61 ) ;
}
if ( ( V_1 -> V_22 == V_34 ) ||
( V_1 -> V_22 == V_37 ) ||
( V_1 -> V_22 == V_43 ) )
V_119 = V_141 ;
else
V_119 = V_142 ;
F_7 ( & V_6 -> V_66 , V_71 ) ;
V_61 = F_8 ( & V_6 -> V_68 ) &
~ ( V_72 | V_143 ) ;
V_61 |=
( ( V_92 ->
V_144 << V_73 ) &
V_72 ) | ( ( V_119 <<
V_145 ) &
V_143 ) ;
F_7 ( & V_6 -> V_68 , V_61 ) ;
F_7 ( & V_6 -> V_66 , V_75 ) ;
V_61 = F_8 ( & V_6 -> V_68 ) & ~ V_146 ;
V_61 |= ( ( V_92 -> V_147 << V_148 ) &
V_146 ) ;
F_7 ( & V_6 -> V_68 , V_61 ) ;
if ( V_118 ) {
F_7 ( & V_6 -> V_66 , V_77 ) ;
V_61 =
F_8 ( & V_6 -> V_68 ) & ~ V_127 ;
V_61 |= ( V_118 << V_149 ) ;
F_7 ( & V_6 -> V_68 , V_61 ) ;
}
if ( ( V_1 -> V_22 == V_34 )
&& ( V_92 -> V_96 != V_150 ) ) {
F_7 ( & V_6 -> V_151 , V_152 ) ;
V_61 =
F_8 ( & V_6 -> V_153 ) & ~ V_154 ;
if ( V_92 -> V_96 == V_155 ) {
V_61 |=
( V_156 <<
V_157 ) ;
} else if ( V_92 -> V_96 == V_158 ) {
V_61 |=
( V_159 <<
V_157 ) ;
}
F_7 ( & V_6 -> V_153 , V_61 ) ;
}
if ( V_1 -> V_160 >= 2 )
F_25 ( & V_6 -> V_82 , V_81 ) ;
V_61 = F_8 ( & V_6 -> V_82 ) &
~ ( V_161 | V_94 ) ;
V_61 |= ( ( ( ( ( V_92 -> V_96 + 127 ) / 128 ) - 1 ) << V_162 ) &
V_161 ) |
( ( V_92 -> V_93 << V_95 ) & V_94 ) ;
if ( ( V_1 -> V_22 == V_31 )
&& V_1 -> V_138 == 0 ) {
F_22 ( & V_6 -> V_163 , ~ V_164 ) ;
V_61 &= ~ V_165 ;
}
F_7 ( & V_6 -> V_82 , V_61 ) ;
}
T_2 F_26 ( T_1 * V_1 )
{
static T_2 V_166 ;
if ( F_27 ( V_1 ) || ! F_28 ( V_1 ) )
return V_167 ;
if ( V_166 == 0 ) {
T_2 V_168 , V_169 , V_170 ;
T_2 V_171 = F_29 ( V_1 ) ;
T_3 * V_6 = F_30 ( V_1 , V_172 ) ;
V_168 = F_8 ( & V_6 -> V_173 ) ;
F_31 ( V_174 ) ;
V_169 = F_8 ( & V_6 -> V_173 ) ;
V_170 = V_169 - V_168 ;
V_166 = V_170 * ( 1000 / V_174 ) ;
F_30 ( V_1 , V_171 ) ;
}
return V_166 ;
}
void F_32 ( T_1 * V_1 , T_5 V_175 , T_5 V_176 )
{
T_5 V_177 = 0 , V_178 = 0 , V_179 = 0 , V_180 = 0 ;
T_5 V_181 = 0 ;
switch ( V_1 -> V_22 ) {
case V_37 :
switch ( V_175 ) {
case V_182 :
V_181 = 4 ;
V_178 = 1 ;
V_180 = 0xf ;
break;
case V_183 :
V_181 = 4 ;
V_178 = 5 ;
V_180 = 0xf ;
break;
case V_184 :
V_181 = 4 ;
V_178 = 17 ;
V_180 = 0xf ;
break;
default:
return;
}
break;
case V_43 :
switch ( V_175 ) {
case V_185 :
V_181 = 3 ;
V_178 = 0 ;
V_180 = 0x1f ;
break;
default:
return;
}
break;
default:
return;
}
V_179 = V_177 + V_178 ;
F_33 ( V_1 , V_172 , F_34 ( T_3 , V_186 ) ,
~ 0 , V_181 ) ;
F_33 ( V_1 , V_172 , F_34 ( T_3 , V_187 ) ,
V_180 << V_179 , ( V_176 & V_180 ) << V_179 ) ;
}
T_7 F_35 ( T_1 * V_1 )
{
T_4 V_188 = V_126 ;
T_3 * V_6 ;
T_4 V_171 ;
#ifdef F_36
char V_189 [ 8 ] ;
V_189 [ 0 ] = 0 ;
#endif
V_171 = F_29 ( V_1 ) ;
V_6 = F_30 ( V_1 , V_172 ) ;
switch ( V_1 -> V_22 ) {
case V_23 :
case V_24 :
case V_25 :
case V_26 :
case V_27 :
case V_28 :
case V_29 :
case V_30 :
case V_49 :
V_188 = F_27 ( V_1 ) ? 70 : 3700 ;
break;
case V_31 :
if ( F_27 ( V_1 ) )
V_188 = 70 ;
else {
T_2 V_190 = F_26 ( V_1 ) ;
V_188 =
( F_12 ( V_1 , V_6 , V_122 ) +
V_191 ) * ( ( 1000000 + V_190 -
1 ) / V_190 ) ;
V_188 = ( 11 * V_188 ) / 10 ;
}
break;
case V_34 :
V_188 = F_27 ( V_1 ) ? 70 : 3700 ;
break;
case V_37 :
if ( F_27 ( V_1 ) )
V_188 = 70 ;
else {
T_2 V_190 = F_26 ( V_1 ) ;
V_188 =
( F_12 ( V_1 , V_6 , V_130 ) +
V_191 ) * ( ( 1000000 + V_190 -
1 ) / V_190 ) ;
V_188 = ( 11 * V_188 ) / 10 ;
}
break;
case V_43 :
if ( F_27 ( V_1 ) )
V_188 = 70 ;
else {
T_2 V_190 = F_26 ( V_1 ) ;
V_188 =
( F_12 ( V_1 , V_6 , V_132 ) +
V_191 ) * ( ( 1000000 + V_190 -
1 ) / V_190 ) ;
V_188 = ( 11 * V_188 ) / 10 ;
}
break;
default:
break;
}
F_30 ( V_1 , V_171 ) ;
return ( T_7 ) V_188 ;
}
void F_37 ( T_1 * V_1 , bool V_192 )
{
T_3 * V_6 ;
T_4 V_171 ;
V_171 = F_29 ( V_1 ) ;
V_6 = F_30 ( V_1 , V_172 ) ;
F_30 ( V_1 , V_171 ) ;
}
T_2 F_38 ( T_1 * V_1 , T_4 V_193 , T_2 V_180 , T_2 V_18 )
{
F_33 ( V_1 , V_172 , F_34 ( T_3 , V_151 ) , ~ 0 ,
V_193 ) ;
return F_33 ( V_1 , V_172 ,
F_34 ( T_3 , V_153 ) , V_180 , V_18 ) ;
}
T_2 F_39 ( T_1 * V_1 , T_4 V_193 , T_2 V_180 , T_2 V_18 )
{
F_33 ( V_1 , V_172 , F_34 ( T_3 , V_186 ) , ~ 0 ,
V_193 ) ;
return F_33 ( V_1 , V_172 ,
F_34 ( T_3 , V_187 ) , V_180 , V_18 ) ;
}
T_2 F_20 ( T_1 * V_1 , T_4 V_193 , T_2 V_180 , T_2 V_18 )
{
F_33 ( V_1 , V_172 , F_34 ( T_3 , V_66 ) , ~ 0 ,
V_193 ) ;
return F_33 ( V_1 , V_172 ,
F_34 ( T_3 , V_68 ) , V_180 , V_18 ) ;
}
void F_40 ( T_1 * V_1 )
{
F_33 ( V_1 , V_172 , F_34 ( T_3 , V_82 ) ,
V_81 , V_81 ) ;
}
T_2 F_41 ( T_1 * V_1 )
{
T_3 * V_6 ;
T_4 V_171 ;
T_2 clock = V_194 ;
if ( ! F_28 ( V_1 ) )
return clock ;
V_171 = F_29 ( V_1 ) ;
V_6 = F_30 ( V_1 , V_172 ) ;
switch ( V_1 -> V_22 ) {
case V_23 :
case V_24 :
case V_25 :
case V_26 :
case V_27 :
case V_28 :
case V_29 :
case V_30 :
case V_78 :
case V_79 :
case V_80 :
case V_49 :
case V_65 :
clock = 20000 * 1000 ;
break;
case V_31 :
case V_34 :
case V_37 :
case V_43 :
clock = F_17 ( V_1 , V_6 ) ;
break;
case V_195 :
clock = 25000 * 1000 ;
break;
default:
break;
}
F_30 ( V_1 , V_171 ) ;
return clock ;
}
void F_42 ( T_1 * V_1 , T_5 V_60 )
{
T_3 * V_6 ;
T_4 V_171 , V_196 ;
T_2 V_61 = 0 ;
V_6 = ( T_3 * ) F_43 ( V_1 , V_197 , & V_171 ,
& V_196 ) ;
if ( V_1 -> V_22 == V_37 ) {
V_61 = F_8 ( & V_6 -> V_123 ) ;
V_61 &= ~ V_130 ;
F_7 ( & V_6 -> V_123 , V_61 ) ;
F_23 ( ( ( F_8 ( & V_6 -> V_124 ) & V_125 ) == 0 ) ,
10000 ) ;
}
F_13 ( V_1 , V_6 , V_60 ) ;
if ( V_1 -> V_22 == V_37 ) {
V_61 = F_8 ( & V_6 -> V_123 ) ;
V_61 |= V_130 ;
F_7 ( & V_6 -> V_123 , V_61 ) ;
}
F_44 ( V_1 , V_171 , V_196 ) ;
}
void F_45 ( T_1 * V_1 )
{
T_3 * V_6 ;
T_4 V_171 ;
V_171 = F_29 ( V_1 ) ;
V_6 = F_30 ( V_1 , V_172 ) ;
if ( V_1 -> V_160 == 1 )
F_22 ( & V_6 -> V_82 , ~ V_198 ) ;
else if ( V_1 -> V_160 >= 2 )
F_25 ( & V_6 -> V_82 , V_198 ) ;
if ( ( V_1 -> V_22 == V_31 ) && ( V_1 -> V_138 == 2 ) ) {
F_7 ( & V_6 -> V_186 , 2 ) ;
F_25 ( & V_6 -> V_187 , 0x100 ) ;
F_7 ( & V_6 -> V_186 , 3 ) ;
F_25 ( & V_6 -> V_187 , 0x4 ) ;
}
F_30 ( V_1 , V_171 ) ;
}
void F_46 ( T_1 * V_1 )
{
T_4 V_171 ;
F_37 ( V_1 , false ) ;
V_171 = F_29 ( V_1 ) ;
F_30 ( V_1 , V_171 ) ;
}
void F_47 ( T_1 * V_1 )
{
switch ( V_1 -> V_22 ) {
case V_37 :
F_32 ( V_1 , V_182 , 0xe ) ;
F_32 ( V_1 , V_183 ,
0xe ) ;
F_32 ( V_1 , V_184 , 0xe ) ;
if ( V_1 -> V_138 == 0 )
F_39 ( V_1 , 2 , 0x400000 , 0x400000 ) ;
break;
case V_43 :
F_32 ( V_1 , V_185 , 0 ) ;
break;
default:
break;
}
}
void F_48 ( T_1 * V_1 , T_4 V_199 )
{
T_3 * V_6 ;
T_4 V_171 ;
V_171 = F_29 ( V_1 ) ;
V_6 = F_30 ( V_1 , V_172 ) ;
switch ( V_1 -> V_22 ) {
case V_31 :
if ( V_199 == 0 )
V_199 = 38400 ;
F_21 ( V_1 , V_6 , V_199 ) ;
break;
case V_49 :
case V_23 :
case V_24 :
case V_25 :
case V_26 :
case V_27 :
case V_28 :
case V_29 :
case V_30 :
break;
case V_34 :
case V_37 :
case V_43 :
F_21 ( V_1 , V_6 , V_199 ) ;
break;
default:
break;
}
F_30 ( V_1 , V_171 ) ;
}
void F_49 ( T_1 * V_1 )
{
T_3 * V_6 ;
T_4 V_171 ;
const T_8 * V_200 = NULL ;
T_4 V_201 = 0 ;
const T_9 * V_202 = NULL ;
T_4 V_203 = 0 ;
T_2 V_16 = 0 , V_17 = 0 ;
char V_204 [ 8 ] , * V_18 ;
T_4 V_10 , V_7 ;
V_171 = F_29 ( V_1 ) ;
V_6 = F_30 ( V_1 , V_172 ) ;
switch ( V_1 -> V_22 ) {
case V_31 :
if ( F_27 ( V_1 ) ) {
V_200 = NULL ;
V_201 = 0 ;
} else {
V_200 = V_205 ;
V_201 =
F_50 ( V_205 ) ;
}
V_202 = V_206 ;
V_203 = F_50 ( V_206 ) ;
break;
case V_34 :
if ( F_27 ( V_1 ) ) {
V_200 = V_207 ;
V_201 =
F_50 ( V_207 ) ;
} else {
V_200 = V_208 ;
V_201 =
F_50 ( V_208 ) ;
}
V_202 = V_209 ;
V_203 = F_50 ( V_209 ) ;
break;
case V_37 :
if ( F_27 ( V_1 ) ) {
V_200 = V_210 ;
V_201 =
F_50 ( V_210 ) ;
} else {
V_200 = V_211 ;
V_201 =
F_50 ( V_211 ) ;
}
V_202 = V_212 ;
V_203 = F_50 ( V_212 ) ;
break;
case V_43 :
if ( F_27 ( V_1 ) ) {
V_200 = V_213 ;
V_201 =
F_50 ( V_213 ) ;
} else {
V_200 = V_214 ;
V_201 =
F_50 ( V_214 ) ;
}
V_202 = V_215 ;
V_203 = F_50 ( V_215 ) ;
break;
default:
break;
}
V_7 = ( V_1 -> V_19 & V_20 ) >> V_21 ;
while ( V_201 -- ) {
F_7 ( & V_6 -> V_12 ,
V_200 [ V_201 ] . V_216 ) ;
F_7 ( & V_6 -> V_58 ,
V_200 [ V_201 ] . V_217 ) ;
}
for ( V_10 = 0 ; V_10 < V_7 ; V_10 ++ ) {
snprintf ( V_204 , sizeof( V_204 ) , L_3 , V_10 ) ;
V_18 = F_10 ( NULL , V_204 ) ;
if ( V_18 == NULL )
continue;
F_7 ( & V_6 -> V_12 , ( T_2 ) V_10 ) ;
F_7 ( & V_6 -> V_58 ,
( T_2 ) F_11 ( V_18 , NULL , 0 ) ) ;
}
while ( V_203 -- ) {
if ( V_202 [ V_203 ] . V_218 != NULL
&& ! ( V_202 [ V_203 ] .
V_218 ) ( V_1 ) )
continue;
for ( V_10 = 0 ; V_10 < V_7 ; V_10 ++ ) {
if ( ( V_202 [ V_203 ] .
V_219 & F_6 ( V_10 ) ) == 0 )
continue;
F_7 ( & V_6 -> V_12 , V_10 ) ;
switch ( V_202 [ V_203 ] .
V_220 ) {
case V_221 :
F_7 ( & V_6 -> V_13 ,
V_202
[ V_203 ] . V_222 ) ;
break;
case V_223 :
F_25 ( & V_6 -> V_13 ,
V_202
[ V_203 ] . V_222 ) ;
break;
case V_224 :
F_22 ( & V_6 -> V_13 ,
~ V_202
[ V_203 ] . V_222 ) ;
break;
default:
break;
}
}
}
for ( V_10 = 0 ; V_10 < V_7 ; V_10 ++ ) {
snprintf ( V_204 , sizeof( V_204 ) , L_4 , V_10 ) ;
V_18 = F_10 ( NULL , V_204 ) ;
if ( V_18 == NULL )
continue;
F_7 ( & V_6 -> V_12 , ( T_2 ) V_10 ) ;
F_7 ( & V_6 -> V_13 ,
( T_2 ) F_11 ( V_18 , NULL , 0 ) ) ;
}
F_9 ( V_1 , & V_16 , & V_17 ) ;
if ( V_17 )
F_7 ( & V_6 -> V_123 , V_17 ) ;
if ( V_16 )
F_7 ( & V_6 -> V_120 , V_16 ) ;
F_31 ( 2 ) ;
F_30 ( V_1 , V_171 ) ;
}
T_2 F_51 ( T_1 * V_1 )
{
T_3 * V_6 ;
T_4 V_171 ;
T_2 V_225 ;
if ( V_1 -> V_160 < 10 )
return 0 ;
V_171 = F_29 ( V_1 ) ;
V_6 = F_30 ( V_1 , V_172 ) ;
if ( F_8 ( & V_6 -> V_226 ) & V_227 ) {
T_2 V_228 , V_229 ;
F_7 ( & V_6 -> V_230 ,
1U << V_231 ) ;
F_24 ( 1000 ) ;
V_228 =
F_8 ( & V_6 -> V_230 ) & V_232 ;
F_7 ( & V_6 -> V_230 , 0 ) ;
V_229 = ( V_228 * V_233 ) / 4 ;
V_225 = ( V_229 + 50000 ) / 100000 * 100 ;
} else
V_225 = 0 ;
F_30 ( V_1 , V_171 ) ;
return V_225 ;
}
bool F_52 ( T_1 * V_1 )
{
T_4 V_234 ;
T_3 * V_6 ;
bool V_235 ;
V_234 = F_29 ( V_1 ) ;
V_6 = F_30 ( V_1 , V_172 ) ;
switch ( V_1 -> V_22 ) {
case V_31 :
V_235 = ( F_8 ( & V_6 -> V_236 ) & F_6 ( V_237 ) )
!= 0 ;
break;
case V_34 :
V_235 = ( F_8 ( & V_6 -> V_236 ) & F_6 ( V_238 ) )
!= 0 ;
break;
case V_37 :
V_235 = ( F_8 ( & V_6 -> V_236 ) & F_6 ( V_41 ) )
!= 0 ;
break;
case V_43 :
V_235 = ( F_8 ( & V_6 -> V_236 ) & F_6 ( V_48 ) )
!= 0 ;
break;
case V_23 :
case V_24 :
case V_25 :
case V_27 :
case V_26 :
case V_28 :
V_235 = true ;
break;
default:
V_235 = true ;
break;
}
F_30 ( V_1 , V_234 ) ;
return V_235 ;
}
void F_53 ( T_1 * V_1 , bool V_239 )
{
T_3 * V_6 ;
T_4 V_171 ;
T_2 V_7 = 0 ;
if ( F_54 ( V_1 ) )
return;
V_171 = F_29 ( V_1 ) ;
V_6 = F_30 ( V_1 , V_172 ) ;
switch ( V_1 -> V_22 ) {
case V_31 :
V_7 = F_6 ( V_237 ) ;
break;
case V_34 :
V_7 = F_6 ( V_238 ) ;
break;
case V_37 :
V_7 = F_6 ( V_41 ) ;
break;
case V_43 :
V_7 = F_6 ( V_48 ) ;
break;
default:
break;
}
if ( V_7 != 0 ) {
T_2 V_240 ;
T_2 V_9 = F_5 ( V_1 , V_6 , V_7 , true ) ;
T_2 V_16 = 0 , V_17 = 0 ;
F_9 ( V_1 , & V_16 , & V_17 ) ;
V_9 &= ~ V_16 ;
if ( V_239 ) {
F_25 ( & V_6 -> V_120 , ( V_7 | V_9 ) ) ;
F_23 ( ! ( F_8 ( & V_6 -> V_236 ) & V_7 ) ,
V_126 ) ;
} else {
F_22 ( & V_6 -> V_120 , ~ ( V_7 | V_9 ) ) ;
}
F_23 ( ( ( ( V_240 = F_8 ( & V_6 -> V_241 ) ) & V_242 ) !=
( V_239 ? V_242 : 0 ) ) , 100 ) ;
}
F_30 ( V_1 , V_171 ) ;
}
