

================================================================
== Vivado HLS Report for 'edge_detector'
================================================================
* Date:           Fri Jul 12 17:42:52 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        edge_detector
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z015clg485-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     7.656|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  4149648|  4149648|  2108162|  2108162| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+---------+---------+---------+
        |                  |               |      Latency      |      Interval     | Pipeline|
        |     Instance     |     Module    |   min   |   max   |   min   |   max   |   Type  |
        +------------------+---------------+---------+---------+---------+---------+---------+
        |AddWeighted_U0    |AddWeighted    |  2108161|  2108161|  2108161|  2108161|   none  |
        |Filter2D102_U0    |Filter2D102    |  2086097|  2086097|  2086097|  2086097|   none  |
        |Filter2D_U0       |Filter2D       |  2087179|  2087179|  2087179|  2087179|   none  |
        |AXIvideo2Mat_U0   |AXIvideo2Mat   |        3|  2079003|        3|  2079003|   none  |
        |CvtColor_U0       |CvtColor       |        1|  2081161|        1|  2081161|   none  |
        |Mat2AXIvideo_U0   |Mat2AXIvideo   |  2077921|  2077921|  2077921|  2077921|   none  |
        |thresholding_U0   |thresholding   |  2073603|  2073603|  2073603|  2073603|   none  |
        |CvtColor_1_U0     |CvtColor_1     |  2076841|  2076841|  2076841|  2076841|   none  |
        |Duplicate_U0      |Duplicate      |  2076841|  2076841|  2076841|  2076841|   none  |
        |Block_proc232_U0  |Block_proc232  |        0|        0|        0|        0|   none  |
        +------------------+---------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      1|
|FIFO             |        0|      -|     91|    377|
|Instance         |        6|     13|   4355|   5880|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        6|     13|   4446|   6258|
+-----------------+---------+-------+-------+-------+
|Available        |      200|    160|  93600|  46800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        3|      8|      4|     13|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+------+------+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+------------------------------+---------+-------+------+------+
    |AXIvideo2Mat_U0                 |AXIvideo2Mat                  |        0|      0|   391|   217|
    |AddWeighted_U0                  |AddWeighted                   |        0|     10|  2629|  4066|
    |Block_proc232_U0                |Block_proc232                 |        0|      0|     3|    16|
    |CvtColor_U0                     |CvtColor                      |        0|      3|   296|   163|
    |CvtColor_1_U0                   |CvtColor_1                    |        0|      0|    42|    70|
    |Duplicate_U0                    |Duplicate                     |        0|      0|    42|    67|
    |Filter2D_U0                     |Filter2D                      |        3|      0|   368|   506|
    |Filter2D102_U0                  |Filter2D102                   |        3|      0|   371|   516|
    |Mat2AXIvideo_U0                 |Mat2AXIvideo                  |        0|      0|   121|   118|
    |edge_detector_AXILiteS_s_axi_U  |edge_detector_AXILiteS_s_axi  |        0|      0|    44|    56|
    |thresholding_U0                 |thresholding                  |        0|      0|    48|    85|
    +--------------------------------+------------------------------+---------+-------+------+------+
    |Total                           |                              |        6|     13|  4355|  5880|
    +--------------------------------+------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+---+----+------+-----+---------+
    |           Name           | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +--------------------------+---------+---+----+------+-----+---------+
    |grayImg_data_stream_s_U   |        0|  5|  20|     2|    8|       16|
    |rgbSobel_data_stream_1_U  |        0|  5|  20|     2|    8|       16|
    |rgbSobel_data_stream_2_U  |        0|  5|  20|     2|    8|       16|
    |rgbSobel_data_stream_U    |        0|  5|  20|     2|    8|       16|
    |sobelImg_data_stream_U    |        0|  5|  20|     2|    8|       16|
    |sobelImg_x_data_stre_U    |        0|  5|  20|     2|    8|       16|
    |sobelImg_y_data_stre_U    |        0|  5|  20|     2|    8|       16|
    |split0_data_stream_0_U    |        0|  5|  20|     2|    8|       16|
    |split1_data_stream_0_U    |        0|  5|  20|     2|    8|       16|
    |srcImg_cols_V_c21_U       |        0|  5|  24|     2|   12|       24|
    |srcImg_cols_V_c_U         |        0|  5|  24|     2|   12|       24|
    |srcImg_data_stream_0_U    |        0|  5|  20|     2|    8|       16|
    |srcImg_data_stream_1_U    |        0|  5|  20|     2|    8|       16|
    |srcImg_data_stream_2_U    |        0|  5|  20|     2|    8|       16|
    |srcImg_rows_V_c20_U       |        0|  5|  24|     2|   12|       24|
    |srcImg_rows_V_c_U         |        0|  5|  24|     2|   12|       24|
    |thresholdImg_data_st_U    |        0|  5|  20|     2|    8|       16|
    |threshold_c_U             |        0|  6|  21|     7|    8|       56|
    +--------------------------+---------+---+----+------+-----+---------+
    |Total                     |        0| 91| 377|    41|  160|      360|
    +--------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Duplicate_U0_start_full_n  |    and   |      0|  0|   1|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   1|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object |    C Type    |
+------------------------+-----+-----+--------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |    AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none | edge_detector | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none | edge_detector | return value |
|src_TDATA               |  in |   24|     axis     |  src_V_data_V |    pointer   |
|src_TKEEP               |  in |    3|     axis     |  src_V_keep_V |    pointer   |
|src_TSTRB               |  in |    3|     axis     |  src_V_strb_V |    pointer   |
|src_TUSER               |  in |    1|     axis     |  src_V_user_V |    pointer   |
|src_TLAST               |  in |    1|     axis     |  src_V_last_V |    pointer   |
|src_TID                 |  in |    1|     axis     |   src_V_id_V  |    pointer   |
|src_TDEST               |  in |    1|     axis     |  src_V_dest_V |    pointer   |
|src_TVALID              |  in |    1|     axis     |  src_V_dest_V |    pointer   |
|src_TREADY              | out |    1|     axis     |  src_V_dest_V |    pointer   |
|dst_TDATA               | out |   24|     axis     |  dst_V_data_V |    pointer   |
|dst_TKEEP               | out |    3|     axis     |  dst_V_keep_V |    pointer   |
|dst_TSTRB               | out |    3|     axis     |  dst_V_strb_V |    pointer   |
|dst_TUSER               | out |    1|     axis     |  dst_V_user_V |    pointer   |
|dst_TLAST               | out |    1|     axis     |  dst_V_last_V |    pointer   |
|dst_TID                 | out |    1|     axis     |   dst_V_id_V  |    pointer   |
|dst_TDEST               | out |    1|     axis     |  dst_V_dest_V |    pointer   |
|dst_TVALID              | out |    1|     axis     |  dst_V_dest_V |    pointer   |
|dst_TREADY              |  in |    1|     axis     |  dst_V_dest_V |    pointer   |
+------------------------+-----+-----+--------------+---------------+--------------+

