# Day 02: SystemVerilog åŸºç¤ (çµ„ã¿åˆã‚ã›å›è·¯)

## ğŸ¯ å­¦ç¿’ç›®æ¨™

- SystemVerilogã®åŸºæœ¬æ§‹æ–‡ã‚’ç†è§£ã™ã‚‹
- çµ„ã¿åˆã‚ã›å›è·¯ã®è¨­è¨ˆæ–¹æ³•ã‚’ç¿’å¾—ã™ã‚‹
- assignæ–‡ã¨always_combæ–‡ã®ä½¿ã„åˆ†ã‘ã‚’å­¦ã¶
- ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®åŸºæœ¬ã‚’ç†è§£ã™ã‚‹

## ğŸ“š ç†è«–å­¦ç¿’

### SystemVerilog åŸºæœ¬æ§‹æ–‡

**ãƒ‡ãƒ¼ã‚¿å‹:**
```systemverilog
wire [7:0] data_bus;     // 8bit ãƒ¯ã‚¤ãƒ¤
reg [3:0] counter;       // 4bit ãƒ¬ã‚¸ã‚¹ã‚¿
logic select;            // 1bit ãƒ­ã‚¸ãƒƒã‚¯
logic [15:0] address;    // 16bit ã‚¢ãƒ‰ãƒ¬ã‚¹
```

**æ¼”ç®—å­:**
```systemverilog
// è«–ç†æ¼”ç®—
a & b    // AND
a | b    // OR
a ^ b    // XOR
~a       // NOT

// æ¯”è¼ƒæ¼”ç®—
a == b   // ç­‰ã—ã„
a != b   // ç­‰ã—ããªã„
a > b    // ã‚ˆã‚Šå¤§ãã„

// ãƒ“ãƒƒãƒˆæ“ä½œ
data[7:4]  // ä¸Šä½4ãƒ“ãƒƒãƒˆ
data[0]    // æœ€ä¸‹ä½ãƒ“ãƒƒãƒˆ
{a, b}     // é€£çµ
```

### çµ„ã¿åˆã‚ã›å›è·¯ã®è¨˜è¿°æ–¹æ³•

**æ–¹æ³•1: assignæ–‡**
```systemverilog
assign output = input1 & input2;
assign sum = a + b;
```

**æ–¹æ³•2: always_combæ–‡**
```systemverilog
always_comb begin
    if (select)
        output = input1;
    else
        output = input2;
end
```

## ğŸ› ï¸ å®Ÿç¿’1: 7ã‚»ã‚°ãƒ¡ãƒ³ãƒˆãƒ‡ã‚³ãƒ¼ãƒ€

### ä»•æ§˜
- 4bit å…¥åŠ› (0-15) ã‚’7ã‚»ã‚°ãƒ¡ãƒ³ãƒˆè¡¨ç¤ºç”¨ã®ä¿¡å·ã«å¤‰æ›
- ã‚¢ã‚¯ãƒ†ã‚£ãƒ–ãƒ­ãƒ¼ã§é§†å‹• (0ã§ç‚¹ç¯)

### å®Ÿè£…ã®ãƒ’ãƒ³ãƒˆ

```systemverilog
module seven_seg_decoder (
    input  logic [3:0] digit,
    output logic [6:0] segments  // {g,f,e,d,c,b,a}
);

    always_comb begin
        case (digit)
            4'h0: segments = 7'b1000000;  // 0
            4'h1: segments = 7'b1111001;  // 1
            // TODO: æ®‹ã‚Šã®æ•°å­—ã‚’å®Ÿè£…
            default: segments = 7'b1111111;  // æ¶ˆç¯
        endcase
    end

endmodule
```

## ğŸ› ï¸ å®Ÿç¿’2: 4bit ALU

### ä»•æ§˜
- 2ã¤ã®4bitå…¥åŠ› (A, B)
- 2bitæ“ä½œé¸æŠ (OP)
- 4bitå‡ºåŠ› + ãƒ•ãƒ©ã‚° (Zero, Carry)

### æ“ä½œ
- 00: A + B (åŠ ç®—)
- 01: A - B (æ¸›ç®—)
- 10: A & B (AND)
- 11: A | B (OR)

### å®Ÿè£…ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ

```systemverilog
module alu_4bit (
    input  logic [3:0] a,
    input  logic [3:0] b,
    input  logic [1:0] op,
    output logic [3:0] result,
    output logic zero,
    output logic carry
);

    logic [4:0] temp_result;  // ã‚­ãƒ£ãƒªãƒ¼è¨ˆç®—ç”¨

    always_comb begin
        case (op)
            2'b00: begin  // åŠ ç®—
                temp_result = a + b;
                result = temp_result[3:0];
                carry = temp_result[4];
            end
            // TODO: ä»–ã®æ“ä½œã‚’å®Ÿè£…
            default: begin
                result = 4'b0000;
                carry = 1'b0;
            end
        endcase

        zero = (result == 4'b0000);
    end

endmodule
```

## ğŸ› ï¸ å®Ÿç¿’3: ãƒãƒ«ãƒãƒ—ãƒ¬ã‚¯ã‚µ

### 8-to-1 ãƒãƒ«ãƒãƒ—ãƒ¬ã‚¯ã‚µ
```systemverilog
module mux_8to1 (
    input  logic [7:0] data_in,
    input  logic [2:0] select,
    output logic data_out
);

    // TODO: selectã«å¿œã˜ã¦data_inã®é©åˆ‡ãªãƒ“ãƒƒãƒˆã‚’å‡ºåŠ›

endmodule
```

## ğŸ§ª ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®åŸºæœ¬

### ã‚·ãƒ³ãƒ—ãƒ«ãªãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒä¾‹

```systemverilog
module tb_alu_4bit;

    logic [3:0] a, b;
    logic [1:0] op;
    logic [3:0] result;
    logic zero, carry;

    // ãƒ†ã‚¹ãƒˆå¯¾è±¡ã®ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åŒ–
    alu_4bit uut (
        .a(a),
        .b(b),
        .op(op),
        .result(result),
        .zero(zero),
        .carry(carry)
    );

    initial begin
        // ãƒ†ã‚¹ãƒˆã‚±ãƒ¼ã‚¹1: 5 + 3 = 8
        a = 4'd5;
        b = 4'd3;
        op = 2'b00;
        #10;

        // çµæœãƒã‚§ãƒƒã‚¯
        assert (result == 4'd8) else $error("Test failed: 5+3");

        // TODO: ä»–ã®ãƒ†ã‚¹ãƒˆã‚±ãƒ¼ã‚¹ã‚’è¿½åŠ 

        $display("All tests completed");
        $finish;
    end

endmodule
```

## ğŸ“ èª²é¡Œ

### åŸºç¤èª²é¡Œ
1. 7ã‚»ã‚°ãƒ¡ãƒ³ãƒˆãƒ‡ã‚³ãƒ¼ãƒ€ã‚’å®Œæˆã•ã›ã‚‹ (0-Fè¡¨ç¤º)
2. 4bit ALUã®å…¨æ“ä½œã‚’å®Ÿè£…ã™ã‚‹
3. å„ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‚’ä½œæˆã™ã‚‹

### ç™ºå±•èª²é¡Œ
1. BCD (Binary Coded Decimal) ãƒ‡ã‚³ãƒ¼ãƒ€ã®å®Ÿè£…
2. å„ªå…ˆã‚¨ãƒ³ã‚³ãƒ¼ãƒ€ã®å®Ÿè£…
3. ãƒ‘ãƒªãƒ†ã‚£ç”Ÿæˆå™¨ã®å®Ÿè£…

## ğŸ”§ ãƒ‡ãƒãƒƒã‚°ã®ãƒ’ãƒ³ãƒˆ

1. **åˆæˆã‚¨ãƒ©ãƒ¼å¯¾ç­–**
   - ã‚»ãƒŸã‚³ãƒ­ãƒ³å¿˜ã‚Œã‚’ãƒã‚§ãƒƒã‚¯
   - begin-end ã®å¯¾å¿œã‚’ç¢ºèª
   - ä¿¡å·åã®é‡è¤‡ã‚’ãƒã‚§ãƒƒã‚¯

2. **è«–ç†ã‚¨ãƒ©ãƒ¼å¯¾ç­–**
   - çœŸç†å€¤è¡¨ã¨ç…§åˆ
   - ç°¡å˜ãªã‚±ãƒ¼ã‚¹ã‹ã‚‰æ®µéšçš„ã«ãƒ†ã‚¹ãƒˆ
   - æ³¢å½¢ã‚’ä½¿ã£ãŸå‹•ä½œç¢ºèª

## ğŸ“š ä»Šæ—¥å­¦ã‚“ã ã“ã¨

- [ ] SystemVerilogã®åŸºæœ¬æ§‹æ–‡
- [ ] çµ„ã¿åˆã‚ã›å›è·¯ã®è¨­è¨ˆæ–¹æ³•
- [ ] assignæ–‡ã¨always_combæ–‡ã®ä½¿ã„åˆ†ã‘
- [ ] caseæ–‡ã¨if-elseæ–‡ã®ä½¿ç”¨
- [ ] ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®åŸºæœ¬æ§‹é€ 

## ğŸ¯ æ˜æ—¥ã®äºˆç¿’

Day 03ã§ã¯é †åºå›è·¯ã«ã¤ã„ã¦å­¦ç¿’ã—ã¾ã™:
- ã‚¯ãƒ­ãƒƒã‚¯åŒæœŸå›è·¯
- ãƒ•ãƒªãƒƒãƒ—ãƒ•ãƒ­ãƒƒãƒ—ã¨ãƒ©ãƒƒãƒ
- çŠ¶æ…‹æ©Ÿæ¢° (FSM)
- ã‚«ã‚¦ãƒ³ã‚¿ã¨ã‚¿ã‚¤ãƒãƒ¼

**æº–å‚™èª²é¡Œ**: ãƒ‡ã‚¸ã‚¿ãƒ«å›è·¯ã®åŸºæœ¬ (ãƒ•ãƒªãƒƒãƒ—ãƒ•ãƒ­ãƒƒãƒ—ã€ã‚¯ãƒ­ãƒƒã‚¯ã€ã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—æ™‚é–“) ã‚’å¾©ç¿’ã—ã¦ãŠãã¾ã—ã‚‡ã†ã€‚