{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "lbus_axis_converter_lbus_fifo_write_0_0",
    "cell_name": "lbus_fifo_write_0",
    "component_reference": "xilinx.com:hls:lbus_fifo_write:1.0",
    "ip_revision": "2113660357",
    "gen_directory": "../../../../../../../../../../../projects/u280_sidewinder/1/1.tmp/lbus_axis_converter_v1_0_project/lbus_axis_converter_v1_0_project.gen/sources_1/ip/lbus_axis_converter_lbus_fifo_write_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "lbus_axis_converter_lbus_fifo_write_0_0", "resolve_type": "user", "usage": "all" } ],
        "clk_period": [ { "value": "3.103", "enabled": false, "usage": "all" } ],
        "machine": [ { "value": "64", "enabled": false, "usage": "all" } ],
        "combinational": [ { "value": "0", "enabled": false, "usage": "all" } ],
        "latency": [ { "value": "0", "enabled": false, "usage": "all" } ],
        "II": [ { "value": "x", "enabled": false, "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "virtexuplusHBM" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xcu280" } ],
        "PACKAGE": [ { "value": "fsvh2892" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2L" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "2113660357" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../../../../../../projects/u280_sidewinder/1/1.tmp/lbus_axis_converter_v1_0_project/lbus_axis_converter_v1_0_project.gen/sources_1/ip/lbus_axis_converter_lbus_fifo_write_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2019.1" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "ap_clk": [ { "direction": "in" } ],
        "ap_rst": [ { "direction": "in" } ],
        "lbus_0_data_V": [ { "direction": "in", "size_left": "127", "size_right": "0" } ],
        "lbus_1_data_V": [ { "direction": "in", "size_left": "127", "size_right": "0" } ],
        "lbus_2_data_V": [ { "direction": "in", "size_left": "127", "size_right": "0" } ],
        "lbus_3_data_V": [ { "direction": "in", "size_left": "127", "size_right": "0" } ],
        "lbus_0_ena_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_1_ena_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_2_ena_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_3_ena_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_0_sop_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_1_sop_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_2_sop_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_3_sop_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_0_eop_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_1_eop_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_2_eop_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_3_eop_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_0_err_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_1_err_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_2_err_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_3_err_V": [ { "direction": "in", "size_left": "0", "size_right": "0" } ],
        "lbus_0_mty_V": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "lbus_1_mty_V": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "lbus_2_mty_V": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "lbus_3_mty_V": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "lbus_fifo": [ { "direction": "out", "size_left": "543", "size_right": "0" } ],
        "lbus_fifo_we_V": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "lbus_fifo_pkt_end": [ { "direction": "out", "size_left": "407", "size_right": "0" } ],
        "lbus_fifo_pkt_end_we_V": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "error_V": [ { "direction": "out", "size_left": "0", "size_right": "0" } ]
      },
      "interfaces": {
        "ap_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "ap_rst", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_static_object": false } ],
            "PHASE": [ { "value": "0.000", "resolve_type": "generated", "format": "float", "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "lbus_axis_converter_ap_clk_0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "ap_clk" } ]
          }
        },
        "ap_rst": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "ap_rst" } ]
          }
        },
        "lbus_0_data_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_0_data_V" } ]
          }
        },
        "lbus_1_data_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_1_data_V" } ]
          }
        },
        "lbus_2_data_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_2_data_V" } ]
          }
        },
        "lbus_3_data_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_3_data_V" } ]
          }
        },
        "lbus_0_ena_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_0_ena_V" } ]
          }
        },
        "lbus_1_ena_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_1_ena_V" } ]
          }
        },
        "lbus_2_ena_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_2_ena_V" } ]
          }
        },
        "lbus_3_ena_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_3_ena_V" } ]
          }
        },
        "lbus_0_sop_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_0_sop_V" } ]
          }
        },
        "lbus_1_sop_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_1_sop_V" } ]
          }
        },
        "lbus_2_sop_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_2_sop_V" } ]
          }
        },
        "lbus_3_sop_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_3_sop_V" } ]
          }
        },
        "lbus_0_eop_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_0_eop_V" } ]
          }
        },
        "lbus_1_eop_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_1_eop_V" } ]
          }
        },
        "lbus_2_eop_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_2_eop_V" } ]
          }
        },
        "lbus_3_eop_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_3_eop_V" } ]
          }
        },
        "lbus_0_err_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_0_err_V" } ]
          }
        },
        "lbus_1_err_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_1_err_V" } ]
          }
        },
        "lbus_2_err_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_2_err_V" } ]
          }
        },
        "lbus_3_err_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_3_err_V" } ]
          }
        },
        "lbus_0_mty_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_0_mty_V" } ]
          }
        },
        "lbus_1_mty_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_1_mty_V" } ]
          }
        },
        "lbus_2_mty_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_2_mty_V" } ]
          }
        },
        "lbus_3_mty_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_3_mty_V" } ]
          }
        },
        "lbus_fifo": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_fifo" } ]
          }
        },
        "lbus_fifo_we_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_fifo_we_V" } ]
          }
        },
        "lbus_fifo_pkt_end": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_fifo_pkt_end" } ]
          }
        },
        "lbus_fifo_pkt_end_we_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "lbus_fifo_pkt_end_we_V" } ]
          }
        },
        "error_V": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "error_V" } ]
          }
        }
      }
    }
  }
}