###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID eecad43.engr.sjsu.edu)
#  Generated on:      Thu Mar  5 20:37:27 2015
#  Command:           optDesign -postRoute
###############################################################
Path 1: VIOLATED Setup Check with Pin \acc_reg[43] /CLK 
Endpoint:   \acc_reg[43] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.834
- Arrival Time                  6.132
= Slack Time                   -2.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.298 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |   -2.100 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.893 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.651 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.423 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.236 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.948 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.370 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.087 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.292 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.537 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    0.794 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.013 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.221 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.362 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.466 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.670 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    1.927 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.096 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.233 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.451 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.710 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    2.980 | 
     | add_51/U111         | B ^ -> Y v   | NOR2X1   | 0.248 | 0.307 |   5.585 |    3.287 | 
     | add_51/U107         | B v -> Y ^   | NAND2X1  | 0.163 | 0.189 |   5.774 |    3.476 | 
     | add_51/U101         | A ^ -> Y ^   | XOR2X1   | 0.141 | 0.161 |   5.936 |    3.638 | 
     | U839                | A ^ -> Y v   | NAND2X1  | 0.168 | 0.071 |   6.006 |    3.708 | 
     | U841                | B v -> Y ^   | NAND3X1  | 0.113 | 0.126 |   6.132 |    3.834 | 
     | \acc_reg[43]        | D ^          | DFFSR    | 0.113 | 0.000 |   6.132 |    3.834 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.298 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.495 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.696 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.943 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.187 | 
     | \acc_reg[43] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.191 | 
     +--------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \acc_reg[41] /CLK 
Endpoint:   \acc_reg[41] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.829
- Arrival Time                  6.123
= Slack Time                   -2.294
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.294 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |   -2.097 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.889 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.648 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.419 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.232 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.944 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.366 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.091 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.295 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.541 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    0.798 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.017 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.225 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.366 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.470 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.674 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    1.931 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.100 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.237 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.454 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.714 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    2.984 | 
     | add_51/U122         | B ^ -> Y v   | NOR2X1   | 0.206 | 0.263 |   5.540 |    3.246 | 
     | add_51/U118         | B v -> Y ^   | NAND2X1  | 0.199 | 0.194 |   5.735 |    3.440 | 
     | add_51/U110         | A ^ -> Y ^   | XOR2X1   | 0.131 | 0.159 |   5.893 |    3.599 | 
     | U847                | A ^ -> Y v   | NAND2X1  | 0.198 | 0.091 |   5.984 |    3.690 | 
     | U849                | B v -> Y ^   | NAND3X1  | 0.114 | 0.139 |   6.123 |    3.828 | 
     | \acc_reg[41]        | D ^          | DFFSR    | 0.114 | 0.001 |   6.123 |    3.829 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.294 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.492 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.692 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.939 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    3.178 | 
     | \acc_reg[41] | CLK ^      | DFFSR   | 0.137 | 0.004 |   0.888 |    3.182 | 
     +--------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \acc_reg[39] /CLK 
Endpoint:   \acc_reg[39] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.830
- Arrival Time                  6.078
= Slack Time                   -2.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.248 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |   -2.051 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.843 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.601 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.373 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.186 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.898 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.320 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.137 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.341 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.587 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    0.844 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.063 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.271 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.412 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.516 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.720 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    1.977 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.146 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.283 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.500 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.760 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.030 | 
     | add_51/U131         | B ^ -> Y v   | NOR2X1   | 0.224 | 0.285 |   5.563 |    3.315 | 
     | add_51/U127         | B v -> Y ^   | NAND2X1  | 0.184 | 0.194 |   5.757 |    3.509 | 
     | add_51/U121         | A ^ -> Y ^   | XOR2X1   | 0.099 | 0.137 |   5.894 |    3.646 | 
     | U855                | A ^ -> Y v   | NAND2X1  | 0.166 | 0.064 |   5.957 |    3.709 | 
     | U857                | B v -> Y ^   | NAND3X1  | 0.104 | 0.121 |   6.078 |    3.830 | 
     | \acc_reg[39]        | D ^          | DFFSR    | 0.104 | 0.000 |   6.078 |    3.830 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.248 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.446 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.646 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.893 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    3.132 | 
     | \acc_reg[39] | CLK ^      | DFFSR   | 0.137 | 0.003 |   0.887 |    3.135 | 
     +--------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \acc_reg[33] /CLK 
Endpoint:   \acc_reg[33] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.822
- Arrival Time                  6.058
= Slack Time                   -2.235
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.235 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |   -2.038 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.830 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.589 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.360 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.173 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.885 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.307 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.150 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.354 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.600 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    0.857 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.076 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.284 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.425 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.529 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.733 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    1.990 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.159 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.296 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.513 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.773 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.043 | 
     | add_51/U164         | B ^ -> Y v   | NOR2X1   | 0.210 | 0.267 |   5.545 |    3.310 | 
     | add_51/U160         | B v -> Y ^   | NAND2X1  | 0.175 | 0.165 |   5.710 |    3.475 | 
     | add_51/U152         | A ^ -> Y ^   | XOR2X1   | 0.115 | 0.144 |   5.854 |    3.619 | 
     | U879                | A ^ -> Y v   | NAND2X1  | 0.180 | 0.081 |   5.935 |    3.700 | 
     | U881                | B v -> Y ^   | NAND3X1  | 0.102 | 0.122 |   6.057 |    3.822 | 
     | \acc_reg[33]        | D ^          | DFFSR    | 0.102 | 0.000 |   6.058 |    3.822 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.235 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.433 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.646 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.881 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.229 |   0.875 |    3.110 | 
     | \acc_reg[33] | CLK ^      | DFFSR   | 0.139 | 0.004 |   0.879 |    3.114 | 
     +--------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \acc_reg[42] /CLK 
Endpoint:   \acc_reg[42] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.831
- Arrival Time                  6.003
= Slack Time                   -2.172
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.172 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.975 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.767 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.526 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.297 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.110 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.822 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.244 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.213 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.417 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.663 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    0.920 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.139 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.347 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.488 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.592 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.796 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.053 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.222 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.359 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.576 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.836 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.106 | 
     | add_51/U111         | B ^ -> Y v   | NOR2X1   | 0.248 | 0.307 |   5.585 |    3.413 | 
     | add_51/U106         | A v -> Y ^   | XNOR2X1  | 0.168 | 0.188 |   5.773 |    3.601 | 
     | U843                | A ^ -> Y v   | NAND2X1  | 0.199 | 0.098 |   5.871 |    3.699 | 
     | U845                | B v -> Y ^   | NAND3X1  | 0.105 | 0.131 |   6.003 |    3.830 | 
     | \acc_reg[42]        | D ^          | DFFSR    | 0.105 | 0.000 |   6.003 |    3.831 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.172 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.370 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.570 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.817 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    3.056 | 
     | \acc_reg[42] | CLK ^      | DFFSR   | 0.137 | 0.004 |   0.888 |    3.060 | 
     +--------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \acc_reg[45] /CLK 
Endpoint:   \acc_reg[45] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.836
- Arrival Time                  5.998
= Slack Time                   -2.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.162 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.965 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.757 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.515 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.287 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.100 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.812 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.234 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.223 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.427 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.673 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    0.930 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.149 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.357 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.498 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.602 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.806 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.063 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.232 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.369 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.586 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.846 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.116 | 
     | add_51/U102         | B ^ -> Y v   | NOR2X1   | 0.166 | 0.212 |   5.489 |    3.327 | 
     | add_51/U98          | B v -> Y ^   | NAND2X1  | 0.149 | 0.141 |   5.630 |    3.468 | 
     | add_51/U88          | A ^ -> Y ^   | XOR2X1   | 0.165 | 0.175 |   5.805 |    3.643 | 
     | U831                | A ^ -> Y v   | NAND2X1  | 0.165 | 0.072 |   5.876 |    3.714 | 
     | U833                | B v -> Y ^   | NAND3X1  | 0.106 | 0.121 |   5.997 |    3.835 | 
     | \acc_reg[45]        | D ^          | DFFSR    | 0.106 | 0.000 |   5.998 |    3.836 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.162 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.360 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.560 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.807 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.051 | 
     | \acc_reg[45] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.055 | 
     +--------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \acc_reg[47] /CLK 
Endpoint:   \acc_reg[47] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.836
- Arrival Time                  5.988
= Slack Time                   -2.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.153 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.955 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.748 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.506 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.278 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.091 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.803 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.224 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.233 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.437 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.682 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    0.939 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.158 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.366 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.507 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.611 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.815 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.072 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.241 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.378 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.596 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.855 | 
     | add_51/U344         | A v -> Y ^   | INVX2    | 0.200 | 0.196 |   5.204 |    3.051 | 
     | add_51/U89          | B ^ -> Y v   | NOR2X1   | 0.196 | 0.204 |   5.409 |    3.256 | 
     | add_51/U85          | B v -> Y ^   | NAND2X1  | 0.183 | 0.185 |   5.594 |    3.441 | 
     | add_51/U79          | A ^ -> Y ^   | XOR2X1   | 0.168 | 0.181 |   5.775 |    3.622 | 
     | U823                | A ^ -> Y v   | NAND2X1  | 0.187 | 0.089 |   5.864 |    3.711 | 
     | U825                | B v -> Y ^   | NAND3X1  | 0.100 | 0.124 |   5.988 |    3.835 | 
     | \acc_reg[47]        | D ^          | DFFSR    | 0.100 | 0.000 |   5.988 |    3.836 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.153 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.350 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.551 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.798 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    3.042 | 
     | \acc_reg[47] | CLK ^      | DFFSR   | 0.138 | 0.002 |   0.891 |    3.044 | 
     +--------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \acc_reg[61] /CLK 
Endpoint:   \acc_reg[61] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.832
- Arrival Time                  5.970
= Slack Time                   -2.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.137 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.940 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.732 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.491 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.263 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.075 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.787 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.209 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.248 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.452 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.698 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    0.955 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.174 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.382 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.523 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.626 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.831 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.088 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.257 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.393 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.611 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.871 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.140 | 
     | add_51/U375         | A ^ -> Y v   | INVX1    | 0.195 | 0.239 |   5.516 |    3.379 | 
     | add_51/U11          | B v -> Y ^   | NAND2X1  | 0.129 | 0.154 |   5.670 |    3.533 | 
     | add_51/U341         | A ^ -> Y ^   | XNOR2X1  | 0.096 | 0.125 |   5.795 |    3.658 | 
     | U767                | A ^ -> Y v   | NAND2X1  | 0.156 | 0.062 |   5.857 |    3.720 | 
     | U769                | B v -> Y ^   | NAND3X1  | 0.099 | 0.113 |   5.970 |    3.832 | 
     | \acc_reg[61]        | D ^          | DFFSR    | 0.099 | 0.000 |   5.970 |    3.832 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.137 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.335 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.536 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.783 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    3.022 | 
     | \acc_reg[61] | CLK ^      | DFFSR   | 0.137 | 0.004 |   0.888 |    3.026 | 
     +--------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \acc_reg[59] /CLK 
Endpoint:   \acc_reg[59] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.838
- Arrival Time                  5.947
= Slack Time                   -2.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.109 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.911 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.704 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.462 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.234 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.047 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.759 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.180 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.277 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.481 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.726 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    0.983 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.202 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.410 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.551 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.655 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.859 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.116 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.285 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.422 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.640 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.899 | 
     | add_51/U344         | A v -> Y ^   | INVX2    | 0.200 | 0.196 |   5.204 |    3.095 | 
     | add_51/U27          | A ^ -> Y v   | NOR2X1   | 0.198 | 0.224 |   5.428 |    3.320 | 
     | add_51/U23          | B v -> Y ^   | NAND2X1  | 0.167 | 0.160 |   5.589 |    3.480 | 
     | add_51/U18          | A ^ -> Y ^   | XOR2X1   | 0.122 | 0.148 |   5.737 |    3.628 | 
     | U775                | A ^ -> Y v   | NAND2X1  | 0.185 | 0.086 |   5.823 |    3.714 | 
     | U777                | B v -> Y ^   | NAND3X1  | 0.099 | 0.123 |   5.946 |    3.838 | 
     | \acc_reg[59]        | D ^          | DFFSR    | 0.099 | 0.000 |   5.947 |    3.838 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.109 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.306 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.507 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.754 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    2.998 | 
     | \acc_reg[59] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.894 |    3.002 | 
     +--------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \acc_reg[51] /CLK 
Endpoint:   \acc_reg[51] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.110
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.834
- Arrival Time                  5.942
= Slack Time                   -2.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.108 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.911 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.703 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.462 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.234 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.046 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.758 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.180 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.277 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.481 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.727 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    0.984 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.203 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.411 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.552 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.655 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.860 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.117 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.286 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.422 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.640 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.900 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.169 | 
     | add_51/U69          | B ^ -> Y v   | NOR2X1   | 0.165 | 0.211 |   5.489 |    3.380 | 
     | add_51/U65          | B v -> Y ^   | NAND2X1  | 0.141 | 0.129 |   5.618 |    3.510 | 
     | add_51/U59          | A ^ -> Y ^   | XOR2X1   | 0.097 | 0.127 |   5.745 |    3.636 | 
     | U807                | A ^ -> Y v   | NAND2X1  | 0.166 | 0.064 |   5.808 |    3.700 | 
     | U809                | B v -> Y ^   | NAND3X1  | 0.117 | 0.133 |   5.942 |    3.833 | 
     | \acc_reg[51]        | D ^          | DFFSR    | 0.117 | 0.001 |   5.942 |    3.834 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.108 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.306 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.507 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.754 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    2.998 | 
     | \acc_reg[51] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    3.002 | 
     +--------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \acc_reg[35] /CLK 
Endpoint:   \acc_reg[35] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.830
- Arrival Time                  5.931
= Slack Time                   -2.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.100 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.903 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.695 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.454 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.226 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.038 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.750 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.172 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.285 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.489 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.735 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    0.992 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.211 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.419 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.560 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.663 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.868 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.125 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.294 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.430 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.648 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.908 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.177 | 
     | add_51/U153         | B ^ -> Y v   | NOR2X1   | 0.159 | 0.206 |   5.484 |    3.384 | 
     | add_51/U149         | B v -> Y ^   | NAND2X1  | 0.159 | 0.136 |   5.620 |    3.520 | 
     | add_51/U143         | A ^ -> Y ^   | XOR2X1   | 0.089 | 0.125 |   5.746 |    3.645 | 
     | U871                | A ^ -> Y v   | NAND2X1  | 0.165 | 0.066 |   5.812 |    3.712 | 
     | U873                | B v -> Y ^   | NAND3X1  | 0.103 | 0.119 |   5.931 |    3.830 | 
     | \acc_reg[35]        | D ^          | DFFSR    | 0.103 | 0.000 |   5.931 |    3.830 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.100 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.298 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.511 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.746 | 
     | clk__L4_I19  | A ^ -> Y ^ | CLKBUF1 | 0.136 | 0.239 |   0.885 |    2.985 | 
     | \acc_reg[35] | CLK ^      | DFFSR   | 0.136 | 0.002 |   0.887 |    2.987 | 
     +--------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \acc_reg[40] /CLK 
Endpoint:   \acc_reg[40] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.830
- Arrival Time                  5.923
= Slack Time                   -2.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.093 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.895 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.688 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.446 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.218 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.031 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.743 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.164 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.293 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.497 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.742 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    0.999 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.218 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.426 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.567 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.671 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.875 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.132 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.301 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.438 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.656 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.915 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.185 | 
     | add_51/U122         | B ^ -> Y v   | NOR2X1   | 0.206 | 0.263 |   5.540 |    3.447 | 
     | add_51/U117         | A v -> Y ^   | XNOR2X1  | 0.121 | 0.153 |   5.693 |    3.600 | 
     | U851                | A ^ -> Y v   | NAND2X1  | 0.206 | 0.096 |   5.789 |    3.696 | 
     | U853                | B v -> Y ^   | NAND3X1  | 0.109 | 0.133 |   5.922 |    3.829 | 
     | \acc_reg[40]        | D ^          | DFFSR    | 0.109 | 0.000 |   5.923 |    3.830 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.093 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.290 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.491 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.738 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    2.977 | 
     | \acc_reg[40] | CLK ^      | DFFSR   | 0.137 | 0.004 |   0.888 |    2.981 | 
     +--------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \acc_reg[37] /CLK 
Endpoint:   \acc_reg[37] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.833
- Arrival Time                  5.920
= Slack Time                   -2.087
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.087 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.890 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.682 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.441 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.212 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.025 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.737 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.159 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.298 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.502 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.748 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.005 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.224 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.432 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.573 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.676 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.881 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.138 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.307 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.443 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.661 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.921 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.190 | 
     | add_51/U144         | B ^ -> Y v   | NOR2X1   | 0.170 | 0.222 |   5.500 |    3.413 | 
     | add_51/U140         | B v -> Y ^   | NAND2X1  | 0.158 | 0.132 |   5.632 |    3.544 | 
     | add_51/U130         | A ^ -> Y ^   | XOR2X1   | 0.073 | 0.113 |   5.745 |    3.658 | 
     | U863                | A ^ -> Y v   | NAND2X1  | 0.159 | 0.060 |   5.805 |    3.718 | 
     | U865                | B v -> Y ^   | NAND3X1  | 0.099 | 0.115 |   5.920 |    3.833 | 
     | \acc_reg[37]        | D ^          | DFFSR    | 0.099 | 0.000 |   5.920 |    3.833 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.087 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.285 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.498 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.733 | 
     | clk__L4_I19  | A ^ -> Y ^ | CLKBUF1 | 0.136 | 0.239 |   0.885 |    2.972 | 
     | \acc_reg[37] | CLK ^      | DFFSR   | 0.136 | 0.004 |   0.889 |    2.976 | 
     +--------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \acc_reg[60] /CLK 
Endpoint:   \acc_reg[60] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         0.112
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.833
- Arrival Time                  5.913
= Slack Time                   -2.080
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.080 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.883 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.675 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.434 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.205 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.018 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.730 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.152 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.305 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.509 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.755 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.012 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.231 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.439 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.580 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.684 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.888 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.145 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.314 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.451 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.668 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.928 | 
     | add_51/U344         | A v -> Y ^   | INVX2    | 0.200 | 0.196 |   5.204 |    3.124 | 
     | add_51/U27          | A ^ -> Y v   | NOR2X1   | 0.198 | 0.224 |   5.428 |    3.348 | 
     | add_51/U19          | B v -> Y ^   | NAND2X1  | 0.135 | 0.160 |   5.588 |    3.508 | 
     | add_51/U342         | A ^ -> Y ^   | XNOR2X1  | 0.098 | 0.128 |   5.716 |    3.636 | 
     | U771                | A ^ -> Y v   | NAND2X1  | 0.161 | 0.061 |   5.777 |    3.697 | 
     | U773                | B v -> Y ^   | NAND3X1  | 0.124 | 0.135 |   5.913 |    3.832 | 
     | \acc_reg[60]        | D ^          | DFFSR    | 0.124 | 0.001 |   5.913 |    3.833 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.080 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.278 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.479 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.725 | 
     | clk__L4_I36  | A ^ -> Y ^ | CLKBUF1 | 0.147 | 0.248 |   0.893 |    2.973 | 
     | \acc_reg[60] | CLK ^      | DFFSR   | 0.147 | 0.002 |   0.895 |    2.975 | 
     +--------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \acc_reg[38] /CLK 
Endpoint:   \acc_reg[38] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.830
- Arrival Time                  5.895
= Slack Time                   -2.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.065 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.868 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.660 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.419 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.190 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -1.003 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.715 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.137 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.320 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.524 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.770 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.027 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.246 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.454 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.595 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.699 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.903 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.160 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.329 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.466 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.683 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.943 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.213 | 
     | add_51/U131         | B ^ -> Y v   | NOR2X1   | 0.224 | 0.285 |   5.563 |    3.498 | 
     | add_51/U126         | A v -> Y ^   | XNOR2X1  | 0.127 | 0.159 |   5.722 |    3.657 | 
     | U859                | A ^ -> Y v   | NAND2X1  | 0.153 | 0.060 |   5.782 |    3.717 | 
     | U861                | B v -> Y ^   | NAND3X1  | 0.102 | 0.112 |   5.895 |    3.830 | 
     | \acc_reg[38]        | D ^          | DFFSR    | 0.102 | 0.000 |   5.895 |    3.830 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.065 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.263 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.463 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.710 | 
     | clk__L4_I37  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.884 |    2.949 | 
     | \acc_reg[38] | CLK ^      | DFFSR   | 0.133 | 0.002 |   0.886 |    2.951 | 
     +--------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \acc_reg[44] /CLK 
Endpoint:   \acc_reg[44] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.834
- Arrival Time                  5.880
= Slack Time                   -2.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.046 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.849 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.641 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.399 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.171 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.984 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.696 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.118 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.339 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.543 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.789 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.046 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.265 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.473 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.614 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.718 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.922 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.179 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.348 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.485 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.702 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.962 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.232 | 
     | add_51/U102         | B ^ -> Y v   | NOR2X1   | 0.166 | 0.212 |   5.489 |    3.443 | 
     | add_51/U97          | A v -> Y ^   | XNOR2X1  | 0.180 | 0.185 |   5.674 |    3.628 | 
     | U835                | A ^ -> Y v   | NAND2X1  | 0.171 | 0.078 |   5.753 |    3.707 | 
     | U837                | B v -> Y ^   | NAND3X1  | 0.112 | 0.127 |   5.880 |    3.834 | 
     | \acc_reg[44]        | D ^          | DFFSR    | 0.112 | 0.000 |   5.880 |    3.834 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.046 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.244 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.444 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.691 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    2.935 | 
     | \acc_reg[44] | CLK ^      | DFFSR   | 0.138 | 0.003 |   0.892 |    2.939 | 
     +--------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \acc_reg[55] /CLK 
Endpoint:   \acc_reg[55] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.838
- Arrival Time                  5.880
= Slack Time                   -2.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.042 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.845 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.637 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.396 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.167 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.980 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.692 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.114 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.343 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.547 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.793 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.050 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.269 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.477 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.618 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.722 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.926 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.183 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.352 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.489 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.706 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.966 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.236 | 
     | add_51/U47          | B ^ -> Y v   | NOR2X1   | 0.155 | 0.190 |   5.468 |    3.426 | 
     | add_51/U43          | B v -> Y ^   | NAND2X1  | 0.151 | 0.130 |   5.598 |    3.556 | 
     | add_51/U37          | A ^ -> Y ^   | XOR2X1   | 0.073 | 0.113 |   5.711 |    3.668 | 
     | U791                | A ^ -> Y v   | NAND2X1  | 0.158 | 0.057 |   5.767 |    3.725 | 
     | U793                | B v -> Y ^   | NAND3X1  | 0.099 | 0.112 |   5.880 |    3.838 | 
     | \acc_reg[55]        | D ^          | DFFSR    | 0.099 | 0.000 |   5.880 |    3.838 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.042 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.240 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.440 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.687 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    2.931 | 
     | \acc_reg[55] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.894 |    2.936 | 
     +--------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \acc_reg[34] /CLK 
Endpoint:   \acc_reg[34] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         0.111
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  5.839
= Slack Time                   -2.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.022 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.825 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.617 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.376 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.148 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.960 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.672 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.094 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.363 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.567 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.813 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.070 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.289 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.497 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.638 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.741 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.946 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.203 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.372 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.508 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.726 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    2.986 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.255 | 
     | add_51/U153         | B ^ -> Y v   | NOR2X1   | 0.159 | 0.206 |   5.484 |    3.462 | 
     | add_51/U148         | A v -> Y ^   | XNOR2X1  | 0.109 | 0.138 |   5.622 |    3.600 | 
     | U875                | A ^ -> Y v   | NAND2X1  | 0.174 | 0.076 |   5.698 |    3.676 | 
     | U877                | B v -> Y ^   | NAND3X1  | 0.124 | 0.140 |   5.838 |    3.815 | 
     | \acc_reg[34]        | D ^          | DFFSR    | 0.124 | 0.001 |   5.839 |    3.816 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.022 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.220 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.433 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.668 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.229 |   0.875 |    2.898 | 
     | \acc_reg[34] | CLK ^      | DFFSR   | 0.139 | 0.002 |   0.877 |    2.900 | 
     +--------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \acc_reg[32] /CLK 
Endpoint:   \acc_reg[32] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.826
- Arrival Time                  5.832
= Slack Time                   -2.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.006 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.809 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.601 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.359 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.131 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.944 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.656 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.078 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.379 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.583 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.829 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.086 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.305 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.513 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.654 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.758 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.962 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.219 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.388 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.525 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.742 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.002 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.272 | 
     | add_51/U164         | B ^ -> Y v   | NOR2X1   | 0.210 | 0.267 |   5.545 |    3.539 | 
     | add_51/U159         | A v -> Y ^   | XNOR2X1  | 0.081 | 0.128 |   5.673 |    3.667 | 
     | U883                | A ^ -> Y v   | NAND2X1  | 0.141 | 0.052 |   5.726 |    3.719 | 
     | U885                | B v -> Y ^   | NAND3X1  | 0.100 | 0.106 |   5.832 |    3.826 | 
     | \acc_reg[32]        | D ^          | DFFSR    | 0.100 | 0.000 |   5.832 |    3.826 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.006 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.204 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.417 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.652 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.229 |   0.875 |    2.881 | 
     | \acc_reg[32] | CLK ^      | DFFSR   | 0.139 | 0.007 |   0.882 |    2.888 | 
     +--------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \acc_reg[53] /CLK 
Endpoint:   \acc_reg[53] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.837
- Arrival Time                  5.843
= Slack Time                   -2.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -2.005 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.808 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.600 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.359 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.131 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.943 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.655 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.077 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.380 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.584 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.830 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.087 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.306 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.514 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.655 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.758 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.963 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.220 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.389 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.525 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.743 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.003 | 
     | add_51/U344         | A v -> Y ^   | INVX2    | 0.200 | 0.196 |   5.204 |    3.199 | 
     | add_51/U60          | A ^ -> Y v   | NOR2X1   | 0.129 | 0.161 |   5.365 |    3.359 | 
     | add_51/U56          | B v -> Y ^   | NAND2X1  | 0.132 | 0.117 |   5.482 |    3.476 | 
     | add_51/U46          | A ^ -> Y ^   | XOR2X1   | 0.097 | 0.126 |   5.608 |    3.602 | 
     | U799                | A ^ -> Y v   | NAND2X1  | 0.216 | 0.104 |   5.712 |    3.706 | 
     | U801                | B v -> Y ^   | NAND3X1  | 0.098 | 0.131 |   5.843 |    3.837 | 
     | \acc_reg[53]        | D ^          | DFFSR    | 0.098 | 0.000 |   5.843 |    3.837 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.005 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.203 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.404 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.651 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    2.895 | 
     | \acc_reg[53] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    2.899 | 
     +--------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \acc_reg[49] /CLK 
Endpoint:   \acc_reg[49] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.836
- Arrival Time                  5.828
= Slack Time                   -1.992
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.992 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.794 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.587 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.345 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.117 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.930 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.642 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.063 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.394 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.598 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.843 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.100 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.319 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.527 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.668 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.772 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.976 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.233 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.402 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.539 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.757 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.016 | 
     | add_51/U344         | A v -> Y ^   | INVX2    | 0.200 | 0.196 |   5.204 |    3.212 | 
     | add_51/U80          | B ^ -> Y v   | NOR2X1   | 0.153 | 0.185 |   5.389 |    3.397 | 
     | add_51/U76          | B v -> Y ^   | NAND2X1  | 0.142 | 0.134 |   5.523 |    3.531 | 
     | add_51/U68          | A ^ -> Y ^   | XOR2X1   | 0.101 | 0.130 |   5.653 |    3.661 | 
     | U815                | A ^ -> Y v   | NAND2X1  | 0.159 | 0.060 |   5.713 |    3.722 | 
     | U817                | B v -> Y ^   | NAND3X1  | 0.099 | 0.114 |   5.828 |    3.836 | 
     | \acc_reg[49]        | D ^          | DFFSR    | 0.099 | 0.000 |   5.828 |    3.836 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.992 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.189 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.390 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.637 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    2.881 | 
     | \acc_reg[49] | CLK ^      | DFFSR   | 0.138 | 0.003 |   0.892 |    2.884 | 
     +--------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \acc_reg[31] /CLK 
Endpoint:   \acc_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.825
- Arrival Time                  5.815
= Slack Time                   -1.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.991 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.793 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.586 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.344 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.116 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.929 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.640 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.062 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.395 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.599 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.844 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.101 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.320 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.528 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.669 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.773 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.977 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.235 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.404 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.540 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.758 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.017 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.287 | 
     | add_51/U375         | A ^ -> Y v   | INVX1    | 0.195 | 0.239 |   5.516 |    3.526 | 
     | add_51/U163         | A v -> Y ^   | XNOR2X1  | 0.096 | 0.136 |   5.652 |    3.661 | 
     | U887                | A ^ -> Y v   | NAND2X1  | 0.147 | 0.057 |   5.709 |    3.718 | 
     | U889                | B v -> Y ^   | NAND3X1  | 0.097 | 0.106 |   5.815 |    3.825 | 
     | \acc_reg[31]        | D ^          | DFFSR    | 0.097 | 0.000 |   5.815 |    3.825 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.991 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.188 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.401 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.637 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.229 |   0.875 |    2.866 | 
     | \acc_reg[31] | CLK ^      | DFFSR   | 0.139 | 0.005 |   0.880 |    2.871 | 
     +--------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \acc_reg[18] /CLK 
Endpoint:   \acc_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.814
- Arrival Time                  5.802
= Slack Time                   -1.988
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.988 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.790 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.583 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.341 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.113 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.926 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.638 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.059 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.398 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.602 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.847 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.104 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.323 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.531 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.672 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.776 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.980 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.237 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.406 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.543 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.761 | 
     | add_51/U371         | A v -> Y ^   | INVX1    | 0.216 | 0.239 |   4.988 |    3.000 | 
     | add_51/U246         | B ^ -> Y v   | NOR2X1   | 0.134 | 0.157 |   5.145 |    3.157 | 
     | add_51/U242         | B v -> Y ^   | NAND2X1  | 0.133 | 0.130 |   5.275 |    3.287 | 
     | add_51/U234         | A ^ -> Y ^   | XOR2X1   | 0.247 | 0.224 |   5.499 |    3.512 | 
     | U939                | A ^ -> Y v   | NAND2X1  | 0.262 | 0.158 |   5.657 |    3.669 | 
     | U941                | B v -> Y ^   | NAND3X1  | 0.100 | 0.145 |   5.802 |    3.814 | 
     | \acc_reg[18]        | D ^          | DFFSR    | 0.100 | 0.000 |   5.802 |    3.814 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.988 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.185 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.393 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    2.631 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    2.856 | 
     | \acc_reg[18] | CLK ^      | DFFSR   | 0.134 | 0.002 |   0.870 |    2.858 | 
     +--------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \acc_reg[10] /CLK 
Endpoint:   \acc_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.811
- Arrival Time                  5.798
= Slack Time                   -1.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.987 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.790 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.582 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.341 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.112 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.925 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.637 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.059 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.398 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.602 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.848 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.105 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.324 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.532 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.673 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.777 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.981 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.238 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.407 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.543 | 
     | add_51/U369         | A ^ -> Y v   | INVX1    | 0.271 | 0.237 |   4.768 |    2.781 | 
     | add_51/U289         | B v -> Y ^   | NAND2X1  | 0.214 | 0.245 |   5.013 |    3.025 | 
     | add_51/U284         | B ^ -> Y v   | NOR2X1   | 0.174 | 0.198 |   5.211 |    3.223 | 
     | add_51/U349         | A v -> Y ^   | XOR2X1   | 0.224 | 0.218 |   5.428 |    3.441 | 
     | U971                | A ^ -> Y v   | NAND2X1  | 0.318 | 0.201 |   5.629 |    3.642 | 
     | U973                | B v -> Y ^   | NAND3X1  | 0.113 | 0.168 |   5.798 |    3.810 | 
     | \acc_reg[10]        | D ^          | DFFSR    | 0.113 | 0.000 |   5.798 |    3.811 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.987 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.185 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.392 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.644 |    2.631 | 
     | clk__L4_I4   | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.223 |   0.866 |    2.854 | 
     | \acc_reg[10] | CLK ^      | DFFSR   | 0.130 | 0.003 |   0.869 |    2.856 | 
     +--------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \acc_reg[63] /CLK 
Endpoint:   \acc_reg[63] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.833
- Arrival Time                  5.814
= Slack Time                   -1.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.981 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.783 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.576 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.334 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.106 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.919 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.631 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.053 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.404 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.609 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.854 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.111 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.330 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.538 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.679 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.783 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.987 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.244 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.413 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.550 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.768 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.027 | 
     | add_51/U344         | A v -> Y ^   | INVX2    | 0.200 | 0.196 |   5.204 |    3.223 | 
     | add_51/U6           | A ^ -> Y v   | NOR2X1   | 0.101 | 0.132 |   5.336 |    3.355 | 
     | add_51/U4           | B v -> YC v  | HAX1     | 0.091 | 0.171 |   5.507 |    3.526 | 
     | add_51/U3           | A v -> Y ^   | XOR2X1   | 0.094 | 0.119 |   5.626 |    3.645 | 
     | U1011               | A ^ -> Y v   | NAND2X1  | 0.164 | 0.062 |   5.688 |    3.707 | 
     | U1013               | B v -> Y ^   | NAND3X1  | 0.109 | 0.125 |   5.814 |    3.833 | 
     | \acc_reg[63]        | D ^          | DFFSR    | 0.109 | 0.000 |   5.814 |    3.833 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.981 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.178 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.379 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.626 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    2.865 | 
     | \acc_reg[63] | CLK ^      | DFFSR   | 0.137 | 0.007 |   0.891 |    2.872 | 
     +--------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \acc_reg[14] /CLK 
Endpoint:   \acc_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.811
- Arrival Time                  5.792
= Slack Time                   -1.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.981 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.783 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.576 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.334 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.106 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.919 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.631 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.052 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.405 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.609 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.854 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.111 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.330 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.538 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.679 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.783 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.987 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.244 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.413 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.550 | 
     | add_51/U369         | A ^ -> Y v   | INVX1    | 0.271 | 0.237 |   4.768 |    2.787 | 
     | add_51/U278         | B v -> Y ^   | NAND2X1  | 0.152 | 0.185 |   4.953 |    2.973 | 
     | add_51/U268         | B ^ -> Y v   | NOR2X1   | 0.134 | 0.141 |   5.094 |    3.113 | 
     | add_51/U264         | B v -> Y ^   | NAND2X1  | 0.130 | 0.132 |   5.226 |    3.245 | 
     | add_51/U348         | A ^ -> Y ^   | XNOR2X1  | 0.212 | 0.202 |   5.429 |    3.448 | 
     | U955                | A ^ -> Y v   | NAND2X1  | 0.311 | 0.192 |   5.621 |    3.640 | 
     | U957                | B v -> Y ^   | NAND3X1  | 0.117 | 0.171 |   5.792 |    3.811 | 
     | \acc_reg[14]        | D ^          | DFFSR    | 0.117 | 0.000 |   5.792 |    3.811 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.981 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.178 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.386 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    2.624 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    2.849 | 
     | \acc_reg[14] | CLK ^      | DFFSR   | 0.134 | 0.003 |   0.871 |    2.852 | 
     +--------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \acc_reg[57] /CLK 
Endpoint:   \acc_reg[57] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.835
- Arrival Time                  5.809
= Slack Time                   -1.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.974 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.777 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.569 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.328 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.099 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.912 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.624 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.046 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.411 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.615 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.861 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.118 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.337 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.545 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.686 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.790 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    1.994 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.251 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.420 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.556 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.774 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.034 | 
     | add_51/U344         | A v -> Y ^   | INVX2    | 0.200 | 0.196 |   5.204 |    3.230 | 
     | add_51/U38          | A ^ -> Y v   | NOR2X1   | 0.134 | 0.166 |   5.371 |    3.396 | 
     | add_51/U34          | B v -> Y ^   | NAND2X1  | 0.135 | 0.119 |   5.490 |    3.515 | 
     | add_51/U26          | A ^ -> Y ^   | XOR2X1   | 0.104 | 0.131 |   5.621 |    3.647 | 
     | U783                | A ^ -> Y v   | NAND2X1  | 0.162 | 0.066 |   5.687 |    3.713 | 
     | U785                | B v -> Y ^   | NAND3X1  | 0.111 | 0.122 |   5.809 |    3.835 | 
     | \acc_reg[57]        | D ^          | DFFSR    | 0.111 | 0.000 |   5.809 |    3.835 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.974 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.172 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.373 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.619 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    2.863 | 
     | \acc_reg[57] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    2.868 | 
     +--------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \acc_reg[50] /CLK 
Endpoint:   \acc_reg[50] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.834
- Arrival Time                  5.797
= Slack Time                   -1.963
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.963 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.766 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.558 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.317 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.088 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.901 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.613 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.035 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.422 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.626 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.872 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.129 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.348 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.556 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.697 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.801 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.005 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.262 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.431 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.568 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.785 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.045 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.314 | 
     | add_51/U69          | B ^ -> Y v   | NOR2X1   | 0.165 | 0.211 |   5.489 |    3.526 | 
     | add_51/U64          | A v -> Y ^   | XNOR2X1  | 0.093 | 0.129 |   5.618 |    3.654 | 
     | U811                | A ^ -> Y v   | NAND2X1  | 0.152 | 0.056 |   5.673 |    3.710 | 
     | U813                | B v -> Y ^   | NAND3X1  | 0.116 | 0.123 |   5.797 |    3.833 | 
     | \acc_reg[50]        | D ^          | DFFSR    | 0.116 | 0.001 |   5.797 |    3.834 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.963 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.161 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.362 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.608 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    2.852 | 
     | \acc_reg[50] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    2.857 | 
     +--------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \acc_reg[36] /CLK 
Endpoint:   \acc_reg[36] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.831
- Arrival Time                  5.782
= Slack Time                   -1.950
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.950 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.753 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.545 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.304 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.075 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.888 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.600 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.022 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.435 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.639 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.885 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.142 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.361 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.569 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.710 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.814 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.018 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.275 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.444 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.580 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.798 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.058 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.327 | 
     | add_51/U144         | B ^ -> Y v   | NOR2X1   | 0.170 | 0.222 |   5.500 |    3.550 | 
     | add_51/U139         | A v -> Y ^   | XNOR2X1  | 0.078 | 0.120 |   5.620 |    3.670 | 
     | U867                | A ^ -> Y v   | NAND2X1  | 0.144 | 0.054 |   5.674 |    3.723 | 
     | U869                | B v -> Y ^   | NAND3X1  | 0.098 | 0.108 |   5.781 |    3.831 | 
     | \acc_reg[36]        | D ^          | DFFSR    | 0.098 | 0.000 |   5.782 |    3.831 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.950 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.148 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.361 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.596 | 
     | clk__L4_I19  | A ^ -> Y ^ | CLKBUF1 | 0.136 | 0.239 |   0.885 |    2.835 | 
     | \acc_reg[36] | CLK ^      | DFFSR   | 0.136 | 0.002 |   0.887 |    2.837 | 
     +--------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \acc_reg[12] /CLK 
Endpoint:   \acc_reg[12] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.812
- Arrival Time                  5.750
= Slack Time                   -1.938
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.938 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.740 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.533 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.291 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.063 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.876 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.588 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |   -0.010 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.447 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.652 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.897 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.154 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.373 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.581 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.722 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.826 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.030 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.287 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.456 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.593 | 
     | add_51/U369         | A ^ -> Y v   | INVX1    | 0.271 | 0.237 |   4.768 |    2.830 | 
     | add_51/U278         | B v -> Y ^   | NAND2X1  | 0.152 | 0.185 |   4.953 |    3.016 | 
     | add_51/U370         | A ^ -> Y v   | INVX2    | 0.111 | 0.116 |   5.070 |    3.132 | 
     | add_51/U273         | B v -> Y ^   | NAND2X1  | 0.150 | 0.140 |   5.210 |    3.272 | 
     | add_51/U347         | A ^ -> Y ^   | XNOR2X1  | 0.196 | 0.195 |   5.405 |    3.467 | 
     | U963                | A ^ -> Y v   | NAND2X1  | 0.294 | 0.176 |   5.581 |    3.643 | 
     | U965                | B v -> Y ^   | NAND3X1  | 0.115 | 0.169 |   5.749 |    3.812 | 
     | \acc_reg[12]        | D ^          | DFFSR    | 0.115 | 0.000 |   5.750 |    3.812 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.938 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.135 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.343 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    2.581 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    2.806 | 
     | \acc_reg[12] | CLK ^      | DFFSR   | 0.134 | 0.003 |   0.871 |    2.809 | 
     +--------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \acc_reg[54] /CLK 
Endpoint:   \acc_reg[54] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.837
- Arrival Time                  5.763
= Slack Time                   -1.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.925 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.728 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.520 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.279 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.051 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.863 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.575 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.003 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.460 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.664 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.910 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.167 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.385 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.593 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.735 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.838 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.042 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.300 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.469 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.605 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.823 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.082 | 
     | add_51/U340         | A v -> Y ^   | INVX2    | 0.357 | 0.270 |   5.278 |    3.352 | 
     | add_51/U47          | B ^ -> Y v   | NOR2X1   | 0.155 | 0.190 |   5.468 |    3.543 | 
     | add_51/U42          | A v -> Y ^   | XNOR2X1  | 0.082 | 0.120 |   5.588 |    3.663 | 
     | U795                | A ^ -> Y v   | NAND2X1  | 0.163 | 0.060 |   5.648 |    3.723 | 
     | U797                | B v -> Y ^   | NAND3X1  | 0.098 | 0.115 |   5.763 |    3.837 | 
     | \acc_reg[54]        | D ^          | DFFSR    | 0.098 | 0.000 |   5.763 |    3.837 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.926 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.123 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.324 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.571 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    2.815 | 
     | \acc_reg[54] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    2.818 | 
     +--------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \acc_reg[58] /CLK 
Endpoint:   \acc_reg[58] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.830
- Arrival Time                  5.754
= Slack Time                   -1.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.924 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.726 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.519 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.277 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.049 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.862 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.574 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.005 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.462 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.666 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.911 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.168 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.387 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.595 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.736 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.840 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.044 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.301 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.470 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.607 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.825 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.084 | 
     | add_51/U344         | A v -> Y ^   | INVX2    | 0.200 | 0.196 |   5.204 |    3.280 | 
     | add_51/U27          | A ^ -> Y v   | NOR2X1   | 0.198 | 0.224 |   5.428 |    3.504 | 
     | add_51/U22          | A v -> Y ^   | XNOR2X1  | 0.087 | 0.130 |   5.559 |    3.635 | 
     | U779                | A ^ -> Y v   | NAND2X1  | 0.172 | 0.066 |   5.625 |    3.701 | 
     | U781                | B v -> Y ^   | NAND3X1  | 0.115 | 0.129 |   5.754 |    3.830 | 
     | \acc_reg[58]        | D ^          | DFFSR    | 0.115 | 0.000 |   5.754 |    3.830 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.924 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.121 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.322 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.569 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    2.808 | 
     | \acc_reg[58] | CLK ^      | DFFSR   | 0.137 | 0.005 |   0.889 |    2.813 | 
     +--------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \acc_reg[46] /CLK 
Endpoint:   \acc_reg[46] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.835
- Arrival Time                  5.757
= Slack Time                   -1.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.923 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.725 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.517 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.276 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.048 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.860 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.572 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.006 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.463 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.667 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.913 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.170 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.388 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.596 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.737 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.841 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.045 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.303 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.472 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.608 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.826 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.085 | 
     | add_51/U344         | A v -> Y ^   | INVX2    | 0.200 | 0.196 |   5.204 |    3.282 | 
     | add_51/U89          | B ^ -> Y v   | NOR2X1   | 0.196 | 0.204 |   5.409 |    3.486 | 
     | add_51/U84          | A v -> Y ^   | XNOR2X1  | 0.122 | 0.153 |   5.561 |    3.639 | 
     | U827                | A ^ -> Y v   | NAND2X1  | 0.175 | 0.073 |   5.634 |    3.712 | 
     | U829                | B v -> Y ^   | NAND3X1  | 0.103 | 0.123 |   5.757 |    3.834 | 
     | \acc_reg[46]        | D ^          | DFFSR    | 0.103 | 0.000 |   5.757 |    3.835 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.923 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.120 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.321 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.568 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    2.812 | 
     | \acc_reg[46] | CLK ^      | DFFSR   | 0.138 | 0.002 |   0.891 |    2.814 | 
     +--------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \acc_reg[56] /CLK 
Endpoint:   \acc_reg[56] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.835
- Arrival Time                  5.728
= Slack Time                   -1.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.893 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.695 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.488 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.246 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.018 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.831 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.543 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.036 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.493 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.697 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.942 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.199 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.418 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.626 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.767 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.871 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.075 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.332 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.501 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.638 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.856 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.115 | 
     | add_51/U344         | A v -> Y ^   | INVX2    | 0.200 | 0.196 |   5.204 |    3.311 | 
     | add_51/U38          | A ^ -> Y v   | NOR2X1   | 0.134 | 0.166 |   5.371 |    3.478 | 
     | add_51/U33          | A v -> Y ^   | XNOR2X1  | 0.104 | 0.132 |   5.502 |    3.610 | 
     | U787                | A ^ -> Y v   | NAND2X1  | 0.202 | 0.090 |   5.592 |    3.699 | 
     | U789                | B v -> Y ^   | NAND3X1  | 0.108 | 0.135 |   5.728 |    3.835 | 
     | \acc_reg[56]        | D ^          | DFFSR    | 0.108 | 0.000 |   5.728 |    3.835 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.893 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.090 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.291 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.538 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    2.782 | 
     | \acc_reg[56] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    2.786 | 
     +--------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \acc_reg[22] /CLK 
Endpoint:   \acc_reg[22] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  5.701
= Slack Time                   -1.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.884 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.687 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.479 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.238 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.009 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.822 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.534 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.044 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.501 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.705 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.951 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.208 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.427 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.635 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.776 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.880 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.084 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.341 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.510 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.646 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.864 | 
     | add_51/U236         | B v -> Y ^   | NAND2X1  | 0.111 | 0.148 |   4.897 |    3.012 | 
     | add_51/U226         | B ^ -> Y v   | NOR2X1   | 0.118 | 0.118 |   5.015 |    3.131 | 
     | add_51/U222         | B v -> Y ^   | NAND2X1  | 0.119 | 0.114 |   5.129 |    3.245 | 
     | add_51/U212         | A ^ -> Y ^   | XOR2X1   | 0.267 | 0.238 |   5.367 |    3.483 | 
     | U923                | A ^ -> Y v   | NAND2X1  | 0.269 | 0.169 |   5.536 |    3.652 | 
     | U925                | B v -> Y ^   | NAND3X1  | 0.115 | 0.164 |   5.700 |    3.816 | 
     | \acc_reg[22]        | D ^          | DFFSR    | 0.115 | 0.000 |   5.701 |    3.816 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.884 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.082 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.289 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    2.528 | 
     | clk__L4_I3   | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.229 |   0.872 |    2.756 | 
     | \acc_reg[22] | CLK ^      | DFFSR   | 0.141 | 0.004 |   0.876 |    2.760 | 
     +--------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \acc_reg[48] /CLK 
Endpoint:   \acc_reg[48] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.836
- Arrival Time                  5.717
= Slack Time                   -1.881
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.881 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.683 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.476 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.234 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.006 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.819 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.531 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.047 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.504 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.709 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.954 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.211 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.430 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.638 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.779 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.883 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.087 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.344 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.513 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.650 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.868 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.127 | 
     | add_51/U344         | A v -> Y ^   | INVX2    | 0.200 | 0.196 |   5.204 |    3.323 | 
     | add_51/U80          | B ^ -> Y v   | NOR2X1   | 0.153 | 0.185 |   5.389 |    3.508 | 
     | add_51/U75          | A v -> Y ^   | XNOR2X1  | 0.121 | 0.147 |   5.536 |    3.655 | 
     | U819                | A ^ -> Y v   | NAND2X1  | 0.162 | 0.064 |   5.601 |    3.720 | 
     | U821                | B v -> Y ^   | NAND3X1  | 0.100 | 0.116 |   5.717 |    3.836 | 
     | \acc_reg[48]        | D ^          | DFFSR    | 0.100 | 0.000 |   5.717 |    3.836 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.881 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.078 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.279 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.526 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    2.770 | 
     | \acc_reg[48] | CLK ^      | DFFSR   | 0.138 | 0.003 |   0.892 |    2.773 | 
     +--------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \acc_reg[13] /CLK 
Endpoint:   \acc_reg[13] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.814
- Arrival Time                  5.688
= Slack Time                   -1.875
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.875 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.677 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.469 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.228 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -1.000 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.812 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.524 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.054 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.511 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.715 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.961 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.217 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.436 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.644 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.785 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.889 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.093 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.351 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.520 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.656 | 
     | add_51/U369         | A ^ -> Y v   | INVX1    | 0.271 | 0.237 |   4.768 |    2.893 | 
     | add_51/U278         | B v -> Y ^   | NAND2X1  | 0.152 | 0.185 |   4.953 |    3.079 | 
     | add_51/U268         | B ^ -> Y v   | NOR2X1   | 0.134 | 0.141 |   5.094 |    3.220 | 
     | add_51/U350         | A v -> Y ^   | XOR2X1   | 0.272 | 0.246 |   5.340 |    3.466 | 
     | U959                | A ^ -> Y v   | NAND2X1  | 0.299 | 0.196 |   5.536 |    3.661 | 
     | U961                | B v -> Y ^   | NAND3X1  | 0.107 | 0.153 |   5.688 |    3.814 | 
     | \acc_reg[13]        | D ^          | DFFSR    | 0.107 | 0.000 |   5.688 |    3.814 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.875 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.072 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.280 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    2.518 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    2.743 | 
     | \acc_reg[13] | CLK ^      | DFFSR   | 0.134 | 0.003 |   0.871 |    2.746 | 
     +--------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \acc_reg[52] /CLK 
Endpoint:   \acc_reg[52] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.837
- Arrival Time                  5.708
= Slack Time                   -1.871
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.871 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.673 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.465 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.224 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.996 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.808 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.520 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.058 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.515 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.719 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.965 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.222 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.440 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.648 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.790 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.893 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.097 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.355 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.524 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.660 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.878 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.137 | 
     | add_51/U344         | A v -> Y ^   | INVX2    | 0.200 | 0.196 |   5.204 |    3.334 | 
     | add_51/U60          | A ^ -> Y v   | NOR2X1   | 0.129 | 0.161 |   5.365 |    3.494 | 
     | add_51/U55          | A v -> Y ^   | XNOR2X1  | 0.076 | 0.112 |   5.476 |    3.606 | 
     | U803                | A ^ -> Y v   | NAND2X1  | 0.222 | 0.099 |   5.576 |    3.705 | 
     | U805                | B v -> Y ^   | NAND3X1  | 0.100 | 0.132 |   5.708 |    3.837 | 
     | \acc_reg[52]        | D ^          | DFFSR    | 0.100 | 0.000 |   5.708 |    3.837 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.871 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.068 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.269 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.516 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    2.760 | 
     | \acc_reg[52] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    2.764 | 
     +--------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \acc_reg[62] /CLK 
Endpoint:   \acc_reg[62] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.831
- Arrival Time                  5.687
= Slack Time                   -1.857
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.857 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.659 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.451 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.210 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.982 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.794 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.506 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.072 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.529 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.733 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.979 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.236 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.454 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.662 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.804 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.907 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.111 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.369 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.538 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.674 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.892 | 
     | add_51/U343         | A v -> Y v   | AND2X2   | 0.149 | 0.260 |   5.008 |    3.151 | 
     | add_51/U344         | A v -> Y ^   | INVX2    | 0.200 | 0.196 |   5.204 |    3.348 | 
     | add_51/U6           | A ^ -> Y v   | NOR2X1   | 0.101 | 0.132 |   5.336 |    3.479 | 
     | add_51/U4           | B v -> YS ^  | HAX1     | 0.059 | 0.183 |   5.519 |    3.662 | 
     | U763                | A ^ -> Y v   | NAND2X1  | 0.159 | 0.056 |   5.574 |    3.718 | 
     | U765                | B v -> Y ^   | NAND3X1  | 0.100 | 0.113 |   5.687 |    3.831 | 
     | \acc_reg[62]        | D ^          | DFFSR    | 0.100 | 0.000 |   5.687 |    3.831 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.857 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.054 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    2.255 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    2.502 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    2.741 | 
     | \acc_reg[62] | CLK ^      | DFFSR   | 0.137 | 0.003 |   0.887 |    2.743 | 
     +--------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \acc_reg[15] /CLK 
Endpoint:   \acc_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.812
- Arrival Time                  5.656
= Slack Time                   -1.845
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.845 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.647 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.439 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.198 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.970 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.782 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.494 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.084 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.541 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.745 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    0.991 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.248 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.466 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.674 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.816 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.919 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.123 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.381 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.550 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.686 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.904 | 
     | add_51/U371         | A v -> Y ^   | INVX1    | 0.216 | 0.239 |   4.988 |    3.143 | 
     | add_51/U250         | A ^ -> Y ^   | XOR2X1   | 0.269 | 0.256 |   5.244 |    3.399 | 
     | U951                | A ^ -> Y v   | NAND2X1  | 0.353 | 0.238 |   5.481 |    3.637 | 
     | U953                | B v -> Y ^   | NAND3X1  | 0.113 | 0.175 |   5.656 |    3.812 | 
     | \acc_reg[15]        | D ^          | DFFSR    | 0.113 | 0.000 |   5.656 |    3.812 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.844 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.042 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.250 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    2.488 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    2.713 | 
     | \acc_reg[15] | CLK ^      | DFFSR   | 0.134 | 0.002 |   0.871 |    2.715 | 
     +--------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \acc_reg[16] /CLK 
Endpoint:   \acc_reg[16] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.820
- Arrival Time                  5.644
= Slack Time                   -1.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.824 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.627 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.419 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.178 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.950 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.762 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.474 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.104 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.561 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.765 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    1.011 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.268 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.487 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.695 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.836 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.939 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.144 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.401 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.570 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.706 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.924 | 
     | add_51/U371         | A v -> Y ^   | INVX1    | 0.216 | 0.239 |   4.988 |    3.163 | 
     | add_51/U251         | B ^ -> Y v   | NOR2X1   | 0.102 | 0.120 |   5.108 |    3.283 | 
     | add_51/U245         | A v -> Y ^   | XNOR2X1  | 0.194 | 0.188 |   5.296 |    3.471 | 
     | U947                | A ^ -> Y v   | NAND2X1  | 0.312 | 0.191 |   5.486 |    3.662 | 
     | U949                | B v -> Y ^   | NAND3X1  | 0.104 | 0.158 |   5.644 |    3.819 | 
     | \acc_reg[16]        | D ^          | DFFSR    | 0.104 | 0.000 |   5.644 |    3.820 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.824 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.022 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.230 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.644 |    2.468 | 
     | clk__L4_I3   | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.229 |   0.872 |    2.697 | 
     | \acc_reg[16] | CLK ^      | DFFSR   | 0.141 | 0.004 |   0.877 |    2.701 | 
     +--------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \acc_reg[20] /CLK 
Endpoint:   \acc_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         0.110
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.818
- Arrival Time                  5.640
= Slack Time                   -1.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.821 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.624 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.416 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.175 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.946 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.759 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.471 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.107 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.564 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.768 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    1.014 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.271 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.490 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.698 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.839 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.943 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.147 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.404 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.573 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.709 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.927 | 
     | add_51/U236         | B v -> Y ^   | NAND2X1  | 0.111 | 0.148 |   4.897 |    3.075 | 
     | add_51/U373         | A ^ -> Y v   | INVX1    | 0.119 | 0.121 |   5.018 |    3.196 | 
     | add_51/U231         | B v -> Y ^   | NAND2X1  | 0.123 | 0.122 |   5.139 |    3.318 | 
     | add_51/U225         | A ^ -> Y ^   | XOR2X1   | 0.214 | 0.201 |   5.340 |    3.519 | 
     | U931                | A ^ -> Y v   | NAND2X1  | 0.249 | 0.144 |   5.484 |    3.663 | 
     | U933                | B v -> Y ^   | NAND3X1  | 0.118 | 0.155 |   5.639 |    3.818 | 
     | \acc_reg[20]        | D ^          | DFFSR    | 0.118 | 0.000 |   5.640 |    3.818 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.821 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    2.019 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.226 | 
     | clk__L3_I1   | A ^ -> Y ^ | CLKBUF1 | 0.169 | 0.241 |   0.647 |    2.468 | 
     | clk__L4_I10  | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.226 |   0.873 |    2.694 | 
     | \acc_reg[20] | CLK ^      | DFFSR   | 0.139 | 0.005 |   0.878 |    2.699 | 
     +--------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \acc_reg[26] /CLK 
Endpoint:   \acc_reg[26] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.829
- Arrival Time                  5.642
= Slack Time                   -1.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.812 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.615 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.407 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.166 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.938 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.750 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.462 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.116 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.573 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.777 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    1.023 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.280 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.499 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.707 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.848 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.951 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.156 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.413 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.582 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.718 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.936 | 
     | add_51/U214         | B v -> Y ^   | NAND2X1  | 0.125 | 0.157 |   4.905 |    3.093 | 
     | add_51/U204         | B ^ -> Y v   | NOR2X1   | 0.159 | 0.159 |   5.064 |    3.251 | 
     | add_51/U200         | B v -> Y ^   | NAND2X1  | 0.145 | 0.153 |   5.216 |    3.404 | 
     | add_51/U190         | A ^ -> Y ^   | XOR2X1   | 0.189 | 0.190 |   5.407 |    3.594 | 
     | U907                | A ^ -> Y v   | NAND2X1  | 0.203 | 0.110 |   5.517 |    3.704 | 
     | U909                | B v -> Y ^   | NAND3X1  | 0.097 | 0.125 |   5.642 |    3.829 | 
     | \acc_reg[26]        | D ^          | DFFSR    | 0.097 | 0.000 |   5.642 |    3.829 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.812 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.010 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.223 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.458 | 
     | clk__L4_I21  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.234 |   0.880 |    2.692 | 
     | \acc_reg[26] | CLK ^      | DFFSR   | 0.137 | 0.005 |   0.885 |    2.697 | 
     +--------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \acc_reg[28] /CLK 
Endpoint:   \acc_reg[28] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.826
- Arrival Time                  5.629
= Slack Time                   -1.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.803 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.606 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.398 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.157 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.928 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.741 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.453 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.125 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.582 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.786 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    1.032 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.289 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.508 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.716 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.857 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.961 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.165 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.422 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.591 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.728 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.945 | 
     | add_51/U192         | A v -> Y ^   | NAND2X1  | 0.200 | 0.233 |   4.981 |    3.178 | 
     | add_51/U374         | A ^ -> Y v   | INVX2    | 0.099 | 0.104 |   5.086 |    3.283 | 
     | add_51/U187         | B v -> Y ^   | NAND2X1  | 0.120 | 0.112 |   5.197 |    3.394 | 
     | add_51/U181         | A ^ -> Y ^   | XOR2X1   | 0.141 | 0.155 |   5.352 |    3.549 | 
     | U899                | A ^ -> Y v   | NAND2X1  | 0.239 | 0.129 |   5.481 |    3.678 | 
     | U901                | B v -> Y ^   | NAND3X1  | 0.109 | 0.148 |   5.629 |    3.826 | 
     | \acc_reg[28]        | D ^          | DFFSR    | 0.109 | 0.000 |   5.629 |    3.826 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.803 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    2.001 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.214 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.449 | 
     | clk__L4_I21  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.234 |   0.880 |    2.683 | 
     | \acc_reg[28] | CLK ^      | DFFSR   | 0.137 | 0.004 |   0.884 |    2.687 | 
     +--------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \acc_reg[27] /CLK 
Endpoint:   \acc_reg[27] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         0.110
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.824
- Arrival Time                  5.612
= Slack Time                   -1.787
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.787 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.590 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.382 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.141 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.912 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.725 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.437 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.141 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.598 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.802 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    1.048 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.305 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.524 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.732 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.873 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.977 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.181 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.438 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.607 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.744 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.961 | 
     | add_51/U192         | A v -> Y ^   | NAND2X1  | 0.200 | 0.233 |   4.981 |    3.194 | 
     | add_51/U374         | A ^ -> Y v   | INVX2    | 0.099 | 0.104 |   5.086 |    3.298 | 
     | add_51/U186         | A v -> Y ^   | XNOR2X1  | 0.208 | 0.197 |   5.283 |    3.495 | 
     | U903                | A ^ -> Y v   | NAND2X1  | 0.268 | 0.163 |   5.446 |    3.658 | 
     | U905                | B v -> Y ^   | NAND3X1  | 0.117 | 0.166 |   5.611 |    3.824 | 
     | \acc_reg[27]        | D ^          | DFFSR    | 0.117 | 0.001 |   5.612 |    3.824 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.787 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    1.985 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.198 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.433 | 
     | clk__L4_I21  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.234 |   0.880 |    2.667 | 
     | \acc_reg[27] | CLK ^      | DFFSR   | 0.137 | 0.004 |   0.884 |    2.671 | 
     +--------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \acc_reg[11] /CLK 
Endpoint:   \acc_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.818
- Arrival Time                  5.604
= Slack Time                   -1.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.785 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.588 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.380 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.139 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.910 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.723 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.435 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.143 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.600 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.804 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    1.050 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.307 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.526 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.734 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.875 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.978 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.183 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.440 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.609 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.745 | 
     | add_51/U369         | A ^ -> Y v   | INVX1    | 0.271 | 0.237 |   4.768 |    2.983 | 
     | add_51/U278         | B v -> Y ^   | NAND2X1  | 0.152 | 0.185 |   4.953 |    3.168 | 
     | add_51/U370         | A ^ -> Y v   | INVX2    | 0.111 | 0.116 |   5.070 |    3.285 | 
     | add_51/U346         | A v -> Y ^   | XOR2X1   | 0.219 | 0.210 |   5.280 |    3.494 | 
     | U967                | A ^ -> Y v   | NAND2X1  | 0.272 | 0.171 |   5.451 |    3.665 | 
     | U969                | B v -> Y ^   | NAND3X1  | 0.110 | 0.153 |   5.603 |    3.818 | 
     | \acc_reg[11]        | D ^          | DFFSR    | 0.110 | 0.000 |   5.604 |    3.818 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.785 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    1.983 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.190 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.644 |    2.429 | 
     | clk__L4_I3   | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.229 |   0.872 |    2.658 | 
     | \acc_reg[11] | CLK ^      | DFFSR   | 0.141 | 0.004 |   0.877 |    2.662 | 
     +--------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \acc_reg[30] /CLK 
Endpoint:   \acc_reg[30] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.828
- Arrival Time                  5.605
= Slack Time                   -1.778
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.778 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.580 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.373 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.131 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.903 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.716 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.428 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.151 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.608 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.812 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    1.057 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.314 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.533 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.741 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.882 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    1.986 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.190 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.447 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.616 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.753 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    2.971 | 
     | add_51/U192         | A v -> Y ^   | NAND2X1  | 0.200 | 0.233 |   4.981 |    3.204 | 
     | add_51/U182         | B ^ -> Y v   | NOR2X1   | 0.143 | 0.167 |   5.148 |    3.370 | 
     | add_51/U178         | B v -> Y ^   | NAND2X1  | 0.130 | 0.129 |   5.277 |    3.499 | 
     | add_51/U168         | A ^ -> Y ^   | XOR2X1   | 0.104 | 0.131 |   5.408 |    3.630 | 
     | U891                | A ^ -> Y v   | NAND2X1  | 0.169 | 0.072 |   5.480 |    3.702 | 
     | U893                | B v -> Y ^   | NAND3X1  | 0.107 | 0.125 |   5.605 |    3.827 | 
     | \acc_reg[30]        | D ^          | DFFSR    | 0.107 | 0.000 |   5.605 |    3.828 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.778 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    1.975 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    2.188 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    2.424 | 
     | clk__L4_I18  | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.235 |   0.881 |    2.659 | 
     | \acc_reg[30] | CLK ^      | DFFSR   | 0.140 | 0.004 |   0.885 |    2.663 | 
     +--------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \acc_reg[21] /CLK 
Endpoint:   \acc_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.814
- Arrival Time                  5.539
= Slack Time                   -1.724
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.724 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.527 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.319 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.078 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.849 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.662 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.374 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.204 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.661 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.865 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    1.111 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.368 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.587 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.795 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.936 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    2.039 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.244 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.501 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.670 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.806 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    3.024 | 
     | add_51/U236         | B v -> Y ^   | NAND2X1  | 0.111 | 0.148 |   4.897 |    3.172 | 
     | add_51/U226         | B ^ -> Y v   | NOR2X1   | 0.118 | 0.118 |   5.015 |    3.290 | 
     | add_51/U221         | A v -> Y ^   | XNOR2X1  | 0.252 | 0.227 |   5.242 |    3.518 | 
     | U927                | A ^ -> Y v   | NAND2X1  | 0.255 | 0.154 |   5.396 |    3.672 | 
     | U929                | B v -> Y ^   | NAND3X1  | 0.101 | 0.142 |   5.538 |    3.814 | 
     | \acc_reg[21]        | D ^          | DFFSR    | 0.101 | 0.000 |   5.539 |    3.814 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.724 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    1.922 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.129 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    2.368 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    2.592 | 
     | \acc_reg[21] | CLK ^      | DFFSR   | 0.134 | 0.002 |   0.870 |    2.595 | 
     +--------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \acc_reg[17] /CLK 
Endpoint:   \acc_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.824
- Arrival Time                  5.538
= Slack Time                   -1.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.713 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.516 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.308 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.067 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.838 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.651 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.363 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.215 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.672 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.876 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    1.122 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.379 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.598 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.806 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.947 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    2.050 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.255 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.512 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.681 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.817 | 
     | add_51/U257         | A ^ -> Y v   | NOR2X1   | 0.241 | 0.218 |   4.748 |    3.035 | 
     | add_51/U371         | A v -> Y ^   | INVX1    | 0.216 | 0.239 |   4.988 |    3.274 | 
     | add_51/U246         | B ^ -> Y v   | NOR2X1   | 0.134 | 0.157 |   5.145 |    3.432 | 
     | add_51/U241         | A v -> Y ^   | XNOR2X1  | 0.191 | 0.190 |   5.334 |    3.621 | 
     | U943                | A ^ -> Y v   | NAND2X1  | 0.177 | 0.086 |   5.420 |    3.707 | 
     | U945                | B v -> Y ^   | NAND3X1  | 0.097 | 0.117 |   5.537 |    3.824 | 
     | \acc_reg[17]        | D ^          | DFFSR    | 0.097 | 0.000 |   5.538 |    3.824 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.713 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    1.911 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.118 | 
     | clk__L3_I1   | A ^ -> Y ^ | CLKBUF1 | 0.169 | 0.241 |   0.647 |    2.360 | 
     | clk__L4_I10  | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.226 |   0.873 |    2.586 | 
     | \acc_reg[17] | CLK ^      | DFFSR   | 0.139 | 0.007 |   0.880 |    2.593 | 
     +--------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \acc_reg[8] /CLK 
Endpoint:   \acc_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.812
- Arrival Time                  5.526
= Slack Time                   -1.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -1.713 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -1.516 | 
     | clk__L2_I0          | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -1.308 | 
     | clk__L3_I1          | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -1.066 | 
     | clk__L4_I9          | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.838 | 
     | \h2_reg[0]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |   -0.651 | 
     | sra_50/U856         | A ^ -> Y v   | INVX4    | 0.503 | 0.288 |   1.350 |   -0.363 | 
     | sra_50/FE_PSC1_n937 | A v -> Y v   | CLKBUF1  | 0.445 | 0.578 |   1.928 |    0.215 | 
     | sra_50/U1286        | B v -> Y ^   | NAND2X1  | 0.258 | 0.457 |   2.385 |    0.672 | 
     | sra_50/U1285        | A ^ -> Y v   | NOR2X1   | 0.193 | 0.204 |   2.589 |    0.876 | 
     | sra_50/U1284        | A v -> Y ^   | NAND2X1  | 0.293 | 0.246 |   2.835 |    1.122 | 
     | sra_50/U1283        | A ^ -> Y v   | NOR2X1   | 0.238 | 0.257 |   3.092 |    1.379 | 
     | sra_50/U1282        | A v -> Y v   | AND2X2   | 0.115 | 0.219 |   3.311 |    1.598 | 
     | sra_50/U1281        | A v -> Y ^   | NAND2X1  | 0.289 | 0.208 |   3.519 |    1.806 | 
     | sra_50/U1218        | B ^ -> Y v   | MUX2X1   | 0.136 | 0.141 |   3.660 |    1.947 | 
     | add_51/U334         | B v -> Y ^   | NAND2X1  | 0.089 | 0.104 |   3.764 |    2.051 | 
     | add_51/FE_PSC0_n1   | A ^ -> Y ^   | BUFX2    | 0.188 | 0.204 |   3.968 |    2.255 | 
     | add_51/U321         | A ^ -> Y v   | NOR2X1   | 0.242 | 0.257 |   4.225 |    2.512 | 
     | add_51/U300         | A v -> Y ^   | NAND2X1  | 0.126 | 0.169 |   4.394 |    2.681 | 
     | add_51/FE_PSC3_n245 | A ^ -> Y ^   | BUFX4    | 0.066 | 0.136 |   4.531 |    2.818 | 
     | add_51/U369         | A ^ -> Y v   | INVX1    | 0.271 | 0.237 |   4.768 |    3.055 | 
     | add_51/U295         | B v -> Y ^   | NAND2X1  | 0.195 | 0.230 |   4.998 |    3.285 | 
     | add_51/U353         | A ^ -> Y ^   | XNOR2X1  | 0.201 | 0.203 |   5.201 |    3.488 | 
     | U979                | A ^ -> Y v   | NAND2X1  | 0.272 | 0.165 |   5.366 |    3.653 | 
     | U981                | B v -> Y ^   | NAND3X1  | 0.108 | 0.159 |   5.525 |    3.812 | 
     | \acc_reg[8]         | D ^          | DFFSR    | 0.108 | 0.000 |   5.526 |    3.812 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |    1.713 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    1.911 | 
     | clk__L2_I0  | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    2.118 | 
     | clk__L3_I0  | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    2.357 | 
     | clk__L4_I4  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.223 |   0.866 |    2.580 | 
     | \acc_reg[8] | CLK ^      | DFFSR   | 0.130 | 0.003 |   0.870 |    2.583 | 
     +-------------------------------------------------------------------------+ 

