

================================================================
== Vivado HLS Report for 'forward_ReLu'
================================================================
* Date:           Mon Jan  7 16:14:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.449|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   29|   29|   29|   29|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   28|   28|        14|          -|          -|     2|    no    |
        | + Loop 1.1      |   12|   12|         6|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |    4|    4|         2|          -|          -|     2|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     85|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      23|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      23|    145|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |ch_fu_133_p2                             |     +    |      0|  0|  10|           2|           1|
    |i_fu_105_p2                              |     +    |      0|  0|  10|           2|           1|
    |j_fu_117_p2                              |     +    |      0|  0|  10|           2|           1|
    |tmp_s_fu_152_p2                          |     +    |      0|  0|  12|           3|           3|
    |exitcond7_fu_99_p2                       |   icmp   |      0|  0|   9|           2|           3|
    |exitcond8_fu_111_p2                      |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_127_p2                       |   icmp   |      0|  0|   9|           2|           3|
    |activation_layer_2_2_2_output_data_V_d0  |  select  |      0|  0|  16|           1|           1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0|  85|          16|          16|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  33|          6|    1|          6|
    |p_x_assign_reg_62  |   9|          2|    2|          4|
    |p_y_assign_reg_73  |   9|          2|    2|          4|
    |p_z_assign_reg_84  |   9|          2|    2|          4|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  60|         12|    7|         18|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  5|   0|    5|          0|
    |ch_reg_208               |  2|   0|    2|          0|
    |i_reg_187                |  2|   0|    2|          0|
    |j_reg_195                |  2|   0|    2|          0|
    |p_x_assign_cast_reg_179  |  2|   0|    3|          1|
    |p_x_assign_reg_62        |  2|   0|    2|          0|
    |p_y_assign_reg_73        |  2|   0|    2|          0|
    |p_z_assign_reg_84        |  2|   0|    2|          0|
    |tmp_2_reg_213            |  3|   0|   64|         61|
    |tmp_reg_200              |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 23|   0|   85|         62|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                         |  in |    1| ap_ctrl_hs |             forward_ReLu             | return value |
|ap_rst                                         |  in |    1| ap_ctrl_hs |             forward_ReLu             | return value |
|ap_start                                       |  in |    1| ap_ctrl_hs |             forward_ReLu             | return value |
|ap_done                                        | out |    1| ap_ctrl_hs |             forward_ReLu             | return value |
|ap_idle                                        | out |    1| ap_ctrl_hs |             forward_ReLu             | return value |
|ap_ready                                       | out |    1| ap_ctrl_hs |             forward_ReLu             | return value |
|activation_layer_2_2_2_input_data_V_address0   | out |    3|  ap_memory |  activation_layer_2_2_2_input_data_V |     array    |
|activation_layer_2_2_2_input_data_V_ce0        | out |    1|  ap_memory |  activation_layer_2_2_2_input_data_V |     array    |
|activation_layer_2_2_2_input_data_V_q0         |  in |   16|  ap_memory |  activation_layer_2_2_2_input_data_V |     array    |
|activation_layer_2_2_2_output_data_V_address0  | out |    3|  ap_memory | activation_layer_2_2_2_output_data_V |     array    |
|activation_layer_2_2_2_output_data_V_ce0       | out |    1|  ap_memory | activation_layer_2_2_2_output_data_V |     array    |
|activation_layer_2_2_2_output_data_V_we0       | out |    1|  ap_memory | activation_layer_2_2_2_output_data_V |     array    |
|activation_layer_2_2_2_output_data_V_d0        | out |   16|  ap_memory | activation_layer_2_2_2_output_data_V |     array    |
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
3 --> 
	4  / (!exitcond8)
	2  / (exitcond8)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %activation_layer_2_2_2_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 6 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %activation_layer_2_2_2_output_data_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 7 'specmemcore' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.loopexit" [CNN/activation.hpp:13]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%p_x_assign = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_x_assign_cast = zext i2 %p_x_assign to i3" [CNN/activation.hpp:13]   --->   Operation 10 'zext' 'p_x_assign_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.95ns)   --->   "%exitcond7 = icmp eq i2 %p_x_assign, -2" [CNN/activation.hpp:13]   --->   Operation 11 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 12 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.56ns)   --->   "%i = add i2 %p_x_assign, 1" [CNN/activation.hpp:13]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %2, label %.preheader22.preheader" [CNN/activation.hpp:13]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.76ns)   --->   "br label %.preheader22" [CNN/activation.hpp:15]   --->   Operation 15 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [CNN/activation.hpp:27]   --->   Operation 16 'ret' <Predicate = (exitcond7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%p_y_assign = phi i2 [ %j, %.preheader22.loopexit ], [ 0, %.preheader22.preheader ]"   --->   Operation 17 'phi' 'p_y_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.95ns)   --->   "%exitcond8 = icmp eq i2 %p_y_assign, -2" [CNN/activation.hpp:15]   --->   Operation 18 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 19 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.56ns)   --->   "%j = add i2 %p_y_assign, 1" [CNN/activation.hpp:15]   --->   Operation 20 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.loopexit.loopexit, label %.preheader.preheader" [CNN/activation.hpp:15]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = trunc i2 %p_y_assign to i1" [CNN/activation.hpp:15]   --->   Operation 22 'trunc' 'tmp' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader" [CNN/activation.hpp:17]   --->   Operation 23 'br' <Predicate = (!exitcond8)> <Delay = 1.76>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 24 'br' <Predicate = (exitcond8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.97>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%p_z_assign = phi i2 [ %ch, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 25 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %p_z_assign, -2" [CNN/activation.hpp:17]   --->   Operation 26 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 27 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.56ns)   --->   "%ch = add i2 %p_z_assign, 1" [CNN/activation.hpp:17]   --->   Operation 28 'add' 'ch' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader22.loopexit, label %1" [CNN/activation.hpp:17]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i2 %p_z_assign to i1" [CNN/activation.hpp:17]   --->   Operation 30 'trunc' 'tmp_11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %tmp_11, i1 %tmp, i1 false)" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/activation.hpp:19]   --->   Operation 31 'bitconcatenate' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.65ns)   --->   "%tmp_s = add i3 %p_x_assign_cast, %tmp1" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/activation.hpp:19]   --->   Operation 32 'add' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = zext i3 %tmp_s to i64" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/activation.hpp:19]   --->   Operation 33 'zext' 'tmp_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%activation_layer_inp = getelementptr [8 x i16]* %activation_layer_2_2_2_input_data_V, i64 0, i64 %tmp_2" [CNN/activation.hpp:19]   --->   Operation 34 'getelementptr' 'activation_layer_inp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (2.32ns)   --->   "%activation_layer_inp_1 = load i16* %activation_layer_inp, align 2" [CNN/activation.hpp:19]   --->   Operation 35 'load' 'activation_layer_inp_1' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader22"   --->   Operation 36 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.44>
ST_5 : Operation 37 [1/2] (2.32ns)   --->   "%activation_layer_inp_1 = load i16* %activation_layer_inp, align 2" [CNN/activation.hpp:19]   --->   Operation 37 'load' 'activation_layer_inp_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %activation_layer_inp_1, i32 15)" [CNN/activation.hpp:19]   --->   Operation 38 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%activation_layer_out = getelementptr [8 x i16]* %activation_layer_2_2_2_output_data_V, i64 0, i64 %tmp_2" [CNN/activation.hpp:20]   --->   Operation 39 'getelementptr' 'activation_layer_out' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.80ns)   --->   "%p_activation_layer_in = select i1 %tmp_12, i16 0, i16 %activation_layer_inp_1" [CNN/activation.hpp:19]   --->   Operation 40 'select' 'p_activation_layer_in' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (2.32ns)   --->   "store i16 %p_activation_layer_in, i16* %activation_layer_out, align 2" [CNN/activation.hpp:20]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader" [CNN/activation.hpp:17]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ activation_layer_2_2_2_input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ activation_layer_2_2_2_output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (specmemcore      ) [ 000000]
empty_21               (specmemcore      ) [ 000000]
StgValue_8             (br               ) [ 011111]
p_x_assign             (phi              ) [ 001000]
p_x_assign_cast        (zext             ) [ 000111]
exitcond7              (icmp             ) [ 001111]
empty_22               (speclooptripcount) [ 000000]
i                      (add              ) [ 011111]
StgValue_14            (br               ) [ 000000]
StgValue_15            (br               ) [ 001111]
StgValue_16            (ret              ) [ 000000]
p_y_assign             (phi              ) [ 000100]
exitcond8              (icmp             ) [ 001111]
empty_23               (speclooptripcount) [ 000000]
j                      (add              ) [ 001111]
StgValue_21            (br               ) [ 000000]
tmp                    (trunc            ) [ 000011]
StgValue_23            (br               ) [ 001111]
StgValue_24            (br               ) [ 011111]
p_z_assign             (phi              ) [ 000010]
exitcond               (icmp             ) [ 001111]
empty_24               (speclooptripcount) [ 000000]
ch                     (add              ) [ 001111]
StgValue_29            (br               ) [ 000000]
tmp_11                 (trunc            ) [ 000000]
tmp1                   (bitconcatenate   ) [ 000000]
tmp_s                  (add              ) [ 000000]
tmp_2                  (zext             ) [ 000001]
activation_layer_inp   (getelementptr    ) [ 000001]
StgValue_36            (br               ) [ 001111]
activation_layer_inp_1 (load             ) [ 000000]
tmp_12                 (bitselect        ) [ 000000]
activation_layer_out   (getelementptr    ) [ 000000]
p_activation_layer_in  (select           ) [ 000000]
StgValue_41            (store            ) [ 000000]
StgValue_42            (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="activation_layer_2_2_2_input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_layer_2_2_2_input_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="activation_layer_2_2_2_output_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_layer_2_2_2_output_data_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="activation_layer_inp_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="3" slack="0"/>
<pin id="40" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_layer_inp/4 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="3" slack="0"/>
<pin id="45" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_layer_inp_1/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="activation_layer_out_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="16" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="3" slack="1"/>
<pin id="53" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_layer_out/5 "/>
</bind>
</comp>

<comp id="56" class="1004" name="StgValue_41_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="3" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/5 "/>
</bind>
</comp>

<comp id="62" class="1005" name="p_x_assign_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="2" slack="1"/>
<pin id="64" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_x_assign_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="1"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="2" slack="0"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign/2 "/>
</bind>
</comp>

<comp id="73" class="1005" name="p_y_assign_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="2" slack="1"/>
<pin id="75" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_y_assign (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="p_y_assign_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="2" slack="0"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="1" slack="1"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_y_assign/3 "/>
</bind>
</comp>

<comp id="84" class="1005" name="p_z_assign_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="1"/>
<pin id="86" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_z_assign (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_z_assign_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="1"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_z_assign/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_x_assign_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="2" slack="0"/>
<pin id="97" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_x_assign_cast/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="exitcond7_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="0" index="1" bw="2" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="exitcond8_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="0"/>
<pin id="113" dir="0" index="1" bw="2" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="j_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="exitcond_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="ch_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_11_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="1" slack="0"/>
<pin id="148" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="2"/>
<pin id="154" dir="0" index="1" bw="3" slack="0"/>
<pin id="155" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_12_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_activation_layer_in_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_activation_layer_in/5 "/>
</bind>
</comp>

<comp id="179" class="1005" name="p_x_assign_cast_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="2"/>
<pin id="181" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="p_x_assign_cast "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="195" class="1005" name="j_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="200" class="1005" name="tmp_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="208" class="1005" name="ch_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_2_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="activation_layer_inp_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="1"/>
<pin id="220" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="activation_layer_inp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="28" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="28" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="66" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="66" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="66" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="77" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="77" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="77" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="88" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="88" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="88" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="156"><net_src comp="143" pin="4"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="152" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="43" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="43" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="178"><net_src comp="170" pin="3"/><net_sink comp="56" pin=1"/></net>

<net id="182"><net_src comp="95" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="190"><net_src comp="105" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="198"><net_src comp="117" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="203"><net_src comp="123" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="211"><net_src comp="133" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="216"><net_src comp="157" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="221"><net_src comp="36" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="43" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_layer_2_2_2_output_data_V | {5 }
 - Input state : 
	Port: forward_ReLu : activation_layer_2_2_2_input_data_V | {4 5 }
  - Chain level:
	State 1
	State 2
		p_x_assign_cast : 1
		exitcond7 : 1
		i : 1
		StgValue_14 : 2
	State 3
		exitcond8 : 1
		j : 1
		StgValue_21 : 2
		tmp : 1
	State 4
		exitcond : 1
		ch : 1
		StgValue_29 : 2
		tmp_11 : 1
		tmp1 : 2
		tmp_s : 3
		tmp_2 : 4
		activation_layer_inp : 5
		activation_layer_inp_1 : 6
	State 5
		tmp_12 : 1
		p_activation_layer_in : 2
		StgValue_41 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |           i_fu_105           |    0    |    10   |
|    add   |           j_fu_117           |    0    |    10   |
|          |           ch_fu_133          |    0    |    10   |
|          |         tmp_s_fu_152         |    0    |    12   |
|----------|------------------------------|---------|---------|
|          |        exitcond7_fu_99       |    0    |    8    |
|   icmp   |       exitcond8_fu_111       |    0    |    8    |
|          |        exitcond_fu_127       |    0    |    8    |
|----------|------------------------------|---------|---------|
|  select  | p_activation_layer_in_fu_170 |    0    |    16   |
|----------|------------------------------|---------|---------|
|   zext   |     p_x_assign_cast_fu_95    |    0    |    0    |
|          |         tmp_2_fu_157         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |          tmp_fu_123          |    0    |    0    |
|          |         tmp_11_fu_139        |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|          tmp1_fu_143         |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_12_fu_162        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    82   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|activation_layer_inp_reg_218|    3   |
|         ch_reg_208         |    2   |
|          i_reg_187         |    2   |
|          j_reg_195         |    2   |
|   p_x_assign_cast_reg_179  |    3   |
|      p_x_assign_reg_62     |    2   |
|      p_y_assign_reg_73     |    2   |
|      p_z_assign_reg_84     |    2   |
|        tmp_2_reg_213       |   64   |
|         tmp_reg_200        |    1   |
+----------------------------+--------+
|            Total           |   83   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    6   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   82   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   83   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   83   |   91   |
+-----------+--------+--------+--------+
