#######################################################
#                                                     
#  Innovus Command Logging File                     
#  Created on Wed Nov  8 02:44:14 2023                
#                                                     
#######################################################

#@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
#@(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
#@(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
#@(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
#@(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
#@(#)CDS: CPE v21.12-s094
#@(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)

set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
suppressMessage ENCEXT-2799
win
save_global ../Innovus_inputs/Default_risc_v.globals
set init_gnd_net VSS
set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045.lef}
set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
set init_pwr_net VDD
init_design
set init_gnd_net VSS
set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045.lef}
set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
set init_pwr_net VDD
init_design
set init_gnd_net VSS
set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045.lef}
set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
set init_pwr_net VDD
init_design
set init_gnd_net VSS
set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045.lef}
set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
set init_pwr_net VDD
init_design
set init_gnd_net VSS
set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045.lef}
set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
set init_pwr_net VDD
init_design
set init_gnd_net VSS
set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045.lef}
set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
set init_pwr_net VDD
init_design
set init_gnd_net VSS
set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045.lef}
set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
set init_pwr_net VDD
init_design
set init_gnd_net VSS
set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045.lef}
set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
set init_pwr_net VDD
init_design
fit
zoomBox -512.24150 11.86650 1168.22550 630.29450
zoomBox -827.00500 -85.93950 1498.90150 770.01650
zoomBox -827.00500 -171.53500 1498.90150 684.42100
saveDesign risc_v_Pad_Frame.tcl
