// Seed: 3899513655
module module_0 (
    output tri id_0,
    output supply1 id_1,
    output wire id_2
);
  wire id_5;
  always_latch disable id_6;
  assign module_1.id_6 = 0;
  wire id_7;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wor id_3,
    input wire id_4,
    input supply1 id_5,
    input wor id_6,
    input tri0 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0
  );
endmodule
module module_2 ();
  assign id_1 = !1 - id_1;
  assign module_3.id_3 = 0;
endmodule
module module_0 (
    input supply1 id_0,
    input tri id_1
);
  module_2 modCall_1 ();
  final begin : LABEL_0
    id_3 = new(1, 1, id_0, id_1, module_3 & 1, 1);
  end
endmodule
