#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Mar 04 10:49:23 2015
# Process ID: 4344
# Log file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/vivado.log
# Journal file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/ZhengchengTao/Downloads/aurora_sim.v
update_compile_order -fileset sim_1
set_property top aurora_sim_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source aurora_sim_tb.tcl
add_wave {{/aurora_sim_tb/LinkProjPhiPlus/tx_fifo}} 
add_wave {{/aurora_sim_tb/LinkProjPhiPlus/rx_fifo}} 
add_wave {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata}} {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tkeep}} {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tvalid}} {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tlast}} {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tready}} {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/m_axi_rx_tdata}} {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/m_axi_rx_tkeep}} {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/m_axi_rx_tvalid}} {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/m_axi_rx_tlast}} 
add_wave {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/lane_up}} 
add_wave {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/channel_up}} 
add_wave {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/gt_reset}} 
add_wave {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/reset}} 
add_wave {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/loopback}} 
add_wave {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/s_axi_tx_tdata}} {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/s_axi_tx_tkeep}} {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/s_axi_tx_tvalid}} {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/s_axi_tx_tlast}} {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/s_axi_tx_tready}} {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/m_axi_rx_tdata}} {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/m_axi_rx_tkeep}} {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/m_axi_rx_tvalid}} {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/m_axi_rx_tlast}} 
add_wave {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/lane_up}} {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/channel_up}} 
add_wave {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/gt_reset}} {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/reset}} 
add_wave {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/loopback}} 
add_wave {{/aurora_sim_tb/LinkProjPhiMinus/rx_fifo}} 
add_wave {{/aurora_sim_tb/LinkProjPhiMinus/tx_fifo}} 
restart
run 200 us
add_wave {{/aurora_sim_tb/LinkProjPhiPlus/aurora_8b10b_0/tx_out_clk}} 
add_wave {{/aurora_sim_tb/LinkProjPhiMinus/aurora_8b10b_1/tx_out_clk}} 
restart
restart
run 200 us
close_sim
open_run synth_1 -name synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*laneup*" } ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*refclk*" } ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/sync_clk ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt0_pllrefclklost_i ]]
delete_debug_core [get_debug_cores {u_ila_0 }]
close_design
open_hw
connect_hw_server -url 0602-PC:3121
connect_hw_server -url 0602-PC:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210203826185A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210203826185A]
open_hw_target
set_property PROGRAM.FILE {C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[0]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[4]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[8]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[12]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[16]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[20]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[24]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[28]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[1]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[5]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[11]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[13]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[17]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[21]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[25]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[29]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[2]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[6]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[9]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[14]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[18]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[22]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[26]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[30]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[3]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[7]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[10]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[15]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[19]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[23]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[27]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[31]}]]
set_property mark_debug true [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/channel_up]]
startgroup
report_route_status -of_objects [get_nets slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/gt_refclk1]
endgroup
set_property mark_debug true [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/gt_reset]]
set_property mark_debug true [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/gt_refclk1]]
set_property mark_debug true [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/lane_up]]
set_property mark_debug true [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/rx_resetdone_out]]
set_property mark_debug true [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/reset]]
set_property mark_debug true [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/tx_resetdone_out]]
set_property mark_debug true [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/tx_out_clk]]
set_property mark_debug true [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/user_clk]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk125 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/sync_clk ]]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_out_clk ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/gt_refclk1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/gt_reset ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/tx_resetdone_out ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[31]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[30]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[29]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[28]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[27]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[26]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[25]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[24]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[23]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[22]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[21]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[20]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[19]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[18]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[17]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[16]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[15]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[14]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[13]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[12]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[11]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[10]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[9]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[8]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[7]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[6]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[5]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[4]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[3]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[2]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[1]} {slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/s_axi_tx_tdata[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/channel_up ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/lane_up ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/reset ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/rx_resetdone_out ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/tx_out_clk ]]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/user_clk ]]
create_debug_core u_ila_3 ila
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
create_debug_port u_ila_3 probe
set_property mark_debug true [get_nets [list {ipbus/trans/sm/CO[0]}]]
connect_debug_port u_ila_3/probe1 [get_nets [list {ipbus/trans/sm/CO[0]} ]] -channel_start_index 0
delete_debug_core [get_debug_cores {u_ila_3 }]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
refresh_design
close_design
save_project_as project_3 C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3 -force
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_0_support.v w ]
add_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_0_support.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_gt_common_wrapper.v w ]
add_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_gt_common_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Reset_synchronizer.v w ]
add_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/Reset_synchronizer.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_1_support.v w ]
add_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_3/project_3.srcs/sources_1/new/aurora_8b10b_1_support.v
update_compile_order -fileset sources_1
open_example_project -force -dir C:/Users/ZhengchengTao/Desktop [get_ips  aurora_8b10b_1]
reset_run trigger_clock_synth_synth_1
reset_run aurora_8b10b_0_synth_1
reset_run aurora_8b10b_1_synth_1
reset_run gig_ethernet_pcs_pma_0_synth_1
reset_run link_axis_data_fifo_synth_1
reset_run TP_raw_stub_fifo_synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
