#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 15 05:49:19 2020
# Process ID: 15357
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_2_bram
# Command line: vivado project_2_bram.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_2_bram/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_2_bram/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_2_bram.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 6675.066 ; gain = 198.730 ; free physical = 9256 ; free virtual = 24126
update_compile_order -fileset sources_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_200M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Successfully read diagram <design_1> from BD file </home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6899.531 ; gain = 0.000 ; free physical = 9002 ; free virtual = 23923
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Sep 15 05:52:20 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/synth_1/runme.log
[Tue Sep 15 05:52:20 2020] Launched impl_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/impl_1/runme.log
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {1} CONFIG.PSU__USE__M_AXI_GP1 {0} CONFIG.PSU__USE__M_AXI_GP2 {0}] [get_bd_cells zynq_ultra_ps_e_0]
WARNING: [BD 41-1684] Pin /zynq_ultra_ps_e_0/maxihpm1_fpd_aclk is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /zynq_ultra_ps_e_0/maxihpm0_lpd_aclk is now disabled. All connections to this pin have been removed. 
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_bram_ctrl_0/S_AXI/Mem0> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0x8200_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_bram_ctrl_1/S_AXI/Mem0> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0xB000_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_bram_ctrl_2/S_AXI/Mem0> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0x8400_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_gpio_0/S_AXI/Reg> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0x8000_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM1_FPD] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_LPD]
endgroup
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram2> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
CRITICAL WARNING: [BD 41-1288] Cannot load slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' into address space '/zynq_ultra_ps_e_0/Data' at address '0x8200_0000 [ 64K ]'. This address exceeds the base address limitations <0xA000_0000 [ 256M ], 0x4_0000_0000 [ 4G ], 0x10_0000_0000 [ 224G ]> of the interface(s) </zynq_ultra_ps_e_0/M_AXI_HPM0_FPD> through which it is accessed by this address space
CRITICAL WARNING: [BD 41-1288] Cannot load slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' into address space '/zynq_ultra_ps_e_0/Data' at address '0xB000_0000 [ 64K ]'. This address exceeds the base address limitations <0xA000_0000 [ 256M ], 0x4_0000_0000 [ 4G ], 0x10_0000_0000 [ 224G ]> of the interface(s) </zynq_ultra_ps_e_0/M_AXI_HPM0_FPD> through which it is accessed by this address space
CRITICAL WARNING: [BD 41-1288] Cannot load slave segment '/axi_bram_ctrl_2/S_AXI/Mem0' into address space '/zynq_ultra_ps_e_0/Data' at address '0x8400_0000 [ 64K ]'. This address exceeds the base address limitations <0xA000_0000 [ 256M ], 0x4_0000_0000 [ 4G ], 0x10_0000_0000 [ 224G ]> of the interface(s) </zynq_ultra_ps_e_0/M_AXI_HPM0_FPD> through which it is accessed by this address space
CRITICAL WARNING: [BD 41-1288] Cannot load slave segment '/axi_gpio_0/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' at address '0x8000_0000 [ 64K ]'. This address exceeds the base address limitations <0xA000_0000 [ 256M ], 0x4_0000_0000 [ 4G ], 0x10_0000_0000 [ 224G ]> of the interface(s) </zynq_ultra_ps_e_0/M_AXI_HPM0_FPD> through which it is accessed by this address space
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_smc/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_smc/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_smc/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_smc/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_2/S_AXI(0) and /axi_smc/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_2/S_AXI(0) and /axi_smc/M03_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 7198.793 ; gain = 0.000 ; free physical = 7938 ; free virtual = 22969
startgroup
set_property -dict [list CONFIG.NUM_SI {1}] [get_bd_cells axi_smc]
endgroup
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram2> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
CRITICAL WARNING: [BD 41-1288] Cannot load slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' into address space '/zynq_ultra_ps_e_0/Data' at address '0x8200_0000 [ 64K ]'. This address exceeds the base address limitations <0xA000_0000 [ 256M ], 0x4_0000_0000 [ 4G ], 0x10_0000_0000 [ 224G ]> of the interface(s) </zynq_ultra_ps_e_0/M_AXI_HPM0_FPD> through which it is accessed by this address space
CRITICAL WARNING: [BD 41-1288] Cannot load slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' into address space '/zynq_ultra_ps_e_0/Data' at address '0xB000_0000 [ 64K ]'. This address exceeds the base address limitations <0xA000_0000 [ 256M ], 0x4_0000_0000 [ 4G ], 0x10_0000_0000 [ 224G ]> of the interface(s) </zynq_ultra_ps_e_0/M_AXI_HPM0_FPD> through which it is accessed by this address space
CRITICAL WARNING: [BD 41-1288] Cannot load slave segment '/axi_bram_ctrl_2/S_AXI/Mem0' into address space '/zynq_ultra_ps_e_0/Data' at address '0x8400_0000 [ 64K ]'. This address exceeds the base address limitations <0xA000_0000 [ 256M ], 0x4_0000_0000 [ 4G ], 0x10_0000_0000 [ 224G ]> of the interface(s) </zynq_ultra_ps_e_0/M_AXI_HPM0_FPD> through which it is accessed by this address space
CRITICAL WARNING: [BD 41-1288] Cannot load slave segment '/axi_gpio_0/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' at address '0x8000_0000 [ 64K ]'. This address exceeds the base address limitations <0xA000_0000 [ 256M ], 0x4_0000_0000 [ 4G ], 0x10_0000_0000 [ 224G ]> of the interface(s) </zynq_ultra_ps_e_0/M_AXI_HPM0_FPD> through which it is accessed by this address space
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_smc/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_smc/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_smc/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_smc/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_2/S_AXI(0) and /axi_smc/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_2/S_AXI(0) and /axi_smc/M03_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 7198.793 ; gain = 0.000 ; free physical = 7878 ; free virtual = 22906
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU__FPGA_PL1_ENABLE {0} CONFIG.PSU__USE__M_AXI_GP1 {1} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {200}] [get_bd_cells zynq_ultra_ps_e_0]
WARNING: [BD 41-1684] Pin /zynq_ultra_ps_e_0/pl_clk1 is now disabled. All connections to this pin have been removed. 
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_bram_ctrl_0/S_AXI/Mem0> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0x8200_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_bram_ctrl_1/S_AXI/Mem0> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0xB000_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_bram_ctrl_2/S_AXI/Mem0> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0x8400_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_gpio_0/S_AXI/Reg> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0x8000_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (200 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (200 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
create_bd_cell: Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 7883.309 ; gain = 684.516 ; free physical = 6905 ; free virtual = 21902
apply_bd_automation: Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 7883.309 ; gain = 684.516 ; free physical = 6902 ; free virtual = 21899
delete_bd_objs [get_bd_cells clk_wiz]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP1 {0}] [get_bd_cells zynq_ultra_ps_e_0]
WARNING: [BD 41-1684] Pin /zynq_ultra_ps_e_0/maxihpm1_fpd_aclk is now disabled. All connections to this pin have been removed. 
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_bram_ctrl_0/S_AXI/Mem0> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0x8200_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_bram_ctrl_1/S_AXI/Mem0> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0xB000_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_bram_ctrl_2/S_AXI/Mem0> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0x8400_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_gpio_0/S_AXI/Reg> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0x8000_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM1_FPD]
endgroup
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_smc/aclk1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.NUM_SI {1}] [get_bd_cells axi_smc]
endgroup
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_smc/aclk1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.NUM_CLKS {1}] [get_bd_cells axi_smc]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_bram_ctrl_0/S_AXI/Mem0> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0x8200_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_bram_ctrl_1/S_AXI/Mem0> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0xB000_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_bram_ctrl_2/S_AXI/Mem0> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0x8400_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </axi_gpio_0/S_AXI/Reg> in Address Space </zynq_ultra_ps_e_0/Data>. The proposed address '0x8000_0000 [ 64K ]' must fit an available aperture through master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD' into address space '/zynq_ultra_ps_e_0/Data'. Valid apertures are {<0xA000_0000 [ 256M ]>, <0x4_0000_0000 [ 4G ]>, <0x10_0000_0000 [ 224G ]>}.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram2> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
CRITICAL WARNING: [BD 41-1288] Cannot load slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' into address space '/zynq_ultra_ps_e_0/Data' at address '0x8200_0000 [ 64K ]'. This address exceeds the base address limitations <0xA000_0000 [ 256M ], 0x4_0000_0000 [ 4G ], 0x10_0000_0000 [ 224G ]> of the interface(s) </zynq_ultra_ps_e_0/M_AXI_HPM0_FPD> through which it is accessed by this address space
CRITICAL WARNING: [BD 41-1288] Cannot load slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' into address space '/zynq_ultra_ps_e_0/Data' at address '0xB000_0000 [ 64K ]'. This address exceeds the base address limitations <0xA000_0000 [ 256M ], 0x4_0000_0000 [ 4G ], 0x10_0000_0000 [ 224G ]> of the interface(s) </zynq_ultra_ps_e_0/M_AXI_HPM0_FPD> through which it is accessed by this address space
CRITICAL WARNING: [BD 41-1288] Cannot load slave segment '/axi_bram_ctrl_2/S_AXI/Mem0' into address space '/zynq_ultra_ps_e_0/Data' at address '0x8400_0000 [ 64K ]'. This address exceeds the base address limitations <0xA000_0000 [ 256M ], 0x4_0000_0000 [ 4G ], 0x10_0000_0000 [ 224G ]> of the interface(s) </zynq_ultra_ps_e_0/M_AXI_HPM0_FPD> through which it is accessed by this address space
CRITICAL WARNING: [BD 41-1288] Cannot load slave segment '/axi_gpio_0/S_AXI/Reg' into address space '/zynq_ultra_ps_e_0/Data' at address '0x8000_0000 [ 64K ]'. This address exceeds the base address limitations <0xA000_0000 [ 256M ], 0x4_0000_0000 [ 4G ], 0x10_0000_0000 [ 224G ]> of the interface(s) </zynq_ultra_ps_e_0/M_AXI_HPM0_FPD> through which it is accessed by this address space
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_smc/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_smc/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_smc/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_smc/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_2/S_AXI(0) and /axi_smc/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_2/S_AXI(0) and /axi_smc/M03_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 8093.340 ; gain = 0.000 ; free physical = 6732 ; free virtual = 21728
delete_bd_objs [get_bd_addr_segs zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_0_Mem0]
delete_bd_objs [get_bd_addr_segs zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_1_Mem0]
delete_bd_objs [get_bd_addr_segs zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_2_Mem0]
delete_bd_objs [get_bd_addr_segs zynq_ultra_ps_e_0/Data/SEG_axi_gpio_0_Reg]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_1/S_AXI/Mem0 }]
Slave segment </axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA000_0000 [ 32K ]>
assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA001_0000 [ 64K ]>
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_2/S_AXI/Mem0 }]
Slave segment </axi_bram_ctrl_2/S_AXI/Mem0> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA000_8000 [ 32K ]>
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA002_0000 [ 32K ]>
delete_bd_objs [get_bd_addr_segs zynq_ultra_ps_e_0/Data/SEG_axi_gpio_0_Reg]
delete_bd_objs [get_bd_addr_segs zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_2_Mem0]
delete_bd_objs [get_bd_addr_segs zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_0_Mem0]
set_property range 64K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_1_Mem0}]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_2/S_AXI/Mem0 }]
Slave segment </axi_bram_ctrl_2/S_AXI/Mem0> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA001_0000 [ 32K ]>
set_property range 64K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_2_Mem0}]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA002_0000 [ 32K ]>
set_property range 64K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA003_0000 [ 64K ]>
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram2> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_smc/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_smc/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_smc/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_smc/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_2/S_AXI(0) and /axi_smc/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_2/S_AXI(0) and /axi_smc/M03_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 8093.340 ; gain = 0.000 ; free physical = 6684 ; free virtual = 21681
save_bd_design
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_zynq_ultra_ps_e_0_1_synth_1
reset_run design_1_axi_smc_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram2> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] design_1_zynq_ultra_ps_e_0_1: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M01_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M02_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M03_AXI'. A default connection has been created.
Exporting to file /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
Exporting to file /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Sep 15 06:31:41 2020] Launched design_1_zynq_ultra_ps_e_0_1_synth_1, design_1_axi_smc_1_synth_1, design_1_axi_bram_ctrl_0_11_synth_1, design_1_axi_bram_ctrl_0_12_synth_1, design_1_axi_bram_ctrl_1_0_synth_1, design_1_rst_ps8_0_200M_0_synth_1, synth_1...
Run output will be captured here:
design_1_zynq_ultra_ps_e_0_1_synth_1: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/design_1_zynq_ultra_ps_e_0_1_synth_1/runme.log
design_1_axi_smc_1_synth_1: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/design_1_axi_smc_1_synth_1/runme.log
design_1_axi_bram_ctrl_0_11_synth_1: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/design_1_axi_bram_ctrl_0_11_synth_1/runme.log
design_1_axi_bram_ctrl_0_12_synth_1: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/design_1_axi_bram_ctrl_0_12_synth_1/runme.log
design_1_axi_bram_ctrl_1_0_synth_1: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/design_1_axi_bram_ctrl_1_0_synth_1/runme.log
design_1_rst_ps8_0_200M_0_synth_1: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/design_1_rst_ps8_0_200M_0_synth_1/runme.log
synth_1: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/synth_1/runme.log
[Tue Sep 15 06:31:41 2020] Launched impl_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 8390.703 ; gain = 140.629 ; free physical = 6852 ; free virtual = 21649
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
