# VSD-RISC-V-REF-SOC-TAPEOUT
My journey on a silicon safari: from bits to chips, this program arms future engineers with hands-on RISC-V SoC design, synthesis, and real tapeoutâ€”using industry-grade EDA tools, full PDKs, and national foundry support.
## ğŸ“… Week 0 â€” Setup & Tools
ğŸ› ï¸ Introduction Week: Working environment and tool setup
# ğŸ¯ Program Objectives & Scope

| Dimension        | Description                                                                 |
|------------------|-----------------------------------------------------------------------------|
| ğŸ§­ Vision         | Train engineers in open-source VLSI design from basics to advanced systems |
| ğŸ“– Curriculum     | RTL Coding â†’ Verification â†’ Physical Design â†’ Packaging & Testing           |
| ğŸ› ï¸ Technology     | Exposure to tools like Verilator, OpenROAD, Magic, Ngspice, KLayout         |
| ğŸŒ Application    | Projects aligned with IoT, AI accelerators, and low-power SoC design        |
| ğŸ¤ Community      | Engage with open-source silicon groups and academic/industry collaborations |
| ğŸš€ Opportunities  | Enable participation in multi-project wafer (MPW) shuttle tapeouts          |
| ğŸ”®Impact         | Contribute to strengthening Indiaâ€™s design-to-silicon semiconductor mission |

