-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer4_out_dout : IN STD_LOGIC_VECTOR (95 downto 0);
    layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    layer4_out_empty_n : IN STD_LOGIC;
    layer4_out_read : OUT STD_LOGIC;
    layer5_out_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
    layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
    layer5_out_full_n : IN STD_LOGIC;
    layer5_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv10_384 : STD_LOGIC_VECTOR (9 downto 0) := "1110000100";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln191_reg_2602 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_reg_2602_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_3_reg_2624 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op381_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln241_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sY_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer5_out_blk_n : STD_LOGIC;
    signal icmp_ln241_reg_2598 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln191_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_8_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_8_reg_2606 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_9_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_9_reg_2611 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln212_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln212_reg_2616 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_reg_2620 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_3_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_fu_1067_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_reg_2628 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_159_fu_1075_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_159_reg_2633 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_reg_2638 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_127_fu_1117_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_127_reg_2643 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_162_fu_1125_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_162_reg_2649 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_163_fu_1133_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_163_reg_2654 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_129_fu_1157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_129_reg_2659 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_130_fu_1175_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_130_reg_2664 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_166_fu_1183_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_166_reg_2670 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_167_fu_1191_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_167_reg_2675 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_132_fu_1215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_132_reg_2680 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_133_fu_1233_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_133_reg_2685 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_170_fu_1241_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_170_reg_2691 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_171_fu_1249_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_171_reg_2696 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_135_fu_1273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_135_reg_2701 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_136_fu_1291_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_136_reg_2706 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_174_fu_1299_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_174_reg_2712 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_175_fu_1307_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_175_reg_2717 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_138_fu_1331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_138_reg_2722 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_139_fu_1349_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_139_reg_2727 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_178_fu_1357_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_178_reg_2733 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_179_fu_1365_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_179_reg_2738 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_141_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_141_reg_2743 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_142_fu_1407_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_142_reg_2748 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_182_fu_1415_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_182_reg_2754 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_183_fu_1423_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_183_reg_2759 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_144_fu_1447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_144_reg_2764 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_145_fu_1465_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_145_reg_2769 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_186_fu_1473_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_186_reg_2775 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_187_fu_1481_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_187_reg_2780 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_147_fu_1505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_147_reg_2785 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_148_fu_1523_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_148_reg_2790 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_190_fu_1531_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_190_reg_2796 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_191_fu_1539_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_191_reg_2801 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_150_fu_1563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_150_reg_2806 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_151_fu_1581_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_151_reg_2811 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_194_fu_1589_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_194_reg_2817 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_195_fu_1597_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_195_reg_2822 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_153_fu_1621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_153_reg_2827 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_154_fu_1639_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_154_reg_2832 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_198_fu_1647_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_198_reg_2838 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_199_fu_1655_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_199_reg_2843 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_156_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_156_reg_2848 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_157_fu_1697_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_157_reg_2853 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_202_fu_1705_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_202_reg_2859 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_203_fu_1713_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_203_reg_2864 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_159_fu_1737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_159_reg_2869 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_160_fu_1755_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_160_reg_2874 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_206_fu_1763_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_206_reg_2880 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_207_fu_1771_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_207_reg_2885 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_162_fu_1795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_162_reg_2890 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_163_fu_1813_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_163_reg_2895 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_210_fu_1821_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_210_reg_2901 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_211_fu_1829_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_211_reg_2906 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_165_fu_1853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_165_reg_2911 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_166_fu_1871_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_166_reg_2916 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_214_fu_1879_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_214_reg_2922 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_215_fu_1887_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_215_reg_2927 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_168_fu_1911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_168_reg_2932 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_169_fu_1929_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_169_reg_2937 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_218_fu_1937_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_218_reg_2943 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_219_fu_1945_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_219_reg_2948 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_171_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_171_reg_2953 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_172_fu_1987_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_172_reg_2958 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_storemerge_i_phi_fu_273_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln222_fu_2013_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_i_reg_269 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_i_reg_269 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln216_fu_384_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln212_fu_330_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln227_fu_356_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln247_fu_413_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_38_fu_437_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_39_fu_447_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_40_fu_457_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_41_fu_467_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_42_fu_477_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_43_fu_487_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_44_fu_497_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_45_fu_507_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_46_fu_517_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_47_fu_527_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_48_fu_537_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_49_fu_547_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_50_fu_557_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_s_fu_417_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_37_fu_427_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_fu_252 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln241_fu_294_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln227_fu_348_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln191_fu_1057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_7_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_160_fu_1083_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_161_fu_1091_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_127_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_127_fu_1111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_164_fu_1141_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_165_fu_1149_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_130_fu_1163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_130_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_168_fu_1199_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_169_fu_1207_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_133_fu_1221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_133_fu_1227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_172_fu_1257_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_173_fu_1265_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_136_fu_1279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_136_fu_1285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_176_fu_1315_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_177_fu_1323_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_139_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_139_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_180_fu_1373_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_181_fu_1381_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_142_fu_1395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_142_fu_1401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_184_fu_1431_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_185_fu_1439_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_145_fu_1453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_145_fu_1459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_188_fu_1489_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_189_fu_1497_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_148_fu_1511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_148_fu_1517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_192_fu_1547_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_193_fu_1555_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_151_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_151_fu_1575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_196_fu_1605_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_197_fu_1613_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_154_fu_1627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_154_fu_1633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_200_fu_1663_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_201_fu_1671_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_157_fu_1685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_157_fu_1691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_204_fu_1721_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_205_fu_1729_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_160_fu_1743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_160_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_208_fu_1779_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_209_fu_1787_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_163_fu_1801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_163_fu_1807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_212_fu_1837_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_213_fu_1845_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_166_fu_1859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_166_fu_1865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_216_fu_1895_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_217_fu_1903_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_169_fu_1917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_169_fu_1923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_220_fu_1953_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_221_fu_1961_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_172_fu_1975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_172_fu_1981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_fu_1999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln222_fu_2005_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1651_fu_2026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_2031_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_128_fu_2037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_128_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_fu_2048_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_129_fu_2059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_129_fu_2064_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_131_fu_2070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_131_fu_2075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_7_fu_2081_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_132_fu_2092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_132_fu_2097_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_134_fu_2103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_134_fu_2108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_8_fu_2114_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_135_fu_2125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_135_fu_2130_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_137_fu_2136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_137_fu_2141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_9_fu_2147_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_138_fu_2158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_138_fu_2163_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_140_fu_2169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_140_fu_2174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_140_fu_2180_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_141_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_141_fu_2196_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_143_fu_2202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_143_fu_2207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_143_fu_2213_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_144_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_144_fu_2229_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_146_fu_2235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_146_fu_2240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_146_fu_2246_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_147_fu_2257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_147_fu_2262_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_149_fu_2268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_149_fu_2273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_149_fu_2279_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_150_fu_2290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_150_fu_2295_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_152_fu_2301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_152_fu_2306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_152_fu_2312_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_153_fu_2323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_153_fu_2328_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_155_fu_2334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_155_fu_2339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_155_fu_2345_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_156_fu_2356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_156_fu_2361_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_158_fu_2367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_158_fu_2372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_158_fu_2378_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_159_fu_2389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_159_fu_2394_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_161_fu_2400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_161_fu_2405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_161_fu_2411_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_162_fu_2422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_162_fu_2427_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_164_fu_2433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_164_fu_2438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_164_fu_2444_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_165_fu_2455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_165_fu_2460_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_167_fu_2466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_167_fu_2471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_167_fu_2477_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_168_fu_2488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_168_fu_2493_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_170_fu_2499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_170_fu_2504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_170_fu_2510_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_171_fu_2521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_171_fu_2526_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_173_fu_2532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_173_fu_2537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_173_fu_2543_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln837_38_fu_2517_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_37_fu_2484_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_36_fu_2451_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_35_fu_2418_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_34_fu_2385_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_33_fu_2352_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_32_fu_2319_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_31_fu_2286_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_30_fu_2253_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_29_fu_2220_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_fu_2187_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_9_fu_2154_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_8_fu_2121_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_7_fu_2088_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_fu_2055_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln208_s_fu_2550_p17 : STD_LOGIC_VECTOR (249 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_456 : BOOLEAN;
    signal ap_condition_454 : BOOLEAN;
    signal ap_condition_593 : BOOLEAN;
    signal ap_condition_480 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component kernel_wrapper_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0,
        d0 => trunc_ln247_fu_413_p1,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0,
        d0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi
    generic map (
        DataWidth => 6,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv5_1D,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0,
        d0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_d0,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0);

    flow_control_loop_pipe_U : component kernel_wrapper_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_i_reg_269_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_454)) then
                if ((ap_const_boolean_1 = ap_condition_456)) then 
                    ap_phi_reg_pp0_iter1_storemerge_i_reg_269 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_storemerge_i_reg_269 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_269;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_454)) then
                if ((icmp_ln241_fu_288_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_252 <= add_ln241_fu_294_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_252 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    pX_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_593)) then
                if ((icmp_ln212_fu_336_p2 = ap_const_lv1_1)) then 
                    pX_2 <= ap_const_lv32_0;
                elsif ((icmp_ln212_fu_336_p2 = ap_const_lv1_0)) then 
                    pX_2 <= add_ln212_fu_330_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_480)) then
                if ((icmp_ln216_fu_390_p2 = ap_const_lv1_1)) then 
                    pY_2 <= ap_const_lv32_0;
                elsif ((icmp_ln216_fu_390_p2 = ap_const_lv1_0)) then 
                    pY_2 <= add_ln216_fu_384_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_593)) then
                if ((icmp_ln212_fu_336_p2 = ap_const_lv1_1)) then 
                    sX_2 <= ap_const_lv32_0;
                elsif ((icmp_ln212_fu_336_p2 = ap_const_lv1_0)) then 
                    sX_2 <= add_ln227_fu_356_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln191_reg_2602 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln191_3_reg_2624 <= and_ln191_3_fu_1061_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln191_reg_2602_pp0_iter1_reg <= icmp_ln191_reg_2602;
                icmp_ln241_reg_2598 <= icmp_ln241_fu_288_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln191_3_fu_1061_p2) and (icmp_ln191_reg_2602 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1651_129_reg_2659 <= icmp_ln1651_129_fu_1157_p2;
                icmp_ln1651_132_reg_2680 <= icmp_ln1651_132_fu_1215_p2;
                icmp_ln1651_135_reg_2701 <= icmp_ln1651_135_fu_1273_p2;
                icmp_ln1651_138_reg_2722 <= icmp_ln1651_138_fu_1331_p2;
                icmp_ln1651_141_reg_2743 <= icmp_ln1651_141_fu_1389_p2;
                icmp_ln1651_144_reg_2764 <= icmp_ln1651_144_fu_1447_p2;
                icmp_ln1651_147_reg_2785 <= icmp_ln1651_147_fu_1505_p2;
                icmp_ln1651_150_reg_2806 <= icmp_ln1651_150_fu_1563_p2;
                icmp_ln1651_153_reg_2827 <= icmp_ln1651_153_fu_1621_p2;
                icmp_ln1651_156_reg_2848 <= icmp_ln1651_156_fu_1679_p2;
                icmp_ln1651_159_reg_2869 <= icmp_ln1651_159_fu_1737_p2;
                icmp_ln1651_162_reg_2890 <= icmp_ln1651_162_fu_1795_p2;
                icmp_ln1651_165_reg_2911 <= icmp_ln1651_165_fu_1853_p2;
                icmp_ln1651_168_reg_2932 <= icmp_ln1651_168_fu_1911_p2;
                icmp_ln1651_171_reg_2953 <= icmp_ln1651_171_fu_1969_p2;
                icmp_ln1651_reg_2638 <= icmp_ln1651_fu_1099_p2;
                    pool_window_V_159_reg_2633(9 downto 4) <= pool_window_V_159_fu_1075_p3(9 downto 4);
                    pool_window_V_162_reg_2649(9 downto 4) <= pool_window_V_162_fu_1125_p3(9 downto 4);
                    pool_window_V_163_reg_2654(9 downto 4) <= pool_window_V_163_fu_1133_p3(9 downto 4);
                    pool_window_V_166_reg_2670(9 downto 4) <= pool_window_V_166_fu_1183_p3(9 downto 4);
                    pool_window_V_167_reg_2675(9 downto 4) <= pool_window_V_167_fu_1191_p3(9 downto 4);
                    pool_window_V_170_reg_2691(9 downto 4) <= pool_window_V_170_fu_1241_p3(9 downto 4);
                    pool_window_V_171_reg_2696(9 downto 4) <= pool_window_V_171_fu_1249_p3(9 downto 4);
                    pool_window_V_174_reg_2712(9 downto 4) <= pool_window_V_174_fu_1299_p3(9 downto 4);
                    pool_window_V_175_reg_2717(9 downto 4) <= pool_window_V_175_fu_1307_p3(9 downto 4);
                    pool_window_V_178_reg_2733(9 downto 4) <= pool_window_V_178_fu_1357_p3(9 downto 4);
                    pool_window_V_179_reg_2738(9 downto 4) <= pool_window_V_179_fu_1365_p3(9 downto 4);
                    pool_window_V_182_reg_2754(9 downto 4) <= pool_window_V_182_fu_1415_p3(9 downto 4);
                    pool_window_V_183_reg_2759(9 downto 4) <= pool_window_V_183_fu_1423_p3(9 downto 4);
                    pool_window_V_186_reg_2775(9 downto 4) <= pool_window_V_186_fu_1473_p3(9 downto 4);
                    pool_window_V_187_reg_2780(9 downto 4) <= pool_window_V_187_fu_1481_p3(9 downto 4);
                    pool_window_V_190_reg_2796(9 downto 4) <= pool_window_V_190_fu_1531_p3(9 downto 4);
                    pool_window_V_191_reg_2801(9 downto 4) <= pool_window_V_191_fu_1539_p3(9 downto 4);
                    pool_window_V_194_reg_2817(9 downto 4) <= pool_window_V_194_fu_1589_p3(9 downto 4);
                    pool_window_V_195_reg_2822(9 downto 4) <= pool_window_V_195_fu_1597_p3(9 downto 4);
                    pool_window_V_198_reg_2838(9 downto 4) <= pool_window_V_198_fu_1647_p3(9 downto 4);
                    pool_window_V_199_reg_2843(9 downto 4) <= pool_window_V_199_fu_1655_p3(9 downto 4);
                    pool_window_V_202_reg_2859(9 downto 4) <= pool_window_V_202_fu_1705_p3(9 downto 4);
                    pool_window_V_203_reg_2864(9 downto 4) <= pool_window_V_203_fu_1713_p3(9 downto 4);
                    pool_window_V_206_reg_2880(9 downto 4) <= pool_window_V_206_fu_1763_p3(9 downto 4);
                    pool_window_V_207_reg_2885(9 downto 4) <= pool_window_V_207_fu_1771_p3(9 downto 4);
                    pool_window_V_210_reg_2901(9 downto 4) <= pool_window_V_210_fu_1821_p3(9 downto 4);
                    pool_window_V_211_reg_2906(9 downto 4) <= pool_window_V_211_fu_1829_p3(9 downto 4);
                    pool_window_V_214_reg_2922(9 downto 4) <= pool_window_V_214_fu_1879_p3(9 downto 4);
                    pool_window_V_215_reg_2927(9 downto 4) <= pool_window_V_215_fu_1887_p3(9 downto 4);
                    pool_window_V_218_reg_2943(9 downto 4) <= pool_window_V_218_fu_1937_p3(9 downto 4);
                    pool_window_V_219_reg_2948(9 downto 4) <= pool_window_V_219_fu_1945_p3(9 downto 4);
                    pool_window_V_reg_2628(9 downto 4) <= pool_window_V_fu_1067_p3(9 downto 4);
                    select_ln65_127_reg_2643(9 downto 4) <= select_ln65_127_fu_1117_p3(9 downto 4);
                    select_ln65_130_reg_2664(9 downto 4) <= select_ln65_130_fu_1175_p3(9 downto 4);
                    select_ln65_133_reg_2685(9 downto 4) <= select_ln65_133_fu_1233_p3(9 downto 4);
                    select_ln65_136_reg_2706(9 downto 4) <= select_ln65_136_fu_1291_p3(9 downto 4);
                    select_ln65_139_reg_2727(9 downto 4) <= select_ln65_139_fu_1349_p3(9 downto 4);
                    select_ln65_142_reg_2748(9 downto 4) <= select_ln65_142_fu_1407_p3(9 downto 4);
                    select_ln65_145_reg_2769(9 downto 4) <= select_ln65_145_fu_1465_p3(9 downto 4);
                    select_ln65_148_reg_2790(9 downto 4) <= select_ln65_148_fu_1523_p3(9 downto 4);
                    select_ln65_151_reg_2811(9 downto 4) <= select_ln65_151_fu_1581_p3(9 downto 4);
                    select_ln65_154_reg_2832(9 downto 4) <= select_ln65_154_fu_1639_p3(9 downto 4);
                    select_ln65_157_reg_2853(9 downto 4) <= select_ln65_157_fu_1697_p3(9 downto 4);
                    select_ln65_160_reg_2874(9 downto 4) <= select_ln65_160_fu_1755_p3(9 downto 4);
                    select_ln65_163_reg_2895(9 downto 4) <= select_ln65_163_fu_1813_p3(9 downto 4);
                    select_ln65_166_reg_2916(9 downto 4) <= select_ln65_166_fu_1871_p3(9 downto 4);
                    select_ln65_169_reg_2937(9 downto 4) <= select_ln65_169_fu_1929_p3(9 downto 4);
                    select_ln65_172_reg_2958(9 downto 4) <= select_ln65_172_fu_1987_p3(9 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_fu_288_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln191_fu_304_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln191_8_reg_2606 <= icmp_ln191_8_fu_318_p2;
                icmp_ln191_9_reg_2611 <= icmp_ln191_9_fu_324_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_fu_288_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln191_reg_2602 <= icmp_ln191_fu_304_p2;
                icmp_ln212_reg_2616 <= icmp_ln212_fu_336_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_fu_288_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln212_fu_336_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln216_reg_2620 <= icmp_ln216_fu_390_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 <= layer4_out_dout(95 downto 90);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 <= layer4_out_dout(89 downto 84);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 <= layer4_out_dout(83 downto 78);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 <= layer4_out_dout(77 downto 72);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 <= layer4_out_dout(71 downto 66);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 <= layer4_out_dout(65 downto 60);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 <= layer4_out_dout(59 downto 54);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 <= layer4_out_dout(53 downto 48);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 <= layer4_out_dout(47 downto 42);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 <= layer4_out_dout(41 downto 36);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 <= layer4_out_dout(35 downto 30);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 <= layer4_out_dout(29 downto 24);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 <= layer4_out_dout(23 downto 18);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 <= layer4_out_dout(17 downto 12);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 <= layer4_out_dout(11 downto 6);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 <= trunc_ln247_fu_413_p1;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln212_reg_2616 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sY_2 <= ap_phi_mux_storemerge_i_phi_fu_273_p4;
            end if;
        end if;
    end process;
    pool_window_V_reg_2628(3 downto 0) <= "0000";
    pool_window_V_159_reg_2633(3 downto 0) <= "0000";
    select_ln65_127_reg_2643(3 downto 0) <= "0000";
    pool_window_V_162_reg_2649(3 downto 0) <= "0000";
    pool_window_V_163_reg_2654(3 downto 0) <= "0000";
    select_ln65_130_reg_2664(3 downto 0) <= "0000";
    pool_window_V_166_reg_2670(3 downto 0) <= "0000";
    pool_window_V_167_reg_2675(3 downto 0) <= "0000";
    select_ln65_133_reg_2685(3 downto 0) <= "0000";
    pool_window_V_170_reg_2691(3 downto 0) <= "0000";
    pool_window_V_171_reg_2696(3 downto 0) <= "0000";
    select_ln65_136_reg_2706(3 downto 0) <= "0000";
    pool_window_V_174_reg_2712(3 downto 0) <= "0000";
    pool_window_V_175_reg_2717(3 downto 0) <= "0000";
    select_ln65_139_reg_2727(3 downto 0) <= "0000";
    pool_window_V_178_reg_2733(3 downto 0) <= "0000";
    pool_window_V_179_reg_2738(3 downto 0) <= "0000";
    select_ln65_142_reg_2748(3 downto 0) <= "0000";
    pool_window_V_182_reg_2754(3 downto 0) <= "0000";
    pool_window_V_183_reg_2759(3 downto 0) <= "0000";
    select_ln65_145_reg_2769(3 downto 0) <= "0000";
    pool_window_V_186_reg_2775(3 downto 0) <= "0000";
    pool_window_V_187_reg_2780(3 downto 0) <= "0000";
    select_ln65_148_reg_2790(3 downto 0) <= "0000";
    pool_window_V_190_reg_2796(3 downto 0) <= "0000";
    pool_window_V_191_reg_2801(3 downto 0) <= "0000";
    select_ln65_151_reg_2811(3 downto 0) <= "0000";
    pool_window_V_194_reg_2817(3 downto 0) <= "0000";
    pool_window_V_195_reg_2822(3 downto 0) <= "0000";
    select_ln65_154_reg_2832(3 downto 0) <= "0000";
    pool_window_V_198_reg_2838(3 downto 0) <= "0000";
    pool_window_V_199_reg_2843(3 downto 0) <= "0000";
    select_ln65_157_reg_2853(3 downto 0) <= "0000";
    pool_window_V_202_reg_2859(3 downto 0) <= "0000";
    pool_window_V_203_reg_2864(3 downto 0) <= "0000";
    select_ln65_160_reg_2874(3 downto 0) <= "0000";
    pool_window_V_206_reg_2880(3 downto 0) <= "0000";
    pool_window_V_207_reg_2885(3 downto 0) <= "0000";
    select_ln65_163_reg_2895(3 downto 0) <= "0000";
    pool_window_V_210_reg_2901(3 downto 0) <= "0000";
    pool_window_V_211_reg_2906(3 downto 0) <= "0000";
    select_ln65_166_reg_2916(3 downto 0) <= "0000";
    pool_window_V_214_reg_2922(3 downto 0) <= "0000";
    pool_window_V_215_reg_2927(3 downto 0) <= "0000";
    select_ln65_169_reg_2937(3 downto 0) <= "0000";
    pool_window_V_218_reg_2943(3 downto 0) <= "0000";
    pool_window_V_219_reg_2948(3 downto 0) <= "0000";
    select_ln65_172_reg_2958(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln212_fu_330_p2 <= std_logic_vector(unsigned(pX_2) + unsigned(ap_const_lv32_1));
    add_ln216_fu_384_p2 <= std_logic_vector(unsigned(pY_2) + unsigned(ap_const_lv32_1));
    add_ln222_fu_2013_p2 <= std_logic_vector(unsigned(sY_2) + unsigned(select_ln222_fu_2005_p3));
    add_ln227_fu_356_p2 <= std_logic_vector(unsigned(sX_2) + unsigned(select_ln227_fu_348_p3));
    add_ln241_fu_294_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv10_1));
    and_ln191_3_fu_1061_p2 <= (icmp_ln191_7_fu_1051_p2 and and_ln191_fu_1057_p2);
    and_ln191_fu_1057_p2 <= (icmp_ln191_9_reg_2611 and icmp_ln191_8_reg_2606);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op381_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op381_write_state3 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op381_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op381_write_state3 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op381_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op381_write_state3 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer4_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer4_out_empty_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(layer5_out_full_n, ap_predicate_op381_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op381_write_state3 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_454_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_454 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_456_assign_proc : process(icmp_ln241_fu_288_p2, icmp_ln212_fu_336_p2, icmp_ln216_fu_390_p2)
    begin
                ap_condition_456 <= ((icmp_ln241_fu_288_p2 = ap_const_lv1_0) and (icmp_ln216_fu_390_p2 = ap_const_lv1_1) and (icmp_ln212_fu_336_p2 = ap_const_lv1_1));
    end process;


    ap_condition_480_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln241_fu_288_p2, ap_block_pp0_stage0_11001, icmp_ln212_fu_336_p2, ap_start_int)
    begin
                ap_condition_480 <= ((icmp_ln241_fu_288_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln212_fu_336_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_593_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln241_fu_288_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_593 <= ((icmp_ln241_fu_288_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln241_fu_288_p2, ap_start_int)
    begin
        if (((icmp_ln241_fu_288_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_storemerge_i_phi_fu_273_p4_assign_proc : process(icmp_ln241_reg_2598, icmp_ln212_reg_2616, icmp_ln216_reg_2620, add_ln222_fu_2013_p2, ap_phi_reg_pp0_iter1_storemerge_i_reg_269)
    begin
        if (((icmp_ln216_reg_2620 = ap_const_lv1_0) and (icmp_ln212_reg_2616 = ap_const_lv1_1) and (icmp_ln241_reg_2598 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_i_phi_fu_273_p4 <= add_ln222_fu_2013_p2;
        else 
            ap_phi_mux_storemerge_i_phi_fu_273_p4 <= ap_phi_reg_pp0_iter1_storemerge_i_reg_269;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_i_reg_269 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op381_write_state3_assign_proc : process(icmp_ln191_reg_2602_pp0_iter1_reg, and_ln191_3_reg_2624)
    begin
                ap_predicate_op381_write_state3 <= ((ap_const_lv1_1 = and_ln191_3_reg_2624) and (icmp_ln191_reg_2602_pp0_iter1_reg = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_fu_252, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_252;
        end if; 
    end process;

    icmp_ln1651_127_fu_1105_p2 <= "1" when (unsigned(pool_window_V_160_fu_1083_p3) < unsigned(pool_window_V_161_fu_1091_p3)) else "0";
    icmp_ln1651_128_fu_2037_p2 <= "1" when (unsigned(select_ln65_fu_2031_p3) < unsigned(select_ln65_127_reg_2643)) else "0";
    icmp_ln1651_129_fu_1157_p2 <= "1" when (unsigned(pool_window_V_162_fu_1125_p3) < unsigned(pool_window_V_163_fu_1133_p3)) else "0";
    icmp_ln1651_130_fu_1163_p2 <= "1" when (unsigned(pool_window_V_164_fu_1141_p3) < unsigned(pool_window_V_165_fu_1149_p3)) else "0";
    icmp_ln1651_131_fu_2070_p2 <= "1" when (unsigned(select_ln65_129_fu_2064_p3) < unsigned(select_ln65_130_reg_2664)) else "0";
    icmp_ln1651_132_fu_1215_p2 <= "1" when (unsigned(pool_window_V_166_fu_1183_p3) < unsigned(pool_window_V_167_fu_1191_p3)) else "0";
    icmp_ln1651_133_fu_1221_p2 <= "1" when (unsigned(pool_window_V_168_fu_1199_p3) < unsigned(pool_window_V_169_fu_1207_p3)) else "0";
    icmp_ln1651_134_fu_2103_p2 <= "1" when (unsigned(select_ln65_132_fu_2097_p3) < unsigned(select_ln65_133_reg_2685)) else "0";
    icmp_ln1651_135_fu_1273_p2 <= "1" when (unsigned(pool_window_V_170_fu_1241_p3) < unsigned(pool_window_V_171_fu_1249_p3)) else "0";
    icmp_ln1651_136_fu_1279_p2 <= "1" when (unsigned(pool_window_V_172_fu_1257_p3) < unsigned(pool_window_V_173_fu_1265_p3)) else "0";
    icmp_ln1651_137_fu_2136_p2 <= "1" when (unsigned(select_ln65_135_fu_2130_p3) < unsigned(select_ln65_136_reg_2706)) else "0";
    icmp_ln1651_138_fu_1331_p2 <= "1" when (unsigned(pool_window_V_174_fu_1299_p3) < unsigned(pool_window_V_175_fu_1307_p3)) else "0";
    icmp_ln1651_139_fu_1337_p2 <= "1" when (unsigned(pool_window_V_176_fu_1315_p3) < unsigned(pool_window_V_177_fu_1323_p3)) else "0";
    icmp_ln1651_140_fu_2169_p2 <= "1" when (unsigned(select_ln65_138_fu_2163_p3) < unsigned(select_ln65_139_reg_2727)) else "0";
    icmp_ln1651_141_fu_1389_p2 <= "1" when (unsigned(pool_window_V_178_fu_1357_p3) < unsigned(pool_window_V_179_fu_1365_p3)) else "0";
    icmp_ln1651_142_fu_1395_p2 <= "1" when (unsigned(pool_window_V_180_fu_1373_p3) < unsigned(pool_window_V_181_fu_1381_p3)) else "0";
    icmp_ln1651_143_fu_2202_p2 <= "1" when (unsigned(select_ln65_141_fu_2196_p3) < unsigned(select_ln65_142_reg_2748)) else "0";
    icmp_ln1651_144_fu_1447_p2 <= "1" when (unsigned(pool_window_V_182_fu_1415_p3) < unsigned(pool_window_V_183_fu_1423_p3)) else "0";
    icmp_ln1651_145_fu_1453_p2 <= "1" when (unsigned(pool_window_V_184_fu_1431_p3) < unsigned(pool_window_V_185_fu_1439_p3)) else "0";
    icmp_ln1651_146_fu_2235_p2 <= "1" when (unsigned(select_ln65_144_fu_2229_p3) < unsigned(select_ln65_145_reg_2769)) else "0";
    icmp_ln1651_147_fu_1505_p2 <= "1" when (unsigned(pool_window_V_186_fu_1473_p3) < unsigned(pool_window_V_187_fu_1481_p3)) else "0";
    icmp_ln1651_148_fu_1511_p2 <= "1" when (unsigned(pool_window_V_188_fu_1489_p3) < unsigned(pool_window_V_189_fu_1497_p3)) else "0";
    icmp_ln1651_149_fu_2268_p2 <= "1" when (unsigned(select_ln65_147_fu_2262_p3) < unsigned(select_ln65_148_reg_2790)) else "0";
    icmp_ln1651_150_fu_1563_p2 <= "1" when (unsigned(pool_window_V_190_fu_1531_p3) < unsigned(pool_window_V_191_fu_1539_p3)) else "0";
    icmp_ln1651_151_fu_1569_p2 <= "1" when (unsigned(pool_window_V_192_fu_1547_p3) < unsigned(pool_window_V_193_fu_1555_p3)) else "0";
    icmp_ln1651_152_fu_2301_p2 <= "1" when (unsigned(select_ln65_150_fu_2295_p3) < unsigned(select_ln65_151_reg_2811)) else "0";
    icmp_ln1651_153_fu_1621_p2 <= "1" when (unsigned(pool_window_V_194_fu_1589_p3) < unsigned(pool_window_V_195_fu_1597_p3)) else "0";
    icmp_ln1651_154_fu_1627_p2 <= "1" when (unsigned(pool_window_V_196_fu_1605_p3) < unsigned(pool_window_V_197_fu_1613_p3)) else "0";
    icmp_ln1651_155_fu_2334_p2 <= "1" when (unsigned(select_ln65_153_fu_2328_p3) < unsigned(select_ln65_154_reg_2832)) else "0";
    icmp_ln1651_156_fu_1679_p2 <= "1" when (unsigned(pool_window_V_198_fu_1647_p3) < unsigned(pool_window_V_199_fu_1655_p3)) else "0";
    icmp_ln1651_157_fu_1685_p2 <= "1" when (unsigned(pool_window_V_200_fu_1663_p3) < unsigned(pool_window_V_201_fu_1671_p3)) else "0";
    icmp_ln1651_158_fu_2367_p2 <= "1" when (unsigned(select_ln65_156_fu_2361_p3) < unsigned(select_ln65_157_reg_2853)) else "0";
    icmp_ln1651_159_fu_1737_p2 <= "1" when (unsigned(pool_window_V_202_fu_1705_p3) < unsigned(pool_window_V_203_fu_1713_p3)) else "0";
    icmp_ln1651_160_fu_1743_p2 <= "1" when (unsigned(pool_window_V_204_fu_1721_p3) < unsigned(pool_window_V_205_fu_1729_p3)) else "0";
    icmp_ln1651_161_fu_2400_p2 <= "1" when (unsigned(select_ln65_159_fu_2394_p3) < unsigned(select_ln65_160_reg_2874)) else "0";
    icmp_ln1651_162_fu_1795_p2 <= "1" when (unsigned(pool_window_V_206_fu_1763_p3) < unsigned(pool_window_V_207_fu_1771_p3)) else "0";
    icmp_ln1651_163_fu_1801_p2 <= "1" when (unsigned(pool_window_V_208_fu_1779_p3) < unsigned(pool_window_V_209_fu_1787_p3)) else "0";
    icmp_ln1651_164_fu_2433_p2 <= "1" when (unsigned(select_ln65_162_fu_2427_p3) < unsigned(select_ln65_163_reg_2895)) else "0";
    icmp_ln1651_165_fu_1853_p2 <= "1" when (unsigned(pool_window_V_210_fu_1821_p3) < unsigned(pool_window_V_211_fu_1829_p3)) else "0";
    icmp_ln1651_166_fu_1859_p2 <= "1" when (unsigned(pool_window_V_212_fu_1837_p3) < unsigned(pool_window_V_213_fu_1845_p3)) else "0";
    icmp_ln1651_167_fu_2466_p2 <= "1" when (unsigned(select_ln65_165_fu_2460_p3) < unsigned(select_ln65_166_reg_2916)) else "0";
    icmp_ln1651_168_fu_1911_p2 <= "1" when (unsigned(pool_window_V_214_fu_1879_p3) < unsigned(pool_window_V_215_fu_1887_p3)) else "0";
    icmp_ln1651_169_fu_1917_p2 <= "1" when (unsigned(pool_window_V_216_fu_1895_p3) < unsigned(pool_window_V_217_fu_1903_p3)) else "0";
    icmp_ln1651_170_fu_2499_p2 <= "1" when (unsigned(select_ln65_168_fu_2493_p3) < unsigned(select_ln65_169_reg_2937)) else "0";
    icmp_ln1651_171_fu_1969_p2 <= "1" when (unsigned(pool_window_V_218_fu_1937_p3) < unsigned(pool_window_V_219_fu_1945_p3)) else "0";
    icmp_ln1651_172_fu_1975_p2 <= "1" when (unsigned(pool_window_V_220_fu_1953_p3) < unsigned(pool_window_V_221_fu_1961_p3)) else "0";
    icmp_ln1651_173_fu_2532_p2 <= "1" when (unsigned(select_ln65_171_fu_2526_p3) < unsigned(select_ln65_172_reg_2958)) else "0";
    icmp_ln1651_fu_1099_p2 <= "1" when (unsigned(pool_window_V_fu_1067_p3) < unsigned(pool_window_V_159_fu_1075_p3)) else "0";
    icmp_ln191_7_fu_1051_p2 <= "1" when (sY_2 = ap_const_lv32_1) else "0";
    icmp_ln191_8_fu_318_p2 <= "1" when (signed(pY_2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln191_9_fu_324_p2 <= "1" when (signed(pX_2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln191_fu_304_p2 <= "1" when (sX_2 = ap_const_lv32_1) else "0";
    icmp_ln212_fu_336_p2 <= "1" when (add_ln212_fu_330_p2 = ap_const_lv32_1E) else "0";
    icmp_ln216_fu_390_p2 <= "1" when (add_ln216_fu_384_p2 = ap_const_lv32_1E) else "0";
    icmp_ln222_fu_1999_p2 <= "1" when (sY_2 = ap_const_lv32_1) else "0";
    icmp_ln241_fu_288_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv10_384) else "0";

    layer4_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer4_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer4_out_blk_n <= layer4_out_empty_n;
        else 
            layer4_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer4_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer4_out_read <= ap_const_logic_1;
        else 
            layer4_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer5_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, layer5_out_full_n, ap_predicate_op381_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op381_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer5_out_blk_n <= layer5_out_full_n;
        else 
            layer5_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer5_out_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln208_s_fu_2550_p17),256));

    layer5_out_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op381_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op381_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer5_out_write <= ap_const_logic_1;
        else 
            layer5_out_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln208_s_fu_2550_p17 <= (((((((((((((((select_ln65_173_fu_2543_p3 & zext_ln837_38_fu_2517_p1) & zext_ln837_37_fu_2484_p1) & zext_ln837_36_fu_2451_p1) & zext_ln837_35_fu_2418_p1) & zext_ln837_34_fu_2385_p1) & zext_ln837_33_fu_2352_p1) & zext_ln837_32_fu_2319_p1) & zext_ln837_31_fu_2286_p1) & zext_ln837_30_fu_2253_p1) & zext_ln837_29_fu_2220_p1) & zext_ln837_fu_2187_p1) & zext_ln184_9_fu_2154_p1) & zext_ln184_8_fu_2121_p1) & zext_ln184_7_fu_2088_p1) & zext_ln184_fu_2055_p1);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_d0 <= layer4_out_dout(95 downto 90);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_d0 <= layer4_out_dout(89 downto 84);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_d0 <= layer4_out_dout(83 downto 78);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_d0 <= layer4_out_dout(77 downto 72);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_d0 <= layer4_out_dout(71 downto 66);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_d0 <= layer4_out_dout(65 downto 60);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pool_window_V_159_fu_1075_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0 & ap_const_lv4_0);
    pool_window_V_160_fu_1083_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 & ap_const_lv4_0);
    pool_window_V_161_fu_1091_p3 <= (trunc_ln247_fu_413_p1 & ap_const_lv4_0);
    pool_window_V_162_fu_1125_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 & ap_const_lv4_0);
    pool_window_V_163_fu_1133_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0 & ap_const_lv4_0);
    pool_window_V_164_fu_1141_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 & ap_const_lv4_0);
    pool_window_V_165_fu_1149_p3 <= (trunc_ln247_38_fu_437_p4 & ap_const_lv4_0);
    pool_window_V_166_fu_1183_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 & ap_const_lv4_0);
    pool_window_V_167_fu_1191_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0 & ap_const_lv4_0);
    pool_window_V_168_fu_1199_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 & ap_const_lv4_0);
    pool_window_V_169_fu_1207_p3 <= (trunc_ln247_39_fu_447_p4 & ap_const_lv4_0);
    pool_window_V_170_fu_1241_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 & ap_const_lv4_0);
    pool_window_V_171_fu_1249_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0 & ap_const_lv4_0);
    pool_window_V_172_fu_1257_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 & ap_const_lv4_0);
    pool_window_V_173_fu_1265_p3 <= (trunc_ln247_40_fu_457_p4 & ap_const_lv4_0);
    pool_window_V_174_fu_1299_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 & ap_const_lv4_0);
    pool_window_V_175_fu_1307_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0 & ap_const_lv4_0);
    pool_window_V_176_fu_1315_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 & ap_const_lv4_0);
    pool_window_V_177_fu_1323_p3 <= (trunc_ln247_41_fu_467_p4 & ap_const_lv4_0);
    pool_window_V_178_fu_1357_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 & ap_const_lv4_0);
    pool_window_V_179_fu_1365_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0 & ap_const_lv4_0);
    pool_window_V_180_fu_1373_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 & ap_const_lv4_0);
    pool_window_V_181_fu_1381_p3 <= (trunc_ln247_42_fu_477_p4 & ap_const_lv4_0);
    pool_window_V_182_fu_1415_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 & ap_const_lv4_0);
    pool_window_V_183_fu_1423_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0 & ap_const_lv4_0);
    pool_window_V_184_fu_1431_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 & ap_const_lv4_0);
    pool_window_V_185_fu_1439_p3 <= (trunc_ln247_43_fu_487_p4 & ap_const_lv4_0);
    pool_window_V_186_fu_1473_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 & ap_const_lv4_0);
    pool_window_V_187_fu_1481_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0 & ap_const_lv4_0);
    pool_window_V_188_fu_1489_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 & ap_const_lv4_0);
    pool_window_V_189_fu_1497_p3 <= (trunc_ln247_44_fu_497_p4 & ap_const_lv4_0);
    pool_window_V_190_fu_1531_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 & ap_const_lv4_0);
    pool_window_V_191_fu_1539_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0 & ap_const_lv4_0);
    pool_window_V_192_fu_1547_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 & ap_const_lv4_0);
    pool_window_V_193_fu_1555_p3 <= (trunc_ln247_45_fu_507_p4 & ap_const_lv4_0);
    pool_window_V_194_fu_1589_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 & ap_const_lv4_0);
    pool_window_V_195_fu_1597_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0 & ap_const_lv4_0);
    pool_window_V_196_fu_1605_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 & ap_const_lv4_0);
    pool_window_V_197_fu_1613_p3 <= (trunc_ln247_46_fu_517_p4 & ap_const_lv4_0);
    pool_window_V_198_fu_1647_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 & ap_const_lv4_0);
    pool_window_V_199_fu_1655_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_25_q0 & ap_const_lv4_0);
    pool_window_V_200_fu_1663_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 & ap_const_lv4_0);
    pool_window_V_201_fu_1671_p3 <= (trunc_ln247_47_fu_527_p4 & ap_const_lv4_0);
    pool_window_V_202_fu_1705_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 & ap_const_lv4_0);
    pool_window_V_203_fu_1713_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_24_q0 & ap_const_lv4_0);
    pool_window_V_204_fu_1721_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 & ap_const_lv4_0);
    pool_window_V_205_fu_1729_p3 <= (trunc_ln247_48_fu_537_p4 & ap_const_lv4_0);
    pool_window_V_206_fu_1763_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 & ap_const_lv4_0);
    pool_window_V_207_fu_1771_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_23_q0 & ap_const_lv4_0);
    pool_window_V_208_fu_1779_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 & ap_const_lv4_0);
    pool_window_V_209_fu_1787_p3 <= (trunc_ln247_49_fu_547_p4 & ap_const_lv4_0);
    pool_window_V_210_fu_1821_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 & ap_const_lv4_0);
    pool_window_V_211_fu_1829_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_22_q0 & ap_const_lv4_0);
    pool_window_V_212_fu_1837_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 & ap_const_lv4_0);
    pool_window_V_213_fu_1845_p3 <= (trunc_ln247_50_fu_557_p4 & ap_const_lv4_0);
    pool_window_V_214_fu_1879_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 & ap_const_lv4_0);
    pool_window_V_215_fu_1887_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_21_q0 & ap_const_lv4_0);
    pool_window_V_216_fu_1895_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 & ap_const_lv4_0);
    pool_window_V_217_fu_1903_p3 <= (trunc_ln247_s_fu_417_p4 & ap_const_lv4_0);
    pool_window_V_218_fu_1937_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 & ap_const_lv4_0);
    pool_window_V_219_fu_1945_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_20_q0 & ap_const_lv4_0);
    pool_window_V_220_fu_1953_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 & ap_const_lv4_0);
    pool_window_V_221_fu_1961_p3 <= (trunc_ln247_37_fu_427_p4 & ap_const_lv4_0);
    pool_window_V_fu_1067_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 & ap_const_lv4_0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_data_7_fu_2081_p3 <= 
        select_ln65_129_fu_2064_p3 when (xor_ln1651_131_fu_2075_p2(0) = '1') else 
        select_ln65_130_reg_2664;
    res_pack_data_8_fu_2114_p3 <= 
        select_ln65_132_fu_2097_p3 when (xor_ln1651_134_fu_2108_p2(0) = '1') else 
        select_ln65_133_reg_2685;
    res_pack_data_9_fu_2147_p3 <= 
        select_ln65_135_fu_2130_p3 when (xor_ln1651_137_fu_2141_p2(0) = '1') else 
        select_ln65_136_reg_2706;
    res_pack_data_fu_2048_p3 <= 
        select_ln65_fu_2031_p3 when (xor_ln1651_128_fu_2042_p2(0) = '1') else 
        select_ln65_127_reg_2643;
    select_ln222_fu_2005_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln222_fu_1999_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln227_fu_348_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln191_fu_304_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln65_127_fu_1117_p3 <= 
        pool_window_V_160_fu_1083_p3 when (xor_ln1651_127_fu_1111_p2(0) = '1') else 
        pool_window_V_161_fu_1091_p3;
    select_ln65_129_fu_2064_p3 <= 
        pool_window_V_162_reg_2649 when (xor_ln1651_129_fu_2059_p2(0) = '1') else 
        pool_window_V_163_reg_2654;
    select_ln65_130_fu_1175_p3 <= 
        pool_window_V_164_fu_1141_p3 when (xor_ln1651_130_fu_1169_p2(0) = '1') else 
        pool_window_V_165_fu_1149_p3;
    select_ln65_132_fu_2097_p3 <= 
        pool_window_V_166_reg_2670 when (xor_ln1651_132_fu_2092_p2(0) = '1') else 
        pool_window_V_167_reg_2675;
    select_ln65_133_fu_1233_p3 <= 
        pool_window_V_168_fu_1199_p3 when (xor_ln1651_133_fu_1227_p2(0) = '1') else 
        pool_window_V_169_fu_1207_p3;
    select_ln65_135_fu_2130_p3 <= 
        pool_window_V_170_reg_2691 when (xor_ln1651_135_fu_2125_p2(0) = '1') else 
        pool_window_V_171_reg_2696;
    select_ln65_136_fu_1291_p3 <= 
        pool_window_V_172_fu_1257_p3 when (xor_ln1651_136_fu_1285_p2(0) = '1') else 
        pool_window_V_173_fu_1265_p3;
    select_ln65_138_fu_2163_p3 <= 
        pool_window_V_174_reg_2712 when (xor_ln1651_138_fu_2158_p2(0) = '1') else 
        pool_window_V_175_reg_2717;
    select_ln65_139_fu_1349_p3 <= 
        pool_window_V_176_fu_1315_p3 when (xor_ln1651_139_fu_1343_p2(0) = '1') else 
        pool_window_V_177_fu_1323_p3;
    select_ln65_140_fu_2180_p3 <= 
        select_ln65_138_fu_2163_p3 when (xor_ln1651_140_fu_2174_p2(0) = '1') else 
        select_ln65_139_reg_2727;
    select_ln65_141_fu_2196_p3 <= 
        pool_window_V_178_reg_2733 when (xor_ln1651_141_fu_2191_p2(0) = '1') else 
        pool_window_V_179_reg_2738;
    select_ln65_142_fu_1407_p3 <= 
        pool_window_V_180_fu_1373_p3 when (xor_ln1651_142_fu_1401_p2(0) = '1') else 
        pool_window_V_181_fu_1381_p3;
    select_ln65_143_fu_2213_p3 <= 
        select_ln65_141_fu_2196_p3 when (xor_ln1651_143_fu_2207_p2(0) = '1') else 
        select_ln65_142_reg_2748;
    select_ln65_144_fu_2229_p3 <= 
        pool_window_V_182_reg_2754 when (xor_ln1651_144_fu_2224_p2(0) = '1') else 
        pool_window_V_183_reg_2759;
    select_ln65_145_fu_1465_p3 <= 
        pool_window_V_184_fu_1431_p3 when (xor_ln1651_145_fu_1459_p2(0) = '1') else 
        pool_window_V_185_fu_1439_p3;
    select_ln65_146_fu_2246_p3 <= 
        select_ln65_144_fu_2229_p3 when (xor_ln1651_146_fu_2240_p2(0) = '1') else 
        select_ln65_145_reg_2769;
    select_ln65_147_fu_2262_p3 <= 
        pool_window_V_186_reg_2775 when (xor_ln1651_147_fu_2257_p2(0) = '1') else 
        pool_window_V_187_reg_2780;
    select_ln65_148_fu_1523_p3 <= 
        pool_window_V_188_fu_1489_p3 when (xor_ln1651_148_fu_1517_p2(0) = '1') else 
        pool_window_V_189_fu_1497_p3;
    select_ln65_149_fu_2279_p3 <= 
        select_ln65_147_fu_2262_p3 when (xor_ln1651_149_fu_2273_p2(0) = '1') else 
        select_ln65_148_reg_2790;
    select_ln65_150_fu_2295_p3 <= 
        pool_window_V_190_reg_2796 when (xor_ln1651_150_fu_2290_p2(0) = '1') else 
        pool_window_V_191_reg_2801;
    select_ln65_151_fu_1581_p3 <= 
        pool_window_V_192_fu_1547_p3 when (xor_ln1651_151_fu_1575_p2(0) = '1') else 
        pool_window_V_193_fu_1555_p3;
    select_ln65_152_fu_2312_p3 <= 
        select_ln65_150_fu_2295_p3 when (xor_ln1651_152_fu_2306_p2(0) = '1') else 
        select_ln65_151_reg_2811;
    select_ln65_153_fu_2328_p3 <= 
        pool_window_V_194_reg_2817 when (xor_ln1651_153_fu_2323_p2(0) = '1') else 
        pool_window_V_195_reg_2822;
    select_ln65_154_fu_1639_p3 <= 
        pool_window_V_196_fu_1605_p3 when (xor_ln1651_154_fu_1633_p2(0) = '1') else 
        pool_window_V_197_fu_1613_p3;
    select_ln65_155_fu_2345_p3 <= 
        select_ln65_153_fu_2328_p3 when (xor_ln1651_155_fu_2339_p2(0) = '1') else 
        select_ln65_154_reg_2832;
    select_ln65_156_fu_2361_p3 <= 
        pool_window_V_198_reg_2838 when (xor_ln1651_156_fu_2356_p2(0) = '1') else 
        pool_window_V_199_reg_2843;
    select_ln65_157_fu_1697_p3 <= 
        pool_window_V_200_fu_1663_p3 when (xor_ln1651_157_fu_1691_p2(0) = '1') else 
        pool_window_V_201_fu_1671_p3;
    select_ln65_158_fu_2378_p3 <= 
        select_ln65_156_fu_2361_p3 when (xor_ln1651_158_fu_2372_p2(0) = '1') else 
        select_ln65_157_reg_2853;
    select_ln65_159_fu_2394_p3 <= 
        pool_window_V_202_reg_2859 when (xor_ln1651_159_fu_2389_p2(0) = '1') else 
        pool_window_V_203_reg_2864;
    select_ln65_160_fu_1755_p3 <= 
        pool_window_V_204_fu_1721_p3 when (xor_ln1651_160_fu_1749_p2(0) = '1') else 
        pool_window_V_205_fu_1729_p3;
    select_ln65_161_fu_2411_p3 <= 
        select_ln65_159_fu_2394_p3 when (xor_ln1651_161_fu_2405_p2(0) = '1') else 
        select_ln65_160_reg_2874;
    select_ln65_162_fu_2427_p3 <= 
        pool_window_V_206_reg_2880 when (xor_ln1651_162_fu_2422_p2(0) = '1') else 
        pool_window_V_207_reg_2885;
    select_ln65_163_fu_1813_p3 <= 
        pool_window_V_208_fu_1779_p3 when (xor_ln1651_163_fu_1807_p2(0) = '1') else 
        pool_window_V_209_fu_1787_p3;
    select_ln65_164_fu_2444_p3 <= 
        select_ln65_162_fu_2427_p3 when (xor_ln1651_164_fu_2438_p2(0) = '1') else 
        select_ln65_163_reg_2895;
    select_ln65_165_fu_2460_p3 <= 
        pool_window_V_210_reg_2901 when (xor_ln1651_165_fu_2455_p2(0) = '1') else 
        pool_window_V_211_reg_2906;
    select_ln65_166_fu_1871_p3 <= 
        pool_window_V_212_fu_1837_p3 when (xor_ln1651_166_fu_1865_p2(0) = '1') else 
        pool_window_V_213_fu_1845_p3;
    select_ln65_167_fu_2477_p3 <= 
        select_ln65_165_fu_2460_p3 when (xor_ln1651_167_fu_2471_p2(0) = '1') else 
        select_ln65_166_reg_2916;
    select_ln65_168_fu_2493_p3 <= 
        pool_window_V_214_reg_2922 when (xor_ln1651_168_fu_2488_p2(0) = '1') else 
        pool_window_V_215_reg_2927;
    select_ln65_169_fu_1929_p3 <= 
        pool_window_V_216_fu_1895_p3 when (xor_ln1651_169_fu_1923_p2(0) = '1') else 
        pool_window_V_217_fu_1903_p3;
    select_ln65_170_fu_2510_p3 <= 
        select_ln65_168_fu_2493_p3 when (xor_ln1651_170_fu_2504_p2(0) = '1') else 
        select_ln65_169_reg_2937;
    select_ln65_171_fu_2526_p3 <= 
        pool_window_V_218_reg_2943 when (xor_ln1651_171_fu_2521_p2(0) = '1') else 
        pool_window_V_219_reg_2948;
    select_ln65_172_fu_1987_p3 <= 
        pool_window_V_220_fu_1953_p3 when (xor_ln1651_172_fu_1981_p2(0) = '1') else 
        pool_window_V_221_fu_1961_p3;
    select_ln65_173_fu_2543_p3 <= 
        select_ln65_171_fu_2526_p3 when (xor_ln1651_173_fu_2537_p2(0) = '1') else 
        select_ln65_172_reg_2958;
    select_ln65_fu_2031_p3 <= 
        pool_window_V_reg_2628 when (xor_ln1651_fu_2026_p2(0) = '1') else 
        pool_window_V_159_reg_2633;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln247_37_fu_427_p4 <= layer4_out_dout(95 downto 90);
    trunc_ln247_38_fu_437_p4 <= layer4_out_dout(11 downto 6);
    trunc_ln247_39_fu_447_p4 <= layer4_out_dout(17 downto 12);
    trunc_ln247_40_fu_457_p4 <= layer4_out_dout(23 downto 18);
    trunc_ln247_41_fu_467_p4 <= layer4_out_dout(29 downto 24);
    trunc_ln247_42_fu_477_p4 <= layer4_out_dout(35 downto 30);
    trunc_ln247_43_fu_487_p4 <= layer4_out_dout(41 downto 36);
    trunc_ln247_44_fu_497_p4 <= layer4_out_dout(47 downto 42);
    trunc_ln247_45_fu_507_p4 <= layer4_out_dout(53 downto 48);
    trunc_ln247_46_fu_517_p4 <= layer4_out_dout(59 downto 54);
    trunc_ln247_47_fu_527_p4 <= layer4_out_dout(65 downto 60);
    trunc_ln247_48_fu_537_p4 <= layer4_out_dout(71 downto 66);
    trunc_ln247_49_fu_547_p4 <= layer4_out_dout(77 downto 72);
    trunc_ln247_50_fu_557_p4 <= layer4_out_dout(83 downto 78);
    trunc_ln247_fu_413_p1 <= layer4_out_dout(6 - 1 downto 0);
    trunc_ln247_s_fu_417_p4 <= layer4_out_dout(89 downto 84);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0 <= layer4_out_dout(59 downto 54);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0 <= layer4_out_dout(53 downto 48);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0 <= layer4_out_dout(47 downto 42);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0 <= layer4_out_dout(41 downto 36);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0 <= layer4_out_dout(35 downto 30);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0 <= layer4_out_dout(29 downto 24);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0 <= layer4_out_dout(23 downto 18);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0 <= layer4_out_dout(17 downto 12);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0 <= layer4_out_dout(11 downto 6);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1651_127_fu_1111_p2 <= (icmp_ln1651_127_fu_1105_p2 xor ap_const_lv1_1);
    xor_ln1651_128_fu_2042_p2 <= (icmp_ln1651_128_fu_2037_p2 xor ap_const_lv1_1);
    xor_ln1651_129_fu_2059_p2 <= (icmp_ln1651_129_reg_2659 xor ap_const_lv1_1);
    xor_ln1651_130_fu_1169_p2 <= (icmp_ln1651_130_fu_1163_p2 xor ap_const_lv1_1);
    xor_ln1651_131_fu_2075_p2 <= (icmp_ln1651_131_fu_2070_p2 xor ap_const_lv1_1);
    xor_ln1651_132_fu_2092_p2 <= (icmp_ln1651_132_reg_2680 xor ap_const_lv1_1);
    xor_ln1651_133_fu_1227_p2 <= (icmp_ln1651_133_fu_1221_p2 xor ap_const_lv1_1);
    xor_ln1651_134_fu_2108_p2 <= (icmp_ln1651_134_fu_2103_p2 xor ap_const_lv1_1);
    xor_ln1651_135_fu_2125_p2 <= (icmp_ln1651_135_reg_2701 xor ap_const_lv1_1);
    xor_ln1651_136_fu_1285_p2 <= (icmp_ln1651_136_fu_1279_p2 xor ap_const_lv1_1);
    xor_ln1651_137_fu_2141_p2 <= (icmp_ln1651_137_fu_2136_p2 xor ap_const_lv1_1);
    xor_ln1651_138_fu_2158_p2 <= (icmp_ln1651_138_reg_2722 xor ap_const_lv1_1);
    xor_ln1651_139_fu_1343_p2 <= (icmp_ln1651_139_fu_1337_p2 xor ap_const_lv1_1);
    xor_ln1651_140_fu_2174_p2 <= (icmp_ln1651_140_fu_2169_p2 xor ap_const_lv1_1);
    xor_ln1651_141_fu_2191_p2 <= (icmp_ln1651_141_reg_2743 xor ap_const_lv1_1);
    xor_ln1651_142_fu_1401_p2 <= (icmp_ln1651_142_fu_1395_p2 xor ap_const_lv1_1);
    xor_ln1651_143_fu_2207_p2 <= (icmp_ln1651_143_fu_2202_p2 xor ap_const_lv1_1);
    xor_ln1651_144_fu_2224_p2 <= (icmp_ln1651_144_reg_2764 xor ap_const_lv1_1);
    xor_ln1651_145_fu_1459_p2 <= (icmp_ln1651_145_fu_1453_p2 xor ap_const_lv1_1);
    xor_ln1651_146_fu_2240_p2 <= (icmp_ln1651_146_fu_2235_p2 xor ap_const_lv1_1);
    xor_ln1651_147_fu_2257_p2 <= (icmp_ln1651_147_reg_2785 xor ap_const_lv1_1);
    xor_ln1651_148_fu_1517_p2 <= (icmp_ln1651_148_fu_1511_p2 xor ap_const_lv1_1);
    xor_ln1651_149_fu_2273_p2 <= (icmp_ln1651_149_fu_2268_p2 xor ap_const_lv1_1);
    xor_ln1651_150_fu_2290_p2 <= (icmp_ln1651_150_reg_2806 xor ap_const_lv1_1);
    xor_ln1651_151_fu_1575_p2 <= (icmp_ln1651_151_fu_1569_p2 xor ap_const_lv1_1);
    xor_ln1651_152_fu_2306_p2 <= (icmp_ln1651_152_fu_2301_p2 xor ap_const_lv1_1);
    xor_ln1651_153_fu_2323_p2 <= (icmp_ln1651_153_reg_2827 xor ap_const_lv1_1);
    xor_ln1651_154_fu_1633_p2 <= (icmp_ln1651_154_fu_1627_p2 xor ap_const_lv1_1);
    xor_ln1651_155_fu_2339_p2 <= (icmp_ln1651_155_fu_2334_p2 xor ap_const_lv1_1);
    xor_ln1651_156_fu_2356_p2 <= (icmp_ln1651_156_reg_2848 xor ap_const_lv1_1);
    xor_ln1651_157_fu_1691_p2 <= (icmp_ln1651_157_fu_1685_p2 xor ap_const_lv1_1);
    xor_ln1651_158_fu_2372_p2 <= (icmp_ln1651_158_fu_2367_p2 xor ap_const_lv1_1);
    xor_ln1651_159_fu_2389_p2 <= (icmp_ln1651_159_reg_2869 xor ap_const_lv1_1);
    xor_ln1651_160_fu_1749_p2 <= (icmp_ln1651_160_fu_1743_p2 xor ap_const_lv1_1);
    xor_ln1651_161_fu_2405_p2 <= (icmp_ln1651_161_fu_2400_p2 xor ap_const_lv1_1);
    xor_ln1651_162_fu_2422_p2 <= (icmp_ln1651_162_reg_2890 xor ap_const_lv1_1);
    xor_ln1651_163_fu_1807_p2 <= (icmp_ln1651_163_fu_1801_p2 xor ap_const_lv1_1);
    xor_ln1651_164_fu_2438_p2 <= (icmp_ln1651_164_fu_2433_p2 xor ap_const_lv1_1);
    xor_ln1651_165_fu_2455_p2 <= (icmp_ln1651_165_reg_2911 xor ap_const_lv1_1);
    xor_ln1651_166_fu_1865_p2 <= (icmp_ln1651_166_fu_1859_p2 xor ap_const_lv1_1);
    xor_ln1651_167_fu_2471_p2 <= (icmp_ln1651_167_fu_2466_p2 xor ap_const_lv1_1);
    xor_ln1651_168_fu_2488_p2 <= (icmp_ln1651_168_reg_2932 xor ap_const_lv1_1);
    xor_ln1651_169_fu_1923_p2 <= (icmp_ln1651_169_fu_1917_p2 xor ap_const_lv1_1);
    xor_ln1651_170_fu_2504_p2 <= (icmp_ln1651_170_fu_2499_p2 xor ap_const_lv1_1);
    xor_ln1651_171_fu_2521_p2 <= (icmp_ln1651_171_reg_2953 xor ap_const_lv1_1);
    xor_ln1651_172_fu_1981_p2 <= (icmp_ln1651_172_fu_1975_p2 xor ap_const_lv1_1);
    xor_ln1651_173_fu_2537_p2 <= (icmp_ln1651_173_fu_2532_p2 xor ap_const_lv1_1);
    xor_ln1651_fu_2026_p2 <= (icmp_ln1651_reg_2638 xor ap_const_lv1_1);
    zext_ln184_7_fu_2088_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_7_fu_2081_p3),16));
    zext_ln184_8_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_8_fu_2114_p3),16));
    zext_ln184_9_fu_2154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_9_fu_2147_p3),16));
    zext_ln184_fu_2055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_fu_2048_p3),16));
    zext_ln837_29_fu_2220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_143_fu_2213_p3),16));
    zext_ln837_30_fu_2253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_146_fu_2246_p3),16));
    zext_ln837_31_fu_2286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_149_fu_2279_p3),16));
    zext_ln837_32_fu_2319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_152_fu_2312_p3),16));
    zext_ln837_33_fu_2352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_155_fu_2345_p3),16));
    zext_ln837_34_fu_2385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_158_fu_2378_p3),16));
    zext_ln837_35_fu_2418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_161_fu_2411_p3),16));
    zext_ln837_36_fu_2451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_164_fu_2444_p3),16));
    zext_ln837_37_fu_2484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_167_fu_2477_p3),16));
    zext_ln837_38_fu_2517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_170_fu_2510_p3),16));
    zext_ln837_fu_2187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_140_fu_2180_p3),16));
end behav;
