Classic Timing Analyzer report for dp1
Tue Nov 17 17:10:08 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                  ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.574 ns                                       ; IRin[2]               ; register:IR|Output[2] ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.717 ns                                      ; register:PC|Output[2] ; OutIncre[3]           ; CLOCK_50   ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.805 ns                                      ; JMPmux                ; OutJMP[2]             ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.590 ns                                      ; IRin[4]               ; register:IR|Output[4] ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[2] ; register:PC|Output[3] ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                       ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                            ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[2] ; register:PC|Output[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.336 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[0] ; register:PC|Output[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.309 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[2] ; register:PC|Output[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.173 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[3] ; register:PC|Output[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.114 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[1] ; register:PC|Output[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.107 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[1] ; register:PC|Output[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.936 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[0] ; register:PC|Output[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.869 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[0] ; register:PC|Output[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:IR|Output[3] ; register:PC|Output[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:IR|Output[0] ; register:PC|Output[0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.687 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[1] ; register:PC|Output[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.673 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:IR|Output[2] ; register:PC|Output[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.670 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[3] ; register:PC|Output[4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:IR|Output[1] ; register:PC|Output[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[1] ; register:PC|Output[4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[0] ; register:PC|Output[0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.306 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[2] ; register:PC|Output[4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.287 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[0] ; register:PC|Output[4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.135 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:IR|Output[4] ; register:PC|Output[4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.041 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; register:PC|Output[4] ; register:PC|Output[4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+---------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                    ; To Clock ;
+-------+--------------+------------+---------+-----------------------+----------+
; N/A   ; None         ; 5.574 ns   ; IRin[2] ; register:IR|Output[2] ; CLOCK_50 ;
; N/A   ; None         ; 5.568 ns   ; IRin[3] ; register:IR|Output[3] ; CLOCK_50 ;
; N/A   ; None         ; 5.554 ns   ; IRin[5] ; register:IR|Output[5] ; CLOCK_50 ;
; N/A   ; None         ; 5.530 ns   ; JMPmux  ; register:PC|Output[1] ; CLOCK_50 ;
; N/A   ; None         ; 5.459 ns   ; IRload  ; register:IR|Output[0] ; CLOCK_50 ;
; N/A   ; None         ; 5.459 ns   ; IRload  ; register:IR|Output[1] ; CLOCK_50 ;
; N/A   ; None         ; 5.459 ns   ; IRload  ; register:IR|Output[2] ; CLOCK_50 ;
; N/A   ; None         ; 5.459 ns   ; IRload  ; register:IR|Output[3] ; CLOCK_50 ;
; N/A   ; None         ; 5.459 ns   ; IRload  ; register:IR|Output[4] ; CLOCK_50 ;
; N/A   ; None         ; 5.459 ns   ; IRload  ; register:IR|Output[5] ; CLOCK_50 ;
; N/A   ; None         ; 5.268 ns   ; JMPmux  ; register:PC|Output[2] ; CLOCK_50 ;
; N/A   ; None         ; 5.266 ns   ; JMPmux  ; register:PC|Output[3] ; CLOCK_50 ;
; N/A   ; None         ; 5.263 ns   ; JMPmux  ; register:PC|Output[0] ; CLOCK_50 ;
; N/A   ; None         ; 5.204 ns   ; IRin[1] ; register:IR|Output[1] ; CLOCK_50 ;
; N/A   ; None         ; 4.625 ns   ; JMPmux  ; register:PC|Output[4] ; CLOCK_50 ;
; N/A   ; None         ; 4.348 ns   ; IRload  ; register:IR|Output[6] ; CLOCK_50 ;
; N/A   ; None         ; 4.348 ns   ; IRload  ; register:IR|Output[7] ; CLOCK_50 ;
; N/A   ; None         ; 4.297 ns   ; IRin[0] ; register:IR|Output[0] ; CLOCK_50 ;
; N/A   ; None         ; 4.155 ns   ; PCload  ; register:PC|Output[0] ; CLOCK_50 ;
; N/A   ; None         ; 4.155 ns   ; PCload  ; register:PC|Output[1] ; CLOCK_50 ;
; N/A   ; None         ; 4.155 ns   ; PCload  ; register:PC|Output[2] ; CLOCK_50 ;
; N/A   ; None         ; 4.155 ns   ; PCload  ; register:PC|Output[3] ; CLOCK_50 ;
; N/A   ; None         ; 4.155 ns   ; PCload  ; register:PC|Output[4] ; CLOCK_50 ;
; N/A   ; None         ; 3.974 ns   ; IRin[6] ; register:IR|Output[6] ; CLOCK_50 ;
; N/A   ; None         ; 3.926 ns   ; IRin[7] ; register:IR|Output[7] ; CLOCK_50 ;
; N/A   ; None         ; 3.838 ns   ; IRin[4] ; register:IR|Output[4] ; CLOCK_50 ;
+-------+--------------+------------+---------+-----------------------+----------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+-----------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To          ; From Clock ;
+-------+--------------+------------+-----------------------+-------------+------------+
; N/A   ; None         ; 11.717 ns  ; register:PC|Output[2] ; OutIncre[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.690 ns  ; register:PC|Output[0] ; OutIncre[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.495 ns  ; register:PC|Output[3] ; OutIncre[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.488 ns  ; register:PC|Output[1] ; OutIncre[3] ; CLOCK_50   ;
; N/A   ; None         ; 10.949 ns  ; register:PC|Output[2] ; OutJMP[2]   ; CLOCK_50   ;
; N/A   ; None         ; 10.712 ns  ; register:PC|Output[1] ; OutJMP[2]   ; CLOCK_50   ;
; N/A   ; None         ; 10.566 ns  ; register:PC|Output[0] ; OutJMP[2]   ; CLOCK_50   ;
; N/A   ; None         ; 10.446 ns  ; register:IR|Output[2] ; OutJMP[2]   ; CLOCK_50   ;
; N/A   ; None         ; 9.410 ns   ; register:IR|Output[7] ; IRout[7]    ; CLOCK_50   ;
; N/A   ; None         ; 9.324 ns   ; register:PC|Output[3] ; OutIncre[4] ; CLOCK_50   ;
; N/A   ; None         ; 9.161 ns   ; register:PC|Output[3] ; OutJMP[4]   ; CLOCK_50   ;
; N/A   ; None         ; 9.126 ns   ; register:PC|Output[1] ; OutIncre[4] ; CLOCK_50   ;
; N/A   ; None         ; 8.963 ns   ; register:PC|Output[1] ; OutJMP[4]   ; CLOCK_50   ;
; N/A   ; None         ; 8.960 ns   ; register:PC|Output[2] ; OutIncre[4] ; CLOCK_50   ;
; N/A   ; None         ; 8.870 ns   ; register:IR|Output[0] ; OutJMP[0]   ; CLOCK_50   ;
; N/A   ; None         ; 8.855 ns   ; register:IR|Output[1] ; Address[1]  ; CLOCK_50   ;
; N/A   ; None         ; 8.817 ns   ; register:PC|Output[1] ; Address[1]  ; CLOCK_50   ;
; N/A   ; None         ; 8.808 ns   ; register:PC|Output[0] ; OutIncre[4] ; CLOCK_50   ;
; N/A   ; None         ; 8.797 ns   ; register:PC|Output[2] ; OutJMP[4]   ; CLOCK_50   ;
; N/A   ; None         ; 8.669 ns   ; register:PC|Output[4] ; OutIncre[4] ; CLOCK_50   ;
; N/A   ; None         ; 8.663 ns   ; register:PC|Output[0] ; OutJMP[1]   ; CLOCK_50   ;
; N/A   ; None         ; 8.652 ns   ; register:IR|Output[4] ; IRout[4]    ; CLOCK_50   ;
; N/A   ; None         ; 8.645 ns   ; register:PC|Output[0] ; OutJMP[4]   ; CLOCK_50   ;
; N/A   ; None         ; 8.551 ns   ; register:IR|Output[4] ; OutJMP[4]   ; CLOCK_50   ;
; N/A   ; None         ; 8.518 ns   ; register:PC|Output[2] ; OutJMP[3]   ; CLOCK_50   ;
; N/A   ; None         ; 8.491 ns   ; register:PC|Output[0] ; OutJMP[3]   ; CLOCK_50   ;
; N/A   ; None         ; 8.489 ns   ; register:PC|Output[0] ; OutJMP[0]   ; CLOCK_50   ;
; N/A   ; None         ; 8.467 ns   ; register:PC|Output[1] ; OutJMP[1]   ; CLOCK_50   ;
; N/A   ; None         ; 8.355 ns   ; register:PC|Output[2] ; Address[2]  ; CLOCK_50   ;
; N/A   ; None         ; 8.321 ns   ; register:PC|Output[4] ; Address[4]  ; CLOCK_50   ;
; N/A   ; None         ; 8.296 ns   ; register:PC|Output[3] ; OutJMP[3]   ; CLOCK_50   ;
; N/A   ; None         ; 8.291 ns   ; register:IR|Output[1] ; OutJMP[1]   ; CLOCK_50   ;
; N/A   ; None         ; 8.289 ns   ; register:PC|Output[1] ; OutJMP[3]   ; CLOCK_50   ;
; N/A   ; None         ; 8.169 ns   ; register:PC|Output[3] ; Address[3]  ; CLOCK_50   ;
; N/A   ; None         ; 7.995 ns   ; register:PC|Output[2] ; OutIncre[2] ; CLOCK_50   ;
; N/A   ; None         ; 7.966 ns   ; register:IR|Output[3] ; OutJMP[3]   ; CLOCK_50   ;
; N/A   ; None         ; 7.964 ns   ; register:PC|Output[4] ; OutJMP[4]   ; CLOCK_50   ;
; N/A   ; None         ; 7.933 ns   ; register:IR|Output[3] ; IRout[3]    ; CLOCK_50   ;
; N/A   ; None         ; 7.920 ns   ; register:IR|Output[2] ; IRout[2]    ; CLOCK_50   ;
; N/A   ; None         ; 7.848 ns   ; register:PC|Output[0] ; Address[0]  ; CLOCK_50   ;
; N/A   ; None         ; 7.839 ns   ; register:PC|Output[0] ; OutIncre[1] ; CLOCK_50   ;
; N/A   ; None         ; 7.786 ns   ; register:IR|Output[4] ; Address[4]  ; CLOCK_50   ;
; N/A   ; None         ; 7.763 ns   ; register:PC|Output[0] ; OutIncre[0] ; CLOCK_50   ;
; N/A   ; None         ; 7.758 ns   ; register:PC|Output[1] ; OutIncre[2] ; CLOCK_50   ;
; N/A   ; None         ; 7.757 ns   ; register:IR|Output[0] ; Address[0]  ; CLOCK_50   ;
; N/A   ; None         ; 7.733 ns   ; register:IR|Output[0] ; IRout[0]    ; CLOCK_50   ;
; N/A   ; None         ; 7.720 ns   ; register:PC|Output[0] ; PC40[0]     ; CLOCK_50   ;
; N/A   ; None         ; 7.683 ns   ; register:PC|Output[1] ; PC40[1]     ; CLOCK_50   ;
; N/A   ; None         ; 7.612 ns   ; register:PC|Output[0] ; OutIncre[2] ; CLOCK_50   ;
; N/A   ; None         ; 7.592 ns   ; register:IR|Output[2] ; Address[2]  ; CLOCK_50   ;
; N/A   ; None         ; 7.412 ns   ; register:IR|Output[3] ; Address[3]  ; CLOCK_50   ;
; N/A   ; None         ; 7.163 ns   ; register:PC|Output[1] ; OutIncre[1] ; CLOCK_50   ;
; N/A   ; None         ; 7.154 ns   ; register:IR|Output[1] ; IRout[1]    ; CLOCK_50   ;
; N/A   ; None         ; 7.039 ns   ; register:IR|Output[6] ; IRout[6]    ; CLOCK_50   ;
; N/A   ; None         ; 6.911 ns   ; register:PC|Output[3] ; PC40[3]     ; CLOCK_50   ;
; N/A   ; None         ; 6.816 ns   ; register:PC|Output[2] ; PC40[2]     ; CLOCK_50   ;
; N/A   ; None         ; 6.567 ns   ; register:PC|Output[4] ; PC40[4]     ; CLOCK_50   ;
; N/A   ; None         ; 6.529 ns   ; register:IR|Output[5] ; IRout[5]    ; CLOCK_50   ;
+-------+--------------+------------+-----------------------+-------------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+---------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To         ;
+-------+-------------------+-----------------+---------+------------+
; N/A   ; None              ; 13.805 ns       ; JMPmux  ; OutJMP[2]  ;
; N/A   ; None              ; 12.209 ns       ; Meminst ; Address[1] ;
; N/A   ; None              ; 12.207 ns       ; JMPmux  ; OutJMP[0]  ;
; N/A   ; None              ; 12.197 ns       ; Meminst ; Address[4] ;
; N/A   ; None              ; 12.085 ns       ; JMPmux  ; OutJMP[1]  ;
; N/A   ; None              ; 12.002 ns       ; Meminst ; Address[2] ;
; N/A   ; None              ; 11.927 ns       ; Meminst ; Address[0] ;
; N/A   ; None              ; 11.896 ns       ; JMPmux  ; OutJMP[4]  ;
; N/A   ; None              ; 11.822 ns       ; Meminst ; Address[3] ;
; N/A   ; None              ; 11.209 ns       ; JMPmux  ; OutJMP[3]  ;
+-------+-------------------+-----------------+---------+------------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+---------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                    ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------+----------+
; N/A           ; None        ; -3.590 ns ; IRin[4] ; register:IR|Output[4] ; CLOCK_50 ;
; N/A           ; None        ; -3.678 ns ; IRin[7] ; register:IR|Output[7] ; CLOCK_50 ;
; N/A           ; None        ; -3.726 ns ; IRin[6] ; register:IR|Output[6] ; CLOCK_50 ;
; N/A           ; None        ; -3.907 ns ; PCload  ; register:PC|Output[0] ; CLOCK_50 ;
; N/A           ; None        ; -3.907 ns ; PCload  ; register:PC|Output[1] ; CLOCK_50 ;
; N/A           ; None        ; -3.907 ns ; PCload  ; register:PC|Output[2] ; CLOCK_50 ;
; N/A           ; None        ; -3.907 ns ; PCload  ; register:PC|Output[3] ; CLOCK_50 ;
; N/A           ; None        ; -3.907 ns ; PCload  ; register:PC|Output[4] ; CLOCK_50 ;
; N/A           ; None        ; -4.049 ns ; IRin[0] ; register:IR|Output[0] ; CLOCK_50 ;
; N/A           ; None        ; -4.100 ns ; IRload  ; register:IR|Output[6] ; CLOCK_50 ;
; N/A           ; None        ; -4.100 ns ; IRload  ; register:IR|Output[7] ; CLOCK_50 ;
; N/A           ; None        ; -4.377 ns ; JMPmux  ; register:PC|Output[4] ; CLOCK_50 ;
; N/A           ; None        ; -4.956 ns ; IRin[1] ; register:IR|Output[1] ; CLOCK_50 ;
; N/A           ; None        ; -5.015 ns ; JMPmux  ; register:PC|Output[0] ; CLOCK_50 ;
; N/A           ; None        ; -5.018 ns ; JMPmux  ; register:PC|Output[3] ; CLOCK_50 ;
; N/A           ; None        ; -5.020 ns ; JMPmux  ; register:PC|Output[2] ; CLOCK_50 ;
; N/A           ; None        ; -5.211 ns ; IRload  ; register:IR|Output[0] ; CLOCK_50 ;
; N/A           ; None        ; -5.211 ns ; IRload  ; register:IR|Output[1] ; CLOCK_50 ;
; N/A           ; None        ; -5.211 ns ; IRload  ; register:IR|Output[2] ; CLOCK_50 ;
; N/A           ; None        ; -5.211 ns ; IRload  ; register:IR|Output[3] ; CLOCK_50 ;
; N/A           ; None        ; -5.211 ns ; IRload  ; register:IR|Output[4] ; CLOCK_50 ;
; N/A           ; None        ; -5.211 ns ; IRload  ; register:IR|Output[5] ; CLOCK_50 ;
; N/A           ; None        ; -5.282 ns ; JMPmux  ; register:PC|Output[1] ; CLOCK_50 ;
; N/A           ; None        ; -5.306 ns ; IRin[5] ; register:IR|Output[5] ; CLOCK_50 ;
; N/A           ; None        ; -5.320 ns ; IRin[3] ; register:IR|Output[3] ; CLOCK_50 ;
; N/A           ; None        ; -5.326 ns ; IRin[2] ; register:IR|Output[2] ; CLOCK_50 ;
+---------------+-------------+-----------+---------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Nov 17 17:10:08 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dp1 -c dp1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Info: Clock "CLOCK_50" Internal fmax is restricted to 380.08 MHz between source register "register:PC|Output[2]" and destination register "register:PC|Output[3]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.336 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N21; Fanout = 5; REG Node = 'register:PC|Output[2]'
            Info: 2: + IC(0.405 ns) + CELL(0.544 ns) = 0.949 ns; Loc. = LCCOMB_X1_Y11_N22; Fanout = 2; COMB Node = 'increment:inc|Add0~2'
            Info: 3: + IC(0.316 ns) + CELL(0.178 ns) = 1.443 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 2; COMB Node = 'outJMP[3]~3'
            Info: 4: + IC(0.480 ns) + CELL(0.413 ns) = 2.336 ns; Loc. = LCFF_X1_Y11_N15; Fanout = 4; REG Node = 'register:PC|Output[3]'
            Info: Total cell delay = 1.135 ns ( 48.59 % )
            Info: Total interconnect delay = 1.201 ns ( 51.41 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X1_Y11_N15; Fanout = 4; REG Node = 'register:PC|Output[3]'
                Info: Total cell delay = 1.628 ns ( 56.98 % )
                Info: Total interconnect delay = 1.229 ns ( 43.02 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X1_Y11_N21; Fanout = 5; REG Node = 'register:PC|Output[2]'
                Info: Total cell delay = 1.628 ns ( 56.98 % )
                Info: Total interconnect delay = 1.229 ns ( 43.02 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "register:IR|Output[2]" (data pin = "IRin[2]", clock pin = "CLOCK_50") is 5.574 ns
    Info: + Longest pin to register delay is 8.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J15; Fanout = 1; PIN Node = 'IRin[2]'
        Info: 2: + IC(7.192 ns) + CELL(0.413 ns) = 8.469 ns; Loc. = LCFF_X1_Y11_N11; Fanout = 3; REG Node = 'register:IR|Output[2]'
        Info: Total cell delay = 1.277 ns ( 15.08 % )
        Info: Total interconnect delay = 7.192 ns ( 84.92 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 2.857 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X1_Y11_N11; Fanout = 3; REG Node = 'register:IR|Output[2]'
        Info: Total cell delay = 1.628 ns ( 56.98 % )
        Info: Total interconnect delay = 1.229 ns ( 43.02 % )
Info: tco from clock "CLOCK_50" to destination pin "OutIncre[3]" through register "register:PC|Output[2]" is 11.717 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 2.857 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X1_Y11_N21; Fanout = 5; REG Node = 'register:PC|Output[2]'
        Info: Total cell delay = 1.628 ns ( 56.98 % )
        Info: Total interconnect delay = 1.229 ns ( 43.02 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.583 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N21; Fanout = 5; REG Node = 'register:PC|Output[2]'
        Info: 2: + IC(0.405 ns) + CELL(0.544 ns) = 0.949 ns; Loc. = LCCOMB_X1_Y11_N22; Fanout = 2; COMB Node = 'increment:inc|Add0~2'
        Info: 3: + IC(4.794 ns) + CELL(2.840 ns) = 8.583 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'OutIncre[3]'
        Info: Total cell delay = 3.384 ns ( 39.43 % )
        Info: Total interconnect delay = 5.199 ns ( 60.57 % )
Info: Longest tpd from source pin "JMPmux" to destination pin "OutJMP[2]" is 13.805 ns
    Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_H6; Fanout = 5; PIN Node = 'JMPmux'
    Info: 2: + IC(6.059 ns) + CELL(0.521 ns) = 7.424 ns; Loc. = LCCOMB_X1_Y11_N4; Fanout = 2; COMB Node = 'outJMP[2]~2'
    Info: 3: + IC(3.385 ns) + CELL(2.996 ns) = 13.805 ns; Loc. = PIN_Y16; Fanout = 0; PIN Node = 'OutJMP[2]'
    Info: Total cell delay = 4.361 ns ( 31.59 % )
    Info: Total interconnect delay = 9.444 ns ( 68.41 % )
Info: th for register "register:IR|Output[4]" (data pin = "IRin[4]", clock pin = "CLOCK_50") is -3.590 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.857 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 3; REG Node = 'register:IR|Output[4]'
        Info: Total cell delay = 1.628 ns ( 56.98 % )
        Info: Total interconnect delay = 1.229 ns ( 43.02 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.733 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H1; Fanout = 1; PIN Node = 'IRin[4]'
        Info: 2: + IC(5.456 ns) + CELL(0.413 ns) = 6.733 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 3; REG Node = 'register:IR|Output[4]'
        Info: Total cell delay = 1.277 ns ( 18.97 % )
        Info: Total interconnect delay = 5.456 ns ( 81.03 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Tue Nov 17 17:10:09 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


