[INF:CM0023] Creating log file ../../../build/tests/Scr1/slpp_all/surelog.log.

Scan libraries took t.ttts

[INF:PP0122] Preprocessing source file "builtin.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_hdu.sv".

[INF:PP0123] Preprocessing include file "src/includes/scr1_arch_description.svh".

[WRN:PP0103] src/includes/scr1_arch_description.svh:57: Undefining an unknown macro "SCR1_RVE_EXT".

[WRN:PP0103] src/includes/scr1_arch_description.svh:63: Undefining an unknown macro "SCR1_CLKCTRL_EN".

[INF:PP0123] Preprocessing include file "src/includes/scr1_arch_types.svh".

[INF:PP0123] Preprocessing include file "src/includes/scr1_riscv_isa_decoding.svh".

[INF:PP0123] Preprocessing include file "src/includes/scr1_hdu.svh".

[INF:PP0123] Preprocessing include file "src/includes/scr1_csr.svh".

[INF:PP0123] Preprocessing include file "src/includes/scr1_ipic.svh".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_tdu.sv".

[INF:PP0123] Preprocessing include file "src/includes/scr1_tdu.svh".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_ipic.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_csr.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_exu.sv".

[INF:PP0123] Preprocessing include file "src/includes/scr1_memif.svh".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_ialu.sv".

[INF:PP0123] Preprocessing include file "src/includes/scr1_search_ms1.svh".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_idu.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_ifu.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_lsu.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_mprf.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_top.sv".

[INF:PP0122] Preprocessing source file "src/core/primitives/scr1_reset_cells.sv".

[INF:PP0122] Preprocessing source file "src/core/primitives/scr1_cg.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_clk_ctrl.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_tapc_shift_reg.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_tapc.sv".

[INF:PP0123] Preprocessing include file "src/includes/scr1_tapc.svh".

[INF:PP0123] Preprocessing include file "src/includes/scr1_dm.svh".

[INF:PP0122] Preprocessing source file "src/core/scr1_tapc_synchronizer.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_core_top.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_dm.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_dmi.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_scu.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_dmem_router.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_imem_router.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_dp_memory.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_tcm.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_timer.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_mem_axi.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_top_axi.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_tracelog.sv".

[INF:PP0122] Preprocessing source file "src/tb/scr1_memory_tb_axi.sv".

[INF:PP0122] Preprocessing source file "src/tb/scr1_top_tb_axi.sv".

Preprocessing took t.ttts

Preprocessing took t.ttts
PP SSL Parsing: t.ttts ${SURELOG_DIR}/build/bin/sv/builtin.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_hdu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_tdu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_ipic.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_csr.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_exu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_ialu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_idu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_ifu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_lsu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_mprf.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_top.sv
PP SSL Parsing: t.ttts src/core/primitives/scr1_reset_cells.sv
PP SSL Parsing: t.ttts src/core/primitives/scr1_cg.sv
PP SSL Parsing: t.ttts src/core/scr1_clk_ctrl.sv
PP SSL Parsing: t.ttts src/core/scr1_tapc_shift_reg.sv
PP SSL Parsing: t.ttts src/core/scr1_tapc.sv
PP SSL Parsing: t.ttts src/core/scr1_tapc_synchronizer.sv
PP SSL Parsing: t.ttts src/core/scr1_core_top.sv
PP SSL Parsing: t.ttts src/core/scr1_dm.sv
PP SSL Parsing: t.ttts src/core/scr1_dmi.sv
PP SSL Parsing: t.ttts src/core/scr1_scu.sv
PP SSL Parsing: t.ttts src/top/scr1_dmem_router.sv
PP SSL Parsing: t.ttts src/top/scr1_imem_router.sv
PP SSL Parsing: t.ttts src/top/scr1_dp_memory.sv
PP SSL Parsing: t.ttts src/top/scr1_tcm.sv
PP SSL Parsing: t.ttts src/top/scr1_timer.sv
PP SSL Parsing: t.ttts src/top/scr1_mem_axi.sv
PP SSL Parsing: t.ttts src/top/scr1_top_axi.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_tracelog.sv
PP SSL Parsing: t.ttts src/tb/scr1_memory_tb_axi.sv
PP SSL Parsing: t.ttts src/tb/scr1_top_tb_axi.sv

[INF:PA0201] Parsing source file "builtin.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_hdu.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_tdu.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/pipeline/scr1_ipic.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_csr.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_exu.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_ialu.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_idu.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_ifu.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_lsu.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_mprf.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_top.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/core/primitives/scr1_reset_cells.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/core/primitives/scr1_cg.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/core/scr1_clk_ctrl.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/core/scr1_tapc_shift_reg.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/core/scr1_tapc.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/core/scr1_tapc_synchronizer.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/core/scr1_core_top.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/core/scr1_dm.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/core/scr1_dmi.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/core/scr1_scu.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/top/scr1_dmem_router.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/top/scr1_imem_router.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/top/scr1_dp_memory.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/top/scr1_tcm.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/top/scr1_timer.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/top/scr1_mem_axi.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/top/scr1_top_axi.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/pipeline/scr1_tracelog.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/tb/scr1_memory_tb_axi.sv".

Cache saving: t.ttts
[INF:PA0201] Parsing source file "src/tb/scr1_top_tb_axi.sv".

Cache saving: t.ttts
Parsing took t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/.${SURELOG_DIR}/build/bin/sv/builtin.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_hdu.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_tdu.sv
Cache saving: t.ttts
LL  Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_ipic.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_csr.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_exu.sv
Cache saving: t.ttts
LL  Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_ialu.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_idu.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_ifu.sv
Cache saving: t.ttts
LL  Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_lsu.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_mprf.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_top.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/primitives/scr1_reset_cells.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/primitives/scr1_cg.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_clk_ctrl.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_tapc_shift_reg.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_tapc.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_tapc_synchronizer.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_core_top.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_dm.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_dmi.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_scu.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_dmem_router.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_imem_router.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_dp_memory.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_tcm.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_timer.sv
Cache saving: t.ttts
LL  Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_mem_axi.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_top_axi.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_tracelog.sv
Cache saving: t.ttts
LL  Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/tb/scr1_memory_tb_axi.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/tb/scr1_top_tb_axi.sv
Cache saving: t.ttts

[WRN:PA0205] src/pipeline/scr1_pipe_hdu.sv:14: No timescale set for "scr1_pipe_hdu".

[WRN:PA0205] src/pipeline/scr1_pipe_tdu.sv:12: No timescale set for "scr1_pipe_tdu".

[WRN:PA0205] src/pipeline/scr1_ipic.sv:12: No timescale set for "scr1_ipic".

[WRN:PA0205] src/pipeline/scr1_pipe_csr.sv:19: No timescale set for "scr1_pipe_csr".

[WRN:PA0205] src/pipeline/scr1_pipe_exu.sv:19: No timescale set for "scr1_pipe_exu".

[WRN:PA0205] src/pipeline/scr1_pipe_ialu.sv:11: No timescale set for "scr1_pipe_ialu".

[WRN:PA0205] src/pipeline/scr1_pipe_idu.sv:11: No timescale set for "scr1_pipe_idu".

[WRN:PA0205] src/pipeline/scr1_pipe_ifu.sv:11: No timescale set for "scr1_pipe_ifu".

[WRN:PA0205] src/pipeline/scr1_pipe_lsu.sv:13: No timescale set for "scr1_pipe_lsu".

[WRN:PA0205] src/pipeline/scr1_pipe_mprf.sv:9: No timescale set for "scr1_pipe_mprf".

[WRN:PA0205] src/pipeline/scr1_pipe_top.sv:22: No timescale set for "scr1_pipe_top".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:6: No timescale set for "scr1_reset_buf_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:44: No timescale set for "scr1_reset_sync_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:71: No timescale set for "scr1_reset_buf_qlfy_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:132: No timescale set for "scr1_reset_and2_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:144: No timescale set for "scr1_reset_and3_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:156: No timescale set for "scr1_reset_mux2_cell".

[WRN:PA0205] src/core/scr1_tapc_shift_reg.sv:9: No timescale set for "scr1_tapc_shift_reg".

[WRN:PA0205] src/core/scr1_tapc.sv:12: No timescale set for "scr1_tapc".

[WRN:PA0205] src/core/scr1_tapc_synchronizer.sv:12: No timescale set for "scr1_tapc_synchronizer".

[WRN:PA0205] src/core/scr1_core_top.sv:19: No timescale set for "scr1_core_top".

[WRN:PA0205] src/core/scr1_dm.sv:12: No timescale set for "scr1_dm".

[WRN:PA0205] src/core/scr1_dmi.sv:11: No timescale set for "scr1_dmi".

[WRN:PA0205] src/core/scr1_scu.sv:10: No timescale set for "scr1_scu".

[WRN:PA0205] src/top/scr1_dmem_router.sv:8: No timescale set for "scr1_dmem_router".

[WRN:PA0205] src/top/scr1_imem_router.sv:8: No timescale set for "scr1_imem_router".

[WRN:PA0205] src/top/scr1_dp_memory.sv:9: No timescale set for "scr1_dp_memory".

[WRN:PA0205] src/top/scr1_tcm.sv:10: No timescale set for "scr1_tcm".

[WRN:PA0205] src/top/scr1_timer.sv:9: No timescale set for "scr1_timer".

[WRN:PA0205] src/top/scr1_mem_axi.sv:9: No timescale set for "scr1_mem_axi".

[WRN:PA0205] src/top/scr1_top_axi.sv:14: No timescale set for "scr1_top_axi".

[WRN:PA0205] src/pipeline/scr1_tracelog.sv:10: No timescale set for "scr1_tracelog".

[WRN:PA0205] src/tb/scr1_memory_tb_axi.sv:8: No timescale set for "scr1_memory_tb_axi".

[WRN:PA0205] src/tb/scr1_top_tb_axi.sv:10: No timescale set for "scr1_top_tb_axi".

[INF:CP0300] Compilation...

[INF:CP0303] src/core/scr1_core_top.sv:19: Compile module "work@scr1_core_top".

[INF:CP0303] src/core/scr1_dm.sv:12: Compile module "work@scr1_dm".

[INF:CP0303] src/top/scr1_dmem_router.sv:8: Compile module "work@scr1_dmem_router".

[INF:CP0303] src/core/scr1_dmi.sv:11: Compile module "work@scr1_dmi".

[INF:CP0303] src/top/scr1_dp_memory.sv:9: Compile module "work@scr1_dp_memory".

[INF:CP0303] src/top/scr1_imem_router.sv:8: Compile module "work@scr1_imem_router".

[INF:CP0303] src/pipeline/scr1_ipic.sv:12: Compile module "work@scr1_ipic".

[INF:CP0303] src/top/scr1_mem_axi.sv:9: Compile module "work@scr1_mem_axi".

[INF:CP0303] src/tb/scr1_memory_tb_axi.sv:8: Compile module "work@scr1_memory_tb_axi".

[INF:CP0303] src/pipeline/scr1_pipe_csr.sv:19: Compile module "work@scr1_pipe_csr".

[INF:CP0303] src/pipeline/scr1_pipe_exu.sv:19: Compile module "work@scr1_pipe_exu".

[INF:CP0303] src/pipeline/scr1_pipe_hdu.sv:14: Compile module "work@scr1_pipe_hdu".

[INF:CP0303] src/pipeline/scr1_pipe_ialu.sv:11: Compile module "work@scr1_pipe_ialu".

[INF:CP0303] src/pipeline/scr1_pipe_idu.sv:11: Compile module "work@scr1_pipe_idu".

[INF:CP0303] src/pipeline/scr1_pipe_ifu.sv:11: Compile module "work@scr1_pipe_ifu".

[INF:CP0303] src/pipeline/scr1_pipe_lsu.sv:13: Compile module "work@scr1_pipe_lsu".

[INF:CP0303] src/pipeline/scr1_pipe_mprf.sv:9: Compile module "work@scr1_pipe_mprf".

[INF:CP0303] src/pipeline/scr1_pipe_tdu.sv:12: Compile module "work@scr1_pipe_tdu".

[INF:CP0303] src/pipeline/scr1_pipe_top.sv:22: Compile module "work@scr1_pipe_top".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:132: Compile module "work@scr1_reset_and2_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:144: Compile module "work@scr1_reset_and3_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:6: Compile module "work@scr1_reset_buf_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:71: Compile module "work@scr1_reset_buf_qlfy_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:156: Compile module "work@scr1_reset_mux2_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:44: Compile module "work@scr1_reset_sync_cell".

[INF:CP0303] src/core/scr1_scu.sv:10: Compile module "work@scr1_scu".

[INF:CP0303] src/core/scr1_tapc.sv:12: Compile module "work@scr1_tapc".

[INF:CP0303] src/core/scr1_tapc_shift_reg.sv:9: Compile module "work@scr1_tapc_shift_reg".

[INF:CP0303] src/core/scr1_tapc_synchronizer.sv:12: Compile module "work@scr1_tapc_synchronizer".

[INF:CP0303] src/top/scr1_tcm.sv:10: Compile module "work@scr1_tcm".

[INF:CP0303] src/top/scr1_timer.sv:9: Compile module "work@scr1_timer".

[INF:CP0303] src/top/scr1_top_axi.sv:14: Compile module "work@scr1_top_axi".

[INF:CP0303] src/tb/scr1_top_tb_axi.sv:10: Compile module "work@scr1_top_tb_axi".

[INF:CP0303] src/pipeline/scr1_tracelog.sv:10: Compile module "work@scr1_tracelog".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

Compilation took t.ttts

[INF:EL0526] Design Elaboration...

[INF:CP0335] src/core/scr1_scu.sv:316: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_scu.gen_rst_inputs_sync".

[INF:CP0335] src/core/scr1_core_top.sv:215: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.gen_rst_inputs_sync".

[INF:CP0335] src/pipeline/scr1_pipe_csr.sv:684: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_pipe_top.i_pipe_csr.mtvec_base_ro".

[INF:CP0335] src/pipeline/scr1_pipe_hdu.sv:628: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_pipe_top.i_pipe_hdu.genblk1".

[INF:CP0335] src/core/scr1_tapc_shift_reg.sv:37: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_tapc.i_bypass_reg.dr_shift_reg".

[INF:CP0335] src/core/scr1_tapc_shift_reg.sv:37: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_tapc.i_tap_idcode_reg.dr_shift_reg".

[INF:CP0335] src/core/scr1_tapc_shift_reg.sv:37: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_tapc.i_tap_dr_bld_id_reg.dr_shift_reg".

[INF:CP0335] src/top/scr1_mem_axi.sv:301: Compile generate block "work@scr1_top_tb_axi.i_top.i_imem_axi.axi_resp_bp".

[INF:CP0335] src/top/scr1_mem_axi.sv:301: Compile generate block "work@scr1_top_tb_axi.i_top.i_dmem_axi.axi_resp_bp".

[INF:CP0335] src/tb/scr1_memory_tb_axi.sv:157: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0]".

[INF:CP0335] src/tb/scr1_memory_tb_axi.sv:288: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0].SVA_TBMEM_X_WSTRB[0]".

[NTE:EL0503] src/core/primitives/scr1_reset_cells.sv:144: Top level module "work@scr1_reset_and3_cell".

[NTE:EL0503] src/core/primitives/scr1_reset_cells.sv:156: Top level module "work@scr1_reset_mux2_cell".

[NTE:EL0503] src/pipeline/scr1_tracelog.sv:10: Top level module "work@scr1_tracelog".

[NTE:EL0503] src/tb/scr1_top_tb_axi.sv:10: Top level module "work@scr1_top_tb_axi".

[NTE:EL0504] Multiple top level modules in design.

[ERR:EL0514] src/pipeline/scr1_pipe_csr.sv:684: Undefined variable: SCR1_CSR_MTVEC_BASE_RW_BITS.

[ERR:CP0317] src/core/scr1_core_top.sv:133: Undefined type "type_scr1_hdu_dbgstates_e".

[ERR:CP0317] src/core/scr1_core_top.sv:140: Undefined type "type_scr1_hdu_hartstatus_s".

[ERR:CP0317] src/core/scr1_core_top.sv:141: Undefined type "type_scr1_hdu_hartstatus_s".

[ERR:CP0317] src/core/scr1_dm.sv:245: Undefined type "type_scr1_hdu_dbgstates_e".

[ERR:CP0317] src/top/scr1_dmem_router.sv:82: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_imem_router.sv:58: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_mem_axi.sv:120: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/pipeline/scr1_pipe_csr.sv:112: Undefined type "type_scr1_exc_code_e".

[ERR:CP0317] src/pipeline/scr1_pipe_csr.sv:113: Undefined type "type_scr1_exc_code_e".

[ERR:CP0317] src/pipeline/scr1_pipe_exu.sv:132: Undefined type "type_scr1_exu_cmd_s".

[ERR:CP0317] src/pipeline/scr1_pipe_exu.sv:158: Undefined type "type_scr1_exc_code_e".

[ERR:CP0317] src/pipeline/scr1_pipe_exu.sv:166: Undefined type "type_scr1_exc_code_e".

[ERR:CP0317] src/pipeline/scr1_pipe_idu.sv:46: Undefined type "type_scr1_instr_type_e".

[ERR:CP0317] src/pipeline/scr1_pipe_idu.sv:47: Undefined type "type_scr1_rvi_opcode_e".

[ERR:CP0317] src/pipeline/scr1_pipe_lsu.sv:54: Undefined type "type_scr1_lsu_cmd_sel_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:128: Undefined type "type_scr1_exu_cmd_s".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:149: Undefined type "type_scr1_csr_cmd_sel_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:158: Undefined type "type_scr1_exc_code_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:176: Undefined type "type_scr1_csr_cmd_sel_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:180: Undefined type "type_scr1_csr_resp_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:185: Undefined type "type_scr1_csr_cmd_sel_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:190: Undefined type "type_scr1_brkm_instr_mon_s".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:191: Undefined type "type_scr1_brkm_lsu_mon_s".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:201: Undefined type "type_scr1_brkm_instr_mon_s".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:202: Undefined type "type_scr1_brkm_lsu_mon_s".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:209: Undefined type "type_scr1_csr_cmd_sel_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:213: Undefined type "type_scr1_csr_resp_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:217: Undefined type "type_scr1_csr_cmd_sel_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:154: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:157: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:162: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:163: Undefined type "type_scr1_mem_width_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:167: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:172: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:175: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:180: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:181: Undefined type "type_scr1_mem_width_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:185: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:191: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:194: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:199: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:200: Undefined type "type_scr1_mem_width_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:204: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:209: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:210: Undefined type "type_scr1_mem_width_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:214: Undefined type "type_scr1_mem_resp_e".

[NTE:EL0508] Nb Top level modules: 4.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 42.

[NTE:EL0511] Nb leaf instances: 3.

Elaboration took t.ttts

==============
PROFILE
==============
Scan libraries took t.ttts
Preprocessing took t.ttts
PP SSL Parsing: t.ttts ${SURELOG_DIR}/build/bin/sv/builtin.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_hdu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_tdu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_ipic.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_csr.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_exu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_ialu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_idu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_ifu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_lsu.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_mprf.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_pipe_top.sv
PP SSL Parsing: t.ttts src/core/primitives/scr1_reset_cells.sv
PP SSL Parsing: t.ttts src/core/primitives/scr1_cg.sv
PP SSL Parsing: t.ttts src/core/scr1_clk_ctrl.sv
PP SSL Parsing: t.ttts src/core/scr1_tapc_shift_reg.sv
PP SSL Parsing: t.ttts src/core/scr1_tapc.sv
PP SSL Parsing: t.ttts src/core/scr1_tapc_synchronizer.sv
PP SSL Parsing: t.ttts src/core/scr1_core_top.sv
PP SSL Parsing: t.ttts src/core/scr1_dm.sv
PP SSL Parsing: t.ttts src/core/scr1_dmi.sv
PP SSL Parsing: t.ttts src/core/scr1_scu.sv
PP SSL Parsing: t.ttts src/top/scr1_dmem_router.sv
PP SSL Parsing: t.ttts src/top/scr1_imem_router.sv
PP SSL Parsing: t.ttts src/top/scr1_dp_memory.sv
PP SSL Parsing: t.ttts src/top/scr1_tcm.sv
PP SSL Parsing: t.ttts src/top/scr1_timer.sv
PP SSL Parsing: t.ttts src/top/scr1_mem_axi.sv
PP SSL Parsing: t.ttts src/top/scr1_top_axi.sv
PP SSL Parsing: t.ttts src/pipeline/scr1_tracelog.sv
PP SSL Parsing: t.ttts src/tb/scr1_memory_tb_axi.sv
PP SSL Parsing: t.ttts src/tb/scr1_top_tb_axi.sv
Parsing took t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/.${SURELOG_DIR}/build/bin/sv/builtin.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_hdu.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_tdu.sv
Cache saving: t.ttts
LL  Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_ipic.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_csr.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_exu.sv
Cache saving: t.ttts
LL  Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_ialu.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_idu.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_ifu.sv
Cache saving: t.ttts
LL  Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_lsu.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_mprf.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_pipe_top.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/primitives/scr1_reset_cells.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/primitives/scr1_cg.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_clk_ctrl.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_tapc_shift_reg.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_tapc.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_tapc_synchronizer.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_core_top.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_dm.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_dmi.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/core/scr1_scu.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_dmem_router.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_imem_router.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_dp_memory.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_tcm.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_timer.sv
Cache saving: t.ttts
LL  Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_mem_axi.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/top/scr1_top_axi.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/pipeline/scr1_tracelog.sv
Cache saving: t.ttts
LL  Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/tb/scr1_memory_tb_axi.sv
Cache saving: t.ttts
SLL Parsing: t.ttts ../../../build/tests/Scr1/slpp_all/work/./src/tb/scr1_top_tb_axi.sv
Cache saving: t.ttts
Compilation took t.ttts
Elaboration took t.ttts
Total time t.ttts
==============

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 47
[WARNING] : 36
[   NOTE] : 9

