<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_iopll_160/sim/ref_pll10_altera_iopll_160_d3szf3y.vo"
   type="VERILOG"
   library="ref_pll10_altera_iopll_160" />
 <file path="sim/ref_pll10.vhd" type="VHDL" hasInlineConfiguration="true" />
 <topLevel name="ref_pll10" />
 <deviceFamily name="arria10" />
</simPackage>
