// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// wire and assign
// wire_assign
//

// Design a module that takes one and two inputs and
// modifies its first input
module one_two( input in1, input in2, output out );
//
// wire_modify
//
module mod_mod ( input in1, input in2, input in3, input in4, input in5,
                 output out );
//
// wire_modify
//

// Design a module that takes one and two inputs and
// modifies its first input
module mod_mux ( input in1, input in2, input in3, input in4, input in5,
                 output out );
//
// wire_modify
//

// Design a module that takes one input and one output
module one_one( input in, output out );
//
// wire_modify
//

//endmodule
