Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Sat Dec 12 05:54:44 2020
| Host         : DESKTOP-APERTURE running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 567
+-----------+----------+---------------------------------------------------+------------+
| Rule      | Severity | Description                                       | Violations |
+-----------+----------+---------------------------------------------------+------------+
| UTLZ-1    | Error    | Resource utilization                              | 3          |
| DPIP-2    | Warning  | Input pipelining                                  | 218        |
| DPOP-3    | Warning  | PREG Output pipelining                            | 42         |
| DPOP-4    | Warning  | MREG Output pipelining                            | 256        |
| REQP-1773 | Warning  | RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31 | 24         |
| REQP-1775 | Warning  | RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71 | 24         |
+-----------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
UTLZ-1#1 Error
Resource utilization  - PBlock:ROOT
LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 82490 of such cell types but only 70560 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)ROOT
Related violations: <none>

UTLZ-1#2 Error
Resource utilization  - PBlock:ROOT
RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 483 of such cell types but only 432 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)ROOT
Related violations: <none>

UTLZ-1#3 Error
Resource utilization  - PBlock:ROOT
Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 86864 of such cell types but only 70560 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)ROOT
Related violations: <none>

DPIP-2#1 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/add_ln189_1_reg_54421_reg input design_1_i/FracNet_0/inst/add_ln189_1_reg_54421_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/add_ln196_1_reg_56496_reg input design_1_i/FracNet_0/inst/add_ln196_1_reg_56496_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_avgpool_fu_6843/add_ln203_2_reg_9695_reg input design_1_i/FracNet_0/inst/grp_avgpool_fu_6843/add_ln203_2_reg_9695_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U723/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U723/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U724/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U724/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U725/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U725/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U726/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U726/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U727/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U727/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U728/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U728/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U729/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U729/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U730/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U730/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U731/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U731/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U732/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U732/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U733/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U733/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U734/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U734/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U735/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U735/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U736/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U736/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U737/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U737/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U738/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U738/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U739/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U739/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U740/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U740/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U741/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U741/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U742/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U742/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U743/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U743/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U744/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U744/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U745/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U745/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U746/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U746/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U747/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U747/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U748/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U748/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U749/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U749/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U750/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U750/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U751/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U751/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U752/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U752/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U753/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U753/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U754/FracNet_mul_mul_1udo_DSP48_9_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U754/FracNet_mul_mul_1udo_DSP48_9_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U819/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U819/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U820/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U820/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U821/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U821/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U822/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U822/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U823/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U823/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U824/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U824/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U825/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U825/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U826/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U826/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U827/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U827/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U828/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U828/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U829/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U829/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U830/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U830/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U831/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U831/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U832/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U832/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#50 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U833/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U833/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#51 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U834/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U834/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#52 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U835/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U835/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#53 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U836/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U836/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#54 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U837/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U837/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#55 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U838/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U838/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#56 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U839/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U839/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#57 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U840/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U840/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#58 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U841/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U841/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#59 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U842/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U842/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#60 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U843/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U843/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#61 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U844/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U844/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#62 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U845/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U845/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#63 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U846/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U846/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#64 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U847/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U847/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#65 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U848/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U848/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#66 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U849/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U849/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#67 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U850/FracNet_mul_mul_1wdI_DSP48_11_U/p input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U850/FracNet_mul_mul_1wdI_DSP48_11_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#68 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_32_fu_17074_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_32_fu_17074_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#69 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_33_fu_17319_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_33_fu_17319_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#70 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_34_fu_17564_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_34_fu_17564_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#71 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_35_fu_17809_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_35_fu_17809_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#72 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_36_fu_18054_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_36_fu_18054_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#73 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_37_fu_18299_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_37_fu_18299_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#74 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_38_fu_18544_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_38_fu_18544_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#75 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_39_fu_18789_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_39_fu_18789_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#76 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_40_fu_19034_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_40_fu_19034_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#77 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_41_fu_19279_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_41_fu_19279_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#78 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_42_fu_19524_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_42_fu_19524_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#79 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_43_fu_19769_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_43_fu_19769_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#80 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_44_fu_20014_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_44_fu_20014_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#81 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_45_fu_20259_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_45_fu_20259_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#82 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_46_fu_20504_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_46_fu_20504_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#83 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_47_fu_20749_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_47_fu_20749_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#84 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_48_fu_20994_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_48_fu_20994_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#85 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_49_fu_21239_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_49_fu_21239_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#86 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_50_fu_21484_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_50_fu_21484_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#87 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_51_fu_21729_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_51_fu_21729_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#88 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_52_fu_21974_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_52_fu_21974_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#89 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_53_fu_22219_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_53_fu_22219_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#90 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_54_fu_22464_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_54_fu_22464_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#91 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_55_fu_22709_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_55_fu_22709_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#92 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_56_fu_22954_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_56_fu_22954_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#93 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_57_fu_23199_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_57_fu_23199_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#94 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_58_fu_23444_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_58_fu_23444_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#95 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_59_fu_23689_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_59_fu_23689_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#96 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_60_fu_23934_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_60_fu_23934_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#97 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_61_fu_24179_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_61_fu_24179_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#98 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_62_fu_24424_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_62_fu_24424_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#99 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_fu_16829_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_fu_16829_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#100 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_3_fu_49885_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_3_fu_49885_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#101 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_3_fu_49885_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_3_fu_49885_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#102 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_fu_5695_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_fu_5695_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#103 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_fu_5695_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_fu_5695_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#104 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_fu_5695_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_fu_5695_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#105 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln359_reg_76877_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln359_reg_76877_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#106 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_100_reg_80764_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_100_reg_80764_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#107 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_101_reg_80770_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_101_reg_80770_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#108 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_102_reg_80776_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_102_reg_80776_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#109 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_103_reg_80782_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_103_reg_80782_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#110 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_104_reg_80788_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_104_reg_80788_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#111 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_105_reg_80794_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_105_reg_80794_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#112 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_106_reg_80800_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_106_reg_80800_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#113 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_107_reg_80806_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_107_reg_80806_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#114 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_108_reg_80812_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_108_reg_80812_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#115 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_109_reg_80818_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_109_reg_80818_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#116 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_110_reg_80824_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_110_reg_80824_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#117 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_111_reg_80830_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_111_reg_80830_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#118 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_112_reg_80836_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_112_reg_80836_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#119 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_113_reg_80842_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_113_reg_80842_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#120 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_114_reg_80848_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_114_reg_80848_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#121 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_115_reg_80854_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_115_reg_80854_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#122 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_116_reg_80860_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_116_reg_80860_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#123 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_117_reg_80866_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_117_reg_80866_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#124 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_118_reg_80872_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_118_reg_80872_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#125 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_119_reg_80878_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_119_reg_80878_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#126 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_120_reg_80884_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_120_reg_80884_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#127 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_121_reg_80890_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_121_reg_80890_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#128 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_122_reg_80896_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_122_reg_80896_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#129 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_123_reg_80902_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_123_reg_80902_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#130 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_124_reg_80908_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_124_reg_80908_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#131 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_125_reg_80914_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_125_reg_80914_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#132 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_126_reg_80920_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_126_reg_80920_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#133 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_159_reg_86647_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_159_reg_86647_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#134 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_160_reg_86653_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_160_reg_86653_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#135 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_161_reg_86659_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_161_reg_86659_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#136 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_162_reg_86665_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_162_reg_86665_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#137 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_163_reg_86671_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_163_reg_86671_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#138 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_164_reg_86677_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_164_reg_86677_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#139 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_165_reg_86683_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_165_reg_86683_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#140 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_166_reg_86689_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_166_reg_86689_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#141 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_167_reg_86695_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_167_reg_86695_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#142 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_168_reg_86701_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_168_reg_86701_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#143 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_169_reg_86707_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_169_reg_86707_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#144 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_170_reg_86713_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_170_reg_86713_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#145 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_171_reg_86719_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_171_reg_86719_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#146 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_172_reg_86725_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_172_reg_86725_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#147 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_173_reg_86731_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_173_reg_86731_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#148 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_174_reg_86737_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_174_reg_86737_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#149 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_175_reg_86743_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_175_reg_86743_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#150 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_176_reg_86749_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_176_reg_86749_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#151 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_177_reg_86755_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_177_reg_86755_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#152 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_178_reg_86761_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_178_reg_86761_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#153 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_179_reg_86767_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_179_reg_86767_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#154 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_180_reg_86773_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_180_reg_86773_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#155 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_181_reg_86779_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_181_reg_86779_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#156 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_182_reg_86785_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_182_reg_86785_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#157 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_183_reg_86791_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_183_reg_86791_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#158 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_184_reg_86797_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_184_reg_86797_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#159 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_185_reg_86803_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_185_reg_86803_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#160 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_186_reg_86809_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_186_reg_86809_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#161 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_187_reg_86815_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_187_reg_86815_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#162 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_188_reg_86821_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_188_reg_86821_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#163 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_189_reg_86827_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_189_reg_86827_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#164 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_190_reg_86833_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_190_reg_86833_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#165 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_95_reg_80734_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_95_reg_80734_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#166 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_96_reg_80740_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_96_reg_80740_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#167 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_97_reg_80746_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_97_reg_80746_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#168 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_98_reg_80752_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_98_reg_80752_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#169 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_99_reg_80758_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_99_reg_80758_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#170 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln414_fu_3860_p2 input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln414_fu_3860_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#171 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/out_buf_index_reg_76979_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/out_buf_index_reg_76979_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#172 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/out_buf_index_reg_76979_reg input design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/out_buf_index_reg_76979_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#173 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_load_conv1x1_weights_fu_6966/tmp_reg_1455_reg input design_1_i/FracNet_0/inst/grp_load_conv1x1_weights_fu_6966/tmp_reg_1455_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#174 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_load_conv1x1_weights_fu_6966/tmp_reg_1455_reg input design_1_i/FracNet_0/inst/grp_load_conv1x1_weights_fu_6966/tmp_reg_1455_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#175 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_load_conv1x1_weights_fu_6966/tmp_reg_1455_reg input design_1_i/FracNet_0/inst/grp_load_conv1x1_weights_fu_6966/tmp_reg_1455_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#176 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_load_conv3x3_weights_fu_6480/tmp60_reg_15709_reg input design_1_i/FracNet_0/inst/grp_load_conv3x3_weights_fu_6480/tmp60_reg_15709_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#177 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_load_conv3x3_weights_fu_6480/tmp60_reg_15709_reg input design_1_i/FracNet_0/inst/grp_load_conv3x3_weights_fu_6480/tmp60_reg_15709_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#178 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_load_conv3x3_weights_fu_6480/tmp60_reg_15709_reg input design_1_i/FracNet_0/inst/grp_load_conv3x3_weights_fu_6480/tmp60_reg_15709_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#179 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln186_1_reg_2694_reg input design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln186_1_reg_2694_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#180 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln186_1_reg_2694_reg input design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln186_1_reg_2694_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#181 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln186_1_reg_2694_reg input design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln186_1_reg_2694_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#182 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln202_1_reg_2710_reg input design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln202_1_reg_2710_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#183 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln202_1_reg_2710_reg input design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln202_1_reg_2710_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#184 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_pg_conv3x3_tile_fu_4364/msb_output_index_reg_24329_reg input design_1_i/FracNet_0/inst/grp_pg_conv3x3_tile_fu_4364/msb_output_index_reg_24329_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#185 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_pg_conv3x3_tile_fu_4364/mul_ln122_reg_23483_reg input design_1_i/FracNet_0/inst/grp_pg_conv3x3_tile_fu_4364/mul_ln122_reg_23483_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#186 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/grp_pg_conv3x3_tile_fu_4364/mul_ln122_reg_23483_reg input design_1_i/FracNet_0/inst/grp_pg_conv3x3_tile_fu_4364/mul_ln122_reg_23483_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#187 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_191_reg_54763_reg input design_1_i/FracNet_0/inst/mul_ln1118_191_reg_54763_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#188 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_192_reg_54769_reg input design_1_i/FracNet_0/inst/mul_ln1118_192_reg_54769_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#189 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_193_reg_54775_reg input design_1_i/FracNet_0/inst/mul_ln1118_193_reg_54775_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#190 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_194_reg_54781_reg input design_1_i/FracNet_0/inst/mul_ln1118_194_reg_54781_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#191 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_195_reg_54787_reg input design_1_i/FracNet_0/inst/mul_ln1118_195_reg_54787_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#192 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_196_reg_54793_reg input design_1_i/FracNet_0/inst/mul_ln1118_196_reg_54793_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#193 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_197_reg_54799_reg input design_1_i/FracNet_0/inst/mul_ln1118_197_reg_54799_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#194 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_198_reg_54805_reg input design_1_i/FracNet_0/inst/mul_ln1118_198_reg_54805_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#195 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_199_reg_54811_reg input design_1_i/FracNet_0/inst/mul_ln1118_199_reg_54811_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#196 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_200_reg_54817_reg input design_1_i/FracNet_0/inst/mul_ln1118_200_reg_54817_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#197 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_201_reg_54823_reg input design_1_i/FracNet_0/inst/mul_ln1118_201_reg_54823_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#198 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_202_reg_54829_reg input design_1_i/FracNet_0/inst/mul_ln1118_202_reg_54829_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#199 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_203_reg_54835_reg input design_1_i/FracNet_0/inst/mul_ln1118_203_reg_54835_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#200 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_204_reg_54841_reg input design_1_i/FracNet_0/inst/mul_ln1118_204_reg_54841_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#201 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_205_reg_54847_reg input design_1_i/FracNet_0/inst/mul_ln1118_205_reg_54847_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#202 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_206_reg_54853_reg input design_1_i/FracNet_0/inst/mul_ln1118_206_reg_54853_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#203 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_207_reg_54859_reg input design_1_i/FracNet_0/inst/mul_ln1118_207_reg_54859_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#204 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_208_reg_54865_reg input design_1_i/FracNet_0/inst/mul_ln1118_208_reg_54865_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#205 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_209_reg_54871_reg input design_1_i/FracNet_0/inst/mul_ln1118_209_reg_54871_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#206 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_210_reg_54877_reg input design_1_i/FracNet_0/inst/mul_ln1118_210_reg_54877_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#207 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_211_reg_54883_reg input design_1_i/FracNet_0/inst/mul_ln1118_211_reg_54883_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#208 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_212_reg_54889_reg input design_1_i/FracNet_0/inst/mul_ln1118_212_reg_54889_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#209 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_213_reg_54895_reg input design_1_i/FracNet_0/inst/mul_ln1118_213_reg_54895_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#210 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_214_reg_54901_reg input design_1_i/FracNet_0/inst/mul_ln1118_214_reg_54901_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#211 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_215_reg_54907_reg input design_1_i/FracNet_0/inst/mul_ln1118_215_reg_54907_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#212 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_216_reg_54913_reg input design_1_i/FracNet_0/inst/mul_ln1118_216_reg_54913_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#213 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_217_reg_54919_reg input design_1_i/FracNet_0/inst/mul_ln1118_217_reg_54919_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#214 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_218_reg_54925_reg input design_1_i/FracNet_0/inst/mul_ln1118_218_reg_54925_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#215 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_219_reg_54931_reg input design_1_i/FracNet_0/inst/mul_ln1118_219_reg_54931_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#216 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_220_reg_54937_reg input design_1_i/FracNet_0/inst/mul_ln1118_220_reg_54937_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#217 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_221_reg_54943_reg input design_1_i/FracNet_0/inst/mul_ln1118_221_reg_54943_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#218 Warning
Input pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_reg_54757_reg input design_1_i/FracNet_0/inst/mul_ln1118_reg_54757_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/FracNet_mul_33ns_Bew_U1342/FracNet_mul_33ns_Bew_MulnS_5_U/tmp_product output design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/FracNet_mul_33ns_Bew_U1342/FracNet_mul_33ns_Bew_MulnS_5_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/FracNet_mul_33ns_Bew_U1342/FracNet_mul_33ns_Bew_MulnS_5_U/tmp_product__0 output design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/FracNet_mul_33ns_Bew_U1342/FracNet_mul_33ns_Bew_MulnS_5_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_32s_8mb6_U713/FracNet_mul_32s_8mb6_MulnS_2_U/tmp_product output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_32s_8mb6_U713/FracNet_mul_32s_8mb6_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_32s_8mb6_U716/FracNet_mul_32s_8mb6_MulnS_2_U/tmp_product output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_32s_8mb6_U716/FracNet_mul_32s_8mb6_MulnS_2_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#5 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_7ns_3ncg_U714/FracNet_mul_7ns_3ncg_MulnS_3_U/tmp_product output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_7ns_3ncg_U714/FracNet_mul_7ns_3ncg_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#6 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_7ns_3ncg_U717/FracNet_mul_7ns_3ncg_MulnS_3_U/tmp_product output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_7ns_3ncg_U717/FracNet_mul_7ns_3ncg_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#7 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U761/FracNet_mul_mul_1vdy_DSP48_10_U/p output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U761/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#8 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_32_fu_17074_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_32_fu_17074_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#9 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_33_fu_17319_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_33_fu_17319_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#10 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_34_fu_17564_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_34_fu_17564_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#11 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_35_fu_17809_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_35_fu_17809_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#12 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_36_fu_18054_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_36_fu_18054_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#13 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_37_fu_18299_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_37_fu_18299_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#14 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_38_fu_18544_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_38_fu_18544_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#15 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_39_fu_18789_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_39_fu_18789_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#16 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_40_fu_19034_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_40_fu_19034_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#17 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_41_fu_19279_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_41_fu_19279_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#18 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_42_fu_19524_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_42_fu_19524_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#19 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_43_fu_19769_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_43_fu_19769_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#20 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_44_fu_20014_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_44_fu_20014_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#21 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_45_fu_20259_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_45_fu_20259_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#22 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_46_fu_20504_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_46_fu_20504_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#23 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_47_fu_20749_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_47_fu_20749_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#24 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_48_fu_20994_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_48_fu_20994_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#25 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_49_fu_21239_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_49_fu_21239_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#26 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_50_fu_21484_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_50_fu_21484_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#27 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_51_fu_21729_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_51_fu_21729_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#28 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_52_fu_21974_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_52_fu_21974_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#29 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_53_fu_22219_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_53_fu_22219_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#30 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_54_fu_22464_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_54_fu_22464_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#31 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_55_fu_22709_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_55_fu_22709_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#32 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_56_fu_22954_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_56_fu_22954_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#33 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_57_fu_23199_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_57_fu_23199_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#34 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_58_fu_23444_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_58_fu_23444_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#35 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_59_fu_23689_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_59_fu_23689_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#36 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_60_fu_23934_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_60_fu_23934_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#37 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_61_fu_24179_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_61_fu_24179_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#38 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_62_fu_24424_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_62_fu_24424_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#39 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_fu_16829_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1192_fu_16829_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#40 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_3_fu_49885_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_3_fu_49885_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#41 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_fu_5695_p2 output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln355_fu_5695_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#42 Warning
PREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_120_reg_80884_reg output design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_120_reg_80884_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/add_ln189_1_reg_54421_reg multiplier stage design_1_i/FracNet_0/inst/add_ln189_1_reg_54421_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/add_ln196_1_reg_56496_reg multiplier stage design_1_i/FracNet_0/inst/add_ln196_1_reg_56496_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/add_ln414_reg_54752_reg multiplier stage design_1_i/FracNet_0/inst/add_ln414_reg_54752_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#4 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/feat_buf_all_V_addr_2_reg_54377_reg multiplier stage design_1_i/FracNet_0/inst/feat_buf_all_V_addr_2_reg_54377_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#5 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/FracNet_mul_33ns_Bew_U1342/FracNet_mul_33ns_Bew_MulnS_5_U/p_reg multiplier stage design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/FracNet_mul_33ns_Bew_U1342/FracNet_mul_33ns_Bew_MulnS_5_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#6 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/FracNet_mul_33ns_Bew_U1342/FracNet_mul_33ns_Bew_MulnS_5_U/p_reg__0 multiplier stage design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/FracNet_mul_33ns_Bew_U1342/FracNet_mul_33ns_Bew_MulnS_5_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#7 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/FracNet_mul_33ns_Bew_U1342/FracNet_mul_33ns_Bew_MulnS_5_U/tmp_product multiplier stage design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/FracNet_mul_33ns_Bew_U1342/FracNet_mul_33ns_Bew_MulnS_5_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#8 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/FracNet_mul_33ns_Bew_U1342/FracNet_mul_33ns_Bew_MulnS_5_U/tmp_product__0 multiplier stage design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/FracNet_mul_33ns_Bew_U1342/FracNet_mul_33ns_Bew_MulnS_5_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#9 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/add_ln610_1_reg_11627_reg multiplier stage design_1_i/FracNet_0/inst/grp_avgpool7x7_fu_6804/add_ln610_1_reg_11627_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#10 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_avgpool_fu_6843/add_ln203_2_reg_9695_reg multiplier stage design_1_i/FracNet_0/inst/grp_avgpool_fu_6843/add_ln203_2_reg_9695_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#11 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_32s_8mb6_U713/FracNet_mul_32s_8mb6_MulnS_2_U/p_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_32s_8mb6_U713/FracNet_mul_32s_8mb6_MulnS_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#12 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_32s_8mb6_U713/FracNet_mul_32s_8mb6_MulnS_2_U/tmp_product multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_32s_8mb6_U713/FracNet_mul_32s_8mb6_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#13 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_32s_8mb6_U716/FracNet_mul_32s_8mb6_MulnS_2_U/p_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_32s_8mb6_U716/FracNet_mul_32s_8mb6_MulnS_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#14 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_32s_8mb6_U716/FracNet_mul_32s_8mb6_MulnS_2_U/tmp_product multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_32s_8mb6_U716/FracNet_mul_32s_8mb6_MulnS_2_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#15 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_7ns_3ncg_U714/FracNet_mul_7ns_3ncg_MulnS_3_U/p_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_7ns_3ncg_U714/FracNet_mul_7ns_3ncg_MulnS_3_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#16 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_7ns_3ncg_U714/FracNet_mul_7ns_3ncg_MulnS_3_U/tmp_product multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_7ns_3ncg_U714/FracNet_mul_7ns_3ncg_MulnS_3_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#17 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_7ns_3ncg_U717/FracNet_mul_7ns_3ncg_MulnS_3_U/p_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_7ns_3ncg_U717/FracNet_mul_7ns_3ncg_MulnS_3_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#18 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_7ns_3ncg_U717/FracNet_mul_7ns_3ncg_MulnS_3_U/tmp_product multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_7ns_3ncg_U717/FracNet_mul_7ns_3ncg_MulnS_3_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#19 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U723/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U723/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#20 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U724/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U724/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#21 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U725/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U725/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#22 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U726/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U726/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#23 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U727/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U727/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#24 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U728/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U728/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#25 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U729/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U729/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#26 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U730/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U730/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#27 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U731/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U731/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#28 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U732/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U732/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#29 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U733/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U733/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#30 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U734/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U734/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#31 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U735/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U735/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#32 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U736/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U736/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#33 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U737/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U737/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#34 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U738/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U738/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#35 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U739/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U739/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#36 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U740/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U740/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#37 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U741/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U741/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#38 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U742/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U742/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#39 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U743/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U743/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#40 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U744/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U744/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#41 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U745/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U745/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#42 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U746/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U746/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#43 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U747/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U747/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#44 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U748/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U748/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#45 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U749/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U749/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#46 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U750/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U750/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#47 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U751/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U751/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#48 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U752/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U752/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#49 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U753/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U753/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#50 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U754/FracNet_mul_mul_1udo_DSP48_9_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1udo_U754/FracNet_mul_mul_1udo_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#51 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U755/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U755/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#52 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U756/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U756/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#53 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U757/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U757/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#54 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U758/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U758/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#55 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U759/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U759/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#56 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U760/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U760/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#57 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U761/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U761/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#58 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U762/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U762/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#59 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U763/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U763/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#60 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U764/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U764/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#61 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U765/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U765/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#62 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U766/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U766/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#63 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U767/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U767/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#64 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U768/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U768/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#65 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U769/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U769/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#66 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U770/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U770/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#67 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U771/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U771/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#68 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U772/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U772/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#69 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U773/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U773/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#70 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U774/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U774/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#71 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U775/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U775/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#72 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U776/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U776/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#73 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U777/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U777/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#74 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U778/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U778/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#75 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U779/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U779/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#76 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U780/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U780/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#77 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U781/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U781/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#78 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U782/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U782/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#79 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U783/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U783/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#80 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U784/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U784/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#81 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U785/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U785/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#82 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U786/FracNet_mul_mul_1vdy_DSP48_10_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1vdy_U786/FracNet_mul_mul_1vdy_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#83 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U819/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U819/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#84 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U820/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U820/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#85 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U821/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U821/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#86 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U822/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U822/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#87 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U823/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U823/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#88 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U824/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U824/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#89 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U825/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U825/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#90 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U826/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U826/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#91 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U827/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U827/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#92 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U828/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U828/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#93 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U829/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U829/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#94 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U830/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U830/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#95 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U831/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U831/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#96 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U832/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U832/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#97 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U833/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U833/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#98 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U834/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U834/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#99 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U835/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U835/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#100 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U836/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U836/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#101 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U837/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U837/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#102 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U838/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U838/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#103 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U839/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U839/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#104 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U840/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U840/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#105 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U841/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U841/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#106 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U842/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U842/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#107 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U843/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U843/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#108 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U844/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U844/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#109 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U845/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U845/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#110 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U846/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U846/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#111 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U847/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U847/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#112 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U848/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U848/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#113 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U849/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U849/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#114 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U850/FracNet_mul_mul_1wdI_DSP48_11_U/p multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/FracNet_mul_mul_1wdI_U850/FracNet_mul_mul_1wdI_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#115 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1265_reg_76969_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln1265_reg_76969_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#116 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln352_reg_76959_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln352_reg_76959_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#117 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln359_reg_76877_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln359_reg_76877_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#118 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln361_1_reg_76964_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/add_ln361_1_reg_76964_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#119 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_100_reg_80764_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_100_reg_80764_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#120 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_101_reg_80770_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_101_reg_80770_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#121 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_102_reg_80776_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_102_reg_80776_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#122 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_103_reg_80782_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_103_reg_80782_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#123 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_104_reg_80788_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_104_reg_80788_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#124 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_105_reg_80794_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_105_reg_80794_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#125 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_106_reg_80800_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_106_reg_80800_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#126 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_107_reg_80806_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_107_reg_80806_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#127 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_108_reg_80812_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_108_reg_80812_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#128 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_109_reg_80818_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_109_reg_80818_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#129 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_110_reg_80824_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_110_reg_80824_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#130 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_111_reg_80830_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_111_reg_80830_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#131 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_112_reg_80836_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_112_reg_80836_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#132 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_113_reg_80842_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_113_reg_80842_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#133 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_114_reg_80848_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_114_reg_80848_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#134 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_115_reg_80854_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_115_reg_80854_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#135 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_116_reg_80860_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_116_reg_80860_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#136 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_117_reg_80866_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_117_reg_80866_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#137 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_118_reg_80872_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_118_reg_80872_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#138 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_119_reg_80878_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_119_reg_80878_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#139 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_121_reg_80890_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_121_reg_80890_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#140 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_122_reg_80896_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_122_reg_80896_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#141 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_123_reg_80902_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_123_reg_80902_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#142 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_124_reg_80908_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_124_reg_80908_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#143 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_125_reg_80914_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_125_reg_80914_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#144 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_126_reg_80920_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_126_reg_80920_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#145 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_159_reg_86647_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_159_reg_86647_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#146 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_160_reg_86653_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_160_reg_86653_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#147 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_161_reg_86659_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_161_reg_86659_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#148 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_162_reg_86665_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_162_reg_86665_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#149 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_163_reg_86671_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_163_reg_86671_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#150 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_164_reg_86677_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_164_reg_86677_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#151 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_165_reg_86683_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_165_reg_86683_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#152 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_166_reg_86689_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_166_reg_86689_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#153 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_167_reg_86695_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_167_reg_86695_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#154 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_168_reg_86701_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_168_reg_86701_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#155 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_169_reg_86707_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_169_reg_86707_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#156 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_170_reg_86713_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_170_reg_86713_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#157 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_171_reg_86719_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_171_reg_86719_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#158 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_172_reg_86725_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_172_reg_86725_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#159 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_173_reg_86731_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_173_reg_86731_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#160 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_174_reg_86737_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_174_reg_86737_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#161 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_175_reg_86743_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_175_reg_86743_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#162 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_176_reg_86749_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_176_reg_86749_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#163 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_177_reg_86755_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_177_reg_86755_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#164 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_178_reg_86761_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_178_reg_86761_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#165 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_179_reg_86767_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_179_reg_86767_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#166 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_180_reg_86773_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_180_reg_86773_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#167 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_181_reg_86779_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_181_reg_86779_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#168 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_182_reg_86785_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_182_reg_86785_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#169 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_183_reg_86791_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_183_reg_86791_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#170 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_184_reg_86797_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_184_reg_86797_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#171 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_185_reg_86803_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_185_reg_86803_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#172 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_186_reg_86809_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_186_reg_86809_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#173 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_187_reg_86815_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_187_reg_86815_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#174 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_188_reg_86821_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_188_reg_86821_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#175 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_189_reg_86827_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_189_reg_86827_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#176 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_190_reg_86833_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_190_reg_86833_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#177 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_95_reg_80734_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_95_reg_80734_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#178 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_96_reg_80740_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_96_reg_80740_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#179 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_97_reg_80746_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_97_reg_80746_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#180 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_98_reg_80752_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_98_reg_80752_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#181 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_99_reg_80758_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln1118_99_reg_80758_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#182 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln414_fu_3860_p2 multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/mul_ln414_fu_3860_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#183 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/out_buf_index_reg_76979_reg multiplier stage design_1_i/FracNet_0/inst/grp_bn_relu_sc_relu_fu_5204/out_buf_index_reg_76979_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#184 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_load_conv1x1_weights_fu_6966/tmp_reg_1455_reg multiplier stage design_1_i/FracNet_0/inst/grp_load_conv1x1_weights_fu_6966/tmp_reg_1455_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#185 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_load_conv3x3_weights_fu_6480/tmp60_reg_15709_reg multiplier stage design_1_i/FracNet_0/inst/grp_load_conv3x3_weights_fu_6480/tmp60_reg_15709_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#186 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_load_shortcut_fu_7000/FracNet_mul_29s_9hbi_U666/FracNet_mul_29s_9hbi_MulnS_0_U/p_reg multiplier stage design_1_i/FracNet_0/inst/grp_load_shortcut_fu_7000/FracNet_mul_29s_9hbi_U666/FracNet_mul_29s_9hbi_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#187 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_load_shortcut_fu_7000/add_ln203_reg_2325_reg multiplier stage design_1_i/FracNet_0/inst/grp_load_shortcut_fu_7000/add_ln203_reg_2325_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#188 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1416/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1416/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#189 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1417/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1417/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#190 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1418/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1418/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#191 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1419/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1419/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#192 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1420/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1420/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#193 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1421/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1421/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#194 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1422/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1422/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#195 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1423/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1423/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#196 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1424/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1424/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#197 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1425/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1425/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#198 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1426/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1426/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#199 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1427/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1427/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#200 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1428/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1428/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#201 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1429/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1429/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#202 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1430/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1430/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#203 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1431/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1431/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#204 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1432/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1432/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#205 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1433/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1433/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#206 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1434/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1434/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#207 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1435/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1435/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#208 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1436/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1436/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#209 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1437/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1437/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#210 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1438/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1438/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#211 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1439/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1439/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#212 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1440/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1440/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#213 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1441/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1441/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#214 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1442/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1442/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#215 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1443/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1443/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#216 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1444/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1444/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#217 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1445/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1445/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#218 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1446/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1446/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#219 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1447/FracNet_mul_mul_1bak_DSP48_16_U/p multiplier stage design_1_i/FracNet_0/inst/grp_matmul32_fu_6439/FracNet_mul_mul_1bak_U1447/FracNet_mul_mul_1bak_DSP48_16_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#220 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln186_3_reg_2715_reg multiplier stage design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln186_3_reg_2715_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#221 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln202_1_reg_2710_reg multiplier stage design_1_i/FracNet_0/inst/grp_pg_conv1x1_tile_fu_6115/add_ln202_1_reg_2710_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#222 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_pg_conv3x3_tile_fu_4364/add_ln321_1_reg_24251_reg multiplier stage design_1_i/FracNet_0/inst/grp_pg_conv3x3_tile_fu_4364/add_ln321_1_reg_24251_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#223 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_pg_conv3x3_tile_fu_4364/msb_output_index_reg_24329_reg multiplier stage design_1_i/FracNet_0/inst/grp_pg_conv3x3_tile_fu_4364/msb_output_index_reg_24329_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#224 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/grp_pg_conv3x3_tile_fu_4364/mul_ln122_reg_23483_reg multiplier stage design_1_i/FracNet_0/inst/grp_pg_conv3x3_tile_fu_4364/mul_ln122_reg_23483_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#225 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_191_reg_54763_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_191_reg_54763_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#226 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_192_reg_54769_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_192_reg_54769_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#227 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_193_reg_54775_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_193_reg_54775_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#228 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_194_reg_54781_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_194_reg_54781_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#229 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_195_reg_54787_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_195_reg_54787_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#230 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_196_reg_54793_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_196_reg_54793_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#231 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_197_reg_54799_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_197_reg_54799_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#232 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_198_reg_54805_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_198_reg_54805_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#233 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_199_reg_54811_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_199_reg_54811_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#234 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_200_reg_54817_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_200_reg_54817_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#235 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_201_reg_54823_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_201_reg_54823_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#236 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_202_reg_54829_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_202_reg_54829_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#237 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_203_reg_54835_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_203_reg_54835_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#238 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_204_reg_54841_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_204_reg_54841_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#239 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_205_reg_54847_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_205_reg_54847_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#240 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_206_reg_54853_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_206_reg_54853_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#241 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_207_reg_54859_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_207_reg_54859_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#242 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_208_reg_54865_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_208_reg_54865_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#243 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_209_reg_54871_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_209_reg_54871_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#244 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_210_reg_54877_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_210_reg_54877_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#245 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_211_reg_54883_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_211_reg_54883_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#246 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_212_reg_54889_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_212_reg_54889_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#247 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_213_reg_54895_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_213_reg_54895_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#248 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_214_reg_54901_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_214_reg_54901_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#249 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_215_reg_54907_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_215_reg_54907_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#250 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_216_reg_54913_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_216_reg_54913_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#251 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_217_reg_54919_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_217_reg_54919_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#252 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_218_reg_54925_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_218_reg_54925_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#253 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_219_reg_54931_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_219_reg_54931_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#254 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_220_reg_54937_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_220_reg_54937_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#255 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_221_reg_54943_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_221_reg_54943_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#256 Warning
MREG Output pipelining  
DSP design_1_i/FracNet_0/inst/mul_ln1118_reg_54757_reg multiplier stage design_1_i/FracNet_0/inst/mul_ln1118_reg_54757_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

REQP-1773#1 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_0_14 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#2 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_0_19 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#3 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_0_24 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#4 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_0_29 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#5 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_0_4 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#6 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_0_9 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#7 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_1_14 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#8 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_1_19 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#9 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_1_24 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#10 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_1_29 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#11 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_1_4 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#12 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_1_9 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#13 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_2_14 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#14 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_2_19 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#15 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_2_24 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#16 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_2_29 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#17 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_2_4 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#18 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_2_9 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#19 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_3_14 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#20 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_3_19 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#21 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_3_24 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#22 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_3_29 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#23 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_3_4 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1773#24 Warning
RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_3_9 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#1 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_0_14 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#2 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_0_19 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#3 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_0_24 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#4 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_0_29 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#5 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_0_4 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#6 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_0_9 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#7 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_1_14 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#8 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_1_19 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#9 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_1_24 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#10 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_1_29 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#11 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_1_4 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#12 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_1_9 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#13 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_2_14 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#14 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_2_19 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#15 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_2_24 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#16 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_2_29 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#17 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_2_4 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#18 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_2_9 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#19 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_3_14 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#20 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_3_19 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#21 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_3_24 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#22 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_3_29 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#23 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_3_4 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>

REQP-1775#24 Warning
RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71  
The RAMB36E2 cell design_1_i/FracNet_0/inst/feat_buf_all_V_U/FracNet_feat_buf_bbk_ram_U/ram_reg_3_9 has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
Related violations: <none>


