memory[0]=8454156
memory[1]=8585227
memory[2]=4390917
memory[3]=8519690
memory[4]=1376260
memory[5]=2162692
memory[6]=19267586
memory[7]=917510
memory[8]=16842749
memory[9]=25165824
memory[10]=31
memory[11]=27
memory[12]=1
13 memory words
	instruction memory:
		instrMem[ 0 ] lw 0 1 12
		instrMem[ 1 ] lw 0 3 11
		instrMem[ 2 ] nor 0 3 5
		instrMem[ 3 ] lw 0 2 10
		instrMem[ 4 ] add 2 5 4
		instrMem[ 5 ] add 4 1 4
		instrMem[ 6 ] beq 4 6 2
		instrMem[ 7 ] add 1 6 6
		instrMem[ 8 ] beq 0 0 65533
		instrMem[ 9 ] halt 0 0 0
		instrMem[ 10 ] add 0 0 31
		instrMem[ 11 ] add 0 0 27
		instrMem[ 12 ] add 0 0 1

@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 1 12
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 3 11
		pcPlus1 2
	IDEX:
		instruction lw 0 1 12
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 12
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 3 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction nor 0 3 5
		pcPlus1 3
	IDEX:
		instruction lw 0 3 11
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction lw 0 1 12
		branchTarget 13
		aluResult 12
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 4 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction nor 0 3 5
		pcPlus1 3
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction lw 0 3 11
		branchTarget 13
		aluResult 11
		readRegB 0
	MEMWB:
		instruction lw 0 1 12
		writeData 1
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 5 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 2 10
		pcPlus1 4
	IDEX:
		instruction nor 0 3 5
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 5
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 11
		readRegB 0
	MEMWB:
		instruction lw 0 3 11
		writeData 27
	WBEND:
		instruction lw 0 1 12
		writeData 1

@@@
state before cycle 6 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 0
		reg[ 3 ] 27
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 2 5 4
		pcPlus1 5
	IDEX:
		instruction lw 0 2 10
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 10
	EXMEM:
		instruction nor 0 3 5
		branchTarget 8
		aluResult -28
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 27
	WBEND:
		instruction lw 0 3 11
		writeData 27

@@@
state before cycle 7 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 0
		reg[ 3 ] 27
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 2 5 4
		pcPlus1 5
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction lw 0 2 10
		branchTarget 14
		aluResult 10
		readRegB 0
	MEMWB:
		instruction nor 0 3 5
		writeData -28
	WBEND:
		instruction noop 0 0 0
		writeData 27

@@@
state before cycle 8 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 0
		reg[ 3 ] 27
		reg[ 4 ] 0
		reg[ 5 ] -28
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 4 1 4
		pcPlus1 6
	IDEX:
		instruction add 2 5 4
		pcPlus1 5
		readRegA 0
		readRegB 0
		offset 4
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 10
		readRegB 0
	MEMWB:
		instruction lw 0 2 10
		writeData 31
	WBEND:
		instruction nor 0 3 5
		writeData -28

@@@
state before cycle 9 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 0
		reg[ 5 ] -28
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 4 6 2
		pcPlus1 7
	IDEX:
		instruction add 4 1 4
		pcPlus1 6
		readRegA 0
		readRegB 1
		offset 4
	EXMEM:
		instruction add 2 5 4
		branchTarget 9
		aluResult 3
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 31
	WBEND:
		instruction lw 0 2 10
		writeData 31

@@@
state before cycle 10 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 0
		reg[ 5 ] -28
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 6 6
		pcPlus1 8
	IDEX:
		instruction beq 4 6 2
		pcPlus1 7
		readRegA 0
		readRegB 0
		offset 2
	EXMEM:
		instruction add 4 1 4
		branchTarget 10
		aluResult 4
		readRegB 1
	MEMWB:
		instruction add 2 5 4
		writeData 3
	WBEND:
		instruction noop 0 0 0
		writeData 31

@@@
state before cycle 11 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 3
		reg[ 5 ] -28
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 9
	IDEX:
		instruction add 1 6 6
		pcPlus1 8
		readRegA 1
		readRegB 0
		offset 6
	EXMEM:
		instruction beq 4 6 2
		branchTarget 9
		aluResult 4
		readRegB 0
	MEMWB:
		instruction add 4 1 4
		writeData 4
	WBEND:
		instruction add 2 5 4
		writeData 3

@@@
state before cycle 12 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 10
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 1 6 6
		branchTarget 14
		aluResult 1
		readRegB 0
	MEMWB:
		instruction beq 4 6 2
		writeData 4
	WBEND:
		instruction add 4 1 4
		writeData 4

@@@
state before cycle 13 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 31
		pcPlus1 11
	IDEX:
		instruction halt 0 0 0
		pcPlus1 10
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 6
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 1 6 6
		writeData 1
	WBEND:
		instruction beq 4 6 2
		writeData 4

@@@
state before cycle 14 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 1
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 1
	WBEND:
		instruction add 1 6 6
		writeData 1

@@@
state before cycle 15 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 1
		reg[ 7 ] 0
	IFID:
		instruction beq 4 6 2
		pcPlus1 7
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 1
	WBEND:
		instruction beq 0 0 65533
		writeData 1

@@@
state before cycle 16 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 1
		reg[ 7 ] 0
	IFID:
		instruction add 1 6 6
		pcPlus1 8
	IDEX:
		instruction beq 4 6 2
		pcPlus1 7
		readRegA 4
		readRegB 1
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 1
	WBEND:
		instruction noop 0 0 0
		writeData 1

@@@
state before cycle 17 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 1
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 9
	IDEX:
		instruction add 1 6 6
		pcPlus1 8
		readRegA 1
		readRegB 1
		offset 6
	EXMEM:
		instruction beq 4 6 2
		branchTarget 9
		aluResult 3
		readRegB 1
	MEMWB:
		instruction noop 0 0 0
		writeData 1
	WBEND:
		instruction noop 0 0 0
		writeData 1

@@@
state before cycle 18 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 1
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 10
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 1 6 6
		branchTarget 14
		aluResult 2
		readRegB 1
	MEMWB:
		instruction beq 4 6 2
		writeData 1
	WBEND:
		instruction noop 0 0 0
		writeData 1

@@@
state before cycle 19 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 1
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 31
		pcPlus1 11
	IDEX:
		instruction halt 0 0 0
		pcPlus1 10
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 6
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 1 6 6
		writeData 2
	WBEND:
		instruction beq 4 6 2
		writeData 1

@@@
state before cycle 20 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 2
	WBEND:
		instruction add 1 6 6
		writeData 2

@@@
state before cycle 21 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction beq 4 6 2
		pcPlus1 7
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction beq 0 0 65533
		writeData 2

@@@
state before cycle 22 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction add 1 6 6
		pcPlus1 8
	IDEX:
		instruction beq 4 6 2
		pcPlus1 7
		readRegA 4
		readRegB 2
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 23 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 9
	IDEX:
		instruction add 1 6 6
		pcPlus1 8
		readRegA 1
		readRegB 2
		offset 6
	EXMEM:
		instruction beq 4 6 2
		branchTarget 9
		aluResult 2
		readRegB 2
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 24 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 10
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 1 6 6
		branchTarget 14
		aluResult 3
		readRegB 2
	MEMWB:
		instruction beq 4 6 2
		writeData 2
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 25 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 2
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 31
		pcPlus1 11
	IDEX:
		instruction halt 0 0 0
		pcPlus1 10
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 6
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 1 6 6
		writeData 3
	WBEND:
		instruction beq 4 6 2
		writeData 2

@@@
state before cycle 26 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 3
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 3
	WBEND:
		instruction add 1 6 6
		writeData 3

@@@
state before cycle 27 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 3
		reg[ 7 ] 0
	IFID:
		instruction beq 4 6 2
		pcPlus1 7
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 3
	WBEND:
		instruction beq 0 0 65533
		writeData 3

@@@
state before cycle 28 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 3
		reg[ 7 ] 0
	IFID:
		instruction add 1 6 6
		pcPlus1 8
	IDEX:
		instruction beq 4 6 2
		pcPlus1 7
		readRegA 4
		readRegB 3
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 3
	WBEND:
		instruction noop 0 0 0
		writeData 3

@@@
state before cycle 29 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 3
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 9
	IDEX:
		instruction add 1 6 6
		pcPlus1 8
		readRegA 1
		readRegB 3
		offset 6
	EXMEM:
		instruction beq 4 6 2
		branchTarget 9
		aluResult 1
		readRegB 3
	MEMWB:
		instruction noop 0 0 0
		writeData 3
	WBEND:
		instruction noop 0 0 0
		writeData 3

@@@
state before cycle 30 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 3
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 10
	IDEX:
		instruction beq 0 0 65533
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset -3
	EXMEM:
		instruction add 1 6 6
		branchTarget 14
		aluResult 4
		readRegB 3
	MEMWB:
		instruction beq 4 6 2
		writeData 3
	WBEND:
		instruction noop 0 0 0
		writeData 3

@@@
state before cycle 31 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 3
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 31
		pcPlus1 11
	IDEX:
		instruction halt 0 0 0
		pcPlus1 10
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction beq 0 0 65533
		branchTarget 6
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 1 6 6
		writeData 4
	WBEND:
		instruction beq 4 6 2
		writeData 3

@@@
state before cycle 32 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 4
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction beq 0 0 65533
		writeData 4
	WBEND:
		instruction add 1 6 6
		writeData 4

@@@
state before cycle 33 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 4
		reg[ 7 ] 0
	IFID:
		instruction beq 4 6 2
		pcPlus1 7
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 4
	WBEND:
		instruction beq 0 0 65533
		writeData 4

@@@
state before cycle 34 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 4
		reg[ 7 ] 0
	IFID:
		instruction add 1 6 6
		pcPlus1 8
	IDEX:
		instruction beq 4 6 2
		pcPlus1 7
		readRegA 4
		readRegB 4
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 4
	WBEND:
		instruction noop 0 0 0
		writeData 4

@@@
state before cycle 35 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 4
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65533
		pcPlus1 9
	IDEX:
		instruction add 1 6 6
		pcPlus1 8
		readRegA 1
		readRegB 4
		offset 6
	EXMEM:
		instruction beq 4 6 2
		branchTarget 9
		aluResult 0
		readRegB 4
	MEMWB:
		instruction noop 0 0 0
		writeData 4
	WBEND:
		instruction noop 0 0 0
		writeData 4

@@@
state before cycle 36 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 4
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction beq 4 6 2
		writeData 4
	WBEND:
		instruction noop 0 0 0
		writeData 4

@@@
state before cycle 37 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 4
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 10
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 4
	WBEND:
		instruction beq 4 6 2
		writeData 4

@@@
state before cycle 38 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 4
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 31
		pcPlus1 11
	IDEX:
		instruction halt 0 0 0
		pcPlus1 10
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 4
	WBEND:
		instruction noop 0 0 0
		writeData 4

@@@
state before cycle 39 starts
	pc 12
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 4
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 27
		pcPlus1 12
	IDEX:
		instruction add 0 0 31
		pcPlus1 11
		readRegA 0
		readRegB 0
		offset 31
	EXMEM:
		instruction halt 0 0 0
		branchTarget 10
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 4
	WBEND:
		instruction noop 0 0 0
		writeData 4

@@@
state before cycle 40 starts
	pc 13
	data memory:
		dataMem[ 0 ] 8454156
		dataMem[ 1 ] 8585227
		dataMem[ 2 ] 4390917
		dataMem[ 3 ] 8519690
		dataMem[ 4 ] 1376260
		dataMem[ 5 ] 2162692
		dataMem[ 6 ] 19267586
		dataMem[ 7 ] 917510
		dataMem[ 8 ] 16842749
		dataMem[ 9 ] 25165824
		dataMem[ 10 ] 31
		dataMem[ 11 ] 27
		dataMem[ 12 ] 1
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 31
		reg[ 3 ] 27
		reg[ 4 ] 4
		reg[ 5 ] -28
		reg[ 6 ] 4
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 1
		pcPlus1 13
	IDEX:
		instruction add 0 0 27
		pcPlus1 12
		readRegA 0
		readRegB 0
		offset 27
	EXMEM:
		instruction add 0 0 31
		branchTarget 42
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData 4
	WBEND:
		instruction noop 0 0 0
		writeData 4
machine halted
total of 40 cycles executed
