Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jul  2 16:39:06 2024
| Host         : gaphs22.portoalegre.pucrsnet.br running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hfrisc_soc_timing_summary_routed.rpt -pb hfrisc_soc_timing_summary_routed.pb -rpx hfrisc_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : hfrisc_soc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       882         
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (882)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2958)
5. checking no_input_delay (33)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (882)
--------------------------
 There are 848 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: vga_core/vga/freq_div/clk_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2958)
---------------------------------------------------
 There are 2958 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.940        0.000                      0                   44        0.163        0.000                      0                   44        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.940        0.000                      0                   44        0.163        0.000                      0                   44        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.852ns (23.706%)  route 2.742ns (76.294%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          1.008     6.704    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.828 f  vga_core/vga/hsync_gen/count[9]_i_6/O
                         net (fo=1, routed)           0.350     7.178    vga_core/vga/hsync_gen/count[9]_i_6_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=15, routed)          0.877     8.179    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.148     8.327 r  vga_core/vga/freq_div/count[9]_i_1/O
                         net (fo=10, routed)          0.508     8.835    vga_core/vga/hsync_gen/E[0]
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517    14.940    vga_core/vga/hsync_gen/CLK
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[4]/C
                         clock pessimism              0.279    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X33Y88         FDCE (Setup_fdce_C_CE)      -0.409    14.774    vga_core/vga/hsync_gen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.852ns (23.706%)  route 2.742ns (76.294%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          1.008     6.704    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.828 f  vga_core/vga/hsync_gen/count[9]_i_6/O
                         net (fo=1, routed)           0.350     7.178    vga_core/vga/hsync_gen/count[9]_i_6_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=15, routed)          0.877     8.179    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.148     8.327 r  vga_core/vga/freq_div/count[9]_i_1/O
                         net (fo=10, routed)          0.508     8.835    vga_core/vga/hsync_gen/E[0]
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517    14.940    vga_core/vga/hsync_gen/CLK
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[8]/C
                         clock pessimism              0.279    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X33Y88         FDCE (Setup_fdce_C_CE)      -0.409    14.774    vga_core/vga/hsync_gen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.852ns (23.706%)  route 2.742ns (76.294%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          1.008     6.704    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.828 f  vga_core/vga/hsync_gen/count[9]_i_6/O
                         net (fo=1, routed)           0.350     7.178    vga_core/vga/hsync_gen/count[9]_i_6_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=15, routed)          0.877     8.179    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.148     8.327 r  vga_core/vga/freq_div/count[9]_i_1/O
                         net (fo=10, routed)          0.508     8.835    vga_core/vga/hsync_gen/E[0]
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517    14.940    vga_core/vga/hsync_gen/CLK
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
                         clock pessimism              0.279    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X33Y88         FDCE (Setup_fdce_C_CE)      -0.409    14.774    vga_core/vga/hsync_gen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.852ns (23.706%)  route 2.742ns (76.294%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          1.008     6.704    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.828 f  vga_core/vga/hsync_gen/count[9]_i_6/O
                         net (fo=1, routed)           0.350     7.178    vga_core/vga/hsync_gen/count[9]_i_6_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=15, routed)          0.877     8.179    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.148     8.327 r  vga_core/vga/freq_div/count[9]_i_1/O
                         net (fo=10, routed)          0.508     8.835    vga_core/vga/hsync_gen/E[0]
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517    14.940    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
                         clock pessimism              0.301    15.241    
                         clock uncertainty           -0.035    15.205    
    SLICE_X32Y88         FDCE (Setup_fdce_C_CE)      -0.409    14.796    vga_core/vga/hsync_gen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.852ns (23.706%)  route 2.742ns (76.294%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          1.008     6.704    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.828 f  vga_core/vga/hsync_gen/count[9]_i_6/O
                         net (fo=1, routed)           0.350     7.178    vga_core/vga/hsync_gen/count[9]_i_6_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=15, routed)          0.877     8.179    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.148     8.327 r  vga_core/vga/freq_div/count[9]_i_1/O
                         net (fo=10, routed)          0.508     8.835    vga_core/vga/hsync_gen/E[0]
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517    14.940    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[1]/C
                         clock pessimism              0.301    15.241    
                         clock uncertainty           -0.035    15.205    
    SLICE_X32Y88         FDCE (Setup_fdce_C_CE)      -0.409    14.796    vga_core/vga/hsync_gen/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.852ns (23.706%)  route 2.742ns (76.294%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          1.008     6.704    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.828 f  vga_core/vga/hsync_gen/count[9]_i_6/O
                         net (fo=1, routed)           0.350     7.178    vga_core/vga/hsync_gen/count[9]_i_6_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=15, routed)          0.877     8.179    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.148     8.327 r  vga_core/vga/freq_div/count[9]_i_1/O
                         net (fo=10, routed)          0.508     8.835    vga_core/vga/hsync_gen/E[0]
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517    14.940    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[2]/C
                         clock pessimism              0.301    15.241    
                         clock uncertainty           -0.035    15.205    
    SLICE_X32Y88         FDCE (Setup_fdce_C_CE)      -0.409    14.796    vga_core/vga/hsync_gen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.852ns (23.706%)  route 2.742ns (76.294%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          1.008     6.704    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.828 f  vga_core/vga/hsync_gen/count[9]_i_6/O
                         net (fo=1, routed)           0.350     7.178    vga_core/vga/hsync_gen/count[9]_i_6_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=15, routed)          0.877     8.179    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.148     8.327 r  vga_core/vga/freq_div/count[9]_i_1/O
                         net (fo=10, routed)          0.508     8.835    vga_core/vga/hsync_gen/E[0]
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517    14.940    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[5]/C
                         clock pessimism              0.301    15.241    
                         clock uncertainty           -0.035    15.205    
    SLICE_X32Y88         FDCE (Setup_fdce_C_CE)      -0.409    14.796    vga_core/vga/hsync_gen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.852ns (24.741%)  route 2.592ns (75.259%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          1.008     6.704    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.828 f  vga_core/vga/hsync_gen/count[9]_i_6/O
                         net (fo=1, routed)           0.350     7.178    vga_core/vga/hsync_gen/count[9]_i_6_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=15, routed)          0.877     8.179    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.148     8.327 r  vga_core/vga/freq_div/count[9]_i_1/O
                         net (fo=10, routed)          0.357     8.684    vga_core/vga/hsync_gen/E[0]
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518    14.941    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[3]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X32Y89         FDCE (Setup_fdce_C_CE)      -0.409    14.772    vga_core/vga/hsync_gen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.852ns (24.741%)  route 2.592ns (75.259%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          1.008     6.704    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.828 f  vga_core/vga/hsync_gen/count[9]_i_6/O
                         net (fo=1, routed)           0.350     7.178    vga_core/vga/hsync_gen/count[9]_i_6_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=15, routed)          0.877     8.179    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.148     8.327 r  vga_core/vga/freq_div/count[9]_i_1/O
                         net (fo=10, routed)          0.357     8.684    vga_core/vga/hsync_gen/E[0]
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518    14.941    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X32Y89         FDCE (Setup_fdce_C_CE)      -0.409    14.772    vga_core/vga/hsync_gen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.852ns (24.741%)  route 2.592ns (75.259%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          1.008     6.704    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.828 f  vga_core/vga/hsync_gen/count[9]_i_6/O
                         net (fo=1, routed)           0.350     7.178    vga_core/vga/hsync_gen/count[9]_i_6_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=15, routed)          0.877     8.179    vga_core/vga/freq_div/count_reg[0]_0
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.148     8.327 r  vga_core/vga/freq_div/count[9]_i_1/O
                         net (fo=10, routed)          0.357     8.684    vga_core/vga/hsync_gen/E[0]
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518    14.941    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X32Y89         FDCE (Setup_fdce_C_CE)      -0.409    14.772    vga_core/vga/hsync_gen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  6.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_core/vga/hsync_gen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/hsync_gen/CLK
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/hsync_gen/count_reg[4]/Q
                         net (fo=9, routed)           0.082     1.711    vga_core/vga/hsync_gen/count_reg[4]
    SLICE_X32Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.756 r  vga_core/vga/hsync_gen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.756    vga_core/vga/hsync_gen/p_0_in__4[5]
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[5]/C
                         clock pessimism             -0.503     1.501    
    SLICE_X32Y88         FDCE (Hold_fdce_C_D)         0.092     1.593    vga_core/vga/hsync_gen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.892%)  route 0.153ns (45.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.570     1.489    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=6, routed)           0.153     1.783    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X30Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  vga_core/vga/vsync_gen/count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.828    vga_core/vga/vsync_gen/p_0_in__5[9]
    SLICE_X30Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X30Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[9]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X30Y88         FDCE (Hold_fdce_C_D)         0.120     1.645    vga_core/vga/vsync_gen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.570     1.489    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  vga_core/vga/vsync_gen/count_reg[1]/Q
                         net (fo=9, routed)           0.143     1.774    vga_core/vga/vsync_gen/count_reg[1]
    SLICE_X28Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.819 r  vga_core/vga/vsync_gen/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.819    vga_core/vga/vsync_gen/p_0_in__5[4]
    SLICE_X28Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X28Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
                         clock pessimism             -0.502     1.502    
    SLICE_X28Y88         FDCE (Hold_fdce_C_D)         0.091     1.593    vga_core/vga/vsync_gen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_core/vga/hsync_gen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.226%)  route 0.163ns (46.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/hsync_gen/CLK
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/hsync_gen/count_reg[4]/Q
                         net (fo=9, routed)           0.163     1.793    vga_core/vga/hsync_gen/count_reg[4]
    SLICE_X32Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  vga_core/vga/hsync_gen/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.838    vga_core/vga/hsync_gen/count[7]_i_1__0_n_0
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X32Y89         FDCE (Hold_fdce_C_D)         0.092     1.596    vga_core/vga/hsync_gen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.570     1.489    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=6, routed)           0.170     1.801    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X29Y88         LUT5 (Prop_lut5_I4_O)        0.042     1.843 r  vga_core/vga/vsync_gen/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    vga_core/vga/vsync_gen/p_0_in__5[8]
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[8]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X29Y88         FDCE (Hold_fdce_C_D)         0.107     1.596    vga_core/vga/vsync_gen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_core/vga/hsync_gen/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/hsync_gen/CLK
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/hsync_gen/count_reg[8]/Q
                         net (fo=6, routed)           0.179     1.808    vga_core/vga/hsync_gen/count_reg[8]
    SLICE_X33Y88         LUT4 (Prop_lut4_I1_O)        0.042     1.850 r  vga_core/vga/hsync_gen/count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.850    vga_core/vga/hsync_gen/p_0_in__4[9]
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/hsync_gen/CLK
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X33Y88         FDCE (Hold_fdce_C_D)         0.107     1.595    vga_core/vga/hsync_gen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.570     1.489    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=6, routed)           0.170     1.801    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X29Y88         LUT4 (Prop_lut4_I1_O)        0.045     1.846 r  vga_core/vga/vsync_gen/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.846    vga_core/vga/vsync_gen/p_0_in__5[7]
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X29Y88         FDCE (Hold_fdce_C_D)         0.092     1.581    vga_core/vga/vsync_gen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_core/vga/freq_div/clk_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/freq_div/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.257%)  route 0.157ns (45.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.568     1.487    vga_core/vga/freq_div/CLK
    SLICE_X35Y89         FDRE                                         r  vga_core/vga/freq_div/clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vga_core/vga/freq_div/clk_o_reg/Q
                         net (fo=3, routed)           0.101     1.729    vga_core/vga/freq_div/clk_o_reg_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.774 r  vga_core/vga/freq_div/clk_o_i_1/O
                         net (fo=1, routed)           0.056     1.830    vga_core/vga/freq_div/clk_o_i_1_n_0
    SLICE_X35Y89         FDRE                                         r  vga_core/vga/freq_div/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.839     2.004    vga_core/vga/freq_div/CLK
    SLICE_X35Y89         FDRE                                         r  vga_core/vga/freq_div/clk_o_reg/C
                         clock pessimism             -0.516     1.487    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)         0.070     1.557    vga_core/vga/freq_div/clk_o_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_core/vga/hsync_gen/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/hsync_gen/CLK
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/hsync_gen/count_reg[8]/Q
                         net (fo=6, routed)           0.179     1.808    vga_core/vga/hsync_gen/count_reg[8]
    SLICE_X33Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  vga_core/vga/hsync_gen/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.853    vga_core/vga/hsync_gen/p_0_in__4[8]
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/hsync_gen/CLK
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[8]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X33Y88         FDCE (Hold_fdce_C_D)         0.091     1.579    vga_core/vga/hsync_gen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/vsync_gen/CLK
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/vsync_gen/count_reg[2]/Q
                         net (fo=8, routed)           0.204     1.833    vga_core/vga/vsync_gen/count_reg[2]
    SLICE_X31Y88         LUT5 (Prop_lut5_I3_O)        0.042     1.875 r  vga_core/vga/vsync_gen/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.875    vga_core/vga/vsync_gen/p_0_in__5[3]
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X31Y88         FDCE (Hold_fdce_C_D)         0.107     1.595    vga_core/vga/vsync_gen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y89    vga_core/vga/freq_div/clk_o_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y89    vga_core/vga/freq_div/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y89    vga_core/vga/freq_div/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y88    vga_core/vga/hsync_gen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y88    vga_core/vga/hsync_gen/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y88    vga_core/vga/hsync_gen/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y89    vga_core/vga/hsync_gen/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y88    vga_core/vga/hsync_gen/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    vga_core/vga/freq_div/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    vga_core/vga/freq_div/clk_o_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    vga_core/vga/freq_div/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    vga_core/vga/freq_div/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    vga_core/vga/freq_div/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    vga_core/vga/freq_div/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y88    vga_core/vga/hsync_gen/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y88    vga_core/vga/hsync_gen/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    vga_core/vga/freq_div/clk_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    vga_core/vga/freq_div/clk_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    vga_core/vga/freq_div/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    vga_core/vga/freq_div/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    vga_core/vga/freq_div/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    vga_core/vga/freq_div/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y88    vga_core/vga/hsync_gen/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y88    vga_core/vga/hsync_gen/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3002 Endpoints
Min Delay          3002 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_6_11/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.255ns  (logic 2.728ns (11.247%)  route 21.527ns (88.753%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT5=7 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=53, routed)          1.457     1.913    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X46Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     2.037 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.641     2.678    processor/core/register_bank/read_data20_0[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.124     2.802 f  processor/core/register_bank/irq_vector_reg[3]_i_1/O
                         net (fo=28, routed)          2.513     5.315    processor/core/register_bank/D[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  processor/core/register_bank/irq_vector_reg[31]_i_28/O
                         net (fo=78, routed)          2.824     8.263    processor/core/register_bank/alu_src2_ctl_r_reg[2]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.387 r  processor/core/register_bank/periph_data[31]_i_38/O
                         net (fo=2, routed)           0.686     9.074    processor/core/register_bank/periph_data[31]_i_38_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.198 f  processor/core/register_bank/periph_data[31]_i_15/O
                         net (fo=1, routed)           0.937    10.135    processor/core/register_bank/periph_data[31]_i_15_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.782    12.041    processor/core/register_bank/periph_data[31]_i_3_n_0
    SLICE_X50Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.165 f  processor/core/register_bank/RAMB16_S9_inst0_i_16/O
                         net (fo=4, routed)           0.421    12.586    processor/core/register_bank/RAMB16_S9_inst0_i_16_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.118    12.704 r  processor/core/register_bank/imm_u_r[19]_i_4/O
                         net (fo=38, routed)          3.370    16.074    processor/core/register_bank/ram_dly_reg
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.326    16.400 f  processor/core/register_bank/imm_s_r[0]_i_3/O
                         net (fo=1, routed)           1.468    17.868    processor/core/register_bank/imm_s_r[0]_i_3_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I0_O)        0.124    17.992 f  processor/core/register_bank/imm_s_r[0]_i_2/O
                         net (fo=4, routed)           1.573    19.565    processor/int_control/periph_data_reg[31]_2
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.150    19.715 f  processor/int_control/registers_reg_r1_0_15_6_11_i_19/O
                         net (fo=2, routed)           1.022    20.737    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1_1
    SLICE_X48Y81         LUT5 (Prop_lut5_I3_O)        0.360    21.097 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9/O
                         net (fo=25, routed)          2.189    23.286    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.326    23.612 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1/O
                         net (fo=2, routed)           0.644    24.255    processor/core/register_bank/registers_reg_r1_0_15_6_11/DIA1
    SLICE_X42Y78         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.136ns  (logic 2.728ns (11.303%)  route 21.408ns (88.697%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT5=6 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=53, routed)          1.457     1.913    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X46Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     2.037 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.641     2.678    processor/core/register_bank/read_data20_0[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.124     2.802 f  processor/core/register_bank/irq_vector_reg[3]_i_1/O
                         net (fo=28, routed)          2.513     5.315    processor/core/register_bank/D[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  processor/core/register_bank/irq_vector_reg[31]_i_28/O
                         net (fo=78, routed)          2.824     8.263    processor/core/register_bank/alu_src2_ctl_r_reg[2]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.387 r  processor/core/register_bank/periph_data[31]_i_38/O
                         net (fo=2, routed)           0.686     9.074    processor/core/register_bank/periph_data[31]_i_38_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.198 f  processor/core/register_bank/periph_data[31]_i_15/O
                         net (fo=1, routed)           0.937    10.135    processor/core/register_bank/periph_data[31]_i_15_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.782    12.041    processor/core/register_bank/periph_data[31]_i_3_n_0
    SLICE_X50Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.165 f  processor/core/register_bank/RAMB16_S9_inst0_i_16/O
                         net (fo=4, routed)           0.421    12.586    processor/core/register_bank/RAMB16_S9_inst0_i_16_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.118    12.704 r  processor/core/register_bank/imm_u_r[19]_i_4/O
                         net (fo=38, routed)          3.370    16.074    processor/core/register_bank/ram_dly_reg
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.326    16.400 f  processor/core/register_bank/imm_s_r[0]_i_3/O
                         net (fo=1, routed)           1.468    17.868    processor/core/register_bank/imm_s_r[0]_i_3_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I0_O)        0.124    17.992 f  processor/core/register_bank/imm_s_r[0]_i_2/O
                         net (fo=4, routed)           1.573    19.565    processor/int_control/periph_data_reg[31]_2
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.150    19.715 f  processor/int_control/registers_reg_r1_0_15_6_11_i_19/O
                         net (fo=2, routed)           1.022    20.737    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1_1
    SLICE_X48Y81         LUT5 (Prop_lut5_I3_O)        0.360    21.097 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9/O
                         net (fo=25, routed)          1.778    22.875    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.326    23.201 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_5/O
                         net (fo=2, routed)           0.935    24.136    processor/core/register_bank/registers_reg_r2_0_15_6_11/DIC1
    SLICE_X42Y77         RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_12_17/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.129ns  (logic 2.728ns (11.306%)  route 21.401ns (88.694%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT5=6 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=53, routed)          1.457     1.913    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X46Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     2.037 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.641     2.678    processor/core/register_bank/read_data20_0[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.124     2.802 f  processor/core/register_bank/irq_vector_reg[3]_i_1/O
                         net (fo=28, routed)          2.513     5.315    processor/core/register_bank/D[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  processor/core/register_bank/irq_vector_reg[31]_i_28/O
                         net (fo=78, routed)          2.824     8.263    processor/core/register_bank/alu_src2_ctl_r_reg[2]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.387 r  processor/core/register_bank/periph_data[31]_i_38/O
                         net (fo=2, routed)           0.686     9.074    processor/core/register_bank/periph_data[31]_i_38_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.198 f  processor/core/register_bank/periph_data[31]_i_15/O
                         net (fo=1, routed)           0.937    10.135    processor/core/register_bank/periph_data[31]_i_15_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.782    12.041    processor/core/register_bank/periph_data[31]_i_3_n_0
    SLICE_X50Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.165 f  processor/core/register_bank/RAMB16_S9_inst0_i_16/O
                         net (fo=4, routed)           0.421    12.586    processor/core/register_bank/RAMB16_S9_inst0_i_16_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.118    12.704 r  processor/core/register_bank/imm_u_r[19]_i_4/O
                         net (fo=38, routed)          3.370    16.074    processor/core/register_bank/ram_dly_reg
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.326    16.400 f  processor/core/register_bank/imm_s_r[0]_i_3/O
                         net (fo=1, routed)           1.468    17.868    processor/core/register_bank/imm_s_r[0]_i_3_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I0_O)        0.124    17.992 f  processor/core/register_bank/imm_s_r[0]_i_2/O
                         net (fo=4, routed)           1.573    19.565    processor/int_control/periph_data_reg[31]_2
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.150    19.715 f  processor/int_control/registers_reg_r1_0_15_6_11_i_19/O
                         net (fo=2, routed)           1.022    20.737    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1_1
    SLICE_X48Y81         LUT5 (Prop_lut5_I3_O)        0.360    21.097 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9/O
                         net (fo=25, routed)          1.995    23.092    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.326    23.418 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_2/O
                         net (fo=2, routed)           0.710    24.129    processor/core/register_bank/registers_reg_r1_0_15_12_17/DIA0
    SLICE_X38Y79         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_6_11/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.109ns  (logic 2.728ns (11.315%)  route 21.381ns (88.685%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT5=6 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=53, routed)          1.457     1.913    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X46Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     2.037 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.641     2.678    processor/core/register_bank/read_data20_0[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.124     2.802 f  processor/core/register_bank/irq_vector_reg[3]_i_1/O
                         net (fo=28, routed)          2.513     5.315    processor/core/register_bank/D[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  processor/core/register_bank/irq_vector_reg[31]_i_28/O
                         net (fo=78, routed)          2.824     8.263    processor/core/register_bank/alu_src2_ctl_r_reg[2]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.387 r  processor/core/register_bank/periph_data[31]_i_38/O
                         net (fo=2, routed)           0.686     9.074    processor/core/register_bank/periph_data[31]_i_38_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.198 f  processor/core/register_bank/periph_data[31]_i_15/O
                         net (fo=1, routed)           0.937    10.135    processor/core/register_bank/periph_data[31]_i_15_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.782    12.041    processor/core/register_bank/periph_data[31]_i_3_n_0
    SLICE_X50Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.165 f  processor/core/register_bank/RAMB16_S9_inst0_i_16/O
                         net (fo=4, routed)           0.421    12.586    processor/core/register_bank/RAMB16_S9_inst0_i_16_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.118    12.704 r  processor/core/register_bank/imm_u_r[19]_i_4/O
                         net (fo=38, routed)          3.370    16.074    processor/core/register_bank/ram_dly_reg
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.326    16.400 f  processor/core/register_bank/imm_s_r[0]_i_3/O
                         net (fo=1, routed)           1.468    17.868    processor/core/register_bank/imm_s_r[0]_i_3_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I0_O)        0.124    17.992 f  processor/core/register_bank/imm_s_r[0]_i_2/O
                         net (fo=4, routed)           1.573    19.565    processor/int_control/periph_data_reg[31]_2
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.150    19.715 f  processor/int_control/registers_reg_r1_0_15_6_11_i_19/O
                         net (fo=2, routed)           1.022    20.737    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1_1
    SLICE_X48Y81         LUT5 (Prop_lut5_I3_O)        0.360    21.097 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9/O
                         net (fo=25, routed)          2.184    23.281    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I4_O)        0.326    23.607 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_6/O
                         net (fo=2, routed)           0.503    24.109    processor/core/register_bank/registers_reg_r1_0_15_6_11/DIC0
    SLICE_X42Y78         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.103ns  (logic 2.728ns (11.318%)  route 21.375ns (88.682%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT5=7 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=53, routed)          1.457     1.913    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X46Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     2.037 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.641     2.678    processor/core/register_bank/read_data20_0[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.124     2.802 f  processor/core/register_bank/irq_vector_reg[3]_i_1/O
                         net (fo=28, routed)          2.513     5.315    processor/core/register_bank/D[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  processor/core/register_bank/irq_vector_reg[31]_i_28/O
                         net (fo=78, routed)          2.824     8.263    processor/core/register_bank/alu_src2_ctl_r_reg[2]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.387 r  processor/core/register_bank/periph_data[31]_i_38/O
                         net (fo=2, routed)           0.686     9.074    processor/core/register_bank/periph_data[31]_i_38_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.198 f  processor/core/register_bank/periph_data[31]_i_15/O
                         net (fo=1, routed)           0.937    10.135    processor/core/register_bank/periph_data[31]_i_15_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.782    12.041    processor/core/register_bank/periph_data[31]_i_3_n_0
    SLICE_X50Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.165 f  processor/core/register_bank/RAMB16_S9_inst0_i_16/O
                         net (fo=4, routed)           0.421    12.586    processor/core/register_bank/RAMB16_S9_inst0_i_16_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.118    12.704 r  processor/core/register_bank/imm_u_r[19]_i_4/O
                         net (fo=38, routed)          3.370    16.074    processor/core/register_bank/ram_dly_reg
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.326    16.400 f  processor/core/register_bank/imm_s_r[0]_i_3/O
                         net (fo=1, routed)           1.468    17.868    processor/core/register_bank/imm_s_r[0]_i_3_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I0_O)        0.124    17.992 f  processor/core/register_bank/imm_s_r[0]_i_2/O
                         net (fo=4, routed)           1.573    19.565    processor/int_control/periph_data_reg[31]_2
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.150    19.715 f  processor/int_control/registers_reg_r1_0_15_6_11_i_19/O
                         net (fo=2, routed)           1.022    20.737    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1_1
    SLICE_X48Y81         LUT5 (Prop_lut5_I3_O)        0.360    21.097 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9/O
                         net (fo=25, routed)          2.189    23.286    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.326    23.612 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1/O
                         net (fo=2, routed)           0.491    24.103    processor/core/register_bank/registers_reg_r2_0_15_6_11/DIA1
    SLICE_X42Y77         RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.093ns  (logic 2.728ns (11.323%)  route 21.365ns (88.677%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT5=6 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=53, routed)          1.457     1.913    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X46Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     2.037 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.641     2.678    processor/core/register_bank/read_data20_0[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.124     2.802 f  processor/core/register_bank/irq_vector_reg[3]_i_1/O
                         net (fo=28, routed)          2.513     5.315    processor/core/register_bank/D[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  processor/core/register_bank/irq_vector_reg[31]_i_28/O
                         net (fo=78, routed)          2.824     8.263    processor/core/register_bank/alu_src2_ctl_r_reg[2]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.387 r  processor/core/register_bank/periph_data[31]_i_38/O
                         net (fo=2, routed)           0.686     9.074    processor/core/register_bank/periph_data[31]_i_38_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.198 f  processor/core/register_bank/periph_data[31]_i_15/O
                         net (fo=1, routed)           0.937    10.135    processor/core/register_bank/periph_data[31]_i_15_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.782    12.041    processor/core/register_bank/periph_data[31]_i_3_n_0
    SLICE_X50Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.165 f  processor/core/register_bank/RAMB16_S9_inst0_i_16/O
                         net (fo=4, routed)           0.421    12.586    processor/core/register_bank/RAMB16_S9_inst0_i_16_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.118    12.704 r  processor/core/register_bank/imm_u_r[19]_i_4/O
                         net (fo=38, routed)          3.370    16.074    processor/core/register_bank/ram_dly_reg
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.326    16.400 f  processor/core/register_bank/imm_s_r[0]_i_3/O
                         net (fo=1, routed)           1.468    17.868    processor/core/register_bank/imm_s_r[0]_i_3_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I0_O)        0.124    17.992 f  processor/core/register_bank/imm_s_r[0]_i_2/O
                         net (fo=4, routed)           1.573    19.565    processor/int_control/periph_data_reg[31]_2
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.150    19.715 f  processor/int_control/registers_reg_r1_0_15_6_11_i_19/O
                         net (fo=2, routed)           1.022    20.737    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1_1
    SLICE_X48Y81         LUT5 (Prop_lut5_I3_O)        0.360    21.097 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9/O
                         net (fo=25, routed)          2.184    23.281    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I4_O)        0.326    23.607 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_6/O
                         net (fo=2, routed)           0.487    24.093    processor/core/register_bank/registers_reg_r2_0_15_6_11/DIC0
    SLICE_X42Y77         RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_12_17/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.081ns  (logic 2.728ns (11.329%)  route 21.353ns (88.671%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT5=6 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=53, routed)          1.457     1.913    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X46Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     2.037 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.641     2.678    processor/core/register_bank/read_data20_0[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.124     2.802 f  processor/core/register_bank/irq_vector_reg[3]_i_1/O
                         net (fo=28, routed)          2.513     5.315    processor/core/register_bank/D[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  processor/core/register_bank/irq_vector_reg[31]_i_28/O
                         net (fo=78, routed)          2.824     8.263    processor/core/register_bank/alu_src2_ctl_r_reg[2]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.387 r  processor/core/register_bank/periph_data[31]_i_38/O
                         net (fo=2, routed)           0.686     9.074    processor/core/register_bank/periph_data[31]_i_38_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.198 f  processor/core/register_bank/periph_data[31]_i_15/O
                         net (fo=1, routed)           0.937    10.135    processor/core/register_bank/periph_data[31]_i_15_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.782    12.041    processor/core/register_bank/periph_data[31]_i_3_n_0
    SLICE_X50Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.165 f  processor/core/register_bank/RAMB16_S9_inst0_i_16/O
                         net (fo=4, routed)           0.421    12.586    processor/core/register_bank/RAMB16_S9_inst0_i_16_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.118    12.704 r  processor/core/register_bank/imm_u_r[19]_i_4/O
                         net (fo=38, routed)          3.370    16.074    processor/core/register_bank/ram_dly_reg
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.326    16.400 f  processor/core/register_bank/imm_s_r[0]_i_3/O
                         net (fo=1, routed)           1.468    17.868    processor/core/register_bank/imm_s_r[0]_i_3_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I0_O)        0.124    17.992 f  processor/core/register_bank/imm_s_r[0]_i_2/O
                         net (fo=4, routed)           1.573    19.565    processor/int_control/periph_data_reg[31]_2
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.150    19.715 f  processor/int_control/registers_reg_r1_0_15_6_11_i_19/O
                         net (fo=2, routed)           1.022    20.737    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1_1
    SLICE_X48Y81         LUT5 (Prop_lut5_I3_O)        0.360    21.097 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9/O
                         net (fo=25, routed)          2.154    23.251    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.326    23.577 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_6/O
                         net (fo=2, routed)           0.504    24.081    processor/core/register_bank/registers_reg_r1_0_15_12_17/DIC0
    SLICE_X38Y79         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_12_17/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.023ns  (logic 2.728ns (11.356%)  route 21.295ns (88.644%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT5=6 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=53, routed)          1.457     1.913    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X46Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     2.037 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.641     2.678    processor/core/register_bank/read_data20_0[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.124     2.802 f  processor/core/register_bank/irq_vector_reg[3]_i_1/O
                         net (fo=28, routed)          2.513     5.315    processor/core/register_bank/D[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  processor/core/register_bank/irq_vector_reg[31]_i_28/O
                         net (fo=78, routed)          2.824     8.263    processor/core/register_bank/alu_src2_ctl_r_reg[2]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.387 r  processor/core/register_bank/periph_data[31]_i_38/O
                         net (fo=2, routed)           0.686     9.074    processor/core/register_bank/periph_data[31]_i_38_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.198 f  processor/core/register_bank/periph_data[31]_i_15/O
                         net (fo=1, routed)           0.937    10.135    processor/core/register_bank/periph_data[31]_i_15_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.782    12.041    processor/core/register_bank/periph_data[31]_i_3_n_0
    SLICE_X50Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.165 f  processor/core/register_bank/RAMB16_S9_inst0_i_16/O
                         net (fo=4, routed)           0.421    12.586    processor/core/register_bank/RAMB16_S9_inst0_i_16_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.118    12.704 r  processor/core/register_bank/imm_u_r[19]_i_4/O
                         net (fo=38, routed)          3.370    16.074    processor/core/register_bank/ram_dly_reg
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.326    16.400 f  processor/core/register_bank/imm_s_r[0]_i_3/O
                         net (fo=1, routed)           1.468    17.868    processor/core/register_bank/imm_s_r[0]_i_3_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I0_O)        0.124    17.992 f  processor/core/register_bank/imm_s_r[0]_i_2/O
                         net (fo=4, routed)           1.573    19.565    processor/int_control/periph_data_reg[31]_2
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.150    19.715 f  processor/int_control/registers_reg_r1_0_15_6_11_i_19/O
                         net (fo=2, routed)           1.022    20.737    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1_1
    SLICE_X48Y81         LUT5 (Prop_lut5_I3_O)        0.360    21.097 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9/O
                         net (fo=25, routed)          1.964    23.061    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I3_O)        0.326    23.387 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_5/O
                         net (fo=2, routed)           0.636    24.023    processor/core/register_bank/registers_reg_r1_0_15_12_17/DIC1
    SLICE_X38Y79         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_12_17/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.978ns  (logic 2.728ns (11.377%)  route 21.250ns (88.623%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT5=6 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=53, routed)          1.457     1.913    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X46Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     2.037 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.641     2.678    processor/core/register_bank/read_data20_0[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.124     2.802 f  processor/core/register_bank/irq_vector_reg[3]_i_1/O
                         net (fo=28, routed)          2.513     5.315    processor/core/register_bank/D[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  processor/core/register_bank/irq_vector_reg[31]_i_28/O
                         net (fo=78, routed)          2.824     8.263    processor/core/register_bank/alu_src2_ctl_r_reg[2]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.387 r  processor/core/register_bank/periph_data[31]_i_38/O
                         net (fo=2, routed)           0.686     9.074    processor/core/register_bank/periph_data[31]_i_38_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.198 f  processor/core/register_bank/periph_data[31]_i_15/O
                         net (fo=1, routed)           0.937    10.135    processor/core/register_bank/periph_data[31]_i_15_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.782    12.041    processor/core/register_bank/periph_data[31]_i_3_n_0
    SLICE_X50Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.165 f  processor/core/register_bank/RAMB16_S9_inst0_i_16/O
                         net (fo=4, routed)           0.421    12.586    processor/core/register_bank/RAMB16_S9_inst0_i_16_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.118    12.704 r  processor/core/register_bank/imm_u_r[19]_i_4/O
                         net (fo=38, routed)          3.370    16.074    processor/core/register_bank/ram_dly_reg
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.326    16.400 f  processor/core/register_bank/imm_s_r[0]_i_3/O
                         net (fo=1, routed)           1.468    17.868    processor/core/register_bank/imm_s_r[0]_i_3_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I0_O)        0.124    17.992 f  processor/core/register_bank/imm_s_r[0]_i_2/O
                         net (fo=4, routed)           1.573    19.565    processor/int_control/periph_data_reg[31]_2
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.150    19.715 f  processor/int_control/registers_reg_r1_0_15_6_11_i_19/O
                         net (fo=2, routed)           1.022    20.737    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1_1
    SLICE_X48Y81         LUT5 (Prop_lut5_I3_O)        0.360    21.097 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9/O
                         net (fo=25, routed)          1.995    23.092    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.326    23.418 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_2/O
                         net (fo=2, routed)           0.559    23.978    processor/core/register_bank/registers_reg_r2_0_15_12_17/DIA0
    SLICE_X42Y79         RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_12_17/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.972ns  (logic 2.728ns (11.380%)  route 21.244ns (88.620%))
  Logic Levels:           14  (FDCE=1 LUT3=2 LUT5=6 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=53, routed)          1.457     1.913    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRB3
    SLICE_X46Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     2.037 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.641     2.678    processor/core/register_bank/read_data20_0[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.124     2.802 f  processor/core/register_bank/irq_vector_reg[3]_i_1/O
                         net (fo=28, routed)          2.513     5.315    processor/core/register_bank/D[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  processor/core/register_bank/irq_vector_reg[31]_i_28/O
                         net (fo=78, routed)          2.824     8.263    processor/core/register_bank/alu_src2_ctl_r_reg[2]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.387 r  processor/core/register_bank/periph_data[31]_i_38/O
                         net (fo=2, routed)           0.686     9.074    processor/core/register_bank/periph_data[31]_i_38_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.198 f  processor/core/register_bank/periph_data[31]_i_15/O
                         net (fo=1, routed)           0.937    10.135    processor/core/register_bank/periph_data[31]_i_15_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=5, routed)           1.782    12.041    processor/core/register_bank/periph_data[31]_i_3_n_0
    SLICE_X50Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.165 f  processor/core/register_bank/RAMB16_S9_inst0_i_16/O
                         net (fo=4, routed)           0.421    12.586    processor/core/register_bank/RAMB16_S9_inst0_i_16_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.118    12.704 r  processor/core/register_bank/imm_u_r[19]_i_4/O
                         net (fo=38, routed)          3.370    16.074    processor/core/register_bank/ram_dly_reg
    SLICE_X55Y64         LUT5 (Prop_lut5_I1_O)        0.326    16.400 f  processor/core/register_bank/imm_s_r[0]_i_3/O
                         net (fo=1, routed)           1.468    17.868    processor/core/register_bank/imm_s_r[0]_i_3_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I0_O)        0.124    17.992 f  processor/core/register_bank/imm_s_r[0]_i_2/O
                         net (fo=4, routed)           1.573    19.565    processor/int_control/periph_data_reg[31]_2
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.150    19.715 f  processor/int_control/registers_reg_r1_0_15_6_11_i_19/O
                         net (fo=2, routed)           1.022    20.737    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1_1
    SLICE_X48Y81         LUT5 (Prop_lut5_I3_O)        0.360    21.097 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9/O
                         net (fo=25, routed)          1.712    22.809    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_9_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I4_O)        0.326    23.135 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_1/O
                         net (fo=2, routed)           0.837    23.972    processor/core/register_bank/registers_reg_r1_0_15_12_17/DIA1
    SLICE_X38Y79         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/int_control/FSM_sequential_pulse_next_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/int_control/FSM_sequential_pulse_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE                         0.000     0.000 r  processor/int_control/FSM_sequential_pulse_next_state_reg[0]/C
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/FSM_sequential_pulse_next_state_reg[0]/Q
                         net (fo=2, routed)           0.067     0.208    processor/int_control/pulse_next_state__0[0]
    SLICE_X47Y72         FDCE                                         r  processor/int_control/FSM_sequential_pulse_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/FSM_sequential_pulse_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/int_control/FSM_sequential_pulse_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE                         0.000     0.000 r  processor/int_control/FSM_sequential_pulse_next_state_reg[2]/C
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/FSM_sequential_pulse_next_state_reg[2]/Q
                         net (fo=2, routed)           0.067     0.208    processor/int_control/pulse_next_state__0[2]
    SLICE_X47Y72         FDCE                                         r  processor/int_control/FSM_sequential_pulse_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 peripherals/uart0_data_write_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/uart0/data_write_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDCE                         0.000     0.000 r  peripherals/uart0_data_write_reg[1]/C
    SLICE_X59Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  peripherals/uart0_data_write_reg[1]/Q
                         net (fo=1, routed)           0.054     0.195    peripherals/uart0/data_write_reg_reg[8]_0[1]
    SLICE_X58Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  peripherals/uart0/data_write_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.240    peripherals/uart0/p_0_in_0[2]
    SLICE_X58Y68         FDCE                                         r  peripherals/uart0/data_write_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 peripherals/timer0_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/data_o_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.186ns (75.052%)  route 0.062ns (24.948%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDCE                         0.000     0.000 r  peripherals/timer0_reg[25]/C
    SLICE_X52Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  peripherals/timer0_reg[25]/Q
                         net (fo=2, routed)           0.062     0.203    processor/core/register_bank/data_o_reg[27]_0[1]
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.248 r  processor/core/register_bank/data_o[25]_i_1/O
                         net (fo=1, routed)           0.000     0.248    peripherals/D[25]
    SLICE_X53Y72         FDCE                                         r  peripherals/data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/inst_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/imm_s_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE                         0.000     0.000 r  processor/int_control/inst_reg_reg[17]/C
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/inst_reg_reg[17]/Q
                         net (fo=2, routed)           0.070     0.211    processor/core/register_bank/inst_reg[17]
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.256 r  processor/core/register_bank/imm_s_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.256    processor/core/register_bank_n_383
    SLICE_X40Y73         FDCE                                         r  processor/core/imm_s_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_last_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_last2_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (51.945%)  route 0.130ns (48.055%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE                         0.000     0.000 r  processor/core/pc_last_reg[30]/C
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_last_reg[30]/Q
                         net (fo=3, routed)           0.130     0.271    processor/core/pc_last[30]
    SLICE_X39Y84         FDCE                                         r  processor/core/pc_last2_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/int_control/irq_epc_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.870%)  route 0.131ns (48.130%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE                         0.000     0.000 r  processor/core/pc_reg[13]/C
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_reg[13]/Q
                         net (fo=5, routed)           0.131     0.272    processor/int_control/irq_epc_reg_reg[31]_1[13]
    SLICE_X45Y79         FDCE                                         r  processor/int_control/irq_epc_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 peripherals/uart0_data_write_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/uart0/data_write_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE                         0.000     0.000 r  peripherals/uart0_data_write_reg[2]/C
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  peripherals/uart0_data_write_reg[2]/Q
                         net (fo=1, routed)           0.087     0.228    peripherals/uart0/data_write_reg_reg[8]_0[2]
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  peripherals/uart0/data_write_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.273    peripherals/uart0/p_0_in_0[3]
    SLICE_X58Y67         FDCE                                         r  peripherals/uart0/data_write_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/irq_epc_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/int_control/periph_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDCE                         0.000     0.000 r  processor/int_control/irq_epc_reg_reg[17]/C
    SLICE_X47Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/irq_epc_reg_reg[17]/Q
                         net (fo=1, routed)           0.087     0.228    processor/core/register_bank/periph_data_reg[7]_0[9]
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.273 r  processor/core/register_bank/periph_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.273    processor/int_control/periph_data_reg[31]_3[9]
    SLICE_X46Y77         FDCE                                         r  processor/int_control/periph_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 peripherals/uart0/data_read_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/uart0/data_save_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.164ns (59.993%)  route 0.109ns (40.007%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE                         0.000     0.000 r  peripherals/uart0/data_read_reg_reg[4]/C
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  peripherals/uart0/data_read_reg_reg[4]/Q
                         net (fo=2, routed)           0.109     0.273    peripherals/uart0/data_read_reg[4]
    SLICE_X53Y65         FDCE                                         r  peripherals/uart0/data_save_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.707ns  (logic 4.407ns (45.402%)  route 5.300ns (54.598%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.639     5.242    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.419     5.661 r  vga_core/vga/vsync_gen/count_reg[8]/Q
                         net (fo=5, routed)           0.881     6.542    vga_core/vga/vsync_gen/count_reg[8]
    SLICE_X30Y88         LUT5 (Prop_lut5_I0_O)        0.299     6.841 f  vga_core/vga/vsync_gen/vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.300     7.141    vga_core/vga/vsync_gen/vsync_OBUF_inst_i_2_n_0
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.265 r  vga_core/vga/vsync_gen/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.119    11.384    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    14.949 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.949    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.420ns  (logic 4.269ns (45.315%)  route 5.151ns (54.685%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=10, routed)          1.007     6.703    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X33Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.827 f  vga_core/vga/hsync_gen/hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.165     6.992    vga_core/vga/hsync_gen/hsync_OBUF_inst_i_2_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.116 r  vga_core/vga/hsync_gen/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.980    11.096    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    14.660 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.660    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_2/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.768ns  (logic 1.549ns (17.667%)  route 7.219ns (82.333%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/vsync_gen/CLK
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.419     5.660 f  vga_core/vga/vsync_gen/count_reg[3]/Q
                         net (fo=7, routed)           0.886     6.546    vga_core/vga/vsync_gen/count_reg[3]
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.329     6.875 r  vga_core/vga/vsync_gen/pixel_line[1]_i_9/O
                         net (fo=1, routed)           0.806     7.681    vga_core/vga/vsync_gen/pixel_line[1]_i_9_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I0_O)        0.327     8.008 f  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          1.946     9.955    vga_core/vga/vsync_gen/pixel_line[1]_i_3_n_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.146    10.101 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.030    11.130    vga_core/vga/vsync_gen/creset
    SLICE_X36Y69         LUT3 (Prop_lut3_I1_O)        0.328    11.458 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_13/O
                         net (fo=8, routed)           2.550    14.008    vga_core/vga/vram/ADDRARDADDR[2]
    RAMB36_X1Y17         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_7/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.744ns  (logic 1.577ns (18.036%)  route 7.167ns (81.964%))
  Logic Levels:           4  (LUT2=2 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/vsync_gen/CLK
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.419     5.660 f  vga_core/vga/vsync_gen/count_reg[3]/Q
                         net (fo=7, routed)           0.886     6.546    vga_core/vga/vsync_gen/count_reg[3]
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.329     6.875 r  vga_core/vga/vsync_gen/pixel_line[1]_i_9/O
                         net (fo=1, routed)           0.806     7.681    vga_core/vga/vsync_gen/pixel_line[1]_i_9_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I0_O)        0.327     8.008 f  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          1.946     9.955    vga_core/vga/vsync_gen/pixel_line[1]_i_3_n_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.146    10.101 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.185    11.286    vga_core/vga/vsync_gen/creset
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.356    11.642 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_16/O
                         net (fo=8, routed)           2.343    13.984    vga_core/vga/vram/WEA[0]
    RAMB36_X0Y17         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_7/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_7/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.672ns  (logic 1.549ns (17.862%)  route 7.123ns (82.138%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/vsync_gen/CLK
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.419     5.660 f  vga_core/vga/vsync_gen/count_reg[3]/Q
                         net (fo=7, routed)           0.886     6.546    vga_core/vga/vsync_gen/count_reg[3]
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.329     6.875 r  vga_core/vga/vsync_gen/pixel_line[1]_i_9/O
                         net (fo=1, routed)           0.806     7.681    vga_core/vga/vsync_gen/pixel_line[1]_i_9_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I0_O)        0.327     8.008 f  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          1.946     9.955    vga_core/vga/vsync_gen/pixel_line[1]_i_3_n_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.146    10.101 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.185    11.286    vga_core/vga/vsync_gen/creset
    SLICE_X40Y69         LUT3 (Prop_lut3_I1_O)        0.328    11.614 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_12/O
                         net (fo=8, routed)           2.299    13.913    vga_core/vga/vram/ADDRARDADDR[3]
    RAMB36_X0Y17         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_7/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_6/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.642ns  (logic 1.577ns (18.249%)  route 7.065ns (81.751%))
  Logic Levels:           4  (LUT2=2 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/vsync_gen/CLK
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.419     5.660 f  vga_core/vga/vsync_gen/count_reg[3]/Q
                         net (fo=7, routed)           0.886     6.546    vga_core/vga/vsync_gen/count_reg[3]
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.329     6.875 r  vga_core/vga/vsync_gen/pixel_line[1]_i_9/O
                         net (fo=1, routed)           0.806     7.681    vga_core/vga/vsync_gen/pixel_line[1]_i_9_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I0_O)        0.327     8.008 f  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          1.946     9.955    vga_core/vga/vsync_gen/pixel_line[1]_i_3_n_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.146    10.101 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.185    11.286    vga_core/vga/vsync_gen/creset
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.356    11.642 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_16/O
                         net (fo=8, routed)           2.241    13.882    vga_core/vga/vram/WEA[0]
    RAMB36_X0Y12         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_6/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_7/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.522ns  (logic 1.577ns (18.505%)  route 6.945ns (81.495%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/vsync_gen/CLK
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.419     5.660 f  vga_core/vga/vsync_gen/count_reg[3]/Q
                         net (fo=7, routed)           0.886     6.546    vga_core/vga/vsync_gen/count_reg[3]
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.329     6.875 r  vga_core/vga/vsync_gen/pixel_line[1]_i_9/O
                         net (fo=1, routed)           0.806     7.681    vga_core/vga/vsync_gen/pixel_line[1]_i_9_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I0_O)        0.327     8.008 f  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          1.946     9.955    vga_core/vga/vsync_gen/pixel_line[1]_i_3_n_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.146    10.101 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.030    11.130    vga_core/vga/vsync_gen/creset
    SLICE_X36Y69         LUT3 (Prop_lut3_I1_O)        0.356    11.486 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_11/O
                         net (fo=8, routed)           2.277    13.763    vga_core/vga/vram/ADDRARDADDR[4]
    RAMB36_X0Y17         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_7/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_2/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.502ns  (logic 1.577ns (18.549%)  route 6.925ns (81.451%))
  Logic Levels:           4  (LUT2=2 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/vsync_gen/CLK
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.419     5.660 f  vga_core/vga/vsync_gen/count_reg[3]/Q
                         net (fo=7, routed)           0.886     6.546    vga_core/vga/vsync_gen/count_reg[3]
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.329     6.875 r  vga_core/vga/vsync_gen/pixel_line[1]_i_9/O
                         net (fo=1, routed)           0.806     7.681    vga_core/vga/vsync_gen/pixel_line[1]_i_9_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I0_O)        0.327     8.008 f  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          1.946     9.955    vga_core/vga/vsync_gen/pixel_line[1]_i_3_n_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.146    10.101 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.185    11.286    vga_core/vga/vsync_gen/creset
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.356    11.642 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_16/O
                         net (fo=8, routed)           2.101    13.743    vga_core/vga/vram/WEA[0]
    RAMB36_X1Y17         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_2/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_5/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.493ns  (logic 1.577ns (18.568%)  route 6.916ns (81.432%))
  Logic Levels:           4  (LUT2=2 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/vsync_gen/CLK
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.419     5.660 f  vga_core/vga/vsync_gen/count_reg[3]/Q
                         net (fo=7, routed)           0.886     6.546    vga_core/vga/vsync_gen/count_reg[3]
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.329     6.875 r  vga_core/vga/vsync_gen/pixel_line[1]_i_9/O
                         net (fo=1, routed)           0.806     7.681    vga_core/vga/vsync_gen/pixel_line[1]_i_9_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I0_O)        0.327     8.008 f  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          1.946     9.955    vga_core/vga/vsync_gen/pixel_line[1]_i_3_n_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.146    10.101 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          1.185    11.286    vga_core/vga/vsync_gen/creset
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.356    11.642 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_16/O
                         net (fo=8, routed)           2.092    13.734    vga_core/vga/vram/WEA[0]
    RAMB36_X0Y16         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_5/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_7/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.480ns  (logic 1.549ns (18.267%)  route 6.931ns (81.733%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/vsync_gen/CLK
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.419     5.660 f  vga_core/vga/vsync_gen/count_reg[3]/Q
                         net (fo=7, routed)           0.886     6.546    vga_core/vga/vsync_gen/count_reg[3]
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.329     6.875 r  vga_core/vga/vsync_gen/pixel_line[1]_i_9/O
                         net (fo=1, routed)           0.806     7.681    vga_core/vga/vsync_gen/pixel_line[1]_i_9_n_0
    SLICE_X30Y88         LUT5 (Prop_lut5_I0_O)        0.327     8.008 f  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          1.946     9.955    vga_core/vga/vsync_gen/pixel_line[1]_i_3_n_0
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.146    10.101 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_18/O
                         net (fo=18, routed)          0.882    10.983    vga_core/vga/vsync_gen/creset
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.328    11.311 r  vga_core/vga/vsync_gen/ram1_reg_0_0_i_9/O
                         net (fo=8, routed)           2.409    13.720    vga_core/vga/vram/ADDRARDADDR[6]
    RAMB36_X0Y17         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_7/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.895ns  (logic 0.297ns (33.176%)  route 0.598ns (66.824%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/hsync_gen/count_reg[7]/Q
                         net (fo=6, routed)           0.173     1.803    vga_core/vga/hsync_gen/count_reg[7]
    SLICE_X33Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  vga_core/vga/hsync_gen/pixel_col[0]_i_2/O
                         net (fo=17, routed)          0.425     2.273    vga_core/vga/hsync_gen/count_reg[6]_0
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.318 r  vga_core/vga/hsync_gen/pixel_col[12]_i_2/O
                         net (fo=1, routed)           0.000     2.318    vga_core/vga/hsync_gen/pixel_col[12]_i_2_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.384 r  vga_core/vga/hsync_gen/pixel_col_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.384    vga_core/vga/hsync_gen_n_13
    SLICE_X31Y71         FDCE                                         r  vga_core/vga/pixel_col_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.980ns  (logic 0.296ns (30.197%)  route 0.684ns (69.803%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/hsync_gen/count_reg[7]/Q
                         net (fo=6, routed)           0.173     1.803    vga_core/vga/hsync_gen/count_reg[7]
    SLICE_X33Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  vga_core/vga/hsync_gen/pixel_col[0]_i_2/O
                         net (fo=17, routed)          0.511     2.359    vga_core/vga/hsync_gen/count_reg[6]_0
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.404 r  vga_core/vga/hsync_gen/pixel_col[12]_i_3/O
                         net (fo=1, routed)           0.000     2.404    vga_core/vga/hsync_gen/pixel_col[12]_i_3_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.469 r  vga_core/vga/hsync_gen/pixel_col_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.469    vga_core/vga/hsync_gen_n_14
    SLICE_X31Y71         FDCE                                         r  vga_core/vga/pixel_col_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.296ns (29.952%)  route 0.692ns (70.048%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/hsync_gen/count_reg[7]/Q
                         net (fo=6, routed)           0.173     1.803    vga_core/vga/hsync_gen/count_reg[7]
    SLICE_X33Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  vga_core/vga/hsync_gen/pixel_col[0]_i_2/O
                         net (fo=17, routed)          0.519     2.367    vga_core/vga/hsync_gen/count_reg[6]_0
    SLICE_X31Y70         LUT2 (Prop_lut2_I1_O)        0.045     2.412 r  vga_core/vga/hsync_gen/pixel_col[8]_i_4/O
                         net (fo=1, routed)           0.000     2.412    vga_core/vga/hsync_gen/pixel_col[8]_i_4_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.477 r  vga_core/vga/hsync_gen/pixel_col_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.477    vga_core/vga/hsync_gen_n_11
    SLICE_X31Y70         FDCE                                         r  vga_core/vga/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.301ns (30.274%)  route 0.693ns (69.726%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/hsync_gen/count_reg[7]/Q
                         net (fo=6, routed)           0.173     1.803    vga_core/vga/hsync_gen/count_reg[7]
    SLICE_X33Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  vga_core/vga/hsync_gen/pixel_col[0]_i_2/O
                         net (fo=17, routed)          0.520     2.368    vga_core/vga/hsync_gen/count_reg[6]_0
    SLICE_X31Y70         LUT2 (Prop_lut2_I1_O)        0.045     2.413 r  vga_core/vga/hsync_gen/pixel_col[8]_i_5/O
                         net (fo=1, routed)           0.000     2.413    vga_core/vga/hsync_gen/pixel_col[8]_i_5_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.483 r  vga_core/vga/hsync_gen/pixel_col_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.483    vga_core/vga/hsync_gen_n_12
    SLICE_X31Y70         FDCE                                         r  vga_core/vga/pixel_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.296ns (28.642%)  route 0.737ns (71.358%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.570     1.489    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=6, routed)           0.235     1.865    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X30Y88         LUT5 (Prop_lut5_I2_O)        0.045     1.910 r  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.503     2.413    vga_core/vga/vsync_gen/pixel_line[1]_i_3_n_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.458 r  vga_core/vga/vsync_gen/pixel_line[12]_i_3/O
                         net (fo=1, routed)           0.000     2.458    vga_core/vga/vsync_gen/pixel_line[12]_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.523 r  vga_core/vga/vsync_gen/pixel_line_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.523    vga_core/vga/vsync_gen_n_12
    SLICE_X32Y71         FDCE                                         r  vga_core/vga/pixel_line_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.051ns  (logic 0.296ns (28.150%)  route 0.755ns (71.850%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.570     1.489    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=6, routed)           0.235     1.865    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X30Y88         LUT5 (Prop_lut5_I2_O)        0.045     1.910 r  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.521     2.431    vga_core/vga/vsync_gen/pixel_line[1]_i_3_n_0
    SLICE_X32Y70         LUT2 (Prop_lut2_I1_O)        0.045     2.476 r  vga_core/vga/vsync_gen/pixel_line[8]_i_4/O
                         net (fo=1, routed)           0.000     2.476    vga_core/vga/vsync_gen/pixel_line[8]_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.541 r  vga_core/vga/vsync_gen/pixel_line_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.541    vga_core/vga/vsync_gen_n_9
    SLICE_X32Y70         FDCE                                         r  vga_core/vga/pixel_line_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.057ns  (logic 0.301ns (28.463%)  route 0.756ns (71.537%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.570     1.489    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=6, routed)           0.235     1.865    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X30Y88         LUT5 (Prop_lut5_I2_O)        0.045     1.910 r  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.522     2.432    vga_core/vga/vsync_gen/pixel_line[1]_i_3_n_0
    SLICE_X32Y70         LUT2 (Prop_lut2_I1_O)        0.045     2.477 r  vga_core/vga/vsync_gen/pixel_line[8]_i_5/O
                         net (fo=1, routed)           0.000     2.477    vga_core/vga/vsync_gen/pixel_line[8]_i_5_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.547 r  vga_core/vga/vsync_gen/pixel_line_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.547    vga_core/vga/vsync_gen_n_10
    SLICE_X32Y70         FDCE                                         r  vga_core/vga/pixel_line_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.066ns  (logic 0.297ns (27.863%)  route 0.769ns (72.137%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.570     1.489    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  vga_core/vga/vsync_gen/count_reg[7]/Q
                         net (fo=6, routed)           0.235     1.865    vga_core/vga/vsync_gen/count_reg[7]
    SLICE_X30Y88         LUT5 (Prop_lut5_I2_O)        0.045     1.910 r  vga_core/vga/vsync_gen/pixel_line[1]_i_3/O
                         net (fo=20, routed)          0.534     2.444    vga_core/vga/vsync_gen/pixel_line[1]_i_3_n_0
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.489 r  vga_core/vga/vsync_gen/pixel_line[12]_i_2/O
                         net (fo=1, routed)           0.000     2.489    vga_core/vga/vsync_gen/pixel_line[12]_i_2_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.555 r  vga_core/vga/vsync_gen/pixel_line_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.555    vga_core/vga/vsync_gen_n_11
    SLICE_X32Y71         FDCE                                         r  vga_core/vga/pixel_line_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.301ns (28.151%)  route 0.768ns (71.849%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/hsync_gen/count_reg[7]/Q
                         net (fo=6, routed)           0.173     1.803    vga_core/vga/hsync_gen/count_reg[7]
    SLICE_X33Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  vga_core/vga/hsync_gen/pixel_col[0]_i_2/O
                         net (fo=17, routed)          0.595     2.443    vga_core/vga/hsync_gen/count_reg[6]_0
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.488 r  vga_core/vga/hsync_gen/pixel_col[12]_i_4/O
                         net (fo=1, routed)           0.000     2.488    vga_core/vga/hsync_gen/pixel_col[12]_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.558 r  vga_core/vga/hsync_gen/pixel_col_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.558    vga_core/vga/hsync_gen_n_15
    SLICE_X31Y71         FDCE                                         r  vga_core/vga/pixel_col_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.070ns  (logic 0.377ns (35.225%)  route 0.693ns (64.775%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/hsync_gen/count_reg[7]/Q
                         net (fo=6, routed)           0.173     1.803    vga_core/vga/hsync_gen/count_reg[7]
    SLICE_X33Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  vga_core/vga/hsync_gen/pixel_col[0]_i_2/O
                         net (fo=17, routed)          0.520     2.368    vga_core/vga/hsync_gen/count_reg[6]_0
    SLICE_X31Y70         LUT2 (Prop_lut2_I1_O)        0.045     2.413 r  vga_core/vga/hsync_gen/pixel_col[8]_i_5/O
                         net (fo=1, routed)           0.000     2.413    vga_core/vga/hsync_gen/pixel_col[8]_i_5_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.559 r  vga_core/vga/hsync_gen/pixel_col_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.559    vga_core/vga/hsync_gen_n_10
    SLICE_X31Y70         FDCE                                         r  vga_core/vga/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            clock_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.932ns  (logic 1.631ns (27.493%)  route 4.301ns (72.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=1, routed)           3.533     5.040    rst_i_IBUF
    SLICE_X46Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.164 f  clock_i_2/O
                         net (fo=3, routed)           0.769     5.932    clock_i_2_n_0
    SLICE_X52Y96         FDCE                                         f  clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504     4.927    clk_i_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  clock_reg/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/freq_div/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.898ns  (logic 0.642ns (13.107%)  route 4.256ns (86.893%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_reg/Q
                         net (fo=795, routed)         4.066     4.584    vga_core/vga/freq_div/reset
    SLICE_X34Y89         LUT4 (Prop_lut4_I1_O)        0.124     4.708 r  vga_core/vga/freq_div/clk_o_i_1/O
                         net (fo=1, routed)           0.190     4.898    vga_core/vga/freq_div/clk_o_i_1_n_0
    SLICE_X35Y89         FDRE                                         r  vga_core/vga/freq_div/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517     4.940    vga_core/vga/freq_div/CLK
    SLICE_X35Y89         FDRE                                         r  vga_core/vga/freq_div/clk_o_reg/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.518ns (12.359%)  route 3.673ns (87.641%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_reg/Q
                         net (fo=795, routed)         3.673     4.191    vga_core/vga/hsync_gen/reset
    SLICE_X32Y89         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518     4.941    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[3]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.518ns (12.359%)  route 3.673ns (87.641%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_reg/Q
                         net (fo=795, routed)         3.673     4.191    vga_core/vga/hsync_gen/reset
    SLICE_X32Y89         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518     4.941    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.518ns (12.359%)  route 3.673ns (87.641%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_reg/Q
                         net (fo=795, routed)         3.673     4.191    vga_core/vga/hsync_gen/reset
    SLICE_X32Y89         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518     4.941    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y89         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.518ns (12.812%)  route 3.525ns (87.188%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_reg/Q
                         net (fo=795, routed)         3.525     4.043    vga_core/vga/hsync_gen/reset
    SLICE_X32Y88         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517     4.940    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.518ns (12.812%)  route 3.525ns (87.188%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_reg/Q
                         net (fo=795, routed)         3.525     4.043    vga_core/vga/hsync_gen/reset
    SLICE_X32Y88         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517     4.940    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[1]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.518ns (12.812%)  route 3.525ns (87.188%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_reg/Q
                         net (fo=795, routed)         3.525     4.043    vga_core/vga/hsync_gen/reset
    SLICE_X32Y88         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517     4.940    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[2]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.518ns (12.812%)  route 3.525ns (87.188%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_reg/Q
                         net (fo=795, routed)         3.525     4.043    vga_core/vga/hsync_gen/reset
    SLICE_X32Y88         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517     4.940    vga_core/vga/hsync_gen/CLK
    SLICE_X32Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[5]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 0.518ns (12.826%)  route 3.521ns (87.174%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_reg/Q
                         net (fo=795, routed)         3.521     4.039    vga_core/vga/hsync_gen/reset
    SLICE_X33Y88         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517     4.940    vga_core/vga/hsync_gen/CLK
    SLICE_X33Y88         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.164ns (11.678%)  route 1.240ns (88.322%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_reg/Q
                         net (fo=795, routed)         1.240     1.404    vga_core/vga/vsync_gen/reset
    SLICE_X31Y88         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.164ns (11.678%)  route 1.240ns (88.322%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_reg/Q
                         net (fo=795, routed)         1.240     1.404    vga_core/vga/vsync_gen/reset
    SLICE_X31Y88         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[2]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.164ns (11.678%)  route 1.240ns (88.322%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_reg/Q
                         net (fo=795, routed)         1.240     1.404    vga_core/vga/vsync_gen/reset
    SLICE_X31Y88         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X31Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.164ns (11.678%)  route 1.240ns (88.322%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_reg/Q
                         net (fo=795, routed)         1.240     1.404    vga_core/vga/vsync_gen/reset
    SLICE_X30Y88         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X30Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[9]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/freq_div/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.164ns (11.362%)  route 1.279ns (88.638%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_reg/Q
                         net (fo=795, routed)         1.279     1.443    vga_core/vga/freq_div/reset
    SLICE_X34Y89         FDCE                                         f  vga_core/vga/freq_div/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.839     2.004    vga_core/vga/freq_div/CLK
    SLICE_X34Y89         FDCE                                         r  vga_core/vga/freq_div/count_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/freq_div/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.164ns (11.362%)  route 1.279ns (88.638%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_reg/Q
                         net (fo=795, routed)         1.279     1.443    vga_core/vga/freq_div/reset
    SLICE_X34Y89         FDCE                                         f  vga_core/vga/freq_div/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.839     2.004    vga_core/vga/freq_div/CLK
    SLICE_X34Y89         FDCE                                         r  vga_core/vga/freq_div/count_reg[1]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.164ns (10.739%)  route 1.363ns (89.261%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_reg/Q
                         net (fo=795, routed)         1.363     1.527    vga_core/vga/vsync_gen/reset
    SLICE_X29Y88         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[1]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.164ns (10.739%)  route 1.363ns (89.261%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_reg/Q
                         net (fo=795, routed)         1.363     1.527    vga_core/vga/vsync_gen/reset
    SLICE_X29Y88         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[5]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.164ns (10.739%)  route 1.363ns (89.261%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_reg/Q
                         net (fo=795, routed)         1.363     1.527    vga_core/vga/vsync_gen/reset
    SLICE_X29Y88         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[6]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.164ns (10.739%)  route 1.363ns (89.261%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X50Y93         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_reg/Q
                         net (fo=795, routed)         1.363     1.527    vga_core/vga/vsync_gen/reset
    SLICE_X29Y88         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X29Y88         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C





