// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module foc_sin_or_cos_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t_in,
        do_cos,
        ap_return
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] t_in;
input  [0:0] do_cos;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] ref_4oPi_table_100_V_address0;
reg    ref_4oPi_table_100_V_ce0;
wire   [99:0] ref_4oPi_table_100_V_q0;
wire   [7:0] second_order_float_sin_cos_K0_V_address0;
reg    second_order_float_sin_cos_K0_V_ce0;
wire   [29:0] second_order_float_sin_cos_K0_V_q0;
wire   [7:0] second_order_float_sin_cos_K1_V_address0;
reg    second_order_float_sin_cos_K1_V_ce0;
wire  signed [22:0] second_order_float_sin_cos_K1_V_q0;
wire   [7:0] second_order_float_sin_cos_K2_V_address0;
reg    second_order_float_sin_cos_K2_V_ce0;
wire  signed [14:0] second_order_float_sin_cos_K2_V_q0;
reg   [0:0] p_Result_17_reg_1200;
wire   [7:0] tmp_13_fu_299_p4;
reg   [7:0] tmp_13_reg_1206;
wire   [22:0] tmp_14_fu_309_p1;
reg   [22:0] tmp_14_reg_1214;
wire   [0:0] closepath_fu_313_p2;
reg   [0:0] closepath_reg_1220;
wire   [3:0] trunc_ln628_fu_348_p1;
reg   [3:0] trunc_ln628_reg_1231;
reg  signed [79:0] Med_V_reg_1236;
wire    ap_CS_fsm_state2;
reg   [57:0] Mx_bits_V_reg_1241;
wire    ap_CS_fsm_state3;
reg   [2:0] k_V_reg_1247;
wire   [0:0] icmp_ln1018_fu_407_p2;
reg   [0:0] icmp_ln1018_reg_1252;
wire    ap_CS_fsm_state4;
wire   [28:0] Mx_V_fu_508_p4;
reg   [28:0] Mx_V_reg_1263;
wire  signed [7:0] Ex_V_3_fu_518_p2;
reg  signed [7:0] Ex_V_3_reg_1268;
wire   [21:0] B_fu_578_p1;
reg   [21:0] B_reg_1273;
wire   [0:0] cos_basis_fu_610_p3;
reg   [0:0] cos_basis_reg_1278;
reg   [6:0] p_Result_6_reg_1284;
wire   [29:0] zext_ln1123_fu_638_p1;
wire   [0:0] sin_basis_fu_648_p2;
reg   [0:0] sin_basis_reg_1295;
wire   [0:0] and_ln1018_fu_755_p2;
reg   [0:0] and_ln1018_reg_1300;
wire   [0:0] and_ln1018_1_fu_784_p2;
reg   [0:0] and_ln1018_1_reg_1306;
wire   [0:0] results_sign_V_fu_790_p3;
reg   [0:0] results_sign_V_reg_1313;
wire   [0:0] icmp_ln300_2_fu_798_p2;
reg   [0:0] icmp_ln300_2_reg_1318;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg   [28:0] t1_reg_1344;
reg   [21:0] rhs_1_reg_1349;
reg   [28:0] result_V_reg_1359;
wire    ap_CS_fsm_state10;
wire   [31:0] p_Result_7_fu_937_p3;
reg   [31:0] p_Result_7_reg_1365;
wire   [31:0] p_Result_10_fu_956_p3;
reg   [31:0] p_Result_10_reg_1370;
wire   [0:0] icmp_ln1505_fu_973_p2;
reg   [0:0] icmp_ln1505_reg_1381;
wire    ap_CS_fsm_state12;
wire   [0:0] grp_sin_or_cos_float_Pipeline_2_fu_276_ap_return;
reg   [0:0] targetBlock_reg_1386;
wire    ap_CS_fsm_state13;
wire    grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start;
wire    grp_sin_or_cos_float_Pipeline_1_fu_268_ap_done;
wire    grp_sin_or_cos_float_Pipeline_1_fu_268_ap_idle;
wire    grp_sin_or_cos_float_Pipeline_1_fu_268_ap_ready;
wire   [31:0] grp_sin_or_cos_float_Pipeline_1_fu_268_c_0_027_out;
wire    grp_sin_or_cos_float_Pipeline_1_fu_268_c_0_027_out_ap_vld;
wire   [31:0] grp_sin_or_cos_float_Pipeline_1_fu_268_c_1_026_out;
wire    grp_sin_or_cos_float_Pipeline_1_fu_268_c_1_026_out_ap_vld;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_ap_done;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_ap_idle;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_ap_ready;
wire   [31:0] grp_sin_or_cos_float_Pipeline_2_fu_276_shift_out;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_shift_out_ap_vld;
wire   [27:0] grp_sin_or_cos_float_Pipeline_2_fu_276_in_shift_V_1_cast_out;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_in_shift_V_1_cast_out_ap_vld;
wire   [31:0] grp_sin_or_cos_float_Pipeline_2_fu_276_shift_1_out;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_shift_1_out_ap_vld;
wire   [27:0] grp_sin_or_cos_float_Pipeline_2_fu_276_trunc_ln2_out;
wire    grp_sin_or_cos_float_Pipeline_2_fu_276_trunc_ln2_out_ap_vld;
reg    grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start_reg;
reg   [31:0] shift_loc_fu_192;
reg   [27:0] in_shift_V_1_cast_loc_fu_188;
reg   [31:0] shift_1_loc_fu_184;
reg   [27:0] trunc_ln2_loc_fu_180;
wire   [63:0] zext_ln541_1_fu_343_p1;
wire   [63:0] zext_ln541_fu_809_p1;
wire    ap_CS_fsm_state14;
wire   [31:0] data_V_fu_287_p1;
wire   [7:0] add_ln122_fu_319_p2;
wire   [7:0] addr_fu_325_p3;
wire   [3:0] r_fu_333_p4;
wire   [99:0] zext_ln929_fu_352_p1;
wire   [99:0] r_3_fu_355_p2;
wire   [23:0] p_Result_18_fu_371_p3;
wire   [23:0] ret_5_fu_382_p1;
wire   [79:0] ret_5_fu_382_p2;
wire   [7:0] Ex_V_fu_412_p2;
wire   [2:0] k_V_2_fu_424_p3;
wire   [0:0] p_Result_s_fu_430_p1;
wire   [57:0] Mx_bits_V_1_fu_434_p2;
wire   [57:0] Mx_bits_V_3_fu_439_p3;
wire   [28:0] p_Result_2_fu_446_p4;
wire   [29:0] p_Result_19_fu_456_p3;
reg   [29:0] p_Result_3_fu_464_p4;
wire   [31:0] p_Result_20_fu_474_p3;
reg   [31:0] val_assign_fu_482_p3;
wire   [5:0] Mx_zeros_fu_490_p1;
wire   [57:0] zext_ln1306_fu_498_p1;
wire   [57:0] r_2_fu_502_p2;
wire   [7:0] select_ln482_fu_417_p3;
wire   [7:0] zext_ln840_fu_494_p1;
wire  signed [8:0] sext_ln1387_fu_524_p1;
wire   [0:0] isNeg_fu_528_p3;
wire   [8:0] sub_ln1364_fu_536_p2;
wire   [8:0] ush_fu_542_p3;
wire   [31:0] zext_ln1340_fu_554_p1;
wire  signed [31:0] sext_ln1364_fu_550_p1;
wire   [31:0] lshr_ln1340_fu_558_p2;
wire   [31:0] shl_ln1306_fu_564_p2;
wire   [31:0] select_ln1365_fu_570_p3;
wire   [0:0] tmp_fu_582_p10;
wire   [0:0] xor_ln271_fu_604_p2;
wire   [14:0] B_trunc_fu_628_p4;
wire   [0:0] xor_ln25_fu_642_p2;
wire   [3:0] p_Result_22_fu_654_p3;
wire   [0:0] tmp_2_fu_661_p18;
wire   [0:0] tmp_3_fu_699_p18;
wire   [0:0] icmp_ln300_fu_750_p2;
wire   [0:0] results_sign_V_3_fu_745_p2;
wire   [0:0] results_sign_V_1_fu_737_p3;
wire   [0:0] select_ln1018_fu_760_p3;
wire   [0:0] icmp_ln300_1_fu_768_p2;
wire   [0:0] xor_ln1018_fu_779_p2;
wire   [0:0] and_ln300_fu_773_p2;
wire   [7:0] p_Result_21_fu_803_p3;
wire   [29:0] B_squared_fu_816_p1;
wire  signed [29:0] grp_fu_1150_p2;
wire   [14:0] B_squared_fu_816_p4;
wire   [21:0] r_V_2_fu_846_p1;
wire   [44:0] r_V_2_fu_846_p2;
wire  signed [29:0] grp_fu_1157_p2;
wire  signed [29:0] sext_ln666_fu_881_p1;
wire  signed [29:0] sext_ln666_1_fu_884_p1;
wire   [13:0] rhs_2_fu_872_p4;
wire   [29:0] ret_V_fu_887_p2;
wire  signed [29:0] sext_ln1199_fu_893_p1;
wire  signed [29:0] ret_V_1_fu_897_p2;
wire   [28:0] Mx_V_1_fu_866_p3;
wire   [28:0] r_V_6_fu_911_p1;
wire   [57:0] r_V_6_fu_911_p2;
wire   [15:0] p_Result_8_fu_927_p4;
wire   [12:0] p_Result_9_fu_946_p4;
wire   [7:0] Ex_V_4_fu_978_p3;
wire  signed [8:0] sext_ln186_fu_984_p1;
wire   [8:0] add_ln329_fu_1007_p2;
wire  signed [31:0] sext_ln329_fu_1013_p1;
wire   [31:0] select_ln318_fu_1000_p3;
wire   [31:0] newexp_fu_1017_p2;
wire   [0:0] tmp_8_fu_1023_p3;
wire   [22:0] tmp_9_fu_1036_p4;
wire   [22:0] tmp_10_fu_1046_p4;
wire   [0:0] or_ln335_fu_1031_p2;
wire   [22:0] select_ln318_1_fu_1056_p3;
wire   [7:0] trunc_ln275_fu_1071_p1;
wire   [7:0] select_ln288_fu_1083_p3;
wire   [7:0] out_exp_V_fu_1075_p3;
wire   [7:0] select_ln1018_2_fu_1090_p3;
wire   [7:0] select_ln300_fu_1097_p3;
wire   [22:0] significand_fu_1063_p3;
wire   [0:0] or_ln1018_fu_1118_p2;
wire   [22:0] select_ln1018_4_fu_1111_p3;
wire   [22:0] select_ln1018_5_fu_1122_p3;
wire   [7:0] results_exp_V_fu_1104_p3;
wire   [22:0] results_sig_V_fu_1129_p3;
wire   [31:0] p_Result_23_fu_1137_p4;
wire   [14:0] grp_fu_1150_p0;
wire   [14:0] grp_fu_1150_p1;
wire   [14:0] grp_fu_1157_p0;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire   [29:0] grp_fu_1157_p00;
wire   [44:0] r_V_2_fu_846_p10;
wire   [57:0] r_V_6_fu_911_p10;
wire   [79:0] ret_5_fu_382_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start_reg = 1'b0;
end

foc_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R #(
    .DataWidth( 100 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
ref_4oPi_table_100_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ref_4oPi_table_100_V_address0),
    .ce0(ref_4oPi_table_100_V_ce0),
    .q0(ref_4oPi_table_100_V_q0)
);

foc_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
second_order_float_sin_cos_K0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(second_order_float_sin_cos_K0_V_address0),
    .ce0(second_order_float_sin_cos_K0_V_ce0),
    .q0(second_order_float_sin_cos_K0_V_q0)
);

foc_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R #(
    .DataWidth( 23 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
second_order_float_sin_cos_K1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(second_order_float_sin_cos_K1_V_address0),
    .ce0(second_order_float_sin_cos_K1_V_ce0),
    .q0(second_order_float_sin_cos_K1_V_q0)
);

foc_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R #(
    .DataWidth( 15 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
second_order_float_sin_cos_K2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(second_order_float_sin_cos_K2_V_address0),
    .ce0(second_order_float_sin_cos_K2_V_ce0),
    .q0(second_order_float_sin_cos_K2_V_q0)
);

foc_sin_or_cos_float_Pipeline_1 grp_sin_or_cos_float_Pipeline_1_fu_268(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start),
    .ap_done(grp_sin_or_cos_float_Pipeline_1_fu_268_ap_done),
    .ap_idle(grp_sin_or_cos_float_Pipeline_1_fu_268_ap_idle),
    .ap_ready(grp_sin_or_cos_float_Pipeline_1_fu_268_ap_ready),
    .p_Result_10(p_Result_10_reg_1370),
    .p_Result_7(p_Result_7_reg_1365),
    .c_0_027_out(grp_sin_or_cos_float_Pipeline_1_fu_268_c_0_027_out),
    .c_0_027_out_ap_vld(grp_sin_or_cos_float_Pipeline_1_fu_268_c_0_027_out_ap_vld),
    .c_1_026_out(grp_sin_or_cos_float_Pipeline_1_fu_268_c_1_026_out),
    .c_1_026_out_ap_vld(grp_sin_or_cos_float_Pipeline_1_fu_268_c_1_026_out_ap_vld)
);

foc_sin_or_cos_float_Pipeline_2 grp_sin_or_cos_float_Pipeline_2_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start),
    .ap_done(grp_sin_or_cos_float_Pipeline_2_fu_276_ap_done),
    .ap_idle(grp_sin_or_cos_float_Pipeline_2_fu_276_ap_idle),
    .ap_ready(grp_sin_or_cos_float_Pipeline_2_fu_276_ap_ready),
    .result_V(result_V_reg_1359),
    .c_1_026_reload(grp_sin_or_cos_float_Pipeline_1_fu_268_c_1_026_out),
    .c_0_027_reload(grp_sin_or_cos_float_Pipeline_1_fu_268_c_0_027_out),
    .shift_out(grp_sin_or_cos_float_Pipeline_2_fu_276_shift_out),
    .shift_out_ap_vld(grp_sin_or_cos_float_Pipeline_2_fu_276_shift_out_ap_vld),
    .in_shift_V_1_cast_out(grp_sin_or_cos_float_Pipeline_2_fu_276_in_shift_V_1_cast_out),
    .in_shift_V_1_cast_out_ap_vld(grp_sin_or_cos_float_Pipeline_2_fu_276_in_shift_V_1_cast_out_ap_vld),
    .shift_1_out(grp_sin_or_cos_float_Pipeline_2_fu_276_shift_1_out),
    .shift_1_out_ap_vld(grp_sin_or_cos_float_Pipeline_2_fu_276_shift_1_out_ap_vld),
    .trunc_ln2_out(grp_sin_or_cos_float_Pipeline_2_fu_276_trunc_ln2_out),
    .trunc_ln2_out_ap_vld(grp_sin_or_cos_float_Pipeline_2_fu_276_trunc_ln2_out_ap_vld),
    .ap_return(grp_sin_or_cos_float_Pipeline_2_fu_276_ap_return)
);

foc_mul_80s_24ns_80_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 80 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 80 ))
mul_80s_24ns_80_1_1_U13(
    .din0(Med_V_reg_1236),
    .din1(ret_5_fu_382_p1),
    .dout(ret_5_fu_382_p2)
);

foc_mux_83_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 1 ))
mux_83_1_1_1_U14(
    .din0(1'd0),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd0),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .din8(k_V_2_fu_424_p3),
    .dout(tmp_fu_582_p10)
);

foc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
mux_164_1_1_1_U15(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd1),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .din8(1'd0),
    .din9(1'd1),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd1),
    .din13(1'd0),
    .din14(1'd0),
    .din15(1'd0),
    .din16(p_Result_22_fu_654_p3),
    .dout(tmp_2_fu_661_p18)
);

foc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
mux_164_1_1_1_U16(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd0),
    .din7(1'd1),
    .din8(1'd1),
    .din9(1'd0),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd0),
    .din13(1'd1),
    .din14(1'd0),
    .din15(1'd0),
    .din16(p_Result_22_fu_654_p3),
    .dout(tmp_3_fu_699_p18)
);

foc_mul_23s_22ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 45 ))
mul_23s_22ns_45_1_1_U17(
    .din0(second_order_float_sin_cos_K1_V_q0),
    .din1(r_V_2_fu_846_p1),
    .dout(r_V_2_fu_846_p2)
);

foc_mul_30s_29ns_58_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 58 ))
mul_30s_29ns_58_1_1_U18(
    .din0(ret_V_1_fu_897_p2),
    .din1(r_V_6_fu_911_p1),
    .dout(r_V_6_fu_911_p2)
);

foc_mul_mul_15ns_15ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
mul_mul_15ns_15ns_30_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1150_p0),
    .din1(grp_fu_1150_p1),
    .ce(1'b1),
    .dout(grp_fu_1150_p2)
);

foc_mul_mul_15ns_15s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
mul_mul_15ns_15s_30_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1157_p0),
    .din1(second_order_float_sin_cos_K2_V_q0),
    .ce(1'b1),
    .dout(grp_fu_1157_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_Pipeline_1_fu_268_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_Pipeline_2_fu_276_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_reg_1273 <= B_fu_578_p1;
        Ex_V_3_reg_1268 <= Ex_V_3_fu_518_p2;
        Mx_V_reg_1263 <= {{r_2_fu_502_p2[57:29]}};
        and_ln1018_1_reg_1306 <= and_ln1018_1_fu_784_p2;
        and_ln1018_reg_1300 <= and_ln1018_fu_755_p2;
        cos_basis_reg_1278 <= cos_basis_fu_610_p3;
        icmp_ln300_2_reg_1318 <= icmp_ln300_2_fu_798_p2;
        p_Result_6_reg_1284 <= {{select_ln1365_fu_570_p3[28:22]}};
        results_sign_V_reg_1313 <= results_sign_V_fu_790_p3;
        sin_basis_reg_1295 <= sin_basis_fu_648_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        Med_V_reg_1236 <= {{r_3_fu_355_p2[99:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Mx_bits_V_reg_1241 <= {{ret_5_fu_382_p2[76:19]}};
        icmp_ln1018_reg_1252 <= icmp_ln1018_fu_407_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        closepath_reg_1220 <= closepath_fu_313_p2;
        p_Result_17_reg_1200 <= data_V_fu_287_p1[32'd31];
        tmp_13_reg_1206 <= {{data_V_fu_287_p1[30:23]}};
        tmp_14_reg_1214 <= tmp_14_fu_309_p1;
        trunc_ln628_reg_1231 <= trunc_ln628_fu_348_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        icmp_ln1505_reg_1381 <= icmp_ln1505_fu_973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sin_or_cos_float_Pipeline_2_fu_276_in_shift_V_1_cast_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        in_shift_V_1_cast_loc_fu_188 <= grp_sin_or_cos_float_Pipeline_2_fu_276_in_shift_V_1_cast_out;
    end
end

always @ (posedge ap_clk) begin
    if (((closepath_reg_1220 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        k_V_reg_1247 <= {{ret_5_fu_382_p2[79:77]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_Result_10_reg_1370[31 : 19] <= p_Result_10_fu_956_p3[31 : 19];
        p_Result_7_reg_1365[31 : 16] <= p_Result_7_fu_937_p3[31 : 16];
        result_V_reg_1359 <= {{r_V_6_fu_911_p2[57:29]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        rhs_1_reg_1349 <= {{r_V_2_fu_846_p2[44:23]}};
        t1_reg_1344 <= {{second_order_float_sin_cos_K0_V_q0[29:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sin_or_cos_float_Pipeline_2_fu_276_shift_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        shift_1_loc_fu_184 <= grp_sin_or_cos_float_Pipeline_2_fu_276_shift_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (grp_sin_or_cos_float_Pipeline_2_fu_276_shift_out_ap_vld == 1'b1))) begin
        shift_loc_fu_192 <= grp_sin_or_cos_float_Pipeline_2_fu_276_shift_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        targetBlock_reg_1386 <= grp_sin_or_cos_float_Pipeline_2_fu_276_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sin_or_cos_float_Pipeline_2_fu_276_trunc_ln2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        trunc_ln2_loc_fu_180 <= grp_sin_or_cos_float_Pipeline_2_fu_276_trunc_ln2_out;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_sin_or_cos_float_Pipeline_1_fu_268_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_sin_or_cos_float_Pipeline_2_fu_276_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ref_4oPi_table_100_V_ce0 = 1'b1;
    end else begin
        ref_4oPi_table_100_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        second_order_float_sin_cos_K0_V_ce0 = 1'b1;
    end else begin
        second_order_float_sin_cos_K0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        second_order_float_sin_cos_K1_V_ce0 = 1'b1;
    end else begin
        second_order_float_sin_cos_K1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        second_order_float_sin_cos_K2_V_ce0 = 1'b1;
    end else begin
        second_order_float_sin_cos_K2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_sin_or_cos_float_Pipeline_1_fu_268_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_sin_or_cos_float_Pipeline_2_fu_276_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_fu_578_p1 = select_ln1365_fu_570_p3[21:0];

assign B_squared_fu_816_p1 = grp_fu_1150_p2;

assign B_squared_fu_816_p4 = {{B_squared_fu_816_p1[29:15]}};

assign B_trunc_fu_628_p4 = {{select_ln1365_fu_570_p3[21:7]}};

assign Ex_V_3_fu_518_p2 = (select_ln482_fu_417_p3 - zext_ln840_fu_494_p1);

assign Ex_V_4_fu_978_p3 = ((cos_basis_reg_1278[0:0] == 1'b1) ? 8'd0 : Ex_V_3_reg_1268);

assign Ex_V_fu_412_p2 = ($signed(tmp_13_reg_1206) + $signed(8'd131));

assign Mx_V_1_fu_866_p3 = ((cos_basis_reg_1278[0:0] == 1'b1) ? 29'd536870911 : Mx_V_reg_1263);

assign Mx_V_fu_508_p4 = {{r_2_fu_502_p2[57:29]}};

assign Mx_bits_V_1_fu_434_p2 = (58'd0 - Mx_bits_V_reg_1241);

assign Mx_bits_V_3_fu_439_p3 = ((p_Result_s_fu_430_p1[0:0] == 1'b1) ? Mx_bits_V_1_fu_434_p2 : Mx_bits_V_reg_1241);

assign Mx_zeros_fu_490_p1 = val_assign_fu_482_p3[5:0];

assign add_ln122_fu_319_p2 = ($signed(tmp_13_fu_299_p4) + $signed(8'd194));

assign add_ln329_fu_1007_p2 = ($signed(sext_ln186_fu_984_p1) + $signed(9'd127));

assign addr_fu_325_p3 = ((closepath_fu_313_p2[0:0] == 1'b1) ? 8'd63 : add_ln122_fu_319_p2);

assign and_ln1018_1_fu_784_p2 = (xor_ln1018_fu_779_p2 & icmp_ln300_fu_750_p2);

assign and_ln1018_fu_755_p2 = (icmp_ln300_fu_750_p2 & icmp_ln1018_reg_1252);

assign and_ln300_fu_773_p2 = (select_ln1018_fu_760_p3 & icmp_ln300_1_fu_768_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_return = p_Result_23_fu_1137_p4;

assign closepath_fu_313_p2 = ((tmp_13_fu_299_p4 < 8'd126) ? 1'b1 : 1'b0);

assign cos_basis_fu_610_p3 = ((do_cos[0:0] == 1'b1) ? xor_ln271_fu_604_p2 : tmp_fu_582_p10);

assign data_V_fu_287_p1 = t_in;

assign grp_fu_1150_p0 = zext_ln1123_fu_638_p1;

assign grp_fu_1150_p1 = zext_ln1123_fu_638_p1;

assign grp_fu_1157_p0 = grp_fu_1157_p00;

assign grp_fu_1157_p00 = B_squared_fu_816_p4;

assign grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start = grp_sin_or_cos_float_Pipeline_1_fu_268_ap_start_reg;

assign grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start = grp_sin_or_cos_float_Pipeline_2_fu_276_ap_start_reg;

assign icmp_ln1018_fu_407_p2 = ((tmp_14_reg_1214 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln1505_fu_973_p2 = ((result_V_reg_1359 == 29'd0) ? 1'b1 : 1'b0);

assign icmp_ln300_1_fu_768_p2 = ((tmp_13_reg_1206 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln300_2_fu_798_p2 = ((tmp_13_reg_1206 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln300_fu_750_p2 = ((tmp_13_reg_1206 == 8'd0) ? 1'b1 : 1'b0);

assign isNeg_fu_528_p3 = Ex_V_3_fu_518_p2[32'd7];

assign k_V_2_fu_424_p3 = ((closepath_reg_1220[0:0] == 1'b1) ? 3'd0 : k_V_reg_1247);

assign lshr_ln1340_fu_558_p2 = zext_ln1340_fu_554_p1 >> sext_ln1364_fu_550_p1;

assign newexp_fu_1017_p2 = ($signed(sext_ln329_fu_1013_p1) - $signed(select_ln318_fu_1000_p3));

assign or_ln1018_fu_1118_p2 = (icmp_ln300_2_reg_1318 | and_ln1018_1_reg_1306);

assign or_ln335_fu_1031_p2 = (tmp_8_fu_1023_p3 | icmp_ln1505_reg_1381);

assign out_exp_V_fu_1075_p3 = ((or_ln335_fu_1031_p2[0:0] == 1'b1) ? 8'd0 : trunc_ln275_fu_1071_p1);

assign p_Result_10_fu_956_p3 = {{p_Result_9_fu_946_p4}, {19'd262144}};

assign p_Result_18_fu_371_p3 = {{1'd1}, {tmp_14_reg_1214}};

assign p_Result_19_fu_456_p3 = {{p_Result_2_fu_446_p4}, {1'd1}};

assign p_Result_20_fu_474_p3 = {{2'd3}, {p_Result_3_fu_464_p4}};

assign p_Result_21_fu_803_p3 = {{sin_basis_reg_1295}, {p_Result_6_reg_1284}};

assign p_Result_22_fu_654_p3 = {{p_Result_17_reg_1200}, {k_V_2_fu_424_p3}};

assign p_Result_23_fu_1137_p4 = {{{results_sign_V_reg_1313}, {results_exp_V_fu_1104_p3}}, {results_sig_V_fu_1129_p3}};

assign p_Result_2_fu_446_p4 = {{Mx_bits_V_3_fu_439_p3[57:29]}};

integer ap_tvar_int_0;

always @ (p_Result_19_fu_456_p3) begin
    for (ap_tvar_int_0 = 30 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 29 - 0) begin
            p_Result_3_fu_464_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_3_fu_464_p4[ap_tvar_int_0] = p_Result_19_fu_456_p3[29 - ap_tvar_int_0];
        end
    end
end

assign p_Result_7_fu_937_p3 = {{p_Result_8_fu_927_p4}, {16'd32768}};

assign p_Result_8_fu_927_p4 = {{r_V_6_fu_911_p2[57:42]}};

assign p_Result_9_fu_946_p4 = {{r_V_6_fu_911_p2[41:29]}};

assign p_Result_s_fu_430_p1 = k_V_2_fu_424_p3[0:0];

assign r_2_fu_502_p2 = Mx_bits_V_3_fu_439_p3 << zext_ln1306_fu_498_p1;

assign r_3_fu_355_p2 = ref_4oPi_table_100_V_q0 << zext_ln929_fu_352_p1;

assign r_V_2_fu_846_p1 = r_V_2_fu_846_p10;

assign r_V_2_fu_846_p10 = B_reg_1273;

assign r_V_6_fu_911_p1 = r_V_6_fu_911_p10;

assign r_V_6_fu_911_p10 = Mx_V_1_fu_866_p3;

assign r_fu_333_p4 = {{addr_fu_325_p3[7:4]}};

assign ref_4oPi_table_100_V_address0 = zext_ln541_1_fu_343_p1;

assign results_exp_V_fu_1104_p3 = ((and_ln1018_1_reg_1306[0:0] == 1'b1) ? out_exp_V_fu_1075_p3 : select_ln300_fu_1097_p3);

assign results_sig_V_fu_1129_p3 = ((or_ln1018_fu_1118_p2[0:0] == 1'b1) ? select_ln1018_4_fu_1111_p3 : select_ln1018_5_fu_1122_p3);

assign results_sign_V_1_fu_737_p3 = ((cos_basis_fu_610_p3[0:0] == 1'b1) ? tmp_2_fu_661_p18 : tmp_3_fu_699_p18);

assign results_sign_V_3_fu_745_p2 = (xor_ln25_fu_642_p2 & p_Result_17_reg_1200);

assign results_sign_V_fu_790_p3 = ((and_ln1018_1_fu_784_p2[0:0] == 1'b1) ? results_sign_V_1_fu_737_p3 : and_ln300_fu_773_p2);

assign ret_5_fu_382_p1 = ret_5_fu_382_p10;

assign ret_5_fu_382_p10 = p_Result_18_fu_371_p3;

assign ret_V_1_fu_897_p2 = ($signed(ret_V_fu_887_p2) + $signed(sext_ln1199_fu_893_p1));

assign ret_V_fu_887_p2 = ($signed(sext_ln666_fu_881_p1) + $signed(sext_ln666_1_fu_884_p1));

assign rhs_2_fu_872_p4 = {{grp_fu_1157_p2[29:16]}};

assign second_order_float_sin_cos_K0_V_address0 = zext_ln541_fu_809_p1;

assign second_order_float_sin_cos_K1_V_address0 = zext_ln541_fu_809_p1;

assign second_order_float_sin_cos_K2_V_address0 = zext_ln541_fu_809_p1;

assign select_ln1018_2_fu_1090_p3 = ((and_ln1018_reg_1300[0:0] == 1'b1) ? select_ln288_fu_1083_p3 : out_exp_V_fu_1075_p3);

assign select_ln1018_4_fu_1111_p3 = ((and_ln1018_1_reg_1306[0:0] == 1'b1) ? significand_fu_1063_p3 : 23'd8388607);

assign select_ln1018_5_fu_1122_p3 = ((and_ln1018_reg_1300[0:0] == 1'b1) ? 23'd0 : significand_fu_1063_p3);

assign select_ln1018_fu_760_p3 = ((and_ln1018_fu_755_p2[0:0] == 1'b1) ? results_sign_V_3_fu_745_p2 : results_sign_V_1_fu_737_p3);

assign select_ln1365_fu_570_p3 = ((isNeg_fu_528_p3[0:0] == 1'b1) ? lshr_ln1340_fu_558_p2 : shl_ln1306_fu_564_p2);

assign select_ln288_fu_1083_p3 = ((do_cos[0:0] == 1'b1) ? 8'd127 : 8'd0);

assign select_ln300_fu_1097_p3 = ((icmp_ln300_2_reg_1318[0:0] == 1'b1) ? 8'd255 : select_ln1018_2_fu_1090_p3);

assign select_ln318_1_fu_1056_p3 = ((targetBlock_reg_1386[0:0] == 1'b1) ? tmp_9_fu_1036_p4 : tmp_10_fu_1046_p4);

assign select_ln318_fu_1000_p3 = ((targetBlock_reg_1386[0:0] == 1'b1) ? shift_loc_fu_192 : shift_1_loc_fu_184);

assign select_ln482_fu_417_p3 = ((closepath_reg_1220[0:0] == 1'b1) ? Ex_V_fu_412_p2 : 8'd0);

assign sext_ln1199_fu_893_p1 = $signed(rhs_2_fu_872_p4);

assign sext_ln1364_fu_550_p1 = $signed(ush_fu_542_p3);

assign sext_ln1387_fu_524_p1 = Ex_V_3_fu_518_p2;

assign sext_ln186_fu_984_p1 = $signed(Ex_V_4_fu_978_p3);

assign sext_ln329_fu_1013_p1 = $signed(add_ln329_fu_1007_p2);

assign sext_ln666_1_fu_884_p1 = $signed(rhs_1_reg_1349);

assign sext_ln666_fu_881_p1 = $signed(t1_reg_1344);

assign shl_ln1306_fu_564_p2 = zext_ln1340_fu_554_p1 << sext_ln1364_fu_550_p1;

assign significand_fu_1063_p3 = ((or_ln335_fu_1031_p2[0:0] == 1'b1) ? 23'd0 : select_ln318_1_fu_1056_p3);

assign sin_basis_fu_648_p2 = (xor_ln25_fu_642_p2 ^ tmp_fu_582_p10);

assign sub_ln1364_fu_536_p2 = ($signed(9'd0) - $signed(sext_ln1387_fu_524_p1));

assign tmp_10_fu_1046_p4 = {{trunc_ln2_loc_fu_180[27:5]}};

assign tmp_13_fu_299_p4 = {{data_V_fu_287_p1[30:23]}};

assign tmp_14_fu_309_p1 = data_V_fu_287_p1[22:0];

assign tmp_8_fu_1023_p3 = newexp_fu_1017_p2[32'd31];

assign tmp_9_fu_1036_p4 = {{in_shift_V_1_cast_loc_fu_188[27:5]}};

assign trunc_ln275_fu_1071_p1 = newexp_fu_1017_p2[7:0];

assign trunc_ln628_fu_348_p1 = addr_fu_325_p3[3:0];

assign ush_fu_542_p3 = ((isNeg_fu_528_p3[0:0] == 1'b1) ? sub_ln1364_fu_536_p2 : sext_ln1387_fu_524_p1);


always @ (p_Result_20_fu_474_p3) begin
    if (p_Result_20_fu_474_p3[0] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd0;
    end else if (p_Result_20_fu_474_p3[1] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd1;
    end else if (p_Result_20_fu_474_p3[2] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd2;
    end else if (p_Result_20_fu_474_p3[3] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd3;
    end else if (p_Result_20_fu_474_p3[4] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd4;
    end else if (p_Result_20_fu_474_p3[5] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd5;
    end else if (p_Result_20_fu_474_p3[6] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd6;
    end else if (p_Result_20_fu_474_p3[7] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd7;
    end else if (p_Result_20_fu_474_p3[8] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd8;
    end else if (p_Result_20_fu_474_p3[9] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd9;
    end else if (p_Result_20_fu_474_p3[10] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd10;
    end else if (p_Result_20_fu_474_p3[11] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd11;
    end else if (p_Result_20_fu_474_p3[12] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd12;
    end else if (p_Result_20_fu_474_p3[13] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd13;
    end else if (p_Result_20_fu_474_p3[14] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd14;
    end else if (p_Result_20_fu_474_p3[15] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd15;
    end else if (p_Result_20_fu_474_p3[16] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd16;
    end else if (p_Result_20_fu_474_p3[17] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd17;
    end else if (p_Result_20_fu_474_p3[18] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd18;
    end else if (p_Result_20_fu_474_p3[19] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd19;
    end else if (p_Result_20_fu_474_p3[20] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd20;
    end else if (p_Result_20_fu_474_p3[21] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd21;
    end else if (p_Result_20_fu_474_p3[22] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd22;
    end else if (p_Result_20_fu_474_p3[23] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd23;
    end else if (p_Result_20_fu_474_p3[24] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd24;
    end else if (p_Result_20_fu_474_p3[25] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd25;
    end else if (p_Result_20_fu_474_p3[26] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd26;
    end else if (p_Result_20_fu_474_p3[27] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd27;
    end else if (p_Result_20_fu_474_p3[28] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd28;
    end else if (p_Result_20_fu_474_p3[29] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd29;
    end else if (p_Result_20_fu_474_p3[30] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd30;
    end else if (p_Result_20_fu_474_p3[31] == 1'b1) begin
        val_assign_fu_482_p3 = 32'd31;
    end else begin
        val_assign_fu_482_p3 = 32'd32;
    end
end

assign xor_ln1018_fu_779_p2 = (icmp_ln1018_reg_1252 ^ 1'd1);

assign xor_ln25_fu_642_p2 = (do_cos ^ 1'd1);

assign xor_ln271_fu_604_p2 = (tmp_fu_582_p10 ^ 1'd1);

assign zext_ln1123_fu_638_p1 = B_trunc_fu_628_p4;

assign zext_ln1306_fu_498_p1 = Mx_zeros_fu_490_p1;

assign zext_ln1340_fu_554_p1 = Mx_V_fu_508_p4;

assign zext_ln541_1_fu_343_p1 = r_fu_333_p4;

assign zext_ln541_fu_809_p1 = p_Result_21_fu_803_p3;

assign zext_ln840_fu_494_p1 = Mx_zeros_fu_490_p1;

assign zext_ln929_fu_352_p1 = trunc_ln628_reg_1231;

always @ (posedge ap_clk) begin
    p_Result_7_reg_1365[15:0] <= 16'b1000000000000000;
    p_Result_10_reg_1370[18:0] <= 19'b1000000000000000000;
end

endmodule //foc_sin_or_cos_float_s
