/// Auto-generated register definitions for AC
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::ac {

// ============================================================================
// AC - Access control
// Base Address: 0xE000EF90
// ============================================================================

/// AC Register Structure
struct AC_Registers {

    /// Instruction and Data Tightly-Coupled Memory Control Registers
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ITCMCR;

    /// Instruction and Data Tightly-Coupled Memory Control Registers
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DTCMCR;

    /// AHBP Control register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AHBPCR;

    /// Auxiliary Cache Control register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CACR;

    /// AHB Slave Control register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AHBSCR;
    uint8_t RESERVED_0014[4]; ///< Reserved

    /// Auxiliary Bus Fault Status register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ABFSR;
};

static_assert(sizeof(AC_Registers) >= 28, "AC_Registers size mismatch");

/// AC peripheral instance
inline AC_Registers* AC() {
    return reinterpret_cast<AC_Registers*>(0xE000EF90);
}

}  // namespace alloy::hal::st::stm32f7::ac
