/** ==================================================================
 *  @file   unipro_reg_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   UNIPRO_REG
 *
 *  @Filename:    unipro_reg_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __UNIPRO_REG_CRED_H
#define __UNIPRO_REG_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance UNIPRO_REG of component UNIPRO_REG mapped in MONICA at address 0x4A068000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component UNIPRO_REG
     *
     */

    /* 
     *  List of bundle arrays for component UNIPRO_REG
     *
     */

    /* 
     *  List of bundles for component UNIPRO_REG
     *
     */

    /* 
     * List of registers for component UNIPRO_REG
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_REVISION
 *
 * @BRIEF        IP revision code register. 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_REVISION                        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_HWINFO
 *
 * @BRIEF        Hardware module configuration register 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_HWINFO                          0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_SYSCONFIG
 *
 * @BRIEF        Clock management configuration 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_SYSCONFIG                       0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQ_EOI
 *
 * @BRIEF        End Of Interrupt number specification 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQ_EOI                         0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector, line #0.  
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW                   0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector. 
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW         0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector.  
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW                       0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector, line #0. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS                       0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector, line #1. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS             0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS                 0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_SET
 *
 * @BRIEF        Per-event "enabled" interrupt status vector, line #0. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET                   0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET
 *
 * @BRIEF        Per-event "enabled" interrupt status vector, line #1. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET         0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET
 *
 * @BRIEF        Per-event "enabled" interrupt status vector. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET             0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_CLR
 *
 * @BRIEF        Per-event "clear" interrupt status vector, line #0. 
 *               Readout equal to corresponding _SET register 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR                   0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR
 *
 * @BRIEF        Per-event "clear" interrupt status vector, line #0. 
 *               Readout equal to corresponding _SET register 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR         0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR
 *
 * @BRIEF        Per-event "clear" interrupt status vector, line #0. 
 *               Readout equal to corresponding _SET register 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR             0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER
 *
 * @BRIEF        This register is a simple IRQ merger. It does not correspond 
 *               to real register 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER                0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG
 *
 * @BRIEF        COMPLEXIO CONFIGURATION REGISTER for the TX complex IO  
 *               This register contains the lane configuration for the order 
 *               and position of the lanes (clock and data) and the polarity 
 *               order for the control of the PHY differential signals in 
 *               addition to the control bit for the power FSM. 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG                0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG
 *
 * @BRIEF        COMPLEXIO CONFIGURATION REGISTER for the RX complex IO  
 *               This register contains the lane configuration for the order 
 *               and position of the lanes (clock and data) and the polarity 
 *               order for the control of the PHY differential signals in 
 *               addition to the control bit for the power FSM. 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG                0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2
 *
 * @BRIEF        COMPLEXIO second configuration register for the TX complex 
 *               IO 
 *               This register drives ULPS  mode configuration signals for 
 *               each lane. 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2               0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_PWR
 *
 * @BRIEF        Tx/Rx complexios power control & status register 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_PWR                   0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_PA_CFG_STATUS
 *
 * @BRIEF        PHYSICAL ADAPTER CONFIGURATION REGISTER 
 *               This register contains, amogst other,  the PA_MIB 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS                   0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CTRL
 *
 * @BRIEF        This register regroups Unipro interface general control & 
 *               configuration parameters 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CTRL                            0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CLK_CTRL
 *
 * @BRIEF        This register controls the CLOCK GENERATION. The register 
 *               can be modified only when UniProIF_EN is reset. 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CLK_CTRL                        0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TIMING
 *
 * @BRIEF        This register control the stop state activation and 
 *               duration. 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TIMING                          0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_LINKSTARTUP
 *
 * @BRIEF        PHYSICAL ADAPTER Command 
 *               writing to the register initiates a link start up 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_LINKSTARTUP                     0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ENDPOINTRESET
 *
 * @BRIEF        PHYSICAL ADAPTER Command 
 *               writing to the register initiates transmission of an 
 *               EndPointReset trgigger over the link to the peer device. 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ENDPOINTRESET                   0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC0
 *
 * @BRIEF        DATA LINK TX flow control value 
 *               This register contains the timeout and threshold values for 
 *               DL MIB for transmitter side 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC0                0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC0
 *
 * @BRIEF        DATA LINK RX flow control values  
 *               This register contains the timeout and threshold values for 
 *               DL MIB for receiver side 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC0                0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC1
 *
 * @BRIEF        DATA LINK TX flow control value 
 *               This register contains the timeout and threshold values for 
 *               DL MIB for transmitter side 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC1                0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC1
 *
 * @BRIEF        DATA LINK RX flow control values  
 *               This register contains the timeout and threshold values for 
 *               DL MIB for receiver side 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC1                0x8Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TC0_SEG_ENTRY
 *
 * @BRIEF        Holds current cport entry under TN_ACC segmentation process 
 *               on traffic class 0, and flag indicating non-empty 
 *               segmentation list 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TC0_SEG_ENTRY                   0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TC1_SEG_ENTRY
 *
 * @BRIEF        Holds current cport entry under TN_ACC segmentation process 
 *               on traffic class 1, and flag indicating non-empty 
 *               segmentation list 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TC1_SEG_ENTRY                   0x94ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_SEG_SIZE
 *
 * @BRIEF        Maximum segmentation packet size for traffic classes 0 and 1 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_SEG_SIZE                        0x98ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CPORT_BASE
 *
 * @BRIEF        Cport structures array base address 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CPORT_BASE                      0x9Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_RX_CPID_RNG
 *
 * @BRIEF        known Cport IDs range for transport layer Rx process 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_RX_CPID_RNG                     0xA0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CLEAR_RX_EOC
 *
 * @BRIEF        coherent access command to clear both EoC and EoM flags in 
 *               CPORT structure 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CLEAR_RX_EOC                    0xA4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TN_CACHE_OP
 *
 * @BRIEF        clean &/or invalidate commands to TN_ACC caches structures 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TN_CACHE_OP                     0xA8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TN_CMD_STAT
 *
 * @BRIEF        status of pending register-mapped commands 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TN_CMD_STAT                     0xACul

    /* 
     * List of register bitfields for component UNIPRO_REG
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_REVISION__SCHEME   
 *
 * @BRIEF        New / legacy scheme identifier. 
 *               0 : Legacy 
 *               1 : Highlander 0.8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_REVISION__SCHEME           BITFIELD(31, 30)
#define UNIPRO_REG__UNIPRO_REVISION__SCHEME__POS      30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_REVISION__FUNC   
 *
 * @BRIEF        SW compatible module family identifier - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_REVISION__FUNC             BITFIELD(27, 16)
#define UNIPRO_REG__UNIPRO_REVISION__FUNC__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_REVISION__R_RTL   
 *
 * @BRIEF        RTL version number. 
 *               Maintained by IP design owner. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_REVISION__R_RTL            BITFIELD(15, 11)
#define UNIPRO_REG__UNIPRO_REVISION__R_RTL__POS       11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_REVISION__X_MAJOR   
 *
 * @BRIEF        Major IP revision. 
 *               Maintained by IP spec owner - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_REVISION__X_MAJOR          BITFIELD(10, 8)
#define UNIPRO_REG__UNIPRO_REVISION__X_MAJOR__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_REVISION__CUSTOM   
 *
 * @BRIEF        custom revision number - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_REVISION__CUSTOM           BITFIELD(7, 6)
#define UNIPRO_REG__UNIPRO_REVISION__CUSTOM__POS      6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_REVISION__Y_MINOR   
 *
 * @BRIEF        Minor revision number 
 *               maintained by IP owner - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_REVISION__Y_MINOR          BITFIELD(5, 0)
#define UNIPRO_REG__UNIPRO_REVISION__Y_MINOR__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_HWINFO__RXCACHEENTRIES   
 *
 * @BRIEF        Defines the number of Rx descriptor cache entries as : 
 *               0 --> 1 entry 
 *               1 --> 2 entries 
 *               2 --> 4 entries 
 *               3 --> 6 entries 
 *               ... 
 *               15 --> 30 entries or more - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_HWINFO__RXCACHEENTRIES     BITFIELD(31, 28)
#define UNIPRO_REG__UNIPRO_HWINFO__RXCACHEENTRIES__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_HWINFO__TXCACHEENTRIES   
 *
 * @BRIEF        Defines the number of Tx descriptor cache entries as : 
 *               0 --> 1 entry 
 *               1 --> 2 entries 
 *               2 --> 4 entries 
 *               3 --> 6 entries 
 *               ... 
 *               15 --> 30 entries or more - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_HWINFO__TXCACHEENTRIES     BITFIELD(27, 24)
#define UNIPRO_REG__UNIPRO_HWINFO__TXCACHEENTRIES__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_HWINFO__RXFIFOSIZE   
 *
 * @BRIEF        Indicates Rx FiFo size, in terms of number of blocks of 128 
 *               * 64b entries. 
 *               Rx FiFo size (bytes) = 128 * 8 * RxFiFoSize 
 *               0 indicates less than 128*64b - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_HWINFO__RXFIFOSIZE         BITFIELD(15, 10)
#define UNIPRO_REG__UNIPRO_HWINFO__RXFIFOSIZE__POS    10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_HWINFO__TXFIFOSIZE   
 *
 * @BRIEF        Indicates Tx FiFo size, in terms of number of blocks of 128 
 *               * 64b entries. 
 *               Tx FiFo size (bytes) = 128 * 8 * TxFiFoSize 
 *               0 indicates less than 128 * 64b. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_HWINFO__TXFIFOSIZE         BITFIELD(9, 4)
#define UNIPRO_REG__UNIPRO_HWINFO__TXFIFOSIZE__POS    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_HWINFO__ADDRXDLANES   
 *
 * @BRIEF        Number of additional Rx data lanes on top of lane 1 
 *                0: no additional --> one Rx data lane total 
 *                ... 
 *                3 : 3 additional --> 4 Rx data lanes total - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_HWINFO__ADDRXDLANES        BITFIELD(3, 2)
#define UNIPRO_REG__UNIPRO_HWINFO__ADDRXDLANES__POS   2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_HWINFO__ADDTXDLANES   
 *
 * @BRIEF        Number of additional Tx data lanes on top of lane 1 
 *                0: no additional --> one Tx data lane total 
 *                ... 
 *               3 : 3 additional --> 4 Tx data lanes total - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_HWINFO__ADDTXDLANES        BITFIELD(1, 0)
#define UNIPRO_REG__UNIPRO_HWINFO__ADDTXDLANES__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_SYSCONFIG__STANDBYMODE   
 *
 * @BRIEF        Configuration of the local initiator state management mode. 
 *               By definition, initiator may generate read/write transaction 
 *               as long as it is out of STANDBY state. 
 *               0x0:  Force-standby mode: local initiator is unconditionally 
 *               placed in standby state. 
 *               Backup mode, for debug only.  
 *               0x1:  No-standby mode: local initiator is unconditionally 
 *               placed out of standby state. 
 *               Backup mode, for debug only.  
 *               0x2:  Smart-standby mode: local initiator standby status 
 *               depends on local conditions, i.e. the module's functional 
 *               requirement from the initiator. 
 *               IP module shall not generate (initiator-related) wakeup 
 *               events.  
 *               0x3:  Smart-Standby wakeup-capable mode: local initiator 
 *               standby status depends on local conditions, i.e. the 
 *               module's functional requirement from the initiator.  
 *               IP module may generate (master-related) wakeup events when 
 *               in standby state. 
 *               Mode is only relevant if the appropriate IP module "mwakeup" 
 *               output is implemented. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_SYSCONFIG__STANDBYMODE     BITFIELD(5, 4)
#define UNIPRO_REG__UNIPRO_SYSCONFIG__STANDBYMODE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_SYSCONFIG__IDLEMODE   
 *
 * @BRIEF        Configuration of the local target state management mode. 
 *               By definition, target can handle read/write transaction as 
 *               long as it is out of IDLE state. 
 *               0x0:  Force-idle mode: local target's idle state follows 
 *               (acknowledges) the system's idle requests unconditionally, 
 *               i.e. regardless of the IP module's internal requirements. 
 *               Backup mode, for debug only.  
 *               0x1:  No-idle mode: local target never enters idle state. 
 *               Backup mode, for debug only.  
 *               0x2:  Smart-idle mode: local target's idle state eventually 
 *               follows (acknowledges) the system's idle requests, depending 
 *               on the IP module's internal requirements. 
 *               IP module shall not generate (IRQ- or DMA-request-related) 
 *               wakeup events.  
 *               0x3:  Smart-idle wakeup-capable mode: local target's idle 
 *               state eventually follows (acknowledges) the system's idle 
 *               requests, depending on the IP module's internal 
 *               requirements. 
 *               IP module may generate (IRQ- or DMA-request-related) wakeup 
 *               events when in idle state. 
 *               Mode is only relevant if the appropriate IP module "swakeup" 
 *               output(s) is (are) implemented. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_SYSCONFIG__IDLEMODE        BITFIELD(3, 2)
#define UNIPRO_REG__UNIPRO_SYSCONFIG__IDLEMODE__POS   2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_SYSCONFIG__FREEEMU   
 *
 * @BRIEF        Sensitivity to emulation (debug) suspend input signal. 
 *               0:  IP module is sensitive to emulation suspend  
 *               1:  IP module is not sensitive to emulation suspend - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_SYSCONFIG__FREEEMU         BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_SYSCONFIG__FREEEMU__POS    1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset. (Optional) 
 *               Read 0:  Reset done, no pending action  
 *               Write 0:  No action  
 *               Write 1:  Initiate software reset  
 *               Read 1:  Reset (software or other) ongoing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_SYSCONFIG__SOFTRESET       BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_SYSCONFIG__SOFTRESET__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Software End Of Interrupt (EOI) control. Write number of 
 *               interrupt output. 
 *               Write 0x0:  EOI for interrupt output line #0   
 *               Write 0x1:  EOI for interrupt output line #1  
 *               Write 0x2:  EOI for interrupt output line #2 
 *               Only line #0 is implemented in Unipro - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQ_EOI__LINE_NUMBER       BITFIELD(1, 0)
#define UNIPRO_REG__UNIPRO_IRQ_EOI__LINE_NUMBER__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__DL_TC1_EMPTY   
 *
 * @BRIEF        All transmitted frames on TC1 have been acknowledged - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__DL_TC1_EMPTY BITFIELD(10, 10)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__DL_TC1_EMPTY__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__DL_TC0_EMPTY   
 *
 * @BRIEF        All transmitted frames on TC0 have been acknowledged - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__DL_TC0_EMPTY BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__DL_TC0_EMPTY__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__TN_TX_PENDING   
 *
 * @BRIEF        pending Tx EoM interrupt(s) from TN_ACC exist - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__TN_TX_PENDING BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__TN_TX_PENDING__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__TN_RX_PENDING   
 *
 * @BRIEF        pending Rx EoM/EoC interrupt(s) from TN_ACC exist - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__TN_RX_PENDING BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__TN_RX_PENDING__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__TX_EOM   
 *
 * @BRIEF        End of Message transmitted - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__TX_EOM      BITFIELD(6, 6)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__TX_EOM__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RX_EOC   
 *
 * @BRIEF        End of Chunk boundary crossed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RX_EOC      BITFIELD(5, 5)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RX_EOC__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RX_EOM   
 *
 * @BRIEF        End of Message received - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RX_EOM      BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RX_EOM__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__TXLINKSTARTUPEND   
 *
 * @BRIEF        set table raw status for RxPWRstateChange 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__TXLINKSTARTUPEND BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__TXLINKSTARTUPEND__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RXENDPOINTRESET   
 *
 * @BRIEF        set table raw status for RxPWRstateChange 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RXENDPOINTRESET BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RXENDPOINTRESET__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RXLINKSTARTUPPHASE1   
 *
 * @BRIEF        set table raw status for RxPWRstateChange 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RXLINKSTARTUPPHASE1 BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RXLINKSTARTUPPHASE1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RXPWRSTATECHANGE   
 *
 * @BRIEF        set table raw status for RxPWRstateChange 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RXPWRSTATECHANGE BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_RAW__RXPWRSTATECHANGE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__RXENTERULPS   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__RXENTERULPS BITFIELD(31, 31)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__RXENTERULPS__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__RXEXITULPS   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__RXEXITULPS BITFIELD(30, 30)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__RXEXITULPS__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__TXENTERULPS   
 *
 * @BRIEF        Activated when all lanes are in ULPS 
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__TXENTERULPS BITFIELD(29, 29)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__TXENTERULPS__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__TXEXITULPS   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__TXEXITULPS BITFIELD(28, 28)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__TXEXITULPS__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS5_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS5_IRQ BITFIELD(24, 24)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS5_IRQ__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS4_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS4_IRQ BITFIELD(23, 23)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS4_IRQ__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS3_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS3_IRQ BITFIELD(22, 22)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS3_IRQ__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS2_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS2_IRQ BITFIELD(21, 21)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS2_IRQ__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS1_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS1_IRQ BITFIELD(20, 20)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTSYNCHS1_IRQ__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS5_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS5_IRQ BITFIELD(19, 19)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS5_IRQ__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS4_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS4_IRQ BITFIELD(18, 18)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS4_IRQ__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS3_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS3_IRQ BITFIELD(17, 17)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS3_IRQ__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS2_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS2_IRQ BITFIELD(16, 16)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS2_IRQ__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS1_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS1_IRQ BITFIELD(15, 15)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSOTHS1_IRQ__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL5_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL5_IRQ BITFIELD(14, 14)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL5_IRQ__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL4_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL4_IRQ BITFIELD(13, 13)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL4_IRQ__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL3_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL3_IRQ BITFIELD(12, 12)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL3_IRQ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL2_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL2_IRQ BITFIELD(11, 11)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL2_IRQ__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL1_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL1_IRQ BITFIELD(10, 10)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRCONTROL1_IRQ__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC5_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC5_IRQ BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC5_IRQ__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC4_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC4_IRQ BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC4_IRQ__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC3_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC3_IRQ BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC3_IRQ__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC2_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC2_IRQ BITFIELD(6, 6)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC2_IRQ__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC1_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC1_IRQ BITFIELD(5, 5)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRESC1_IRQ__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC5_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC5_IRQ BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC5_IRQ__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC4_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC4_IRQ BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC4_IRQ__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC3_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC3_IRQ BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC3_IRQ__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC2_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC2_IRQ BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC2_IRQ__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC1_IRQ   
 *
 * @BRIEF        settable raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC1_IRQ BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS_RAW__ERRSYNCESC1_IRQ__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__MEMORY_ERROR   
 *
 * @BRIEF        Error reported by memory access on master OCP interface 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__MEMORY_ERROR    BITFIELD(31, 31)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__MEMORY_ERROR__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__UNSUPPORTED_T_HEADER_TYPE   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNSUPPORTED_T_HEADER_TYPE BITFIELD(30, 30)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNSUPPORTED_T_HEADER_TYPE__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__UNKNOWN_CPORTID   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNKNOWN_CPORTID BITFIELD(29, 29)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNKNOWN_CPORTID__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__NO_CONNECTION   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__NO_CONNECTION   BITFIELD(28, 28)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__NO_CONNECTION__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__CFD_OCCURED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__CFD_OCCURED     BITFIELD(27, 27)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__CFD_OCCURED__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__UNSUPPORTED_N_HEADER_TYPE   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNSUPPORTED_N_HEADER_TYPE BITFIELD(24, 24)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNSUPPORTED_N_HEADER_TYPE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__NAC_RECEIVED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__NAC_RECEIVED    BITFIELD(23, 23)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__NAC_RECEIVED__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__UNSUPPORTED_FEATURE   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNSUPPORTED_FEATURE BITFIELD(22, 22)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNSUPPORTED_FEATURE__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__UNEXPECTED_FRAMING_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNEXPECTED_FRAMING_ERROR BITFIELD(21, 21)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNEXPECTED_FRAMING_ERROR__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__REPLAY_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__REPLAY_ERROR    BITFIELD(20, 20)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__REPLAY_ERROR__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__EOF_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__EOF_ERROR       BITFIELD(19, 19)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__EOF_ERROR__POS  19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__NAC_FRAME_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__NAC_FRAME_ERROR BITFIELD(18, 18)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__NAC_FRAME_ERROR__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__AFC_FRAME_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__AFC_FRAME_ERROR BITFIELD(17, 17)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__AFC_FRAME_ERROR__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__WRONG_SEQUENCE_NUMBER   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__WRONG_SEQUENCE_NUMBER BITFIELD(16, 16)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__WRONG_SEQUENCE_NUMBER__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__MAX_FRAME_LENGTH_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__MAX_FRAME_LENGTH_ERROR BITFIELD(15, 15)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__MAX_FRAME_LENGTH_ERROR__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__RX_BUFFER_OVERFLOW   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__RX_BUFFER_OVERFLOW BITFIELD(14, 14)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__RX_BUFFER_OVERFLOW__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__CRC_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__CRC_ERROR       BITFIELD(13, 13)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__CRC_ERROR__POS  13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__AFC1_PROTECTION_TIMER_EXPIRED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__AFC1_PROTECTION_TIMER_EXPIRED BITFIELD(12, 12)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__AFC1_PROTECTION_TIMER_EXPIRED__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__AFC1_REQUEST_TIMER_EXPIRED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__AFC1_REQUEST_TIMER_EXPIRED BITFIELD(11, 11)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__AFC1_REQUEST_TIMER_EXPIRED__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__TC1_REPLAY_TIMER_EXPIRED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__TC1_REPLAY_TIMER_EXPIRED BITFIELD(10, 10)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__TC1_REPLAY_TIMER_EXPIRED__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__AFC0_PROTECTION_TIMER_EXPIRED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__AFC0_PROTECTION_TIMER_EXPIRED BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__AFC0_PROTECTION_TIMER_EXPIRED__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__AFC0_REQUEST_TIMER_EXPIRED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__AFC0_REQUEST_TIMER_EXPIRED BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__AFC0_REQUEST_TIMER_EXPIRED__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__TC0_REPLAY_TIMER_EXPIRED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__TC0_REPLAY_TIMER_EXPIRED BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__TC0_REPLAY_TIMER_EXPIRED__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__SYNTAX   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__SYNTAX          BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__SYNTAX__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__INVALID_ESC_PA_PARAM   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__INVALID_ESC_PA_PARAM BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__INVALID_ESC_PA_PARAM__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__UNDEFINED_ESC_TYPE   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNDEFINED_ESC_TYPE BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNDEFINED_ESC_TYPE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__UNDEFINED_PHY_SYMBOL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNDEFINED_PHY_SYMBOL BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__UNDEFINED_PHY_SYMBOL__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_RAW__INVALID_PHY_SYMBOL   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_RAW__INVALID_PHY_SYMBOL BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_ERROR_RAW__INVALID_PHY_SYMBOL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS__DL_TC1_EMPTY   
 *
 * @BRIEF        All transmitted frames on TC1 have been acknowledged - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS__DL_TC1_EMPTY    BITFIELD(10, 10)
#define UNIPRO_REG__UNIPRO_IRQSTATUS__DL_TC1_EMPTY__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS__DL_TC0_EMPTY   
 *
 * @BRIEF        All transmitted frames on TC0 have been acknowledged - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS__DL_TC0_EMPTY    BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_IRQSTATUS__DL_TC0_EMPTY__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS__TN_TX_PENDING   
 *
 * @BRIEF        pending Tx EoM interrupt(s) from TN_ACC exist - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS__TN_TX_PENDING   BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_IRQSTATUS__TN_TX_PENDING__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS__TN_RX_PENDING   
 *
 * @BRIEF        pending Rx EoM/EoC interrupt(s) from TN_ACC exist - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS__TN_RX_PENDING   BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_IRQSTATUS__TN_RX_PENDING__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS__TX_EOM   
 *
 * @BRIEF        End of Message transmitted - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS__TX_EOM          BITFIELD(6, 6)
#define UNIPRO_REG__UNIPRO_IRQSTATUS__TX_EOM__POS     6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS__RX_EOC   
 *
 * @BRIEF        End of Chunk boundary crossed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS__RX_EOC          BITFIELD(5, 5)
#define UNIPRO_REG__UNIPRO_IRQSTATUS__RX_EOC__POS     5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS__RX_EOM   
 *
 * @BRIEF        End of Message received - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS__RX_EOM          BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_IRQSTATUS__RX_EOM__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS__TXLINKSTARTUPEND   
 *
 * @BRIEF        clearable, enabled status 
 *               Write 0:  No action  
 *               Read 0:  No (enabled) event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Clear (raw) event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS__TXLINKSTARTUPEND BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_IRQSTATUS__TXLINKSTARTUPEND__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS__RXENDPOINTRESET   
 *
 * @BRIEF        clearable, enabled status 
 *               Write 0:  No action  
 *               Read 0:  No (enabled) event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Clear (raw) event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS__RXENDPOINTRESET BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_IRQSTATUS__RXENDPOINTRESET__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS__RXLINKSTARTUPPHASE1   
 *
 * @BRIEF        clearable, enabled status 
 *               Write 0:  No action  
 *               Read 0:  No (enabled) event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Clear (raw) event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS__RXLINKSTARTUPPHASE1 BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_IRQSTATUS__RXLINKSTARTUPPHASE1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS__RXPWRSTATECHANGE   
 *
 * @BRIEF        clearable, enabled status 
 *               Write 0:  No action  
 *               Read 0:  No (enabled) event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Clear (raw) event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS__RXPWRSTATECHANGE BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_IRQSTATUS__RXPWRSTATECHANGE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__RXENTERULPS   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__RXENTERULPS BITFIELD(31, 31)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__RXENTERULPS__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__RXEXITULPS   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__RXEXITULPS BITFIELD(30, 30)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__RXEXITULPS__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__TXENTERULPS   
 *
 * @BRIEF        Activated when all lanes are in ULPS 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__TXENTERULPS BITFIELD(29, 29)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__TXENTERULPS__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__TXEXITULPS   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__TXEXITULPS BITFIELD(28, 28)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__TXEXITULPS__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS5_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS5_IRQ BITFIELD(24, 24)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS5_IRQ__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS4_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS4_IRQ BITFIELD(23, 23)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS4_IRQ__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS3_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS3_IRQ BITFIELD(22, 22)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS3_IRQ__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS2_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS2_IRQ BITFIELD(21, 21)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS2_IRQ__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS1_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS1_IRQ BITFIELD(20, 20)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTSYNCHS1_IRQ__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS5_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS5_IRQ BITFIELD(19, 19)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS5_IRQ__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS4_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS4_IRQ BITFIELD(18, 18)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS4_IRQ__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS3_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS3_IRQ BITFIELD(17, 17)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS3_IRQ__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS2_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS2_IRQ BITFIELD(16, 16)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS2_IRQ__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS1_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS1_IRQ BITFIELD(15, 15)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSOTHS1_IRQ__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL5_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL5_IRQ BITFIELD(14, 14)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL5_IRQ__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL4_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL4_IRQ BITFIELD(13, 13)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL4_IRQ__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL3_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL3_IRQ BITFIELD(12, 12)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL3_IRQ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL2_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL2_IRQ BITFIELD(11, 11)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL2_IRQ__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL1_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL1_IRQ BITFIELD(10, 10)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRCONTROL1_IRQ__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC5_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC5_IRQ BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC5_IRQ__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC4_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC4_IRQ BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC4_IRQ__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC3_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC3_IRQ BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC3_IRQ__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC2_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC2_IRQ BITFIELD(6, 6)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC2_IRQ__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC1_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC1_IRQ BITFIELD(5, 5)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRESC1_IRQ__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC5_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC5_IRQ BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC5_IRQ__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC4_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC4_IRQ BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC4_IRQ__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC3_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC3_IRQ BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC3_IRQ__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC2_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC2_IRQ BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC2_IRQ__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC1_IRQ   
 *
 * @BRIEF        settable raw status 
 *               No action  
 *               No event pending  
 *               Event pending  
 *               Clear event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC1_IRQ BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQSTATUS__ERRSYNCESC1_IRQ__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__MEMORY_ERROR   
 *
 * @BRIEF        Error reported by memory access on master OCP interface 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__MEMORY_ERROR BITFIELD(31, 31)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__MEMORY_ERROR__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNSUPPORTED_T_HEADER_TYPE   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNSUPPORTED_T_HEADER_TYPE BITFIELD(30, 30)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNSUPPORTED_T_HEADER_TYPE__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNKNOWN_CPORTID   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNKNOWN_CPORTID BITFIELD(29, 29)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNKNOWN_CPORTID__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__NO_CONNECTION   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__NO_CONNECTION BITFIELD(28, 28)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__NO_CONNECTION__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__CFD_OCCURED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__CFD_OCCURED BITFIELD(27, 27)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__CFD_OCCURED__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNSUPPORTED_N_HEADER_TYPE   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNSUPPORTED_N_HEADER_TYPE BITFIELD(24, 24)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNSUPPORTED_N_HEADER_TYPE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__NAC_RECEIVED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__NAC_RECEIVED BITFIELD(23, 23)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__NAC_RECEIVED__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNSUPPORTED_FEATURE   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNSUPPORTED_FEATURE BITFIELD(22, 22)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNSUPPORTED_FEATURE__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNEXPECTED_FRAMING_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNEXPECTED_FRAMING_ERROR BITFIELD(21, 21)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNEXPECTED_FRAMING_ERROR__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__REPLAY_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__REPLAY_ERROR BITFIELD(20, 20)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__REPLAY_ERROR__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__EOF_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__EOF_ERROR BITFIELD(19, 19)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__EOF_ERROR__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__NAC_FRAME_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__NAC_FRAME_ERROR BITFIELD(18, 18)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__NAC_FRAME_ERROR__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__AFC_FRAME_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__AFC_FRAME_ERROR BITFIELD(17, 17)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__AFC_FRAME_ERROR__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__WRONG_SEQUENCE_NUMBER   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__WRONG_SEQUENCE_NUMBER BITFIELD(16, 16)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__WRONG_SEQUENCE_NUMBER__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__MAX_FRAME_LENGTH_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__MAX_FRAME_LENGTH_ERROR BITFIELD(15, 15)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__MAX_FRAME_LENGTH_ERROR__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__RX_BUFFER_OVERFLOW   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__RX_BUFFER_OVERFLOW BITFIELD(14, 14)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__RX_BUFFER_OVERFLOW__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__CRC_ERROR   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__CRC_ERROR BITFIELD(13, 13)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__CRC_ERROR__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__FC1_PROTECTION_TIMER_EXPIRED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__FC1_PROTECTION_TIMER_EXPIRED BITFIELD(12, 12)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__FC1_PROTECTION_TIMER_EXPIRED__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__AFC1_REQUEST_TIMER_EXPIRED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__AFC1_REQUEST_TIMER_EXPIRED BITFIELD(11, 11)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__AFC1_REQUEST_TIMER_EXPIRED__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__TC1_REPLAY_TIMER_EXPIRED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__TC1_REPLAY_TIMER_EXPIRED BITFIELD(10, 10)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__TC1_REPLAY_TIMER_EXPIRED__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__FC0_PROTECTION_TIMER_EXPIRED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__FC0_PROTECTION_TIMER_EXPIRED BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__FC0_PROTECTION_TIMER_EXPIRED__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__AFC0_REQUEST_TIMER_EXPIRED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__AFC0_REQUEST_TIMER_EXPIRED BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__AFC0_REQUEST_TIMER_EXPIRED__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__TC0_REPLAY_TIMER_EXPIRED   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__TC0_REPLAY_TIMER_EXPIRED BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__TC0_REPLAY_TIMER_EXPIRED__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__SYNTAX   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__SYNTAX    BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__SYNTAX__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNDEFINED_ESC_TYPE   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNDEFINED_ESC_TYPE BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNDEFINED_ESC_TYPE__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNDEFINED_PHY_SYMBOL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNDEFINED_PHY_SYMBOL BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__UNDEFINED_PHY_SYMBOL__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__INVALID_PHY_SYMBOL   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__INVALID_PHY_SYMBOL BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__INVALID_PHY_SYMBOL__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__INVALID_ESC_PA_PARAM   
 *
 * @BRIEF        set table raw status 
 *               Write 0:  No action  
 *               Read 0:  No event pending  
 *               Read 1:  Event pending  
 *               Write 1:  Set event (debug) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__INVALID_ESC_PA_PARAM BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_ERROR_IRQSTATUS__INVALID_ESC_PA_PARAM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_SET__DL_TC1_EMPTY_EN   
 *
 * @BRIEF        All transmitted frames on TC1 have been acknowledged - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__DL_TC1_EMPTY_EN BITFIELD(10, 10)
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__DL_TC1_EMPTY_EN__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_SET__DL_TC0_EMPTY_EN   
 *
 * @BRIEF        All transmitted frames on TC0 have been acknowledged - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__DL_TC0_EMPTY_EN BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__DL_TC0_EMPTY_EN__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_SET__TN_TX_PENDING_EN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__TN_TX_PENDING_EN BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__TN_TX_PENDING_EN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_SET__TN_RX_PENDING_EN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__TN_RX_PENDING_EN BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__TN_RX_PENDING_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_SET__TX_EOM_EN   
 *
 * @BRIEF        End of Message transmitted - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__TX_EOM_EN   BITFIELD(6, 6)
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__TX_EOM_EN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_SET__RX_EOC_EN   
 *
 * @BRIEF        End of Chunk boundary crossed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__RX_EOC_EN   BITFIELD(5, 5)
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__RX_EOC_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_SET__RX_EOM_EN   
 *
 * @BRIEF        End of Message received - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__RX_EOM_EN   BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__RX_EOM_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_SET__TXLINKSTARTUPEND_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__TXLINKSTARTUPEND_EN BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__TXLINKSTARTUPEND_EN__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_SET__RXENDPOINTRESET_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__RXENDPOINTRESET_EN BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__RXENDPOINTRESET_EN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_SET__RXLINKSTARTUPPHASE_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__RXLINKSTARTUPPHASE_EN BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__RXLINKSTARTUPPHASE_EN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_SET__RXPWRSTATECHANGE_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__RXPWRSTATECHANGE_EN BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_IRQENABLE_SET__RXPWRSTATECHANGE_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__RXENTERULPS_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__RXENTERULPS_EN BITFIELD(31, 31)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__RXENTERULPS_EN__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__RXEXITULPS_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__RXEXITULPS_EN BITFIELD(30, 30)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__RXEXITULPS_EN__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__TXENTERULPS_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__TXENTERULPS_EN BITFIELD(29, 29)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__TXENTERULPS_EN__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__TXEXITULPS_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__TXEXITULPS_EN BITFIELD(28, 28)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__TXEXITULPS_EN__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS5_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS5_IRQ_EN BITFIELD(24, 24)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS5_IRQ_EN__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS4_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS4_IRQ_EN BITFIELD(23, 23)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS4_IRQ_EN__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS3_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS3_IRQ_EN BITFIELD(22, 22)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS3_IRQ_EN__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS2_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS2_IRQ_EN BITFIELD(21, 21)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS2_IRQ_EN__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS1_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS1_IRQ_EN BITFIELD(20, 20)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTSYNCHS1_IRQ_EN__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS5_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS5_IRQ_EN BITFIELD(19, 19)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS5_IRQ_EN__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS4_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS4_IRQ_EN BITFIELD(18, 18)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS4_IRQ_EN__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS3_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS3_IRQ_EN BITFIELD(17, 17)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS3_IRQ_EN__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS2_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS2_IRQ_EN BITFIELD(16, 16)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS2_IRQ_EN__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS1_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS1_IRQ_EN BITFIELD(15, 15)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSOTHS1_IRQ_EN__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL5_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL5_IRQ_EN BITFIELD(14, 14)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL5_IRQ_EN__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL4_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL4_IRQ_EN BITFIELD(13, 13)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL4_IRQ_EN__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL3_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL3_IRQ_EN BITFIELD(12, 12)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL3_IRQ_EN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL2_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL2_IRQ_EN BITFIELD(11, 11)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL2_IRQ_EN__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL1_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL1_IRQ_EN BITFIELD(10, 10)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRCONTROL1_IRQ_EN__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC5_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC5_IRQ_EN BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC5_IRQ_EN__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC4_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC4_IRQ_EN BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC4_IRQ_EN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC3_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC3_IRQ_EN BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC3_IRQ_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC2_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC2_IRQ_EN BITFIELD(6, 6)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC2_IRQ_EN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC1_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC1_IRQ_EN BITFIELD(5, 5)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRESC1_IRQ_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC5_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC5_IRQ_EN BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC5_IRQ_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC4_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC4_IRQ_EN BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC4_IRQ_EN__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC3_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC3_IRQ_EN BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC3_IRQ_EN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC2_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC2_IRQ_EN BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC2_IRQ_EN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC1_IRQ_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC1_IRQ_EN BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_SET__ERRSYNCESC1_IRQ_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__MEMORY_ERROR_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__MEMORY_ERROR_EN BITFIELD(31, 31)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__MEMORY_ERROR_EN__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNSUPPORTED_T_HEADER_TYPE_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNSUPPORTED_T_HEADER_TYPE_EN BITFIELD(30, 30)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNSUPPORTED_T_HEADER_TYPE_EN__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNKNOWN_CPORTID_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNKNOWN_CPORTID_EN BITFIELD(29, 29)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNKNOWN_CPORTID_EN__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__NO_CONNECTION_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__NO_CONNECTION_EN BITFIELD(28, 28)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__NO_CONNECTION_EN__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__CFD_OCCURED_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__CFD_OCCURED_EN BITFIELD(27, 27)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__CFD_OCCURED_EN__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNSUPPORTED_N_HEADER_TYPE_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNSUPPORTED_N_HEADER_TYPE_EN BITFIELD(24, 24)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNSUPPORTED_N_HEADER_TYPE_EN__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__NAC_RECEIVED_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__NAC_RECEIVED_EN BITFIELD(23, 23)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__NAC_RECEIVED_EN__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNSUPPORTED_FEATURE_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNSUPPORTED_FEATURE_EN BITFIELD(22, 22)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNSUPPORTED_FEATURE_EN__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNEXPECTED_FRAMING_ERROR_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNEXPECTED_FRAMING_ERROR_EN BITFIELD(21, 21)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNEXPECTED_FRAMING_ERROR_EN__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__REPLAY_ERROR_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__REPLAY_ERROR_EN BITFIELD(20, 20)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__REPLAY_ERROR_EN__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__EOF_ERROR_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__EOF_ERROR_EN BITFIELD(19, 19)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__EOF_ERROR_EN__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__NAC_FRAME_ERROR_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__NAC_FRAME_ERROR_EN BITFIELD(18, 18)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__NAC_FRAME_ERROR_EN__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__AFC_FRAME_ERROR_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__AFC_FRAME_ERROR_EN BITFIELD(17, 17)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__AFC_FRAME_ERROR_EN__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__WRONG_SEQUENCE_NUMBER_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__WRONG_SEQUENCE_NUMBER_EN BITFIELD(16, 16)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__WRONG_SEQUENCE_NUMBER_EN__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__MAX_FRAME_LENGTH_ERROR_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__MAX_FRAME_LENGTH_ERROR_EN BITFIELD(15, 15)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__MAX_FRAME_LENGTH_ERROR_EN__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__RX_BUFFER_OVERFLOW_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__RX_BUFFER_OVERFLOW_EN BITFIELD(14, 14)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__RX_BUFFER_OVERFLOW_EN__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__CRC_ERROR_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__CRC_ERROR_EN BITFIELD(13, 13)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__CRC_ERROR_EN__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__FC1_PROTECTION_TIMER_EXPIRED_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__FC1_PROTECTION_TIMER_EXPIRED_EN BITFIELD(12, 12)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__FC1_PROTECTION_TIMER_EXPIRED_EN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__AFC1_REQUEST_TIMER_EXPIRED_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__AFC1_REQUEST_TIMER_EXPIRED_EN BITFIELD(11, 11)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__AFC1_REQUEST_TIMER_EXPIRED_EN__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__TC1_REPLAY_TIMER_EXPIRED_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__TC1_REPLAY_TIMER_EXPIRED_EN BITFIELD(10, 10)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__TC1_REPLAY_TIMER_EXPIRED_EN__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__FC0_PROTECTION_TIMER_EXPIRED_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__FC0_PROTECTION_TIMER_EXPIRED_EN BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__FC0_PROTECTION_TIMER_EXPIRED_EN__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__AFC0_REQUEST_TIMER_EXPIRED_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__AFC0_REQUEST_TIMER_EXPIRED_EN BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__AFC0_REQUEST_TIMER_EXPIRED_EN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__TC0_REPLAY_TIMER_EXPIRED_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__TC0_REPLAY_TIMER_EXPIRED_EN BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__TC0_REPLAY_TIMER_EXPIRED_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__SYNTAX_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__SYNTAX_EN BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__SYNTAX_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNDEFINED_ESC_TYPE_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNDEFINED_ESC_TYPE_EN BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNDEFINED_ESC_TYPE_EN__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNDEFINED_PHY_SYMBOL_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNDEFINED_PHY_SYMBOL_EN BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__UNDEFINED_PHY_SYMBOL_EN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__INVALID_PHY_SYMBOL_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__INVALID_PHY_SYMBOL_EN BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__INVALID_PHY_SYMBOL_EN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__INVALID_ESC_PA_PARAM_EN   
 *
 * @BRIEF        enable 
 *               Write 0:  No action  
 *               Read 0:  Interrupt disabled (masked)  
 *               Read 1:  Interrupt enabled  
 *               Write 1:  Enable interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__INVALID_ESC_PA_PARAM_EN BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_SET__INVALID_ESC_PA_PARAM_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_CLR__DL_TC1_EMPTY_CLR   
 *
 * @BRIEF        All transmitted frames on TC1 have been acknowledged - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__DL_TC1_EMPTY_CLR BITFIELD(10, 10)
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__DL_TC1_EMPTY_CLR__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_CLR__DL_TC0_EMPTY_CLR   
 *
 * @BRIEF        All transmitted frames on TC0 have been acknowledged - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__DL_TC0_EMPTY_CLR BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__DL_TC0_EMPTY_CLR__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_CLR__TN_TX_PENDING_CLR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__TN_TX_PENDING_CLR BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__TN_TX_PENDING_CLR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_CLR__TN_RX_PENDING_CLR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__TN_RX_PENDING_CLR BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__TN_RX_PENDING_CLR__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_CLR__TX_EOM_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__TX_EOM_CLR  BITFIELD(6, 6)
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__TX_EOM_CLR__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RX_EOC_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RX_EOC_CLR  BITFIELD(5, 5)
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RX_EOC_CLR__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RX_EOM_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RX_EOM_CLR  BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RX_EOM_CLR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_CLR__TXLINKSTARTUPEND_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__TXLINKSTARTUPEND_CLR BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__TXLINKSTARTUPEND_CLR__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RXENDPOINTRESET_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RXENDPOINTRESET_CLR BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RXENDPOINTRESET_CLR__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RXLINKSTARTUPPHASE_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RXLINKSTARTUPPHASE_CLR BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RXLINKSTARTUPPHASE_CLR__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RXPWRSTATECHANGE_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RXPWRSTATECHANGE_CLR BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_IRQENABLE_CLR__RXPWRSTATECHANGE_CLR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__RXENTERULPS_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__RXENTERULPS_CLR BITFIELD(31, 31)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__RXENTERULPS_CLR__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__RXEXITULPS_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__RXEXITULPS_CLR BITFIELD(30, 30)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__RXEXITULPS_CLR__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__TXENTERULPS_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__TXENTERULPS_CLR BITFIELD(29, 29)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__TXENTERULPS_CLR__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__TXEXITULPS_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__TXEXITULPS_CLR BITFIELD(28, 28)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__TXEXITULPS_CLR__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS5_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS5_IRQ_CLR BITFIELD(24, 24)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS5_IRQ_CLR__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS4_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS4_IRQ_CLR BITFIELD(23, 23)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS4_IRQ_CLR__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS3_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS3_IRQ_CLR BITFIELD(22, 22)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS3_IRQ_CLR__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS2_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS2_IRQ_CLR BITFIELD(21, 21)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS2_IRQ_CLR__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS1_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS1_IRQ_CLR BITFIELD(20, 20)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTSYNCHS1_IRQ_CLR__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS5_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS5_IRQ_CLR BITFIELD(19, 19)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS5_IRQ_CLR__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS4_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS4_IRQ_CLR BITFIELD(18, 18)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS4_IRQ_CLR__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS3_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS3_IRQ_CLR BITFIELD(17, 17)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS3_IRQ_CLR__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS2_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS2_IRQ_CLR BITFIELD(16, 16)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS2_IRQ_CLR__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS1_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS1_IRQ_CLR BITFIELD(15, 15)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSOTHS1_IRQ_CLR__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL5_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL5_IRQ_CLR BITFIELD(14, 14)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL5_IRQ_CLR__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL4_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL4_IRQ_CLR BITFIELD(13, 13)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL4_IRQ_CLR__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL3_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL3_IRQ_CLR BITFIELD(12, 12)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL3_IRQ_CLR__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL2_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL2_IRQ_CLR BITFIELD(11, 11)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL2_IRQ_CLR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL1_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL1_IRQ_CLR BITFIELD(10, 10)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRCONTROL1_IRQ_CLR__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC5_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC5_IRQ_CLR BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC5_IRQ_CLR__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC4_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC4_IRQ_CLR BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC4_IRQ_CLR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC3_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC3_IRQ_CLR BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC3_IRQ_CLR__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC2_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC2_IRQ_CLR BITFIELD(6, 6)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC2_IRQ_CLR__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC1_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC1_IRQ_CLR BITFIELD(5, 5)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRESC1_IRQ_CLR__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC5_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC5_IRQ_CLR BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC5_IRQ_CLR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC4_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC4_IRQ_CLR BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC4_IRQ_CLR__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC3_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC3_IRQ_CLR BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC3_IRQ_CLR__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC2_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC2_IRQ_CLR BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC2_IRQ_CLR__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC1_IRQ_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC1_IRQ_CLR BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_IRQENABLE_CLR__ERRSYNCESC1_IRQ_CLR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__MEMORY_ERROR_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__MEMORY_ERROR_CLR BITFIELD(31, 31)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__MEMORY_ERROR_CLR__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNSUPPORTED_T_HEADER_TYPE_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNSUPPORTED_T_HEADER_TYPE_CLR BITFIELD(30, 30)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNSUPPORTED_T_HEADER_TYPE_CLR__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNKNOWN_CPORTID_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNKNOWN_CPORTID_CLR BITFIELD(29, 29)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNKNOWN_CPORTID_CLR__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__NO_CONNECTION_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__NO_CONNECTION_CLR BITFIELD(28, 28)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__NO_CONNECTION_CLR__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__CFD_OCCURED_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__CFD_OCCURED_CLR BITFIELD(27, 27)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__CFD_OCCURED_CLR__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNUPPORTED_N_HEADER_TYPE_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNUPPORTED_N_HEADER_TYPE_CLR BITFIELD(24, 24)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNUPPORTED_N_HEADER_TYPE_CLR__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__NAC_RECEIVED   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__NAC_RECEIVED BITFIELD(23, 23)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__NAC_RECEIVED__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNSUPPORTED_FEATURE_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNSUPPORTED_FEATURE_CLR BITFIELD(22, 22)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNSUPPORTED_FEATURE_CLR__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNEXPECTED_FRAMING_ERROR_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNEXPECTED_FRAMING_ERROR_CLR BITFIELD(21, 21)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNEXPECTED_FRAMING_ERROR_CLR__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__REPLAY_ERROR_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__REPLAY_ERROR_CLR BITFIELD(20, 20)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__REPLAY_ERROR_CLR__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__EOF_ERROR_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__EOF_ERROR_CLR BITFIELD(19, 19)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__EOF_ERROR_CLR__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__NAC_FRAME_ERROR_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__NAC_FRAME_ERROR_CLR BITFIELD(18, 18)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__NAC_FRAME_ERROR_CLR__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__AFC_FRAME_ERROR_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__AFC_FRAME_ERROR_CLR BITFIELD(17, 17)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__AFC_FRAME_ERROR_CLR__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__WRONG_SEQUENCE_NUMBER_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__WRONG_SEQUENCE_NUMBER_CLR BITFIELD(16, 16)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__WRONG_SEQUENCE_NUMBER_CLR__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__MAX_FRAME_LENGTH_ERROR_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__MAX_FRAME_LENGTH_ERROR_CLR BITFIELD(15, 15)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__MAX_FRAME_LENGTH_ERROR_CLR__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__RX_BUFFER_OVERFLOW_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__RX_BUFFER_OVERFLOW_CLR BITFIELD(14, 14)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__RX_BUFFER_OVERFLOW_CLR__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__CRC_ERROR_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__CRC_ERROR_CLR BITFIELD(13, 13)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__CRC_ERROR_CLR__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__FC1_PROTECTION_TIMER_EXPIRED_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__FC1_PROTECTION_TIMER_EXPIRED_CLR BITFIELD(12, 12)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__FC1_PROTECTION_TIMER_EXPIRED_CLR__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__AFC1_REQUEST_TIMER_EXPIRED_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__AFC1_REQUEST_TIMER_EXPIRED_CLR BITFIELD(11, 11)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__AFC1_REQUEST_TIMER_EXPIRED_CLR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__TC1_REPLAY_TIMER_EXPIRED_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__TC1_REPLAY_TIMER_EXPIRED_CLR BITFIELD(10, 10)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__TC1_REPLAY_TIMER_EXPIRED_CLR__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__FC0_PROTECTION_TIMER_EXPIRED_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__FC0_PROTECTION_TIMER_EXPIRED_CLR BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__FC0_PROTECTION_TIMER_EXPIRED_CLR__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__AFC0_REQUEST_TIMER_EXPIRED_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__AFC0_REQUEST_TIMER_EXPIRED_CLR BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__AFC0_REQUEST_TIMER_EXPIRED_CLR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__TC0_REPLAY_TIMER_EXPIRED_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__TC0_REPLAY_TIMER_EXPIRED_CLR BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__TC0_REPLAY_TIMER_EXPIRED_CLR__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__SYNTAX_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__SYNTAX_CLR BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__SYNTAX_CLR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNDEFINED_ESC_TYPE_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNDEFINED_ESC_TYPE_CLR BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNDEFINED_ESC_TYPE_CLR__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNDEFINED_PHY_SYMBOL_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNDEFINED_PHY_SYMBOL_CLR BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__UNDEFINED_PHY_SYMBOL_CLR__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__INVALID_PHY_SYMBOL_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__INVALID_PHY_SYMBOL_CLR BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__INVALID_PHY_SYMBOL_CLR__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__INVALID_ESC_PA_PARAM_CLR   
 *
 * @BRIEF        Read 0:     Interrupt cleared 
 *               Read 1:     Interrupt asserted 
 *               Write 0:    No action  
 *               Write 1:    Clear interrupt (if asserted) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__INVALID_ESC_PA_PARAM_CLR BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_ERROR_IRQENABLE_CLR__INVALID_ESC_PA_PARAM_CLR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__INT_CPORT   
 *
 * @BRIEF        cport identifier related to active interrupt - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__INT_CPORT BITFIELD(31, 20)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__INT_CPORT__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__DL_EMPTY   
 *
 * @BRIEF        Merges 
 *               > DL_TC0_empty 
 *               > DL_TC1_empty - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__DL_EMPTY BITFIELD(18, 18)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__DL_EMPTY__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__MEMORY_ERROR   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__MEMORY_ERROR BITFIELD(17, 17)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__MEMORY_ERROR__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__T_ERROR   
 *
 * @BRIEF        Merges : 
 *               > NO_CONNECTION 
 *               > UNKNOWN_CPORTID 
 *               > UNSUPPORTED_T_HEADER_TYPE - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__T_ERROR  BITFIELD(16, 16)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__T_ERROR__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__CFD_OCCURED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__CFD_OCCURED BITFIELD(15, 15)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__CFD_OCCURED__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__N_ERROR   
 *
 * @BRIEF        merges : 
 *                > UNSUPPORTED_N_HEADER_TYPE - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__N_ERROR  BITFIELD(14, 14)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__N_ERROR__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__DL_RETRANSMISSION_IRQ   
 *
 * @BRIEF        Merges : 
 *               > TC0_REPLAY_TIMER_EXPIRED 
 *               > TC1_REPLAY_TIMER_EXPIRED 
 *               > NAC_RECEIVED - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__DL_RETRANSMISSION_IRQ BITFIELD(13, 13)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__DL_RETRANSMISSION_IRQ__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__DL_AFCERRORS_IRQ   
 *
 * @BRIEF        Merges following RAW errors sources from DL logic : 
 *               > AFC0_REQUEST_TIMER_EXPIRED 
 *               > AFC1_REQUEST_TIMER_EXPIRED 
 *               > AFC0_PROTECTION_TIMER_EXPIRED 
 *               > AFC1_PROTECTION_TIMER_EXPIRED - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__DL_AFCERRORS_IRQ BITFIELD(12, 12)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__DL_AFCERRORS_IRQ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__DL_RXERRORS_IRQ   
 *
 * @BRIEF        merges following RAW register errors from Rx path of DL 
 *               logic that cause a NAC transmission : 
 *               > CRC_ERROR 
 *               > RX_BUFFER_OVERFLOW 
 *               > MAX_FRAME_LENGTH_ERROR 
 *               > WRONG_SEQUENCE_NUMBER 
 *               > AFC_FRAME_ERROR 
 *               > NAC_FRAME_ERROR 
 *               > EOF_ERROR 
 *               > REPLAY_ERROR 
 *               > UNEXPECTED_FRAMING_ERROR 
 *               > UNSUPPORTED_FEATURE - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__DL_RXERRORS_IRQ BITFIELD(11, 11)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__DL_RXERRORS_IRQ__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__PA_ERROR_IRQ   
 *
 * @BRIEF        Merges errors detected by PA logic : 
 *               > INVALID_ESC_PA_PARAM 
 *               > INVALID_PHY_SYMBOL 
 *               > UNDEFINED_ESC_TYPE 
 *               > SYNTAX - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__PA_ERROR_IRQ BITFIELD(10, 10)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__PA_ERROR_IRQ__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__COMPLEXIO_IRQ   
 *
 * @BRIEF        Merges IRQs originated by COMPLEXIOs - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__COMPLEXIO_IRQ BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__COMPLEXIO_IRQ__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__TN_TX_PENDING   
 *
 * @BRIEF        pending Tx EoM interrupt(s) from TN_ACC exist - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__TN_TX_PENDING BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__TN_TX_PENDING__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__TN_RX_PENDING   
 *
 * @BRIEF        pending Rx EoM/EoC interrupt(s) from TN_ACC exist - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__TN_RX_PENDING BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__TN_RX_PENDING__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__TX_EOM   
 *
 * @BRIEF        End of Message transmitted - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__TX_EOM   BITFIELD(6, 6)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__TX_EOM__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RX_EOC   
 *
 * @BRIEF        End of Chunk boundary crossed - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RX_EOC   BITFIELD(5, 5)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RX_EOC__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RX_EOM   
 *
 * @BRIEF        End of Message received - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RX_EOM   BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RX_EOM__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__TXLINKSARTUPEND   
 *
 * @BRIEF        Indicates that the Tx Link startup has ended - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__TXLINKSARTUPEND BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__TXLINKSARTUPEND__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RXENDPOINTRESET   
 *
 * @BRIEF        Indicates that a Rx EndPoint reset has occured - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RXENDPOINTRESET BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RXENDPOINTRESET__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RXLINKSTARTUPPHASE1   
 *
 * @BRIEF        Indicates that the Rx link startup started - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RXLINKSTARTUPPHASE1 BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RXLINKSTARTUPPHASE1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RXPWRSTATECHANGE   
 *
 * @BRIEF        Indicates that the PWR state of the Rx has changed - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RXPWRSTATECHANGE BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_IRQSTATUS_MERGER__RXPWRSTATECHANGE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__RESETDONETXCLKESC   
 *
 * @BRIEF        TX complex IO resetdone status for Tx escape clock - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__RESETDONETXCLKESC BITFIELD(31, 31)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__RESETDONETXCLKESC__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__RESETDONETXBYTECLK   
 *
 * @BRIEF        TX complex IO resetdone status for Tx byte clock 
 *               Read 0x0:  Internal module reset is on going.  
 *               Read 0x1:  Reset completed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__RESETDONETXBYTECLK BITFIELD(30, 30)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__RESETDONETXBYTECLK__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__HS_EXIT_COUNT   
 *
 * @BRIEF        THS_EXIT timing generator control. 
 *               Specifies the number of HS byte clock cycles defining 
 *               THS_EXIT timing. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__HS_EXIT_COUNT BITFIELD(29, 24)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__HS_EXIT_COUNT__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA4_POL   
 *
 * @BRIEF        +/- differential pin order for data lane 4 
 *               0x0:  +/- pin order (DSI.DX=+ and DSi.DY=-)  
 *               0x1:  -/+ pin order (DSI.DX=- and DSi.DY=+) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA4_POL BITFIELD(19, 19)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA4_POL__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA4_POSITION   
 *
 * @BRIEF        Position and order of the DATA lane 4. 6 and 7 are reserved. 
 *               The data lane 1 is always present. 
 *               0x0: data lane 4 is not present 
 *               0x1:  Data lane 4 is at the position 1. 
 *               0x2:  Data lane 4 is at the position 2.  
 *               0x3:  Data lane 4 is at the position 3.  
 *               0x4:  Data lane 4 is at the position 4.  
 *               0x5:  Data lane 4 is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA4_POSITION BITFIELD(18, 16)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA4_POSITION__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA3_POL   
 *
 * @BRIEF        +/- differential pin order for data lane 3 
 *               0x0:  +/- pin order (DSI.DX=+ and DSi.DY=-)  
 *               0x1:  -/+ pin order (DSI.DX=- and DSi.DY=+) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA3_POL BITFIELD(15, 15)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA3_POL__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA3_POSITION   
 *
 * @BRIEF        Position and order of the DATA lane 3. 6 and 7 are reserved. 
 *               The data lane 1 is always present. 
 *               0x0: data lane 3 is not present 
 *               0x1:  Data lane 3 is at the position 1.  
 *               0x2:  Data lane 3 is at the position 2.  
 *               0x3:  Data lane 3 is at the position 3.  
 *               0x4:  Data lane 3 is at the position 4.  
 *               0x5:  Data lane 3 is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA3_POSITION BITFIELD(14, 12)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA3_POSITION__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA2_POL   
 *
 * @BRIEF        +/- differential pin order for data lane 2 
 *               0x0:  +/- pin order (DSI.DX=+ and DSi.DY=-)  
 *               0x1:  -/+ pin order (DSI.DX=- and DSi.DY=+) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA2_POL BITFIELD(11, 11)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA2_POL__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA2_POSITION   
 *
 * @BRIEF        Position and order of the DATA lane 2. 6 and 7 are reserved. 
 *               The data lane 1 is always present. 
 *               0x0: data lane 2 is not present 
 *               0x1:  Data lane 2 is at the position 1.  
 *               0x2:  Data lane 2 is at the position 2.  
 *               0x3:  Data lane 2 is at the position 3.  
 *               0x4:  Data lane 2 is at the position 4.  
 *               0x5:  Data lane 2 is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA2_POSITION BITFIELD(10, 8)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA2_POSITION__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA1_POL   
 *
 * @BRIEF        +/- differential pin order for data lane 1 
 *               0x0:  +/- pin order (DSI.DX=+ and DSi.DY=-)  
 *               0x1:  -/+ pin order (DSI.DX=- and DSi.DY=+) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA1_POL BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA1_POL__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA1_POSITION   
 *
 * @BRIEF        Position and order of the DATA lane 1.  6 and 7 are 
 *               reserved. The data lane 1 is always present. 
 *               0x0, 0x1:  Data lane 1 is at the position 1.  
 *               0x2:  Data lane 1 is at the position 2.  
 *               0x3:  Data lane 1 is at the position 3.  
 *               0x4:  Data lane 1 is at the position 4.  
 *               0x5:  Data lane 1 is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA1_POSITION BITFIELD(6, 4)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__DATA1_POSITION__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__CLOCK_POL   
 *
 * @BRIEF        +/- differential pin order of CLOCK lane. 
 *               0x0:  +/- pin order (DSI.DX=+ and DSi.DY=-)  
 *               0x1:  -/+ pin order (DSI.DX=- and DSi.DY=+) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__CLOCK_POL BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__CLOCK_POL__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__CLOCK_POSITION   
 *
 * @BRIEF        Position and order of the CLOCK lane. 6 and 7 are reserved. 
 *               The clock lane is always present. 
 *               0x0, 0x1:  Clock lane is at the position 1.  
 *               0x2:  Clock lane is at the position 2.  
 *               0x3:  Clock lane is at the position 3.  
 *               0x4:  Clock lane is at the position 4.  
 *               0x5:  Reserved. Should not be used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__CLOCK_POSITION BITFIELD(2, 0)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG__CLOCK_POSITION__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__RESETDONERXCLKESC   
 *
 * @BRIEF        TX complex IO resetdone status for escape clock - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__RESETDONERXCLKESC BITFIELD(31, 31)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__RESETDONERXCLKESC__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__RESETDONERXBYTECLK   
 *
 * @BRIEF        TX complex IO resetdone status for byte clock 
 *               Read 0x0:  Internal module reset is on going.  
 *               Read 0x1:  Reset completed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__RESETDONERXBYTECLK BITFIELD(30, 30)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__RESETDONERXBYTECLK__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA4_POL   
 *
 * @BRIEF        +/- differential pin order for data lane 4 
 *               0x0:  +/- pin order (DSI.DX=+ and DSi.DY=-)  
 *               0x1:  -/+ pin order (DSI.DX=- and DSi.DY=+) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA4_POL BITFIELD(19, 19)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA4_POL__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA4_POSITION   
 *
 * @BRIEF        Position and order of the DATA lane 4. 6 and 7 are reserved. 
 *               The data lane 1 is always present. 
 *               0x0: Data lane 4 is not present 
 *               0x1:  Data lane 4 is at the position 1.  
 *               0x2:  Data lane 4 is at the position 2.  
 *               0x3:  Data lane 4 is at the position 3.  
 *               0x4:  Data lane 4 is at the position 4.  
 *               0x5:  Data lane 4 is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA4_POSITION BITFIELD(18, 16)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA4_POSITION__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA3_POL   
 *
 * @BRIEF        +/- differential pin order for data lane 3 
 *               0x0:  +/- pin order (DSI.DX=+ and DSi.DY=-)  
 *               0x1:  -/+ pin order (DSI.DX=- and DSi.DY=+) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA3_POL BITFIELD(15, 15)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA3_POL__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA3_POSITION   
 *
 * @BRIEF        Position and order of the DATA lane 3.  6 and 7 are 
 *               reserved. The data lane 1 is always present. 
 *               0x0: Data lane 3 is not present 
 *               0x1:  Data lane 3 is at the position 1.  
 *               0x2:  Data lane 3 is at the position 2.  
 *               0x3:  Data lane 3 is at the position 3.  
 *               0x4:  Data lane 3 is at the position 4.  
 *               0x5:  Data lane 3 is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA3_POSITION BITFIELD(14, 12)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA3_POSITION__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA2_POL   
 *
 * @BRIEF        +/- differential pin order for data lane 2 
 *               0x0:  +/- pin order (DSI.DX=+ and DSi.DY=-)  
 *               0x1:  -/+ pin order (DSI.DX=- and DSi.DY=+) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA2_POL BITFIELD(11, 11)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA2_POL__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA2_POSITION   
 *
 * @BRIEF        Position and order of the DATA lane 2. 6 and 7 are reserved. 
 *               The data lane 1 is always present. 
 *               0x0: Data lane 2 is not present 
 *               0x1:  Data lane 2 is at the position 1.  
 *               0x2:  Data lane 2 is at the position 2.  
 *               0x3:  Data lane 2 is at the position 3.  
 *               0x4:  Data lane 2 is at the position 4.  
 *               0x5:  Data lane 2 is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA2_POSITION BITFIELD(10, 8)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA2_POSITION__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA1_POL   
 *
 * @BRIEF        +/- differential pin order for data lane 1 
 *               0x0:  +/- pin order (DSI.DX=+ and DSi.DY=-)  
 *               0x1:  -/+ pin order (DSI.DX=- and DSi.DY=+) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA1_POL BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA1_POL__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA1_POSITION   
 *
 * @BRIEF        Position and order of the DATA lane 1. 6 and 7 are reserved. 
 *               The data lane 1 is always present. 
 *               0x0, 0x1:  Data lane 1 is at the position 1. 
 *               0x2:  Data lane 1 is at the position 2.  
 *               0x3:  Data lane 1 is at the position 3.  
 *               0x4:  Data lane 1 is at the position 4.  
 *               0x5:  Data lane 1 is at the position 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA1_POSITION BITFIELD(6, 4)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__DATA1_POSITION__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__CLOCK_POL   
 *
 * @BRIEF        +/- differential pin order of CLOCK lane. 
 *               0x0:  +/- pin order (DSI.DX=+ and DSi.DY=-)  
 *               0x1:  -/+ pin order (DSI.DX=- and DSi.DY=+) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__CLOCK_POL BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__CLOCK_POL__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__CLOCK_POSITION   
 *
 * @BRIEF        Position and order of the CLOCK lane. 6 and 7 are reserved. 
 *               The clock lane is always present. 
 *               0x0, 0x1:  Clock lane is at the position 1.  
 *               0x2:  Clock lane is at the position 2.  
 *               0x3:  Clock lane is at the position 3.  
 *               0x4:  Clock lane is at the position 4.  
 *               0x5:  Reserved. Should not be used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__CLOCK_POSITION BITFIELD(2, 0)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_RX_CFG__CLOCK_POSITION__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_REQCLK   
 *
 * @BRIEF        Enables the ULPS for the lane #5. The HW shall change the 
 *               state of the lane to ULPS only when it is in stop state and 
 *               Tx pipeline empty. 
 *               The state of the signal TxRequestEsc is changed if lane #5 
 *               is a data lane. 
 *               The state of the signal TxUlpsClk is changed if lane #5 is a 
 *               clock lane. 
 *               There will be a latency depending on the frequency of 
 *               TxClkExc.  This bit should be read back to confirm a write 
 *               has been effective. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_REQCLK BITFIELD(9, 9)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_REQCLK__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_REQCLK   
 *
 * @BRIEF        Enables the ULPS for the lane #4. The HW shall change the 
 *               state of the lane to ULPS only when it is in stop state and 
 *               Tx pipeline empty. 
 *               The state of the signal TxRequestEsc is changed if lane #4 
 *               is a data lane. 
 *               The state of the signal TxUlpsClk is changed if lane #4 is a 
 *               clock lane. 
 *               There will be a latency depending on the frequency of 
 *               TxClkExc.  This bit should be read back to confirm a write 
 *               has been effective. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_REQCLK BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_REQCLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_REQCLK   
 *
 * @BRIEF        Enables the ULPS for the lane #3. The HW shall change the 
 *               state of the lane to ULPS only when it is in stop state and 
 *               Tx pipeline empty. 
 *               The state of the signal TxRequestEsc is changed if lane #3 
 *               is a data lane. 
 *               The state of the signal TxUlpsClk is changed if lane #3 is a 
 *               clock lane. 
 *               There will be a latency depending on the frequency of 
 *               TxClkExc.  This bit should be read back to confirm a write 
 *               has been effective. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_REQCLK BITFIELD(7, 7)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_REQCLK__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_REQCLK   
 *
 * @BRIEF        Enables the ULPS for the lane #2. The HW shall change the 
 *               state of the lane to ULPS only when it is in stop state and 
 *               Tx pipeline empty. 
 *               The state of the signal TxRequestEsc is changed if lane #2 
 *               is a data lane. 
 *               The state of the signal TxUlpsClk is changed if lane #2 is a 
 *               clock lane. 
 *               There will be a latency depending on the frequency of 
 *               TxClkExc.  This bit should be read back to confirm a write 
 *               has been effective. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_REQCLK BITFIELD(6, 6)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_REQCLK__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_REQCLK   
 *
 * @BRIEF        Enables the ULPS for the lane #1. The HW shall change the 
 *               state of the lane to ULPS only when it is in stop state and 
 *               Tx pipeline empty. 
 *               The state of the signal TxRequestEsc is changed if lane #1 
 *               is a data lane. 
 *               The state of the signal TxUlpsClk is changed if lane #1 is a 
 *               clock lane. 
 *               There will be a latency depending on the frequency of 
 *               TxClkExc.  This bit should be read back to confirm a write 
 *               has been effective. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_REQCLK BITFIELD(5, 5)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_REQCLK__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_EXIT   
 *
 * @BRIEF        Enables the ULPS for the lane #5. The HW shall change the 
 *               state of the lane to ULPS only when it is in stop state and 
 *               Tx pipeline empty.  
 *               The state of the signal TxULPSExit is changed. 
 *               Latency depends on the frequency of TxClkEsc.  This bit 
 *               should be read back to confirm a write has been effective. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_EXIT BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_EXIT__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_EXIT   
 *
 * @BRIEF        Enables the ULPS for the lane #4. The HW shall change the 
 *               state of the lane to ULPS only when it is in stop state and 
 *               Tx pipeline empty.  
 *               The state of the signal TxULPSExit is changed. 
 *               Latency depends on the frequency of TxClkEsc.  This bit 
 *               should be read back to confirm a write has been effective. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_EXIT BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_EXIT__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_EXIT   
 *
 * @BRIEF        Enables the ULPS for the lane #3. The HW shall change the 
 *               state of the lane to ULPS only when it is in stop state and 
 *               Tx pipeline empty.  
 *               The state of the signal TxULPSExit is changed. 
 *               Latency depends on the frequency of TxClkEsc.  This bit 
 *               should be read back to confirm a write has been effective. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_EXIT BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_EXIT__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_EXIT   
 *
 * @BRIEF        Enables the ULPS for the lane #2. The HW shall change the 
 *               state of the lane to ULPS only when it is in stop state and 
 *               Tx pipeline empty.  
 *               The state of the signal TxULPSExit is changed. 
 *               Latency depends on the frequency of TxClkEsc.  This bit 
 *               should be read back to confirm a write has been effective. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_EXIT BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_EXIT__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_EXIT   
 *
 * @BRIEF        Enables the ULPS for the lane #1. The HW shall change the 
 *               state of the lane to ULPS only when it is in stop state and 
 *               Tx pipeline empty.  
 *               The state of the signal TxULPSExit is changed. 
 *               Latency depends on the frequency of TxClkEsc.  This bit 
 *               should be read back to confirm a write has been effective. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_EXIT BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_EXIT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__RX_PWR_AUTO   
 *
 * @BRIEF        Automatic power mode enabledon Rx (for eventual test purpose 
 *               only). 
 *               Should be considered by SW as reserved, returning one on 
 *               read in normal operation. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__RX_PWR_AUTO BITFIELD(31, 31)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__RX_PWR_AUTO__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__RX_PWR_STATUS   
 *
 * @BRIEF        Status of the RX complexio power control 
 *               Read 0x0:  Complex IO in OFF state  
 *               Read 0x1:  Complex IO in ON state  
 *               Read 0x2:  Complex IO in Ultra Low Power state - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__RX_PWR_STATUS BITFIELD(25, 24)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__RX_PWR_STATUS__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__TX_PWR_STATUS   
 *
 * @BRIEF        Status of the power control of the complex IO 
 *               Read 0x0:  Complex IO in OFF state  
 *               Read 0x1:  Complex IO in ON state  
 *               Read 0x2:  Complex IO in Ultra Low Power state - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__TX_PWR_STATUS BITFIELD(17, 16)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__TX_PWR_STATUS__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__RX_PWR_CMD   
 *
 * @BRIEF        Command for power control of the complex IO 
 *               0x0:  Command to change to OFF state  
 *               0x1:  Command to change to ON state  
 *               0x2:  Command to change to Ultra Low Power state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__RX_PWR_CMD  BITFIELD(9, 8)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__RX_PWR_CMD__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__TX_PWR_CMD   
 *
 * @BRIEF        Command for power control of TX complex IO 
 *               0x0:  Command to change to OFF state  
 *               0x1:  Command to change to ON state  
 *               0x2:  Command to change to Ultra Low Power state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__TX_PWR_CMD  BITFIELD(1, 0)
#define UNIPRO_REG__UNIPRO_COMPLEXIO_PWR__TX_PWR_CMD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXLPBUSY   
 *
 * @BRIEF        When 1, indicates ongoing data transmission in low power 
 *               mode - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXLPBUSY BITFIELD(28, 28)
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXLPBUSY__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXHSBUSY   
 *
 * @BRIEF        When 1, indicates ongoing data transmission in high speed 
 *               mode - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXHSBUSY BITFIELD(27, 27)
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXHSBUSY__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXPWRSTATUS   
 *
 * @BRIEF        Power status for Tx 
 *               0x0 Off_state 
 *               0x1 Fast_state  
 *               0x2  Slow_state 
 *               0x3 Hibernate_state (ULPS State) 
 *               0x4 Sleep_state (STOP state) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXPWRSTATUS BITFIELD(26, 24)
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXPWRSTATUS__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_RXPWRSTATUS   
 *
 * @BRIEF        Power status for Rx 
 *               0x0 Off_state 
 *               0x1 Fast_state  
 *               0x2  Slow_state 
 *               0x3 Hibernate_state (ULPS State) 
 *               0x4 Sleep_state (STOP state) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_RXPWRSTATUS BITFIELD(23, 21)
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_RXPWRSTATUS__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_AVAILABLERXDATALANES   
 *
 * @BRIEF        0x0 1 lane 
 *               0x1 2 lanes 
 *               0x2 3 lanes 
 *               0x3 4 lanes - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_AVAILABLERXDATALANES BITFIELD(20, 19)
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_AVAILABLERXDATALANES__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_AVAILABLETXDATALANES   
 *
 * @BRIEF        0x0 1 lane 
 *               0x1 2 lanes 
 *               0x2 3 lanes 
 *               0x3 4 lanes - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_AVAILABLETXDATALANES BITFIELD(18, 17)
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_AVAILABLETXDATALANES__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXTRAILINGIDLES   
 *
 * @BRIEF        Number of trailing IDLE symbols to sent before mode changes 
 *               from fast or slow mode to sleep mode and before pause in 
 *               slow state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXTRAILINGIDLES BITFIELD(15, 8)
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXTRAILINGIDLES__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_PA_CFG_STATUS__IF_EN   
 *
 * @BRIEF        Enables the PHY interface. When the interface is disabled 
 *               the signals from the complex IO are gated (no updates of the 
 *               interrupt status register).it is not possible to change the 
 *               bit fields of the UNIPRO_CLK_CTRL register when this bit is 
 *               set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__IF_EN       BITFIELD(5, 5)
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__IF_EN__POS  5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXFORCECLOCK   
 *
 * @BRIEF        When it is set to True and the PHY provides a clock lane, 
 *               this clock lane should always be on, independently from the 
 *               UniPro power mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXFORCECLOCK BITFIELD(4, 4)
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXFORCECLOCK__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_8B9BBYPASSEN   
 *
 * @BRIEF        when set, PA bypasses 8b9b conversion. 
 *               When cleared, 8b9b conversion is performed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_8B9BBYPASSEN BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_8B9BBYPASSEN__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXPWRMODE   
 *
 * @BRIEF        Tx Power state 
 *               0x0 Off 
 *               0x1 Fast_Mode 
 *               0x2 Slow_Mode 
 *               0x3 Hibernate_Mode 
 *               0x4 Fast_auto_Mode 
 *               0x5 Slow_auto_Mode 
 *               0x6,0x7 Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXPWRMODE BITFIELD(2, 0)
#define UNIPRO_REG__UNIPRO_PA_CFG_STATUS__PA_TXPWRMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CTRL__FCLK_DIVISOR   
 *
 * @BRIEF        Divides frequency of FCLK functional clock input. 
 *               00 : does not change FCLK frequency 
 *               01 : divide FCLK by 2 
 *               10 : divide FCLK by 4 
 *               11 : Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CTRL__FCLK_DIVISOR         BITFIELD(25, 24)
#define UNIPRO_REG__UNIPRO_CTRL__FCLK_DIVISOR__POS    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CTRL__TIMER_CLK_DIVISOR   
 *
 * @BRIEF        Defines the ratio to be used for the generation of the Timer 
 *               clock from UniPro functional clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CTRL__TIMER_CLK_DIVISOR    BITFIELD(23, 16)
#define UNIPRO_REG__UNIPRO_CTRL__TIMER_CLK_DIVISOR__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CTRL__DL_CTRL_FRAME   
 *
 * @BRIEF        When 1, Indicates that Data Link engine has scheduled 
 *               control frames whose transmission is not completed. 
 *               When 0, all scheduled control frames in Data Link have been 
 *               transmitted. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CTRL__DL_CTRL_FRAME        BITFIELD(15, 15)
#define UNIPRO_REG__UNIPRO_CTRL__DL_CTRL_FRAME__POS   15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CTRL__DL_INIT   
 *
 * @BRIEF        starts DL layer initialization operation after reset. 
 *               Write 1 to trigger initialization. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CTRL__DL_INIT              BITFIELD(8, 8)
#define UNIPRO_REG__UNIPRO_CTRL__DL_INIT__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CTRL__ENDIAN64   
 *
 * @BRIEF        64b word Data Receive endianness conversion control 
 *               0 : no endianness adaptation 
 *               1 : the two 32b halves constituting the 64b are swizzled - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CTRL__ENDIAN64             BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_CTRL__ENDIAN64__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CTRL__ENDIAN32   
 *
 * @BRIEF        32b word Data Receive endianness conversion control 
 *               0 : no endianness adaptation 
 *               1 : bytes in a 32b word are swizzled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CTRL__ENDIAN32             BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_CTRL__ENDIAN32__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CLK_CTRL__DDR_CLK_PRE   
 *
 * @BRIEF        Indicates the number of PPI Byte clock cycles between 
 *               detection of clock lane ready signal and the assertion of 
 *               the data request signal. 
 *               The values from 1 to 255 are valid. The value 0 is reserved. 
 *               The value is not used if UNIPRO_CLK_CTRL.DDR_CLK_ALWAYS_ON 
 *               is set to '1' since the DDR clock is always present - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CLK_CTRL__DDR_CLK_PRE      BITFIELD(31, 24)
#define UNIPRO_REG__UNIPRO_CLK_CTRL__DDR_CLK_PRE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CLK_CTRL__DDR_CLK_POST   
 *
 * @BRIEF        Indicates the number of PPI Byte clock cycles after the 
 *               de-assertion of the data request signal and the stop of the 
 *               DDR clock. The values from 1 to 255 are valid. The value 0 
 *               is reserved. The value is not used if 
 *               UNIPRO_CLK_CTRL.DDR_CLK_ALWAYS_ON is set to '1' since the 
 *               DDR clock is always present - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CLK_CTRL__DDR_CLK_POST     BITFIELD(23, 16)
#define UNIPRO_REG__UNIPRO_CLK_CTRL__DDR_CLK_POST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CLK_CTRL__INITMASTER_CLK_DIVISOR   
 *
 * @BRIEF        Tinit.Master delay timer generating TRG_UPR1 trigger. 
 *               Value is derived from FCLK clock as follow : 
 *               Tinit.Master = FCLK period * 256 * INITMASTER_CLK_DIVISOR. 
 *               Tinit.Master should be greater than 200 us. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CLK_CTRL__INITMASTER_CLK_DIVISOR BITFIELD(14, 8)
#define UNIPRO_REG__UNIPRO_CLK_CTRL__INITMASTER_CLK_DIVISOR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CLK_CTRL__LP_CLK_DIVISOR   
 *
 * @BRIEF        Defines the ratio to be used for the generation of the Low 
 *               Power mode clock from UniPro functional clock. 
 *               The supported values are from 1 to 127(the value 0 is 
 *               invalid). Defines the ratio to be used for the generation of 
 *               the Low Power mode clock from functional clock. 
 *               The supported values are from 1 to 8191(the value 0 is 
 *               invalid). The output frequency shall be in the range between 
 *               20 MHz and 32 kHz. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CLK_CTRL__LP_CLK_DIVISOR   BITFIELD(7, 0)
#define UNIPRO_REG__UNIPRO_CLK_CTRL__LP_CLK_DIVISOR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TIMING__FORCE_RX_MODE   
 *
 * @BRIEF        When setting this bit, Rx mode is forced until the counter 
 *               runs out. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TIMING__FORCE_RX_MODE      BITFIELD(31, 31)
#define UNIPRO_REG__UNIPRO_TIMING__FORCE_RX_MODE__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TIMING__RX_COUNTER_X16   
 *
 * @BRIEF        When set, multiplies by 16 the duration defined by 
 *               RX_MODE_COUNTER value 
 *               When cleared, multiplies this duration by 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TIMING__RX_COUNTER_X16     BITFIELD(30, 30)
#define UNIPRO_REG__UNIPRO_TIMING__RX_COUNTER_X16__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TIMING__RX_COUNTER_X4   
 *
 * @BRIEF        When set, multiplies by 4 the duration defined by 
 *               RX_MODE_COUNTER value 
 *               When cleared, multiplies this duration by 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TIMING__RX_COUNTER_X4      BITFIELD(29, 29)
#define UNIPRO_REG__UNIPRO_TIMING__RX_COUNTER_X4__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TIMING__RX_MODE_COUNTER   
 *
 * @BRIEF        Defines the Force Rx mode duration in terms of functionnal 
 *               clock cycles when it is forced by SW - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TIMING__RX_MODE_COUNTER    BITFIELD(28, 16)
#define UNIPRO_REG__UNIPRO_TIMING__RX_MODE_COUNTER__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TIMING__FORCE_STOP_MODE   
 *
 * @BRIEF        When setting this bit the STOP mode is forced. Stop is 
 *               maintained until the counter runs out. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TIMING__FORCE_STOP_MODE    BITFIELD(15, 15)
#define UNIPRO_REG__UNIPRO_TIMING__FORCE_STOP_MODE__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TIMING__STOP_COUNTER_X16   
 *
 * @BRIEF        When set, multiplies by 16 the duration defined by 
 *               STOP_STATE_COUNTER value 
 *               When cleared, multiplies this duration by 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TIMING__STOP_COUNTER_X16   BITFIELD(14, 14)
#define UNIPRO_REG__UNIPRO_TIMING__STOP_COUNTER_X16__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TIMING__STOP_COUNTER_X4   
 *
 * @BRIEF        When set, multiplies by 4 the duration defined by 
 *               STOP_STATE_COUNTER value 
 *               When cleared, multiplies this duration by 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TIMING__STOP_COUNTER_X4    BITFIELD(13, 13)
#define UNIPRO_REG__UNIPRO_TIMING__STOP_COUNTER_X4__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TIMING__STOP_STATE_COUNTER   
 *
 * @BRIEF        Defines the stop state duration in terms of functionnal 
 *               clock cycles when it is forced by SW - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TIMING__STOP_STATE_COUNTER BITFIELD(12, 0)
#define UNIPRO_REG__UNIPRO_TIMING__STOP_STATE_COUNTER__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_LINKSTARTUP__VALUE   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_LINKSTARTUP__VALUE         BITFIELD(31, 0)
#define UNIPRO_REG__UNIPRO_LINKSTARTUP__VALUE__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_ENDPOINTRESET__VALUE   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_ENDPOINTRESET__VALUE       BITFIELD(31, 0)
#define UNIPRO_REG__UNIPRO_ENDPOINTRESET__VALUE__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC0__DL_TC0TXFCTHRESHOLD   
 *
 * @BRIEF        Threshold for triggering an AFC0 frame with REQ bit set to 
 *               request flow control update from the remote end - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC0__DL_TC0TXFCTHRESHOLD BITFIELD(28, 22)
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC0__DL_TC0TXFCTHRESHOLD__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC0__DL_TC0REPLAYTIMEOUTVAL   
 *
 * @BRIEF        1 to 4095 us. (1 MHz clock derived from 1.6GHz) Timeout 
 *               value for triggering retransmission of TC0 frame. Zero 
 *               indicates timer is OFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC0__DL_TC0REPLAYTIMEOUTVAL BITFIELD(21, 10)
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC0__DL_TC0REPLAYTIMEOUTVAL__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC0__DL_FC0PROTECTIONTIMEOUTVAL   
 *
 * @BRIEF        1 to 1023 us. (1 MHz clock derived from 1.6GHz) Timeout 
 *               value for triggering a request to remote end for flow 
 *               control update. Zero  indicates timer is OFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC0__DL_FC0PROTECTIONTIMEOUTVAL BITFIELD(9, 0)
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC0__DL_FC0PROTECTIONTIMEOUTVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC0__DL_TC0OUTACKTHRESHOLD   
 *
 * @BRIEF        0 to 15. Number of outstanding Acknowledgements for TC0 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC0__DL_TC0OUTACKTHRESHOLD BITFIELD(23, 20)
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC0__DL_TC0OUTACKTHRESHOLD__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC0__DL_AFC0CREDITTHRESHOLD   
 *
 * @BRIEF        0 to 127 Threshold for AFC triggering based on available 
 *               credits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC0__DL_AFC0CREDITTHRESHOLD BITFIELD(18, 12)
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC0__DL_AFC0CREDITTHRESHOLD__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC0__DL_AFC0REQTIMEOUTVAL   
 *
 * @BRIEF        1 to 4095 us. (1 MHz clock derived from 1.6GHz) TimeOut 
 *               value for AFC triggering on receiver side. Zero indicates 
 *               that the timer is OFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC0__DL_AFC0REQTIMEOUTVAL BITFIELD(11, 0)
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC0__DL_AFC0REQTIMEOUTVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC1__DL_TC1TXFCTHRESHOLD   
 *
 * @BRIEF        Threshold for triggering an AFC1 frame with REQ bit set to 
 *               request flow control update from the remote end - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC1__DL_TC1TXFCTHRESHOLD BITFIELD(28, 22)
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC1__DL_TC1TXFCTHRESHOLD__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC1__DL_TC1REPLAYTIMEOUTVAL   
 *
 * @BRIEF        1 to 4095 us. (1 MHz clock derived from 1.6GHz) Timeout 
 *               value for triggering retransmission of TC1 frame. Zero 
 *               indicates timer is OFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC1__DL_TC1REPLAYTIMEOUTVAL BITFIELD(21, 10)
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC1__DL_TC1REPLAYTIMEOUTVAL__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC1__DL_FC1PROTECTIONTIMEOUTVAL   
 *
 * @BRIEF        1 to 1023 us. (1 MHz clock derived from 1.6GHz) Timeout 
 *               value for triggering a request to remote end for flow 
 *               control update. Zero  indicates timer is OFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC1__DL_FC1PROTECTIONTIMEOUTVAL BITFIELD(9, 0)
#define UNIPRO_REG__UNIPRO_DL_TXFCVALUE_TC1__DL_FC1PROTECTIONTIMEOUTVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC1__DL_TC1OUTACKTHRESHOLD   
 *
 * @BRIEF        0 to 15. Number of outstanding Acknowledgements for TC1 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC1__DL_TC1OUTACKTHRESHOLD BITFIELD(23, 20)
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC1__DL_TC1OUTACKTHRESHOLD__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC1__DL_AFC1CREDITTHRESHOLD   
 *
 * @BRIEF        0 to 127 Threshold for AFC triggering based on available 
 *               credits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC1__DL_AFC1CREDITTHRESHOLD BITFIELD(18, 12)
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC1__DL_AFC1CREDITTHRESHOLD__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC1__DL_AFC1REQTIMEOUTVAL   
 *
 * @BRIEF        1 to 4095 us. (1 MHz clock derived from 1.6GHz) TimeOut 
 *               value for AFC triggering on receiver side. Zero indicates 
 *               that the timer is OFF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC1__DL_AFC1REQTIMEOUTVAL BITFIELD(11, 0)
#define UNIPRO_REG__UNIPRO_DL_RXFCVALUE_TC1__DL_AFC1REQTIMEOUTVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TC0_SEG_ENTRY__TC0_SEG_ACTIVE   
 *
 * @BRIEF        active list submitted to segmentation list exist for TC0 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TC0_SEG_ENTRY__TC0_SEG_ACTIVE BITFIELD(12, 12)
#define UNIPRO_REG__UNIPRO_TC0_SEG_ENTRY__TC0_SEG_ACTIVE__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TC0_SEG_ENTRY__TC0_SEG_CPORT   
 *
 * @BRIEF        current cport under TN_ACC seg process for TC0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TC0_SEG_ENTRY__TC0_SEG_CPORT BITFIELD(11, 0)
#define UNIPRO_REG__UNIPRO_TC0_SEG_ENTRY__TC0_SEG_CPORT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TC1_SEG_ENTRY__TC1_SEG_ACTIVE   
 *
 * @BRIEF        active list submitted to segmentation list exist for TC1 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TC1_SEG_ENTRY__TC1_SEG_ACTIVE BITFIELD(12, 12)
#define UNIPRO_REG__UNIPRO_TC1_SEG_ENTRY__TC1_SEG_ACTIVE__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TC1_SEG_ENTRY__TC1_SEG_CPORT   
 *
 * @BRIEF        current cport under TN_ACC seg process for TC1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TC1_SEG_ENTRY__TC1_SEG_CPORT BITFIELD(11, 0)
#define UNIPRO_REG__UNIPRO_TC1_SEG_ENTRY__TC1_SEG_CPORT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_SEG_SIZE__NONACK_FRAMES_1_CONFIG   
 *
 * @BRIEF        Defines the Non acknowledged frames windows size in the 
 *               transmit data link layer path for traffic class 1. 
 *               The real number of non acknowledged frames is defined as : 
 *               NWS(TC1) = pow (2, NonAck_Frames_1_Config + 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_SEG_SIZE__NONACK_FRAMES_1_CONFIG BITFIELD(31, 30)
#define UNIPRO_REG__UNIPRO_SEG_SIZE__NONACK_FRAMES_1_CONFIG__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_SEG_SIZE__TC1_SEG_SIZE   
 *
 * @BRIEF        Traffic class 1 Transport segment payload size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_SEG_SIZE__TC1_SEG_SIZE     BITFIELD(24, 16)
#define UNIPRO_REG__UNIPRO_SEG_SIZE__TC1_SEG_SIZE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_SEG_SIZE__NONACK_FRAMES_0_CONFIG   
 *
 * @BRIEF        Defines the Non acknowledged frames windows size in the 
 *               transmit data link layer path for traffic class 0. 
 *               The real number of non acknowledged frames is defined as : 
 *               NWS(TC0) = pow (2, NonAck_Frames_0_Config + 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_SEG_SIZE__NONACK_FRAMES_0_CONFIG BITFIELD(15, 14)
#define UNIPRO_REG__UNIPRO_SEG_SIZE__NONACK_FRAMES_0_CONFIG__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_SEG_SIZE__TC0_SEG_SIZE   
 *
 * @BRIEF        Traffic class 0 Transport segment payload size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_SEG_SIZE__TC0_SEG_SIZE     BITFIELD(8, 0)
#define UNIPRO_REG__UNIPRO_SEG_SIZE__TC0_SEG_SIZE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CPORT_BASE__CPORT_BASE   
 *
 * @BRIEF        64 bytes boundary aligned address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CPORT_BASE__CPORT_BASE     BITFIELD(31, 6)
#define UNIPRO_REG__UNIPRO_CPORT_BASE__CPORT_BASE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_RX_CPID_RNG__HIGH_RX_CPORT   
 *
 * @BRIEF        Highest known cport - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_RX_CPID_RNG__HIGH_RX_CPORT BITFIELD(27, 16)
#define UNIPRO_REG__UNIPRO_RX_CPID_RNG__HIGH_RX_CPORT__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_RX_CPID_RNG__LOW_RX_CPORT   
 *
 * @BRIEF        Lowest known cport - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_RX_CPID_RNG__LOW_RX_CPORT  BITFIELD(11, 0)
#define UNIPRO_REG__UNIPRO_RX_CPID_RNG__LOW_RX_CPORT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_CLEAR_RX_EOC__CPORT   
 *
 * @BRIEF        command parameter : cport entry in CPORT structures array - 
 *               (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_CLEAR_RX_EOC__CPORT        BITFIELD(11, 0)
#define UNIPRO_REG__UNIPRO_CLEAR_RX_EOC__CPORT__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TN_CACHE_OP__TX_CLEAN   
 *
 * @BRIEF        clean all dirty Tx cache entries - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TN_CACHE_OP__TX_CLEAN      BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_TN_CACHE_OP__TX_CLEAN__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TN_CACHE_OP__TX_INVAL   
 *
 * @BRIEF        invalidate all Tx cache entries - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TN_CACHE_OP__TX_INVAL      BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_TN_CACHE_OP__TX_INVAL__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TN_CACHE_OP__RX_CLEAN   
 *
 * @BRIEF        clean all dirty Rx cache entries - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TN_CACHE_OP__RX_CLEAN      BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_TN_CACHE_OP__RX_CLEAN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TN_CACHE_OP__RX_INVAL   
 *
 * @BRIEF        invalidate all Rx cache entries - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TN_CACHE_OP__RX_INVAL      BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_TN_CACHE_OP__RX_INVAL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TN_CMD_STAT__CREDITS_INC_BUSY   
 *
 * @BRIEF        credits increment command ongoing - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TN_CMD_STAT__CREDITS_INC_BUSY BITFIELD(3, 3)
#define UNIPRO_REG__UNIPRO_TN_CMD_STAT__CREDITS_INC_BUSY__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TN_CMD_STAT__CLEAR_EOC_BUSY   
 *
 * @BRIEF        end of chunk clear ongoing - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TN_CMD_STAT__CLEAR_EOC_BUSY BITFIELD(2, 2)
#define UNIPRO_REG__UNIPRO_TN_CMD_STAT__CLEAR_EOC_BUSY__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TN_CMD_STAT__TX_CACHE_BUSY   
 *
 * @BRIEF        operation on Tx cache ongoing - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TN_CMD_STAT__TX_CACHE_BUSY BITFIELD(1, 1)
#define UNIPRO_REG__UNIPRO_TN_CMD_STAT__TX_CACHE_BUSY__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_TN_CMD_STAT__RX_CACHE_BUSY   
 *
 * @BRIEF        operation on Rx cache ongoing - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_TN_CMD_STAT__RX_CACHE_BUSY BITFIELD(0, 0)
#define UNIPRO_REG__UNIPRO_TN_CMD_STAT__RX_CACHE_BUSY__POS 0

    /* 
     * List of register bitfields values for component UNIPRO_REG
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_REQCLK__INACTIVE
 *
 * @BRIEF        READ:Inactive state effective. 
 *               WRITE: Request to change to inactive state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_REQCLK__INACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_REQCLK__ACTIVE
 *
 * @BRIEF        READ:Active state effective. 
 *               WRITE: Change request to active. If the lane is a data lane, 
 *               TxRequestEsc is asserted and synchronously TxUlpsEsc is 
 *               asserted for one period of TxClkEsc. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_REQCLK__ACTIVE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_REQCLK__INACTIVE
 *
 * @BRIEF        READ: Inactive state effective. 
 *               WRITE: Request to change to inactive state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_REQCLK__INACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_REQCLK__ACTIVE
 *
 * @BRIEF        READ:Active state effective. 
 *               WRITE: Change request to active. If the lane is a data lane, 
 *               TxRequestEsc is asserted and synchronously TxUlpsEsc is 
 *               asserted for one period of TxClkEsc. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_REQCLK__ACTIVE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_REQCLK__INACTIVE
 *
 * @BRIEF        READ: Inactive state effective. 
 *               WRITE: Request to change to inactive state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_REQCLK__INACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_REQCLK__ACTIVE
 *
 * @BRIEF        READ:Active state effective. 
 *               WRITE: Change request to active. If the lane is a data lane, 
 *               TxRequestEsc is asserted and synchronously TxUlpsEsc is 
 *               asserted for one period of TxClkEsc. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_REQCLK__ACTIVE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_REQCLK__INACTIVE
 *
 * @BRIEF        READ: Inactive state effective. 
 *               WRITE: Request to change to inactive state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_REQCLK__INACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_REQCLK__ACTIVE
 *
 * @BRIEF        READ:Active state effective. 
 *               WRITE: Change request to active. If the lane is a data lane, 
 *               TxRequestEsc is asserted and synchronously TxUlpsEsc is 
 *               asserted for one period of TxClkEsc. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_REQCLK__ACTIVE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_REQCLK__INACTIVE
 *
 * @BRIEF        READ: Inactive state effective. 
 *               WRITE: Request to change to inactive state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_REQCLK__INACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_REQCLK__ACTIVE
 *
 * @BRIEF        READ:Active state effective. 
 *               WRITE: Change request to active. If the lane is a data lane, 
 *               TxRequestEsc is asserted and synchronously TxUlpsEsc is 
 *               asserted for one period of TxClkEsc. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_REQCLK__ACTIVE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_EXIT__INACTIVE
 *
 * @BRIEF        READ:Inactive state effective. 
 *               WRITE: Request to change to inactive state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_EXIT__INACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_EXIT__ACTIVE
 *
 * @BRIEF        READ:Active state effective. 
 *               WRITE: Change request to active: - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE5_ULPS_EXIT__ACTIVE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_EXIT__INACTIVE
 *
 * @BRIEF        READ: Inactive state effective. 
 *               WRITE: Request to change to inactive state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_EXIT__INACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_EXIT__ACTIVE
 *
 * @BRIEF        READ:Active state effective. 
 *               WRITE: Change request to active: - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE4_ULPS_EXIT__ACTIVE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_EXIT__INACTIVE
 *
 * @BRIEF        READ: Inactive state effective. 
 *               WRITE: Request to change to inactive state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_EXIT__INACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_EXIT__ACTIVE
 *
 * @BRIEF        READ:Active state effective. 
 *               WRITE: Change request to active: - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE3_ULPS_EXIT__ACTIVE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_EXIT__INACTIVE
 *
 * @BRIEF        READ: Inactive state effective. 
 *               WRITE: Request to change to inactive state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_EXIT__INACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_EXIT__ACTIVE
 *
 * @BRIEF        READ:Active state effective. 
 *               WRITE: Change request to active: - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE2_ULPS_EXIT__ACTIVE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_EXIT__INACTIVE
 *
 * @BRIEF        READ:Inactive state effective. 
 *               WRITE: Request to change to inactive state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_EXIT__INACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_EXIT__ACTIVE
 *
 * @BRIEF        READ:Active state effective 
 *               WRITE: Change request to active: - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define UNIPRO_REG__UNIPRO_COMPLEXIO_TX_CFG2__LANE1_ULPS_EXIT__ACTIVE 0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __UNIPRO_REG_CRED_H 
                                                            */
