{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590833147643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590833147661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 30 17:05:47 2020 " "Processing started: Sat May 30 17:05:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590833147661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590833147661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AntoniusKusuma -c AntoniusKusuma " "Command: quartus_map --read_settings_files=on --write_settings_files=off AntoniusKusuma -c AntoniusKusuma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590833147661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590833149562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590833149562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoniuskusuma.bdf 1 1 " "Found 1 design units, including 1 entities, in source file antoniuskusuma.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AntoniusKusuma " "Found entity 1: AntoniusKusuma" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590833184203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590833184203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AntoniusKusuma " "Elaborating entity \"AntoniusKusuma\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590833184274 ""}
{ "Error" "EGDFX_TOO_MANY_NAMES" "REG1_0 LOAD_REG1 " "Node line contains \"REG1_0\" and \"LOAD_REG1\", but may be named only once" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -760 -112 -112 -632 "" "" } { -744 -128 -128 -616 "" "" } { -760 -32 8 -760 "" "" } { -568 -32 8 -568 "" "" } { -776 -32 8 -776 "" "" } { -632 -112 -32 -632 "" "" } { -632 -32 8 -632 "" "" } { -600 -32 8 -600 "" "" } { -600 -48 -32 -600 "" "" } { -616 -32 8 -616 "" "" } { -616 -128 -48 -616 "" "" } { -616 -48 -32 -616 "" "" } { -808 -48 -48 -792 "" "" } { -792 -48 -48 -616 "" "" } { -616 -48 -48 -600 "" "" } { -584 -48 -32 -584 "" "" } { -584 -32 8 -584 "" "" } { -776 -32 -32 -760 "" "" } { -760 -32 -32 -632 "" "" } { -632 -32 -32 -616 "" "" } { -616 -32 -32 -600 "" "" } { -600 -32 -32 -584 "" "" } { -584 -32 -32 -568 "" "" } { -776 -168 -112 -759 "REG1_0" "" } { -760 -168 -108 -743 "LOAD_REG1" "" } { -792 -48 8 -792 "" "" } { -808 -48 8 -808 "" "" } } } }  } 0 275036 "Node line contains \"%1!s!\" and \"%2!s!\", but may be named only once" 0 0 "Analysis & Synthesis" 0 -1 1590833184407 ""}
{ "Error" "EGDFX_TOO_MANY_NAMES" "REG2_0 LOAD_REG2 " "Node line contains \"REG2_0\" and \"LOAD_REG2\", but may be named only once" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -312 -32 8 -312 "" "" } { -328 -32 8 -328 "" "" } { -296 -128 -128 -168 "" "" } { -312 -112 -112 -184 "" "" } { -120 -32 8 -120 "" "" } { -328 -168 -112 -311 "REG2_0" "" } { -312 -168 -108 -295 "LOAD_REG2" "" } { -344 -48 8 -344 "" "" } { -360 -48 8 -360 "" "" } { -136 -48 -32 -136 "" "" } { -136 -32 8 -136 "" "" } { -184 -112 -32 -184 "" "" } { -184 -32 8 -184 "" "" } { -328 -32 -32 -312 "" "" } { -152 -48 -32 -152 "" "" } { -152 -32 8 -152 "" "" } { -136 -32 -32 -120 "" "" } { -312 -32 -32 -184 "" "" } { -152 -32 -32 -136 "" "" } { -184 -32 -32 -168 "" "" } { -168 -32 -32 -152 "" "" } { -168 -32 8 -168 "" "" } { -168 -128 -48 -168 "" "" } { -168 -48 -32 -168 "" "" } { -360 -48 -48 -344 "" "" } { -344 -48 -48 -168 "" "" } { -168 -48 -48 -152 "" "" } } } }  } 0 275036 "Node line contains \"%1!s!\" and \"%2!s!\", but may be named only once" 0 0 "Analysis & Synthesis" 0 -1 1590833184407 ""}
{ "Error" "EGDFX_TOO_MANY_NAMES" "REG3_0 LOAD_REG3 " "Node line contains \"REG3_0\" and \"LOAD_REG3\", but may be named only once" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { 136 -112 -112 264 "" "" } { 152 -128 -128 280 "" "" } { 120 -32 8 120 "" "" } { 136 -32 8 136 "" "" } { 328 -32 8 328 "" "" } { 120 -168 -112 137 "REG3_0" "" } { 136 -168 -108 153 "LOAD_REG3" "" } { 104 -48 8 104 "" "" } { 88 -48 8 88 "" "" } { 312 -48 -32 312 "" "" } { 312 -32 8 312 "" "" } { 264 -112 -32 264 "" "" } { 264 -32 8 264 "" "" } { 120 -32 -32 136 "" "" } { 296 -48 -32 296 "" "" } { 296 -32 8 296 "" "" } { 312 -32 -32 328 "" "" } { 136 -32 -32 264 "" "" } { 296 -32 -32 312 "" "" } { 264 -32 -32 280 "" "" } { 280 -32 -32 296 "" "" } { 280 -32 8 280 "" "" } { 280 -128 -48 280 "" "" } { 280 -48 -32 280 "" "" } { 88 -48 -48 104 "" "" } { 104 -48 -48 280 "" "" } { 280 -48 -48 296 "" "" } } } }  } 0 275036 "Node line contains \"%1!s!\" and \"%2!s!\", but may be named only once" 0 0 "Analysis & Synthesis" 0 -1 1590833184408 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Port \"1Y2\" (ID 74244:inst) Port \"1Y2\" (ID 74244:inst21) " "Can't connect \"Port \"1Y2\" (ID 74244:inst)\" to \"Port \"1Y2\" (ID 74244:inst21)\" directly -- both signals are output signals" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -360 304 328 -360 "" "" } { -808 296 328 -808 "" "" } { -808 328 504 -808 "" "" } { -808 328 328 -360 "" "" } } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1590833184408 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Port \"1Y4\" (ID 74244:inst) Port \"1Y4\" (ID 74244:inst21) " "Can't connect \"Port \"1Y4\" (ID 74244:inst)\" to \"Port \"1Y4\" (ID 74244:inst21)\" directly -- both signals are output signals" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -328 304 360 -328 "" "" } { -776 296 360 -776 "" "" } { -776 360 504 -776 "" "" } { -776 360 360 -328 "" "" } } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1590833184408 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Port \"2Y1\" (ID 74244:inst) Port \"2Y1\" (ID 74244:inst21) " "Can't connect \"Port \"2Y1\" (ID 74244:inst)\" to \"Port \"2Y1\" (ID 74244:inst21)\" directly -- both signals are output signals" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -296 304 376 -296 "" "" } { 152 304 376 152 "" "" } { -744 296 376 -744 "" "" } { -744 376 504 -744 "" "" } { -744 376 376 -296 "" "" } { -296 376 376 152 "" "" } } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1590833184408 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Port \"2Y1\" (ID 74244:inst21) Port \"2Y1\" (ID 74244:inst24) " "Can't connect \"Port \"2Y1\" (ID 74244:inst21)\" to \"Port \"2Y1\" (ID 74244:inst24)\" directly -- both signals are output signals" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -296 304 376 -296 "" "" } { 152 304 376 152 "" "" } { -744 296 376 -744 "" "" } { -744 376 504 -744 "" "" } { -744 376 376 -296 "" "" } { -296 376 376 152 "" "" } } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1590833184408 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Port \"1Y1\" (ID 74244:inst) Port \"1Y1\" (ID 74244:inst21) " "Can't connect \"Port \"1Y1\" (ID 74244:inst)\" to \"Port \"1Y1\" (ID 74244:inst21)\" directly -- both signals are output signals" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -376 304 312 -376 "" "" } { -824 296 312 -824 "" "" } { -824 312 504 -824 "" "" } { -824 312 312 -376 "" "" } } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1590833184408 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Port \"2Y3\" (ID 74244:inst) Port \"2Y3\" (ID 74244:inst21) " "Can't connect \"Port \"2Y3\" (ID 74244:inst)\" to \"Port \"2Y3\" (ID 74244:inst21)\" directly -- both signals are output signals" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -264 304 408 -264 "" "" } { 184 304 408 184 "" "" } { -712 296 408 -712 "" "" } { -712 408 504 -712 "" "" } { -712 408 408 -264 "" "" } { -264 408 408 184 "" "" } } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1590833184409 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Port \"2Y3\" (ID 74244:inst21) Port \"2Y3\" (ID 74244:inst24) " "Can't connect \"Port \"2Y3\" (ID 74244:inst21)\" to \"Port \"2Y3\" (ID 74244:inst24)\" directly -- both signals are output signals" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -264 304 408 -264 "" "" } { 184 304 408 184 "" "" } { -712 296 408 -712 "" "" } { -712 408 504 -712 "" "" } { -712 408 408 -264 "" "" } { -264 408 408 184 "" "" } } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1590833184409 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Port \"2Y4\" (ID 74244:inst) Port \"2Y4\" (ID 74244:inst21) " "Can't connect \"Port \"2Y4\" (ID 74244:inst)\" to \"Port \"2Y4\" (ID 74244:inst21)\" directly -- both signals are output signals" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -248 304 424 -248 "" "" } { 200 304 424 200 "" "" } { -696 296 424 -696 "" "" } { -696 424 504 -696 "" "" } { -696 424 424 -248 "" "" } { -248 424 424 200 "" "" } } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1590833184409 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Port \"2Y4\" (ID 74244:inst21) Port \"2Y4\" (ID 74244:inst24) " "Can't connect \"Port \"2Y4\" (ID 74244:inst21)\" to \"Port \"2Y4\" (ID 74244:inst24)\" directly -- both signals are output signals" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -248 304 424 -248 "" "" } { 200 304 424 200 "" "" } { -696 296 424 -696 "" "" } { -696 424 504 -696 "" "" } { -696 424 424 -248 "" "" } { -248 424 424 200 "" "" } } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1590833184409 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Port \"1Y3\" (ID 74244:inst) Port \"1Y3\" (ID 74244:inst21) " "Can't connect \"Port \"1Y3\" (ID 74244:inst)\" to \"Port \"1Y3\" (ID 74244:inst21)\" directly -- both signals are output signals" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -344 304 344 -344 "" "" } { -792 296 344 -792 "" "" } { -792 344 504 -792 "" "" } { -792 344 344 -344 "" "" } } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1590833184409 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Port \"2Y2\" (ID 74244:inst) Port \"2Y2\" (ID 74244:inst21) " "Can't connect \"Port \"2Y2\" (ID 74244:inst)\" to \"Port \"2Y2\" (ID 74244:inst21)\" directly -- both signals are output signals" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -280 304 392 -280 "" "" } { 168 304 392 168 "" "" } { -728 296 392 -728 "" "" } { -728 392 504 -728 "" "" } { -728 392 392 -280 "" "" } { -280 392 392 168 "" "" } } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1590833184409 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Port \"2Y2\" (ID 74244:inst21) Port \"2Y2\" (ID 74244:inst24) " "Can't connect \"Port \"2Y2\" (ID 74244:inst21)\" to \"Port \"2Y2\" (ID 74244:inst24)\" directly -- both signals are output signals" {  } { { "AntoniusKusuma.bdf" "" { Schematic "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2 SAP-Computer (Simple as Posible)/AntoniusKusuma.bdf" { { -280 304 392 -280 "" "" } { 168 304 392 168 "" "" } { -728 296 392 -728 "" "" } { -728 392 504 -728 "" "" } { -728 392 392 -280 "" "" } { -280 392 392 168 "" "" } } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1590833184409 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590833184410 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590833184629 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 30 17:06:24 2020 " "Processing ended: Sat May 30 17:06:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590833184629 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590833184629 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590833184629 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590833184629 ""}
