# EDA-Surveys-and-Courses
This is a collection of traditional electronic design automation surveys, courses, open source tools and books.

## Table of contents
 - [Surveys]
 - [Courses]
 - [Open Source Tools (Part I:Code available)]
 - [Open Source Tools (Part II:Binary only)]
 - [Books]

## Surveys
### Synthesis
 - [Optimization of Digital Circuits]()
### Placement
 - [Progess and Challenges in VLSI Placement Research]()
### Routing

## Courses

## [Open Source Tools (Part I:Code available)]
### ASIC Flow
 - [OpenRoad](https://theopenroadproject.org/)(UCSD)
   - *Aim to develop open-source tools that achieve autonomous, 24-hour layout implementation.*
 - [Rsyn](https://github.com/RsynTeam/rsyn-x)(FURG)
   - *An Extensible Physical Synthesis Framework.*
 - [Qflow](http://opencircuitdesign.com/qflow/)()
   - *A Digital Flow using Open Source EDA Tools.*
 - [Automata to Routing](https://github.com/jackwadden/Automata-to-Routing)(University of Virginia)
   - *An open-source toolchain to design and evaluate island style spatial automata processing architectures.*

### FPGA Flow
 - [VTR](https://github.com/verilog-to-routing/vtr-verilog-to-routing)(Toronto)
   - *An **CAD flow** tool for FPGA including ODIN-II, abc, vpr-place, vpr-route.*
 - [ABC](https://github.com/berkeley-abc/abc)(Berkeley)
   - *A sequential logic synthesis and formal verification tool.*
 - [OpenFPGA](https://github.com/LNIS-Projects/OpenFPGA)(Utah, POSH projects)
   - *A **FPGA IP generator** using XML-based architecture description.*
   - *Consists of three tools: FPGA-Verilog, FPGA-SPICE, FPGA-Bitstream.*
 - [LegUp](http://legup.eecg.utoronto.ca/)(Toronto)
   - *A **high-level synthesis** tool.*
   - *Improve C to Verilog synthesis without building an infrastructure from scratch.*

 - [RapidWright](https://github.com/Xilinx/RapidWright.git)(Xilinx)
   - *Provide Vivado Interface for users to build customized FPGA implementations.*

### Logic Simulation
 - [Verilator](https://www.veripool.org/wiki/verilator)
   - *A fast free Verilog/SystemVerilog simulator.*
 - [GHDL](https://github.com/ghdl/ghdl)
   - *An open-source simulator for the VHDL language.*

### Timing Analysis
 - [OpenTimer](https://github.com/OpenTimer/OpenTimer)(UIUC)
   - *A High-Performance Timing Analysis Tool for VLSI Systems.*

### Memory Compiler
 - [OpenRAM](https://github.com/mguthaus/OpenRAM)(UCSC)
   - *An open-source memory compiler for VLSI circuits.*

## [Open Source Tools (Part II:Binary only)]
### ASIC Flow
 - [DATC Robust Design Flow](https://github.com/jinwookjungs/datc_robust_design_flow)(IEEE CEDA)



## Books
