mini_cpu 10/22/20
https://makerchip.com/sandbox/0zpfRhKPq/058hZVg

Downloaded top.m4 & top.tlv 

java -jar /home/devel/SandPiper_1.9-2018_02_11-beta_distro/target/sandpiper.jar --debugSigs --viz --dhtml --stats --compiler verilator --graphTrans -i top.m4 -o top.sv
INFORM(0) (PROD_INFO):
	SandPiper(TM) 1.9-2018/02/11-beta from Redwood EDA
	Run as: "java -jar /home/devel/SandPiper_1.9-2018_02_11-beta_distro/target/sandpiper.jar --debugSigs --viz --dhtml --stats --compiler verilator --graphTrans -i top.m4 -o top.sv
	For help, including product info, run with -h.

INFORM(0) (LICENSE):
	Licensed to "Edward Vidal Jr." as: Full Edition.

INFORM(0) (FILES):
	From directory: /home/devel/sandpiper_test/mini_cpu
	Reading "top.m4" to produce:
		Translated HDL File: "top.sv"
		Generated HDL File: "top_gen.sv"
		HTML TLX File: "top.html"
		Transaction Flow Graph (Dot) File: "top_trans.dot"
		Simulation Visualization File: "top_viz.json"
		Statistics Directory: "top_stats"

INFORM(0) (STATS):
	SandPiper generated 78% of your HDL code.
	This includes: 150 signal declarations, 70 flops/latches, and 7 conditional clock signals.
	View "top_stats" for more details.

dot -Tpdf top_trans.dot -o top_trans.pdf

cp ../extra_files/* .
makerchip_module.v  pseudo_rand_gen.sv  sandpiper_gen.vh  sim_main.cpp
makerchip.sv        pseudo_rand.sv      sandpiper.vh      sp_default.vh

verilator --trace --debug --debugi 0 -gdbbt --no-dump-tree --cc makerchip.sv --exe --build sim_main.cpp

cp ~/warp-v/formal/verilog/clk_gate.v .

cp ~/warp-v/formal/verilog/sp_verilog.vh .


