ARM GAS  /tmp/ccjhGvck.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB130:
  28              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
ARM GAS  /tmp/ccjhGvck.s 			page 2


  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccjhGvck.s 			page 3


  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                        10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                          9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccjhGvck.s 			page 4


 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccjhGvck.s 			page 5


 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  29              		.loc 1 217 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 38B5     		push	{r3, r4, r5, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 3, -16
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0;
  40              		.loc 1 218 3 view .LVU1
  41              	.LVL0:
 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit */
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  42              		.loc 1 221 3 view .LVU2
  43 0002 364A     		ldr	r2, .L18
  44 0004 1368     		ldr	r3, [r2]
  45 0006 43F00103 		orr	r3, r3, #1
  46 000a 1360     		str	r3, [r2]
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSIRDY bit is set before writing default HSITRIM value */
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  47              		.loc 1 225 3 view .LVU3
  48              		.loc 1 225 15 is_stmt 0 view .LVU4
  49 000c FFF7FEFF 		bl	HAL_GetTick
  50              	.LVL1:
  51 0010 0446     		mov	r4, r0
  52              	.LVL2:
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till HSI is ready */
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  53              		.loc 1 228 3 is_stmt 1 view .LVU5
  54              	.L2:
  55              		.loc 1 228 8 view .LVU6
  56              		.loc 1 228 9 is_stmt 0 view .LVU7
  57 0012 324B     		ldr	r3, .L18
  58 0014 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccjhGvck.s 			page 6


  59              		.loc 1 228 8 view .LVU8
  60 0016 13F0020F 		tst	r3, #2
  61 001a 07D1     		bne	.L14
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  62              		.loc 1 230 5 is_stmt 1 view .LVU9
  63              		.loc 1 230 9 is_stmt 0 view .LVU10
  64 001c FFF7FEFF 		bl	HAL_GetTick
  65              	.LVL3:
  66              		.loc 1 230 23 view .LVU11
  67 0020 001B     		subs	r0, r0, r4
  68              		.loc 1 230 7 view .LVU12
  69 0022 0228     		cmp	r0, #2
  70 0024 F5D9     		bls	.L2
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
  71              		.loc 1 232 14 view .LVU13
  72 0026 0324     		movs	r4, #3
  73              	.LVL4:
  74              	.L3:
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSITRIM default value */
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, RCC_CR_HSITRIM_4);
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSI selected as system clock source */
 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for HSI as system clock source */
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(HAL_InitTick(uwTickPrio) != HAL_OK)
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccjhGvck.s 			page 7


 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure PLLRDY is reset */
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Clear all interrupt flags */
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset all CSR flags */
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_CLEAR_RESET_FLAGS();
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
  75              		.loc 1 300 1 view .LVU14
  76 0028 2046     		mov	r0, r4
  77 002a 38BD     		pop	{r3, r4, r5, pc}
  78              	.LVL5:
  79              	.L14:
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  80              		.loc 1 237 3 is_stmt 1 view .LVU15
  81 002c 2B4A     		ldr	r2, .L18
  82 002e 1368     		ldr	r3, [r2]
  83 0030 23F0F803 		bic	r3, r3, #248
  84 0034 43F08003 		orr	r3, r3, #128
  85 0038 1360     		str	r3, [r2]
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  86              		.loc 1 240 3 view .LVU16
  87 003a 5168     		ldr	r1, [r2, #4]
  88 003c 284B     		ldr	r3, .L18+4
  89 003e 0B40     		ands	r3, r3, r1
  90 0040 5360     		str	r3, [r2, #4]
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  91              		.loc 1 244 3 view .LVU17
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  92              		.loc 1 244 15 is_stmt 0 view .LVU18
  93 0042 FFF7FEFF 		bl	HAL_GetTick
  94              	.LVL6:
  95 0046 0446     		mov	r4, r0
  96              	.LVL7:
ARM GAS  /tmp/ccjhGvck.s 			page 8


 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  97              		.loc 1 247 3 is_stmt 1 view .LVU19
  98              	.L5:
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  99              		.loc 1 247 8 view .LVU20
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 100              		.loc 1 247 9 is_stmt 0 view .LVU21
 101 0048 244B     		ldr	r3, .L18
 102 004a 5B68     		ldr	r3, [r3, #4]
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 103              		.loc 1 247 8 view .LVU22
 104 004c 13F00C0F 		tst	r3, #12
 105 0050 08D0     		beq	.L15
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 106              		.loc 1 249 5 is_stmt 1 view .LVU23
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 107              		.loc 1 249 9 is_stmt 0 view .LVU24
 108 0052 FFF7FEFF 		bl	HAL_GetTick
 109              	.LVL8:
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 110              		.loc 1 249 23 view .LVU25
 111 0056 001B     		subs	r0, r0, r4
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 112              		.loc 1 249 7 view .LVU26
 113 0058 41F28833 		movw	r3, #5000
 114 005c 9842     		cmp	r0, r3
 115 005e F3D9     		bls	.L5
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 116              		.loc 1 251 14 view .LVU27
 117 0060 0324     		movs	r4, #3
 118              	.LVL9:
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 119              		.loc 1 251 14 view .LVU28
 120 0062 E1E7     		b	.L3
 121              	.LVL10:
 122              	.L15:
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 123              		.loc 1 256 3 is_stmt 1 view .LVU29
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 124              		.loc 1 256 19 is_stmt 0 view .LVU30
 125 0064 1F4B     		ldr	r3, .L18+8
 126 0066 204A     		ldr	r2, .L18+12
 127 0068 1A60     		str	r2, [r3]
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 128              		.loc 1 259 3 is_stmt 1 view .LVU31
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 129              		.loc 1 259 6 is_stmt 0 view .LVU32
 130 006a 204B     		ldr	r3, .L18+16
 131 006c 1868     		ldr	r0, [r3]
 132 006e FFF7FEFF 		bl	HAL_InitTick
 133              	.LVL11:
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 134              		.loc 1 259 5 view .LVU33
 135 0072 0446     		mov	r4, r0
 136              	.LVL12:
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 137              		.loc 1 259 5 view .LVU34
ARM GAS  /tmp/ccjhGvck.s 			page 9


 138 0074 08B1     		cbz	r0, .L16
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 139              		.loc 1 261 12 view .LVU35
 140 0076 0124     		movs	r4, #1
 141 0078 D6E7     		b	.L3
 142              	.L16:
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 143              		.loc 1 265 3 is_stmt 1 view .LVU36
 144 007a 184A     		ldr	r2, .L18
 145 007c 1368     		ldr	r3, [r2]
 146 007e 23F08473 		bic	r3, r3, #17301504
 147 0082 23F48033 		bic	r3, r3, #65536
 148 0086 1360     		str	r3, [r2]
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 149              		.loc 1 268 3 view .LVU37
 150 0088 1368     		ldr	r3, [r2]
 151 008a 23F48023 		bic	r3, r3, #262144
 152 008e 1360     		str	r3, [r2]
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 153              		.loc 1 272 3 view .LVU38
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 154              		.loc 1 272 15 is_stmt 0 view .LVU39
 155 0090 FFF7FEFF 		bl	HAL_GetTick
 156              	.LVL13:
 157 0094 0546     		mov	r5, r0
 158              	.LVL14:
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 159              		.loc 1 273 3 is_stmt 1 view .LVU40
 160              	.L7:
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 161              		.loc 1 273 8 view .LVU41
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 162              		.loc 1 273 9 is_stmt 0 view .LVU42
 163 0096 114B     		ldr	r3, .L18
 164 0098 1B68     		ldr	r3, [r3]
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 165              		.loc 1 273 8 view .LVU43
 166 009a 13F0007F 		tst	r3, #33554432
 167 009e 06D0     		beq	.L17
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 168              		.loc 1 275 5 is_stmt 1 view .LVU44
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 169              		.loc 1 275 9 is_stmt 0 view .LVU45
 170 00a0 FFF7FEFF 		bl	HAL_GetTick
 171              	.LVL15:
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 172              		.loc 1 275 23 view .LVU46
 173 00a4 401B     		subs	r0, r0, r5
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 174              		.loc 1 275 7 view .LVU47
 175 00a6 0228     		cmp	r0, #2
 176 00a8 F5D9     		bls	.L7
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 177              		.loc 1 277 14 view .LVU48
 178 00aa 0324     		movs	r4, #3
 179 00ac BCE7     		b	.L3
 180              	.L17:
ARM GAS  /tmp/ccjhGvck.s 			page 10


 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 181              		.loc 1 282 3 is_stmt 1 view .LVU49
 182 00ae 0B4B     		ldr	r3, .L18
 183 00b0 0022     		movs	r2, #0
 184 00b2 5A60     		str	r2, [r3, #4]
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 185              		.loc 1 285 3 view .LVU50
 186 00b4 DA62     		str	r2, [r3, #44]
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 187              		.loc 1 288 3 view .LVU51
 188 00b6 1A63     		str	r2, [r3, #48]
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 189              		.loc 1 291 3 view .LVU52
 190 00b8 9968     		ldr	r1, [r3, #8]
 191 00ba 41F41F01 		orr	r1, r1, #10420224
 192 00be 9960     		str	r1, [r3, #8]
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 193              		.loc 1 294 3 view .LVU53
 194 00c0 9A60     		str	r2, [r3, #8]
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 195              		.loc 1 297 3 view .LVU54
 196              	.LVL16:
 197              	.LBB168:
 198              	.LBI168:
 199              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
ARM GAS  /tmp/ccjhGvck.s 			page 11


  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccjhGvck.s 			page 12


  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccjhGvck.s 			page 13


 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
ARM GAS  /tmp/ccjhGvck.s 			page 14


 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
ARM GAS  /tmp/ccjhGvck.s 			page 15


 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccjhGvck.s 			page 16


 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccjhGvck.s 			page 17


 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  /tmp/ccjhGvck.s 			page 18


 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
ARM GAS  /tmp/ccjhGvck.s 			page 19


 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccjhGvck.s 			page 20


 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccjhGvck.s 			page 21


 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccjhGvck.s 			page 22


 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccjhGvck.s 			page 23


 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
ARM GAS  /tmp/ccjhGvck.s 			page 24


 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccjhGvck.s 			page 25


 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccjhGvck.s 			page 26


 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccjhGvck.s 			page 27


 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 200              		.loc 2 981 31 view .LVU55
 201              	.LBB169:
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202              		.loc 2 983 3 view .LVU56
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 203              		.loc 2 988 4 view .LVU57
 204 00c2 4FF08072 		mov	r2, #16777216
 205              		.syntax unified
 206              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 207 00c6 92FAA2F2 		rbit r2, r2
 208              	@ 0 "" 2
 209              	.LVL17:
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccjhGvck.s 			page 28


 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 210              		.loc 2 1001 3 view .LVU58
 211              		.loc 2 1001 3 is_stmt 0 view .LVU59
 212              		.thumb
 213              		.syntax unified
 214              	.LBE169:
 215              	.LBE168:
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 216              		.loc 1 297 3 view .LVU60
 217 00ca B2FA82F2 		clz	r2, r2
 218 00ce 084B     		ldr	r3, .L18+20
 219 00d0 1344     		add	r3, r3, r2
 220 00d2 9B00     		lsls	r3, r3, #2
 221 00d4 0122     		movs	r2, #1
 222 00d6 1A60     		str	r2, [r3]
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 223              		.loc 1 299 3 is_stmt 1 view .LVU61
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 224              		.loc 1 299 10 is_stmt 0 view .LVU62
 225 00d8 A6E7     		b	.L3
 226              	.L19:
 227 00da 00BF     		.align	2
 228              	.L18:
 229 00dc 00100240 		.word	1073876992
 230 00e0 0CC0FFF8 		.word	-117456884
 231 00e4 00000000 		.word	SystemCoreClock
 232 00e8 00127A00 		.word	8000000
 233 00ec 00000000 		.word	uwTickPrio
 234 00f0 20819010 		.word	277905696
 235              		.cfi_endproc
 236              	.LFE130:
 238              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 239              		.align	1
 240              		.global	HAL_RCC_OscConfig
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 244              		.fpu fpv4-sp-d16
 246              	HAL_RCC_OscConfig:
 247              	.LVL18:
 248              	.LFB131:
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
ARM GAS  /tmp/ccjhGvck.s 			page 29


 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 249              		.loc 1 317 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 8
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 253              		.loc 1 318 3 view .LVU64
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t pll_config;
 254              		.loc 1 319 3 view .LVU65
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t pll_config2;
 255              		.loc 1 321 3 view .LVU66
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 256              		.loc 1 325 3 view .LVU67
 257              		.loc 1 325 5 is_stmt 0 view .LVU68
 258 0000 0028     		cmp	r0, #0
 259 0002 00F00383 		beq	.L94
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 260              		.loc 1 317 1 view .LVU69
 261 0006 70B5     		push	{r4, r5, r6, lr}
 262              	.LCFI1:
 263              		.cfi_def_cfa_offset 16
 264              		.cfi_offset 4, -16
 265              		.cfi_offset 5, -12
 266              		.cfi_offset 6, -8
 267              		.cfi_offset 14, -4
 268 0008 82B0     		sub	sp, sp, #8
 269              	.LCFI2:
 270              		.cfi_def_cfa_offset 24
 271 000a 0446     		mov	r4, r0
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 272              		.loc 1 331 3 is_stmt 1 view .LVU70
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 273              		.loc 1 334 3 view .LVU71
 274              		.loc 1 334 25 is_stmt 0 view .LVU72
 275 000c 0368     		ldr	r3, [r0]
 276              		.loc 1 334 5 view .LVU73
 277 000e 13F0010F 		tst	r3, #1
ARM GAS  /tmp/ccjhGvck.s 			page 30


 278 0012 3DD0     		beq	.L22
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 279              		.loc 1 337 5 is_stmt 1 view .LVU74
 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 280              		.loc 1 340 5 view .LVU75
 281              		.loc 1 340 9 is_stmt 0 view .LVU76
 282 0014 C74B     		ldr	r3, .L133
 283 0016 5B68     		ldr	r3, [r3, #4]
 284 0018 03F00C03 		and	r3, r3, #12
 285              		.loc 1 340 7 view .LVU77
 286 001c 042B     		cmp	r3, #4
 287 001e 20D0     		beq	.L23
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 288              		.loc 1 341 13 view .LVU78
 289 0020 C44B     		ldr	r3, .L133
 290 0022 5B68     		ldr	r3, [r3, #4]
 291 0024 03F00C03 		and	r3, r3, #12
 292              		.loc 1 341 8 view .LVU79
 293 0028 082B     		cmp	r3, #8
 294 002a 13D0     		beq	.L119
 295              	.L24:
 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 296              		.loc 1 351 7 is_stmt 1 view .LVU80
 297              		.loc 1 351 7 view .LVU81
 298 002c 6368     		ldr	r3, [r4, #4]
 299 002e B3F5803F 		cmp	r3, #65536
 300 0032 6AD0     		beq	.L120
 301              		.loc 1 351 7 discriminator 2 view .LVU82
 302 0034 002B     		cmp	r3, #0
 303 0036 40F08D80 		bne	.L29
 304              		.loc 1 351 7 discriminator 4 view .LVU83
 305 003a 03F18043 		add	r3, r3, #1073741824
 306 003e 03F50433 		add	r3, r3, #135168
 307 0042 1A68     		ldr	r2, [r3]
 308 0044 22F48032 		bic	r2, r2, #65536
 309 0048 1A60     		str	r2, [r3]
 310              		.loc 1 351 7 discriminator 4 view .LVU84
 311 004a 1A68     		ldr	r2, [r3]
 312 004c 22F48022 		bic	r2, r2, #262144
 313 0050 1A60     		str	r2, [r3]
 314 0052 5FE0     		b	.L28
 315              	.L119:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 316              		.loc 1 341 82 is_stmt 0 discriminator 1 view .LVU85
ARM GAS  /tmp/ccjhGvck.s 			page 31


 317 0054 B74B     		ldr	r3, .L133
 318 0056 5B68     		ldr	r3, [r3, #4]
 319 0058 03F4C033 		and	r3, r3, #98304
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 320              		.loc 1 341 78 discriminator 1 view .LVU86
 321 005c B3F5803F 		cmp	r3, #65536
 322 0060 E4D1     		bne	.L24
 323              	.L23:
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 324              		.loc 1 343 7 is_stmt 1 view .LVU87
 325              	.LVL19:
 326              	.LBB170:
 327              	.LBI170:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328              		.loc 2 981 31 view .LVU88
 329              	.LBB171:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330              		.loc 2 983 3 view .LVU89
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331              		.loc 2 988 4 view .LVU90
 332 0062 4FF40033 		mov	r3, #131072
 333              		.syntax unified
 334              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 335 0066 93FAA3F3 		rbit r3, r3
 336              	@ 0 "" 2
 337              		.loc 2 1001 3 view .LVU91
 338              	.LVL20:
 339              		.loc 2 1001 3 is_stmt 0 view .LVU92
 340              		.thumb
 341              		.syntax unified
 342              	.LBE171:
 343              	.LBE170:
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 344              		.loc 1 343 11 view .LVU93
 345 006a B24B     		ldr	r3, .L133
 346 006c 1968     		ldr	r1, [r3]
 347              	.LVL21:
 348              	.LBB172:
 349              	.LBI172:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 350              		.loc 2 981 31 is_stmt 1 view .LVU94
 351              	.LBB173:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352              		.loc 2 983 3 view .LVU95
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 353              		.loc 2 988 4 view .LVU96
 354 006e 4FF40033 		mov	r3, #131072
 355              		.syntax unified
 356              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 357 0072 93FAA3F3 		rbit r3, r3
 358              	@ 0 "" 2
 359              	.LVL22:
 360              		.loc 2 1001 3 view .LVU97
 361              		.loc 2 1001 3 is_stmt 0 view .LVU98
 362              		.thumb
 363              		.syntax unified
 364              	.LBE173:
ARM GAS  /tmp/ccjhGvck.s 			page 32


 365              	.LBE172:
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 366              		.loc 1 343 11 view .LVU99
 367 0076 B3FA83F3 		clz	r3, r3
 368 007a 03F01F03 		and	r3, r3, #31
 369 007e 0122     		movs	r2, #1
 370 0080 02FA03F3 		lsl	r3, r2, r3
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 371              		.loc 1 343 9 view .LVU100
 372 0084 0B42     		tst	r3, r1
 373 0086 03D0     		beq	.L22
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 374              		.loc 1 343 78 discriminator 13 view .LVU101
 375 0088 6368     		ldr	r3, [r4, #4]
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 376              		.loc 1 343 57 discriminator 13 view .LVU102
 377 008a 002B     		cmp	r3, #0
 378 008c 00F0C082 		beq	.L121
 379              	.LVL23:
 380              	.L22:
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccjhGvck.s 			page 33


 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 381              		.loc 1 390 3 is_stmt 1 view .LVU103
 382              		.loc 1 390 25 is_stmt 0 view .LVU104
 383 0090 2368     		ldr	r3, [r4]
 384              		.loc 1 390 5 view .LVU105
 385 0092 13F0020F 		tst	r3, #2
 386 0096 00F0C080 		beq	.L40
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 387              		.loc 1 393 5 is_stmt 1 view .LVU106
 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 388              		.loc 1 394 5 view .LVU107
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 389              		.loc 1 397 5 view .LVU108
 390              		.loc 1 397 9 is_stmt 0 view .LVU109
 391 009a A64B     		ldr	r3, .L133
 392 009c 5B68     		ldr	r3, [r3, #4]
 393              		.loc 1 397 7 view .LVU110
 394 009e 13F00C0F 		tst	r3, #12
 395 00a2 00F09780 		beq	.L41
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 396              		.loc 1 398 13 view .LVU111
 397 00a6 A34B     		ldr	r3, .L133
 398 00a8 5B68     		ldr	r3, [r3, #4]
 399 00aa 03F00C03 		and	r3, r3, #12
 400              		.loc 1 398 8 view .LVU112
 401 00ae 082B     		cmp	r3, #8
 402 00b0 00F08880 		beq	.L122
 403              	.L42:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 404              		.loc 1 415 7 is_stmt 1 view .LVU113
 405              		.loc 1 415 27 is_stmt 0 view .LVU114
 406 00b4 E368     		ldr	r3, [r4, #12]
 407              		.loc 1 415 9 view .LVU115
 408 00b6 002B     		cmp	r3, #0
 409 00b8 00F0ED80 		beq	.L46
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccjhGvck.s 			page 34


 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 410              		.loc 1 418 9 is_stmt 1 view .LVU116
 411              	.LVL24:
 412              	.LBB174:
 413              	.LBI174:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414              		.loc 2 981 31 view .LVU117
 415              	.LBB175:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 416              		.loc 2 983 3 view .LVU118
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 417              		.loc 2 988 4 view .LVU119
 418 00bc 0122     		movs	r2, #1
 419              		.syntax unified
 420              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 421 00be 92FAA2F3 		rbit r3, r2
 422              	@ 0 "" 2
 423              	.LVL25:
 424              		.loc 2 1001 3 view .LVU120
 425              		.loc 2 1001 3 is_stmt 0 view .LVU121
 426              		.thumb
 427              		.syntax unified
 428              	.LBE175:
 429              	.LBE174:
 430              		.loc 1 418 9 view .LVU122
 431 00c2 B3FA83F3 		clz	r3, r3
 432 00c6 03F18453 		add	r3, r3, #276824064
 433 00ca 03F58413 		add	r3, r3, #1081344
 434 00ce 9B00     		lsls	r3, r3, #2
 435 00d0 1A60     		str	r2, [r3]
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 436              		.loc 1 421 9 is_stmt 1 view .LVU123
 437              		.loc 1 421 21 is_stmt 0 view .LVU124
 438 00d2 FFF7FEFF 		bl	HAL_GetTick
 439              	.LVL26:
 440 00d6 0546     		mov	r5, r0
 441              	.LVL27:
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 442              		.loc 1 424 9 is_stmt 1 view .LVU125
 443              	.L47:
 444              		.loc 1 424 14 view .LVU126
 445              	.LBB176:
 446              	.LBI176:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 447              		.loc 2 981 31 view .LVU127
 448              	.LBB177:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 449              		.loc 2 983 3 view .LVU128
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 450              		.loc 2 988 4 view .LVU129
 451 00d8 0223     		movs	r3, #2
 452              		.syntax unified
ARM GAS  /tmp/ccjhGvck.s 			page 35


 453              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 454 00da 93FAA3F3 		rbit r3, r3
 455              	@ 0 "" 2
 456              		.loc 2 1001 3 view .LVU130
 457              	.LVL28:
 458              		.loc 2 1001 3 is_stmt 0 view .LVU131
 459              		.thumb
 460              		.syntax unified
 461              	.LBE177:
 462              	.LBE176:
 463              		.loc 1 424 15 view .LVU132
 464 00de 954B     		ldr	r3, .L133
 465 00e0 1968     		ldr	r1, [r3]
 466              	.LVL29:
 467              	.LBB178:
 468              	.LBI178:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 469              		.loc 2 981 31 is_stmt 1 view .LVU133
 470              	.LBB179:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 471              		.loc 2 983 3 view .LVU134
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 472              		.loc 2 988 4 view .LVU135
 473 00e2 0223     		movs	r3, #2
 474              		.syntax unified
 475              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 476 00e4 93FAA3F3 		rbit r3, r3
 477              	@ 0 "" 2
 478              	.LVL30:
 479              		.loc 2 1001 3 view .LVU136
 480              		.loc 2 1001 3 is_stmt 0 view .LVU137
 481              		.thumb
 482              		.syntax unified
 483              	.LBE179:
 484              	.LBE178:
 485              		.loc 1 424 15 view .LVU138
 486 00e8 B3FA83F3 		clz	r3, r3
 487 00ec 03F01F03 		and	r3, r3, #31
 488 00f0 0122     		movs	r2, #1
 489 00f2 02FA03F3 		lsl	r3, r2, r3
 490              		.loc 1 424 14 view .LVU139
 491 00f6 0B42     		tst	r3, r1
 492 00f8 40F0BE80 		bne	.L123
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 493              		.loc 1 426 11 is_stmt 1 view .LVU140
 494              		.loc 1 426 15 is_stmt 0 view .LVU141
 495 00fc FFF7FEFF 		bl	HAL_GetTick
 496              	.LVL31:
 497              		.loc 1 426 29 view .LVU142
 498 0100 401B     		subs	r0, r0, r5
 499              		.loc 1 426 13 view .LVU143
 500 0102 0228     		cmp	r0, #2
 501 0104 E8D9     		bls	.L47
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 502              		.loc 1 428 20 view .LVU144
ARM GAS  /tmp/ccjhGvck.s 			page 36


 503 0106 0320     		movs	r0, #3
 504 0108 8BE2     		b	.L21
 505              	.LVL32:
 506              	.L120:
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 507              		.loc 1 351 7 is_stmt 1 discriminator 1 view .LVU145
 508 010a 8A4A     		ldr	r2, .L133
 509 010c 1368     		ldr	r3, [r2]
 510 010e 43F48033 		orr	r3, r3, #65536
 511 0112 1360     		str	r3, [r2]
 512              	.L28:
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 513              		.loc 1 351 7 discriminator 10 view .LVU146
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 514              		.loc 1 359 7 discriminator 10 view .LVU147
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 515              		.loc 1 359 27 is_stmt 0 discriminator 10 view .LVU148
 516 0114 6368     		ldr	r3, [r4, #4]
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 517              		.loc 1 359 9 discriminator 10 view .LVU149
 518 0116 002B     		cmp	r3, #0
 519 0118 36D0     		beq	.L31
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 520              		.loc 1 362 9 is_stmt 1 view .LVU150
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 521              		.loc 1 362 21 is_stmt 0 view .LVU151
 522 011a FFF7FEFF 		bl	HAL_GetTick
 523              	.LVL33:
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 524              		.loc 1 362 21 view .LVU152
 525 011e 0546     		mov	r5, r0
 526              	.LVL34:
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 527              		.loc 1 365 9 is_stmt 1 view .LVU153
 528              	.L32:
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 529              		.loc 1 365 14 view .LVU154
 530              	.LBB180:
 531              	.LBI180:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 532              		.loc 2 981 31 view .LVU155
 533              	.LBB181:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 534              		.loc 2 983 3 view .LVU156
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 535              		.loc 2 988 4 view .LVU157
 536 0120 4FF40033 		mov	r3, #131072
 537              		.syntax unified
 538              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 539 0124 93FAA3F3 		rbit r3, r3
 540              	@ 0 "" 2
 541              		.loc 2 1001 3 view .LVU158
 542              	.LVL35:
 543              		.loc 2 1001 3 is_stmt 0 view .LVU159
 544              		.thumb
 545              		.syntax unified
 546              	.LBE181:
ARM GAS  /tmp/ccjhGvck.s 			page 37


 547              	.LBE180:
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 548              		.loc 1 365 15 view .LVU160
 549 0128 824B     		ldr	r3, .L133
 550 012a 1968     		ldr	r1, [r3]
 551              	.LVL36:
 552              	.LBB182:
 553              	.LBI182:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 554              		.loc 2 981 31 is_stmt 1 view .LVU161
 555              	.LBB183:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 556              		.loc 2 983 3 view .LVU162
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 557              		.loc 2 988 4 view .LVU163
 558 012c 4FF40033 		mov	r3, #131072
 559              		.syntax unified
 560              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 561 0130 93FAA3F3 		rbit r3, r3
 562              	@ 0 "" 2
 563              	.LVL37:
 564              		.loc 2 1001 3 view .LVU164
 565              		.loc 2 1001 3 is_stmt 0 view .LVU165
 566              		.thumb
 567              		.syntax unified
 568              	.LBE183:
 569              	.LBE182:
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 570              		.loc 1 365 15 view .LVU166
 571 0134 B3FA83F3 		clz	r3, r3
 572 0138 03F01F03 		and	r3, r3, #31
 573 013c 0122     		movs	r2, #1
 574 013e 02FA03F3 		lsl	r3, r2, r3
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 575              		.loc 1 365 14 view .LVU167
 576 0142 0B42     		tst	r3, r1
 577 0144 A4D1     		bne	.L22
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 578              		.loc 1 367 11 is_stmt 1 view .LVU168
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 579              		.loc 1 367 15 is_stmt 0 view .LVU169
 580 0146 FFF7FEFF 		bl	HAL_GetTick
 581              	.LVL38:
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 582              		.loc 1 367 29 view .LVU170
 583 014a 401B     		subs	r0, r0, r5
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 584              		.loc 1 367 13 view .LVU171
 585 014c 6428     		cmp	r0, #100
 586 014e E7D9     		bls	.L32
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 587              		.loc 1 369 20 view .LVU172
 588 0150 0320     		movs	r0, #3
 589 0152 66E2     		b	.L21
 590              	.LVL39:
 591              	.L29:
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
ARM GAS  /tmp/ccjhGvck.s 			page 38


 592              		.loc 1 351 7 is_stmt 1 discriminator 5 view .LVU173
 593 0154 B3F5A02F 		cmp	r3, #327680
 594 0158 09D0     		beq	.L124
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 595              		.loc 1 351 7 discriminator 8 view .LVU174
 596 015a 764B     		ldr	r3, .L133
 597 015c 1A68     		ldr	r2, [r3]
 598 015e 22F48032 		bic	r2, r2, #65536
 599 0162 1A60     		str	r2, [r3]
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 600              		.loc 1 351 7 discriminator 8 view .LVU175
 601 0164 1A68     		ldr	r2, [r3]
 602 0166 22F48022 		bic	r2, r2, #262144
 603 016a 1A60     		str	r2, [r3]
 604 016c D2E7     		b	.L28
 605              	.L124:
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 606              		.loc 1 351 7 discriminator 7 view .LVU176
 607 016e 03F18043 		add	r3, r3, #1073741824
 608 0172 A3F53C33 		sub	r3, r3, #192512
 609 0176 1A68     		ldr	r2, [r3]
 610 0178 42F48022 		orr	r2, r2, #262144
 611 017c 1A60     		str	r2, [r3]
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 612              		.loc 1 351 7 discriminator 7 view .LVU177
 613 017e 1A68     		ldr	r2, [r3]
 614 0180 42F48032 		orr	r2, r2, #65536
 615 0184 1A60     		str	r2, [r3]
 616 0186 C5E7     		b	.L28
 617              	.L31:
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 618              		.loc 1 376 9 view .LVU178
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 619              		.loc 1 376 21 is_stmt 0 view .LVU179
 620 0188 FFF7FEFF 		bl	HAL_GetTick
 621              	.LVL40:
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 622              		.loc 1 376 21 view .LVU180
 623 018c 0546     		mov	r5, r0
 624              	.LVL41:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 625              		.loc 1 379 9 is_stmt 1 view .LVU181
 626              	.L36:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 627              		.loc 1 379 14 view .LVU182
 628              	.LBB184:
 629              	.LBI184:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 630              		.loc 2 981 31 view .LVU183
 631              	.LBB185:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 632              		.loc 2 983 3 view .LVU184
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 633              		.loc 2 988 4 view .LVU185
 634 018e 4FF40033 		mov	r3, #131072
 635              		.syntax unified
 636              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccjhGvck.s 			page 39


 637 0192 93FAA3F3 		rbit r3, r3
 638              	@ 0 "" 2
 639              		.loc 2 1001 3 view .LVU186
 640              	.LVL42:
 641              		.loc 2 1001 3 is_stmt 0 view .LVU187
 642              		.thumb
 643              		.syntax unified
 644              	.LBE185:
 645              	.LBE184:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 646              		.loc 1 379 15 view .LVU188
 647 0196 674B     		ldr	r3, .L133
 648 0198 1968     		ldr	r1, [r3]
 649              	.LVL43:
 650              	.LBB186:
 651              	.LBI186:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 652              		.loc 2 981 31 is_stmt 1 view .LVU189
 653              	.LBB187:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 654              		.loc 2 983 3 view .LVU190
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 655              		.loc 2 988 4 view .LVU191
 656 019a 4FF40033 		mov	r3, #131072
 657              		.syntax unified
 658              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 659 019e 93FAA3F3 		rbit r3, r3
 660              	@ 0 "" 2
 661              	.LVL44:
 662              		.loc 2 1001 3 view .LVU192
 663              		.loc 2 1001 3 is_stmt 0 view .LVU193
 664              		.thumb
 665              		.syntax unified
 666              	.LBE187:
 667              	.LBE186:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 668              		.loc 1 379 15 view .LVU194
 669 01a2 B3FA83F3 		clz	r3, r3
 670 01a6 03F01F03 		and	r3, r3, #31
 671 01aa 0122     		movs	r2, #1
 672 01ac 02FA03F3 		lsl	r3, r2, r3
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 673              		.loc 1 379 14 view .LVU195
 674 01b0 0B42     		tst	r3, r1
 675 01b2 3FF46DAF 		beq	.L22
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 676              		.loc 1 381 12 is_stmt 1 view .LVU196
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 677              		.loc 1 381 16 is_stmt 0 view .LVU197
 678 01b6 FFF7FEFF 		bl	HAL_GetTick
 679              	.LVL45:
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 680              		.loc 1 381 30 view .LVU198
 681 01ba 401B     		subs	r0, r0, r5
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 682              		.loc 1 381 14 view .LVU199
 683 01bc 6428     		cmp	r0, #100
ARM GAS  /tmp/ccjhGvck.s 			page 40


 684 01be E6D9     		bls	.L36
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 685              		.loc 1 383 20 view .LVU200
 686 01c0 0320     		movs	r0, #3
 687 01c2 2EE2     		b	.L21
 688              	.LVL46:
 689              	.L122:
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 690              		.loc 1 398 82 discriminator 1 view .LVU201
 691 01c4 5B4B     		ldr	r3, .L133
 692 01c6 5B68     		ldr	r3, [r3, #4]
 693 01c8 03F4C033 		and	r3, r3, #98304
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 694              		.loc 1 398 78 discriminator 1 view .LVU202
 695 01cc B3F5004F 		cmp	r3, #32768
 696 01d0 7FF470AF 		bne	.L42
 697              	.L41:
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 698              		.loc 1 401 7 is_stmt 1 view .LVU203
 699              	.LVL47:
 700              	.LBB188:
 701              	.LBI188:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 702              		.loc 2 981 31 view .LVU204
 703              	.LBB189:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 704              		.loc 2 983 3 view .LVU205
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 705              		.loc 2 988 4 view .LVU206
 706 01d4 0223     		movs	r3, #2
 707              		.syntax unified
 708              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 709 01d6 93FAA3F3 		rbit r3, r3
 710              	@ 0 "" 2
 711              		.loc 2 1001 3 view .LVU207
 712              	.LVL48:
 713              		.loc 2 1001 3 is_stmt 0 view .LVU208
 714              		.thumb
 715              		.syntax unified
 716              	.LBE189:
 717              	.LBE188:
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 718              		.loc 1 401 11 view .LVU209
 719 01da 564B     		ldr	r3, .L133
 720 01dc 1968     		ldr	r1, [r3]
 721              	.LVL49:
 722              	.LBB190:
 723              	.LBI190:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 724              		.loc 2 981 31 is_stmt 1 view .LVU210
 725              	.LBB191:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 726              		.loc 2 983 3 view .LVU211
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 727              		.loc 2 988 4 view .LVU212
 728 01de 0223     		movs	r3, #2
 729              		.syntax unified
ARM GAS  /tmp/ccjhGvck.s 			page 41


 730              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 731 01e0 93FAA3F3 		rbit r3, r3
 732              	@ 0 "" 2
 733              	.LVL50:
 734              		.loc 2 1001 3 view .LVU213
 735              		.loc 2 1001 3 is_stmt 0 view .LVU214
 736              		.thumb
 737              		.syntax unified
 738              	.LBE191:
 739              	.LBE190:
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 740              		.loc 1 401 11 view .LVU215
 741 01e4 B3FA83F3 		clz	r3, r3
 742 01e8 03F01F03 		and	r3, r3, #31
 743 01ec 0122     		movs	r2, #1
 744 01ee 02FA03F3 		lsl	r3, r2, r3
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 745              		.loc 1 401 9 view .LVU216
 746 01f2 0B42     		tst	r3, r1
 747 01f4 03D0     		beq	.L45
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 748              		.loc 1 401 78 discriminator 13 view .LVU217
 749 01f6 E368     		ldr	r3, [r4, #12]
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 750              		.loc 1 401 57 discriminator 13 view .LVU218
 751 01f8 9342     		cmp	r3, r2
 752 01fa 40F00B82 		bne	.L98
 753              	.L45:
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 754              		.loc 1 409 9 is_stmt 1 view .LVU219
 755 01fe 4D48     		ldr	r0, .L133
 756 0200 0368     		ldr	r3, [r0]
 757 0202 23F0F803 		bic	r3, r3, #248
 758 0206 2169     		ldr	r1, [r4, #16]
 759              	.LVL51:
 760              	.LBB192:
 761              	.LBI192:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 762              		.loc 2 981 31 view .LVU220
 763              	.LBB193:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 764              		.loc 2 983 3 view .LVU221
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 765              		.loc 2 988 4 view .LVU222
 766 0208 F822     		movs	r2, #248
 767              		.syntax unified
 768              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 769 020a 92FAA2F2 		rbit r2, r2
 770              	@ 0 "" 2
 771              	.LVL52:
 772              		.loc 2 1001 3 view .LVU223
 773              		.loc 2 1001 3 is_stmt 0 view .LVU224
 774              		.thumb
 775              		.syntax unified
 776              	.LBE193:
 777              	.LBE192:
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccjhGvck.s 			page 42


 778              		.loc 1 409 9 view .LVU225
 779 020e B2FA82F2 		clz	r2, r2
 780 0212 01FA02F2 		lsl	r2, r1, r2
 781 0216 1343     		orrs	r3, r3, r2
 782 0218 0360     		str	r3, [r0]
 783              	.L40:
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 784              		.loc 1 455 3 is_stmt 1 view .LVU226
 785              		.loc 1 455 25 is_stmt 0 view .LVU227
 786 021a 2368     		ldr	r3, [r4]
 787              		.loc 1 455 5 view .LVU228
 788 021c 13F0080F 		tst	r3, #8
 789 0220 00F08C80 		beq	.L55
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 790              		.loc 1 458 5 is_stmt 1 view .LVU229
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 791              		.loc 1 461 5 view .LVU230
 792              		.loc 1 461 25 is_stmt 0 view .LVU231
 793 0224 6369     		ldr	r3, [r4, #20]
 794              		.loc 1 461 7 view .LVU232
 795 0226 002B     		cmp	r3, #0
 796 0228 5CD0     		beq	.L56
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 797              		.loc 1 464 7 is_stmt 1 view .LVU233
 798              	.LVL53:
ARM GAS  /tmp/ccjhGvck.s 			page 43


 799              	.LBB194:
 800              	.LBI194:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 801              		.loc 2 981 31 view .LVU234
 802              	.LBB195:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 803              		.loc 2 983 3 view .LVU235
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 804              		.loc 2 988 4 view .LVU236
 805 022a 0121     		movs	r1, #1
 806              		.syntax unified
 807              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 808 022c 91FAA1F2 		rbit r2, r1
 809              	@ 0 "" 2
 810              	.LVL54:
 811              		.loc 2 1001 3 view .LVU237
 812              		.loc 2 1001 3 is_stmt 0 view .LVU238
 813              		.thumb
 814              		.syntax unified
 815              	.LBE195:
 816              	.LBE194:
 817              		.loc 1 464 7 view .LVU239
 818 0230 B2FA82F2 		clz	r2, r2
 819 0234 404B     		ldr	r3, .L133+4
 820 0236 1344     		add	r3, r3, r2
 821 0238 9B00     		lsls	r3, r3, #2
 822 023a 1960     		str	r1, [r3]
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 823              		.loc 1 467 7 is_stmt 1 view .LVU240
 824              		.loc 1 467 19 is_stmt 0 view .LVU241
 825 023c FFF7FEFF 		bl	HAL_GetTick
 826              	.LVL55:
 827 0240 0546     		mov	r5, r0
 828              	.LVL56:
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 829              		.loc 1 470 7 is_stmt 1 view .LVU242
 830              	.L57:
 831              		.loc 1 470 12 view .LVU243
 832              	.LBB196:
 833              	.LBI196:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 834              		.loc 2 981 31 view .LVU244
 835              	.LBB197:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836              		.loc 2 983 3 view .LVU245
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 837              		.loc 2 988 4 view .LVU246
 838 0242 0223     		movs	r3, #2
 839              		.syntax unified
 840              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 841 0244 93FAA3F2 		rbit r2, r3
 842              	@ 0 "" 2
 843              	.LVL57:
ARM GAS  /tmp/ccjhGvck.s 			page 44


 844              		.loc 2 1001 3 view .LVU247
 845              		.loc 2 1001 3 is_stmt 0 view .LVU248
 846              		.thumb
 847              		.syntax unified
 848              	.LBE197:
 849              	.LBE196:
 850              	.LBB198:
 851              	.LBI198:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 852              		.loc 2 981 31 is_stmt 1 view .LVU249
 853              	.LBB199:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 854              		.loc 2 983 3 view .LVU250
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 855              		.loc 2 988 4 view .LVU251
 856              		.syntax unified
 857              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 858 0248 93FAA3F2 		rbit r2, r3
 859              	@ 0 "" 2
 860              	.LVL58:
 861              		.loc 2 1001 3 view .LVU252
 862              		.loc 2 1001 3 is_stmt 0 view .LVU253
 863              		.thumb
 864              		.syntax unified
 865              	.LBE199:
 866              	.LBE198:
 867              	.LBB200:
 868              	.LBI200:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 869              		.loc 2 981 31 is_stmt 1 view .LVU254
 870              	.LBB201:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871              		.loc 2 983 3 view .LVU255
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 872              		.loc 2 988 4 view .LVU256
 873              		.syntax unified
 874              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 875 024c 93FAA3F2 		rbit r2, r3
 876              	@ 0 "" 2
 877              	.LVL59:
 878              		.loc 2 1001 3 view .LVU257
 879              		.loc 2 1001 3 is_stmt 0 view .LVU258
 880              		.thumb
 881              		.syntax unified
 882              	.LBE201:
 883              	.LBE200:
 884              		.loc 1 470 13 view .LVU259
 885 0250 384A     		ldr	r2, .L133
 886 0252 516A     		ldr	r1, [r2, #36]
 887              	.LVL60:
 888              	.LBB202:
 889              	.LBI202:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890              		.loc 2 981 31 is_stmt 1 view .LVU260
 891              	.LBB203:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 892              		.loc 2 983 3 view .LVU261
ARM GAS  /tmp/ccjhGvck.s 			page 45


 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 893              		.loc 2 988 4 view .LVU262
 894              		.syntax unified
 895              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 896 0254 93FAA3F3 		rbit r3, r3
 897              	@ 0 "" 2
 898              	.LVL61:
 899              		.loc 2 1001 3 view .LVU263
 900              		.loc 2 1001 3 is_stmt 0 view .LVU264
 901              		.thumb
 902              		.syntax unified
 903              	.LBE203:
 904              	.LBE202:
 905              		.loc 1 470 13 view .LVU265
 906 0258 B3FA83F3 		clz	r3, r3
 907 025c 03F01F03 		and	r3, r3, #31
 908 0260 0122     		movs	r2, #1
 909 0262 02FA03F3 		lsl	r3, r2, r3
 910              		.loc 1 470 12 view .LVU266
 911 0266 0B42     		tst	r3, r1
 912 0268 68D1     		bne	.L55
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 913              		.loc 1 472 9 is_stmt 1 view .LVU267
 914              		.loc 1 472 13 is_stmt 0 view .LVU268
 915 026a FFF7FEFF 		bl	HAL_GetTick
 916              	.LVL62:
 917              		.loc 1 472 27 view .LVU269
 918 026e 401B     		subs	r0, r0, r5
 919              		.loc 1 472 11 view .LVU270
 920 0270 0228     		cmp	r0, #2
 921 0272 E6D9     		bls	.L57
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 922              		.loc 1 474 18 view .LVU271
 923 0274 0320     		movs	r0, #3
 924 0276 D4E1     		b	.L21
 925              	.L123:
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 926              		.loc 1 433 9 is_stmt 1 view .LVU272
 927 0278 2E48     		ldr	r0, .L133
 928 027a 0368     		ldr	r3, [r0]
 929 027c 23F0F803 		bic	r3, r3, #248
 930 0280 2169     		ldr	r1, [r4, #16]
 931              	.LVL63:
 932              	.LBB204:
 933              	.LBI204:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 934              		.loc 2 981 31 view .LVU273
 935              	.LBB205:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 936              		.loc 2 983 3 view .LVU274
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 937              		.loc 2 988 4 view .LVU275
 938 0282 F822     		movs	r2, #248
 939              		.syntax unified
 940              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccjhGvck.s 			page 46


 941 0284 92FAA2F2 		rbit r2, r2
 942              	@ 0 "" 2
 943              	.LVL64:
 944              		.loc 2 1001 3 view .LVU276
 945              		.loc 2 1001 3 is_stmt 0 view .LVU277
 946              		.thumb
 947              		.syntax unified
 948              	.LBE205:
 949              	.LBE204:
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 950              		.loc 1 433 9 view .LVU278
 951 0288 B2FA82F2 		clz	r2, r2
 952 028c 01FA02F2 		lsl	r2, r1, r2
 953 0290 1343     		orrs	r3, r3, r2
 954 0292 0360     		str	r3, [r0]
 955 0294 C1E7     		b	.L40
 956              	.LVL65:
 957              	.L46:
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 958              		.loc 1 438 9 is_stmt 1 view .LVU279
 959              	.LBB206:
 960              	.LBI206:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 961              		.loc 2 981 31 view .LVU280
 962              	.LBB207:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 963              		.loc 2 983 3 view .LVU281
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 964              		.loc 2 988 4 view .LVU282
 965 0296 0123     		movs	r3, #1
 966              		.syntax unified
 967              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 968 0298 93FAA3F3 		rbit r3, r3
 969              	@ 0 "" 2
 970              	.LVL66:
 971              		.loc 2 1001 3 view .LVU283
 972              		.loc 2 1001 3 is_stmt 0 view .LVU284
 973              		.thumb
 974              		.syntax unified
 975              	.LBE207:
 976              	.LBE206:
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 977              		.loc 1 438 9 view .LVU285
 978 029c B3FA83F3 		clz	r3, r3
 979 02a0 03F18453 		add	r3, r3, #276824064
 980 02a4 03F58413 		add	r3, r3, #1081344
 981 02a8 9B00     		lsls	r3, r3, #2
 982 02aa 0022     		movs	r2, #0
 983 02ac 1A60     		str	r2, [r3]
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 984              		.loc 1 441 9 is_stmt 1 view .LVU286
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 985              		.loc 1 441 21 is_stmt 0 view .LVU287
 986 02ae FFF7FEFF 		bl	HAL_GetTick
 987              	.LVL67:
 988 02b2 0546     		mov	r5, r0
 989              	.LVL68:
ARM GAS  /tmp/ccjhGvck.s 			page 47


 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 990              		.loc 1 444 9 is_stmt 1 view .LVU288
 991              	.L51:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 992              		.loc 1 444 14 view .LVU289
 993              	.LBB208:
 994              	.LBI208:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 995              		.loc 2 981 31 view .LVU290
 996              	.LBB209:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 997              		.loc 2 983 3 view .LVU291
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 998              		.loc 2 988 4 view .LVU292
 999 02b4 0223     		movs	r3, #2
 1000              		.syntax unified
 1001              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1002 02b6 93FAA3F3 		rbit r3, r3
 1003              	@ 0 "" 2
 1004              		.loc 2 1001 3 view .LVU293
 1005              	.LVL69:
 1006              		.loc 2 1001 3 is_stmt 0 view .LVU294
 1007              		.thumb
 1008              		.syntax unified
 1009              	.LBE209:
 1010              	.LBE208:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1011              		.loc 1 444 15 view .LVU295
 1012 02ba 1E4B     		ldr	r3, .L133
 1013 02bc 1968     		ldr	r1, [r3]
 1014              	.LVL70:
 1015              	.LBB210:
 1016              	.LBI210:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1017              		.loc 2 981 31 is_stmt 1 view .LVU296
 1018              	.LBB211:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1019              		.loc 2 983 3 view .LVU297
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1020              		.loc 2 988 4 view .LVU298
 1021 02be 0223     		movs	r3, #2
 1022              		.syntax unified
 1023              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1024 02c0 93FAA3F3 		rbit r3, r3
 1025              	@ 0 "" 2
 1026              	.LVL71:
 1027              		.loc 2 1001 3 view .LVU299
 1028              		.loc 2 1001 3 is_stmt 0 view .LVU300
 1029              		.thumb
 1030              		.syntax unified
 1031              	.LBE211:
 1032              	.LBE210:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1033              		.loc 1 444 15 view .LVU301
 1034 02c4 B3FA83F3 		clz	r3, r3
 1035 02c8 03F01F03 		and	r3, r3, #31
 1036 02cc 0122     		movs	r2, #1
ARM GAS  /tmp/ccjhGvck.s 			page 48


 1037 02ce 02FA03F3 		lsl	r3, r2, r3
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1038              		.loc 1 444 14 view .LVU302
 1039 02d2 0B42     		tst	r3, r1
 1040 02d4 A1D0     		beq	.L40
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1041              		.loc 1 446 11 is_stmt 1 view .LVU303
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1042              		.loc 1 446 15 is_stmt 0 view .LVU304
 1043 02d6 FFF7FEFF 		bl	HAL_GetTick
 1044              	.LVL72:
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1045              		.loc 1 446 29 view .LVU305
 1046 02da 401B     		subs	r0, r0, r5
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1047              		.loc 1 446 13 view .LVU306
 1048 02dc 0228     		cmp	r0, #2
 1049 02de E9D9     		bls	.L51
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1050              		.loc 1 448 20 view .LVU307
 1051 02e0 0320     		movs	r0, #3
 1052 02e2 9EE1     		b	.L21
 1053              	.LVL73:
 1054              	.L56:
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1055              		.loc 1 481 7 is_stmt 1 view .LVU308
 1056              	.LBB212:
 1057              	.LBI212:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1058              		.loc 2 981 31 view .LVU309
 1059              	.LBB213:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1060              		.loc 2 983 3 view .LVU310
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1061              		.loc 2 988 4 view .LVU311
 1062 02e4 0122     		movs	r2, #1
 1063              		.syntax unified
 1064              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1065 02e6 92FAA2F2 		rbit r2, r2
 1066              	@ 0 "" 2
 1067              	.LVL74:
 1068              		.loc 2 1001 3 view .LVU312
 1069              		.loc 2 1001 3 is_stmt 0 view .LVU313
 1070              		.thumb
 1071              		.syntax unified
 1072              	.LBE213:
 1073              	.LBE212:
 1074              		.loc 1 481 7 view .LVU314
 1075 02ea B2FA82F2 		clz	r2, r2
 1076 02ee 124B     		ldr	r3, .L133+4
 1077 02f0 1344     		add	r3, r3, r2
ARM GAS  /tmp/ccjhGvck.s 			page 49


 1078 02f2 9B00     		lsls	r3, r3, #2
 1079 02f4 0022     		movs	r2, #0
 1080 02f6 1A60     		str	r2, [r3]
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1081              		.loc 1 484 7 is_stmt 1 view .LVU315
 1082              		.loc 1 484 19 is_stmt 0 view .LVU316
 1083 02f8 FFF7FEFF 		bl	HAL_GetTick
 1084              	.LVL75:
 1085 02fc 0546     		mov	r5, r0
 1086              	.LVL76:
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 1087              		.loc 1 487 7 is_stmt 1 view .LVU317
 1088              	.L59:
 1089              		.loc 1 487 12 view .LVU318
 1090              	.LBB214:
 1091              	.LBI214:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1092              		.loc 2 981 31 view .LVU319
 1093              	.LBB215:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1094              		.loc 2 983 3 view .LVU320
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1095              		.loc 2 988 4 view .LVU321
 1096 02fe 0223     		movs	r3, #2
 1097              		.syntax unified
 1098              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1099 0300 93FAA3F2 		rbit r2, r3
 1100              	@ 0 "" 2
 1101              	.LVL77:
 1102              		.loc 2 1001 3 view .LVU322
 1103              		.loc 2 1001 3 is_stmt 0 view .LVU323
 1104              		.thumb
 1105              		.syntax unified
 1106              	.LBE215:
 1107              	.LBE214:
 1108              	.LBB216:
 1109              	.LBI216:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1110              		.loc 2 981 31 is_stmt 1 view .LVU324
 1111              	.LBB217:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1112              		.loc 2 983 3 view .LVU325
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1113              		.loc 2 988 4 view .LVU326
 1114              		.syntax unified
 1115              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1116 0304 93FAA3F2 		rbit r2, r3
 1117              	@ 0 "" 2
 1118              	.LVL78:
 1119              		.loc 2 1001 3 view .LVU327
 1120              		.loc 2 1001 3 is_stmt 0 view .LVU328
 1121              		.thumb
 1122              		.syntax unified
ARM GAS  /tmp/ccjhGvck.s 			page 50


 1123              	.LBE217:
 1124              	.LBE216:
 1125              	.LBB218:
 1126              	.LBI218:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1127              		.loc 2 981 31 is_stmt 1 view .LVU329
 1128              	.LBB219:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1129              		.loc 2 983 3 view .LVU330
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1130              		.loc 2 988 4 view .LVU331
 1131              		.syntax unified
 1132              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1133 0308 93FAA3F2 		rbit r2, r3
 1134              	@ 0 "" 2
 1135              	.LVL79:
 1136              		.loc 2 1001 3 view .LVU332
 1137              		.loc 2 1001 3 is_stmt 0 view .LVU333
 1138              		.thumb
 1139              		.syntax unified
 1140              	.LBE219:
 1141              	.LBE218:
 1142              		.loc 1 487 13 view .LVU334
 1143 030c 094A     		ldr	r2, .L133
 1144 030e 516A     		ldr	r1, [r2, #36]
 1145              	.LVL80:
 1146              	.LBB220:
 1147              	.LBI220:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1148              		.loc 2 981 31 is_stmt 1 view .LVU335
 1149              	.LBB221:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1150              		.loc 2 983 3 view .LVU336
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1151              		.loc 2 988 4 view .LVU337
 1152              		.syntax unified
 1153              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1154 0310 93FAA3F3 		rbit r3, r3
 1155              	@ 0 "" 2
 1156              	.LVL81:
 1157              		.loc 2 1001 3 view .LVU338
 1158              		.loc 2 1001 3 is_stmt 0 view .LVU339
 1159              		.thumb
 1160              		.syntax unified
 1161              	.LBE221:
 1162              	.LBE220:
 1163              		.loc 1 487 13 view .LVU340
 1164 0314 B3FA83F3 		clz	r3, r3
 1165 0318 03F01F03 		and	r3, r3, #31
 1166 031c 0122     		movs	r2, #1
 1167 031e 02FA03F3 		lsl	r3, r2, r3
 1168              		.loc 1 487 12 view .LVU341
 1169 0322 0B42     		tst	r3, r1
 1170 0324 0AD0     		beq	.L55
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1171              		.loc 1 489 9 is_stmt 1 view .LVU342
ARM GAS  /tmp/ccjhGvck.s 			page 51


 1172              		.loc 1 489 13 is_stmt 0 view .LVU343
 1173 0326 FFF7FEFF 		bl	HAL_GetTick
 1174              	.LVL82:
 1175              		.loc 1 489 27 view .LVU344
 1176 032a 401B     		subs	r0, r0, r5
 1177              		.loc 1 489 11 view .LVU345
 1178 032c 0228     		cmp	r0, #2
 1179 032e E6D9     		bls	.L59
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1180              		.loc 1 491 18 view .LVU346
 1181 0330 0320     		movs	r0, #3
 1182 0332 76E1     		b	.L21
 1183              	.L134:
 1184              		.align	2
 1185              	.L133:
 1186 0334 00100240 		.word	1073876992
 1187 0338 20819010 		.word	277905696
 1188              	.LVL83:
 1189              	.L55:
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1190              		.loc 1 497 3 is_stmt 1 view .LVU347
 1191              		.loc 1 497 25 is_stmt 0 view .LVU348
 1192 033c 2368     		ldr	r3, [r4]
 1193              		.loc 1 497 5 view .LVU349
 1194 033e 13F0040F 		tst	r3, #4
 1195 0342 00F0A980 		beq	.L61
 1196              	.LBB222:
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 1197              		.loc 1 499 5 is_stmt 1 view .LVU350
 1198              	.LVL84:
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 1199              		.loc 1 502 5 view .LVU351
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1200              		.loc 1 506 5 view .LVU352
 1201              		.loc 1 506 8 is_stmt 0 view .LVU353
 1202 0346 BB4B     		ldr	r3, .L135
 1203 0348 DB69     		ldr	r3, [r3, #28]
 1204              		.loc 1 506 7 view .LVU354
 1205 034a 13F0805F 		tst	r3, #268435456
 1206 034e 20D1     		bne	.L103
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1207              		.loc 1 508 7 is_stmt 1 view .LVU355
 1208              	.LBB223:
 1209              		.loc 1 508 7 view .LVU356
ARM GAS  /tmp/ccjhGvck.s 			page 52


 1210              		.loc 1 508 7 view .LVU357
 1211 0350 B84B     		ldr	r3, .L135
 1212 0352 DA69     		ldr	r2, [r3, #28]
 1213 0354 42F08052 		orr	r2, r2, #268435456
 1214 0358 DA61     		str	r2, [r3, #28]
 1215              		.loc 1 508 7 view .LVU358
 1216 035a DB69     		ldr	r3, [r3, #28]
 1217 035c 03F08053 		and	r3, r3, #268435456
 1218 0360 0193     		str	r3, [sp, #4]
 1219              		.loc 1 508 7 view .LVU359
 1220 0362 019B     		ldr	r3, [sp, #4]
 1221              	.LBE223:
 1222              		.loc 1 508 7 view .LVU360
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1223              		.loc 1 509 7 view .LVU361
 1224              	.LVL85:
 1225              		.loc 1 509 21 is_stmt 0 view .LVU362
 1226 0364 0125     		movs	r5, #1
 1227              	.LVL86:
 1228              	.L62:
 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1229              		.loc 1 512 5 is_stmt 1 view .LVU363
 1230              		.loc 1 512 8 is_stmt 0 view .LVU364
 1231 0366 B44B     		ldr	r3, .L135+4
 1232 0368 1B68     		ldr	r3, [r3]
 1233              		.loc 1 512 7 view .LVU365
 1234 036a 13F4807F 		tst	r3, #256
 1235 036e 12D0     		beq	.L125
 1236              	.L63:
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1237              		.loc 1 530 5 is_stmt 1 view .LVU366
 1238              		.loc 1 530 5 view .LVU367
 1239 0370 A368     		ldr	r3, [r4, #8]
 1240 0372 012B     		cmp	r3, #1
 1241 0374 23D0     		beq	.L126
 1242              		.loc 1 530 5 discriminator 2 view .LVU368
 1243 0376 73BB     		cbnz	r3, .L68
 1244              		.loc 1 530 5 discriminator 4 view .LVU369
ARM GAS  /tmp/ccjhGvck.s 			page 53


 1245 0378 03F18043 		add	r3, r3, #1073741824
 1246 037c 03F50433 		add	r3, r3, #135168
 1247 0380 1A6A     		ldr	r2, [r3, #32]
 1248 0382 22F00102 		bic	r2, r2, #1
 1249 0386 1A62     		str	r2, [r3, #32]
 1250              		.loc 1 530 5 discriminator 4 view .LVU370
 1251 0388 1A6A     		ldr	r2, [r3, #32]
 1252 038a 22F00402 		bic	r2, r2, #4
 1253 038e 1A62     		str	r2, [r3, #32]
 1254 0390 1AE0     		b	.L67
 1255              	.LVL87:
 1256              	.L103:
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 1257              		.loc 1 499 22 is_stmt 0 view .LVU371
 1258 0392 0025     		movs	r5, #0
 1259 0394 E7E7     		b	.L62
 1260              	.LVL88:
 1261              	.L125:
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1262              		.loc 1 515 7 is_stmt 1 view .LVU372
 1263 0396 A84A     		ldr	r2, .L135+4
 1264 0398 1368     		ldr	r3, [r2]
 1265 039a 43F48073 		orr	r3, r3, #256
 1266 039e 1360     		str	r3, [r2]
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1267              		.loc 1 518 7 view .LVU373
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1268              		.loc 1 518 19 is_stmt 0 view .LVU374
 1269 03a0 FFF7FEFF 		bl	HAL_GetTick
 1270              	.LVL89:
 1271 03a4 0646     		mov	r6, r0
 1272              	.LVL90:
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1273              		.loc 1 520 7 is_stmt 1 view .LVU375
 1274              	.L64:
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1275              		.loc 1 520 12 view .LVU376
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1276              		.loc 1 520 13 is_stmt 0 view .LVU377
 1277 03a6 A44B     		ldr	r3, .L135+4
 1278 03a8 1B68     		ldr	r3, [r3]
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1279              		.loc 1 520 12 view .LVU378
 1280 03aa 13F4807F 		tst	r3, #256
 1281 03ae DFD1     		bne	.L63
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1282              		.loc 1 522 9 is_stmt 1 view .LVU379
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1283              		.loc 1 522 13 is_stmt 0 view .LVU380
 1284 03b0 FFF7FEFF 		bl	HAL_GetTick
 1285              	.LVL91:
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1286              		.loc 1 522 27 view .LVU381
 1287 03b4 801B     		subs	r0, r0, r6
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1288              		.loc 1 522 11 view .LVU382
 1289 03b6 6428     		cmp	r0, #100
ARM GAS  /tmp/ccjhGvck.s 			page 54


 1290 03b8 F5D9     		bls	.L64
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1291              		.loc 1 524 18 view .LVU383
 1292 03ba 0320     		movs	r0, #3
 1293 03bc 31E1     		b	.L21
 1294              	.LVL92:
 1295              	.L126:
 1296              		.loc 1 530 5 is_stmt 1 discriminator 1 view .LVU384
 1297 03be 9D4A     		ldr	r2, .L135
 1298 03c0 136A     		ldr	r3, [r2, #32]
 1299 03c2 43F00103 		orr	r3, r3, #1
 1300 03c6 1362     		str	r3, [r2, #32]
 1301              	.L67:
 1302              		.loc 1 530 5 discriminator 10 view .LVU385
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1303              		.loc 1 532 5 discriminator 10 view .LVU386
 1304              		.loc 1 532 25 is_stmt 0 discriminator 10 view .LVU387
 1305 03c8 A368     		ldr	r3, [r4, #8]
 1306              		.loc 1 532 7 discriminator 10 view .LVU388
 1307 03ca 002B     		cmp	r3, #0
 1308 03cc 3CD0     		beq	.L70
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1309              		.loc 1 535 7 is_stmt 1 view .LVU389
 1310              		.loc 1 535 19 is_stmt 0 view .LVU390
 1311 03ce FFF7FEFF 		bl	HAL_GetTick
 1312              	.LVL93:
 1313 03d2 0646     		mov	r6, r0
 1314              	.LVL94:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1315              		.loc 1 538 7 is_stmt 1 view .LVU391
 1316              		.loc 1 538 12 is_stmt 0 view .LVU392
 1317 03d4 2EE0     		b	.L71
 1318              	.LVL95:
 1319              	.L68:
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1320              		.loc 1 530 5 is_stmt 1 discriminator 5 view .LVU393
 1321 03d6 052B     		cmp	r3, #5
 1322 03d8 09D0     		beq	.L127
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1323              		.loc 1 530 5 discriminator 8 view .LVU394
 1324 03da 964B     		ldr	r3, .L135
 1325 03dc 1A6A     		ldr	r2, [r3, #32]
 1326 03de 22F00102 		bic	r2, r2, #1
 1327 03e2 1A62     		str	r2, [r3, #32]
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1328              		.loc 1 530 5 discriminator 8 view .LVU395
 1329 03e4 1A6A     		ldr	r2, [r3, #32]
 1330 03e6 22F00402 		bic	r2, r2, #4
 1331 03ea 1A62     		str	r2, [r3, #32]
 1332 03ec ECE7     		b	.L67
 1333              	.L127:
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
ARM GAS  /tmp/ccjhGvck.s 			page 55


 1334              		.loc 1 530 5 discriminator 7 view .LVU396
 1335 03ee 914B     		ldr	r3, .L135
 1336 03f0 1A6A     		ldr	r2, [r3, #32]
 1337 03f2 42F00402 		orr	r2, r2, #4
 1338 03f6 1A62     		str	r2, [r3, #32]
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1339              		.loc 1 530 5 discriminator 7 view .LVU397
 1340 03f8 1A6A     		ldr	r2, [r3, #32]
 1341 03fa 42F00102 		orr	r2, r2, #1
 1342 03fe 1A62     		str	r2, [r3, #32]
 1343 0400 E2E7     		b	.L67
 1344              	.LVL96:
 1345              	.L72:
 1346              	.LBB224:
 1347              	.LBI224:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1348              		.loc 2 981 31 view .LVU398
 1349              	.LBB225:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1350              		.loc 2 983 3 view .LVU399
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1351              		.loc 2 988 4 view .LVU400
 1352 0402 0223     		movs	r3, #2
 1353              		.syntax unified
 1354              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1355 0404 93FAA3F3 		rbit r3, r3
 1356              	@ 0 "" 2
 1357              	.LVL97:
 1358              		.loc 2 1001 3 view .LVU401
 1359              		.loc 2 1001 3 is_stmt 0 view .LVU402
 1360              		.thumb
 1361              		.syntax unified
 1362              	.LBE225:
 1363              	.LBE224:
 1364              		.loc 1 538 13 view .LVU403
 1365 0408 8A4B     		ldr	r3, .L135
 1366 040a 596A     		ldr	r1, [r3, #36]
 1367              	.L73:
 1368              	.LVL98:
 1369              	.LBB226:
 1370              	.LBI226:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1371              		.loc 2 981 31 is_stmt 1 discriminator 11 view .LVU404
 1372              	.LBB227:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1373              		.loc 2 983 3 discriminator 11 view .LVU405
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1374              		.loc 2 988 4 discriminator 11 view .LVU406
 1375 040c 0223     		movs	r3, #2
 1376              		.syntax unified
 1377              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1378 040e 93FAA3F3 		rbit r3, r3
 1379              	@ 0 "" 2
 1380              	.LVL99:
 1381              		.loc 2 1001 3 discriminator 11 view .LVU407
 1382              		.loc 2 1001 3 is_stmt 0 discriminator 11 view .LVU408
 1383              		.thumb
ARM GAS  /tmp/ccjhGvck.s 			page 56


 1384              		.syntax unified
 1385              	.LBE227:
 1386              	.LBE226:
 1387              		.loc 1 538 13 discriminator 11 view .LVU409
 1388 0412 B3FA83F3 		clz	r3, r3
 1389 0416 03F01F03 		and	r3, r3, #31
 1390 041a 0122     		movs	r2, #1
 1391 041c 02FA03F3 		lsl	r3, r2, r3
 1392              		.loc 1 538 12 discriminator 11 view .LVU410
 1393 0420 1942     		tst	r1, r3
 1394 0422 38D1     		bne	.L75
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1395              		.loc 1 540 9 is_stmt 1 view .LVU411
 1396              		.loc 1 540 13 is_stmt 0 view .LVU412
 1397 0424 FFF7FEFF 		bl	HAL_GetTick
 1398              	.LVL100:
 1399              		.loc 1 540 27 view .LVU413
 1400 0428 801B     		subs	r0, r0, r6
 1401              		.loc 1 540 11 view .LVU414
 1402 042a 41F28833 		movw	r3, #5000
 1403 042e 9842     		cmp	r0, r3
 1404 0430 00F2F280 		bhi	.L105
 1405              	.L71:
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1406              		.loc 1 538 12 is_stmt 1 view .LVU415
 1407              	.LVL101:
 1408              	.LBB228:
 1409              	.LBI228:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1410              		.loc 2 981 31 view .LVU416
 1411              	.LBB229:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1412              		.loc 2 983 3 view .LVU417
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1413              		.loc 2 988 4 view .LVU418
 1414 0434 0223     		movs	r3, #2
 1415              		.syntax unified
 1416              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1417 0436 93FAA3F2 		rbit r2, r3
 1418              	@ 0 "" 2
 1419              	.LVL102:
 1420              		.loc 2 1001 3 view .LVU419
 1421              		.loc 2 1001 3 is_stmt 0 view .LVU420
 1422              		.thumb
 1423              		.syntax unified
 1424              	.LBE229:
 1425              	.LBE228:
 1426              	.LBB230:
 1427              	.LBI230:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1428              		.loc 2 981 31 is_stmt 1 view .LVU421
 1429              	.LBB231:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1430              		.loc 2 983 3 view .LVU422
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1431              		.loc 2 988 4 view .LVU423
ARM GAS  /tmp/ccjhGvck.s 			page 57


 1432              		.syntax unified
 1433              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1434 043a 93FAA3F3 		rbit r3, r3
 1435              	@ 0 "" 2
 1436              	.LVL103:
 1437              		.loc 2 1001 3 view .LVU424
 1438              		.loc 2 1001 3 is_stmt 0 view .LVU425
 1439              		.thumb
 1440              		.syntax unified
 1441              	.LBE231:
 1442              	.LBE230:
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1443              		.loc 1 538 13 view .LVU426
 1444 043e 002B     		cmp	r3, #0
 1445 0440 DFD0     		beq	.L72
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1446              		.loc 1 538 13 discriminator 4 view .LVU427
 1447 0442 7C4B     		ldr	r3, .L135
 1448 0444 196A     		ldr	r1, [r3, #32]
 1449 0446 E1E7     		b	.L73
 1450              	.LVL104:
 1451              	.L70:
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1452              		.loc 1 549 7 is_stmt 1 view .LVU428
 1453              		.loc 1 549 19 is_stmt 0 view .LVU429
 1454 0448 FFF7FEFF 		bl	HAL_GetTick
 1455              	.LVL105:
 1456 044c 0646     		mov	r6, r0
 1457              	.LVL106:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1458              		.loc 1 552 7 is_stmt 1 view .LVU430
 1459              		.loc 1 552 12 is_stmt 0 view .LVU431
 1460 044e 18E0     		b	.L76
 1461              	.LVL107:
 1462              	.L77:
 1463              	.LBB232:
 1464              	.LBI232:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1465              		.loc 2 981 31 is_stmt 1 view .LVU432
 1466              	.LBB233:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1467              		.loc 2 983 3 view .LVU433
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1468              		.loc 2 988 4 view .LVU434
 1469 0450 0223     		movs	r3, #2
 1470              		.syntax unified
 1471              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccjhGvck.s 			page 58


 1472 0452 93FAA3F3 		rbit r3, r3
 1473              	@ 0 "" 2
 1474              	.LVL108:
 1475              		.loc 2 1001 3 view .LVU435
 1476              		.loc 2 1001 3 is_stmt 0 view .LVU436
 1477              		.thumb
 1478              		.syntax unified
 1479              	.LBE233:
 1480              	.LBE232:
 1481              		.loc 1 552 13 view .LVU437
 1482 0456 774B     		ldr	r3, .L135
 1483 0458 596A     		ldr	r1, [r3, #36]
 1484              	.L78:
 1485              	.LVL109:
 1486              	.LBB234:
 1487              	.LBI234:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1488              		.loc 2 981 31 is_stmt 1 discriminator 11 view .LVU438
 1489              	.LBB235:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1490              		.loc 2 983 3 discriminator 11 view .LVU439
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1491              		.loc 2 988 4 discriminator 11 view .LVU440
 1492 045a 0223     		movs	r3, #2
 1493              		.syntax unified
 1494              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1495 045c 93FAA3F3 		rbit r3, r3
 1496              	@ 0 "" 2
 1497              	.LVL110:
 1498              		.loc 2 1001 3 discriminator 11 view .LVU441
 1499              		.loc 2 1001 3 is_stmt 0 discriminator 11 view .LVU442
 1500              		.thumb
 1501              		.syntax unified
 1502              	.LBE235:
 1503              	.LBE234:
 1504              		.loc 1 552 13 discriminator 11 view .LVU443
 1505 0460 B3FA83F3 		clz	r3, r3
 1506 0464 03F01F03 		and	r3, r3, #31
 1507 0468 0122     		movs	r2, #1
 1508 046a 02FA03F3 		lsl	r3, r2, r3
 1509              		.loc 1 552 12 discriminator 11 view .LVU444
 1510 046e 1942     		tst	r1, r3
 1511 0470 11D0     		beq	.L75
 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1512              		.loc 1 554 9 is_stmt 1 view .LVU445
 1513              		.loc 1 554 13 is_stmt 0 view .LVU446
 1514 0472 FFF7FEFF 		bl	HAL_GetTick
 1515              	.LVL111:
 1516              		.loc 1 554 27 view .LVU447
 1517 0476 801B     		subs	r0, r0, r6
 1518              		.loc 1 554 11 view .LVU448
 1519 0478 41F28833 		movw	r3, #5000
 1520 047c 9842     		cmp	r0, r3
 1521 047e 00F2CD80 		bhi	.L106
 1522              	.L76:
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccjhGvck.s 			page 59


 1523              		.loc 1 552 12 is_stmt 1 view .LVU449
 1524              	.LVL112:
 1525              	.LBB236:
 1526              	.LBI236:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1527              		.loc 2 981 31 view .LVU450
 1528              	.LBB237:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1529              		.loc 2 983 3 view .LVU451
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1530              		.loc 2 988 4 view .LVU452
 1531 0482 0223     		movs	r3, #2
 1532              		.syntax unified
 1533              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1534 0484 93FAA3F2 		rbit r2, r3
 1535              	@ 0 "" 2
 1536              	.LVL113:
 1537              		.loc 2 1001 3 view .LVU453
 1538              		.loc 2 1001 3 is_stmt 0 view .LVU454
 1539              		.thumb
 1540              		.syntax unified
 1541              	.LBE237:
 1542              	.LBE236:
 1543              	.LBB238:
 1544              	.LBI238:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1545              		.loc 2 981 31 is_stmt 1 view .LVU455
 1546              	.LBB239:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1547              		.loc 2 983 3 view .LVU456
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1548              		.loc 2 988 4 view .LVU457
 1549              		.syntax unified
 1550              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1551 0488 93FAA3F3 		rbit r3, r3
 1552              	@ 0 "" 2
 1553              	.LVL114:
 1554              		.loc 2 1001 3 view .LVU458
 1555              		.loc 2 1001 3 is_stmt 0 view .LVU459
 1556              		.thumb
 1557              		.syntax unified
 1558              	.LBE239:
 1559              	.LBE238:
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1560              		.loc 1 552 13 view .LVU460
 1561 048c 002B     		cmp	r3, #0
 1562 048e DFD0     		beq	.L77
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1563              		.loc 1 552 13 discriminator 4 view .LVU461
 1564 0490 684B     		ldr	r3, .L135
 1565 0492 196A     		ldr	r1, [r3, #32]
 1566 0494 E1E7     		b	.L78
 1567              	.L75:
 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccjhGvck.s 			page 60


 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1568              		.loc 1 562 5 is_stmt 1 view .LVU462
 1569              		.loc 1 562 7 is_stmt 0 view .LVU463
 1570 0496 B5BB     		cbnz	r5, .L128
 1571              	.LVL115:
 1572              	.L61:
 1573              		.loc 1 562 7 view .LVU464
 1574              	.LBE222:
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 1575              		.loc 1 570 3 is_stmt 1 view .LVU465
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1576              		.loc 1 571 3 view .LVU466
 1577              		.loc 1 571 30 is_stmt 0 view .LVU467
 1578 0498 A369     		ldr	r3, [r4, #24]
 1579              		.loc 1 571 6 view .LVU468
 1580 049a 002B     		cmp	r3, #0
 1581 049c 00F0C080 		beq	.L107
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1582              		.loc 1 574 5 is_stmt 1 view .LVU469
 1583              		.loc 1 574 8 is_stmt 0 view .LVU470
 1584 04a0 644A     		ldr	r2, .L135
 1585 04a2 5268     		ldr	r2, [r2, #4]
 1586 04a4 02F00C02 		and	r2, r2, #12
 1587              		.loc 1 574 7 view .LVU471
 1588 04a8 082A     		cmp	r2, #8
 1589 04aa 00F09980 		beq	.L80
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 1590              		.loc 1 576 7 is_stmt 1 view .LVU472
 1591              		.loc 1 576 9 is_stmt 0 view .LVU473
 1592 04ae 022B     		cmp	r3, #2
 1593 04b0 2FD0     		beq	.L129
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
ARM GAS  /tmp/ccjhGvck.s 			page 61


 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1594              		.loc 1 628 9 is_stmt 1 view .LVU474
 1595              	.LVL116:
 1596              	.LBB240:
 1597              	.LBI240:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1598              		.loc 2 981 31 view .LVU475
 1599              	.LBB241:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1600              		.loc 2 983 3 view .LVU476
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1601              		.loc 2 988 4 view .LVU477
 1602 04b2 4FF08073 		mov	r3, #16777216
 1603              		.syntax unified
 1604              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1605 04b6 93FAA3F3 		rbit r3, r3
 1606              	@ 0 "" 2
 1607              	.LVL117:
 1608              		.loc 2 1001 3 view .LVU478
ARM GAS  /tmp/ccjhGvck.s 			page 62


 1609              		.loc 2 1001 3 is_stmt 0 view .LVU479
 1610              		.thumb
 1611              		.syntax unified
 1612              	.LBE241:
 1613              	.LBE240:
 1614              		.loc 1 628 9 view .LVU480
 1615 04ba B3FA83F3 		clz	r3, r3
 1616 04be 03F18453 		add	r3, r3, #276824064
 1617 04c2 03F58413 		add	r3, r3, #1081344
 1618 04c6 9B00     		lsls	r3, r3, #2
 1619 04c8 0022     		movs	r2, #0
 1620 04ca 1A60     		str	r2, [r3]
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1621              		.loc 1 631 9 is_stmt 1 view .LVU481
 1622              		.loc 1 631 21 is_stmt 0 view .LVU482
 1623 04cc FFF7FEFF 		bl	HAL_GetTick
 1624              	.LVL118:
 1625 04d0 0446     		mov	r4, r0
 1626              	.LVL119:
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 1627              		.loc 1 634 9 is_stmt 1 view .LVU483
 1628              	.L90:
 1629              		.loc 1 634 14 view .LVU484
 1630              	.LBB242:
 1631              	.LBI242:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1632              		.loc 2 981 31 view .LVU485
 1633              	.LBB243:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1634              		.loc 2 983 3 view .LVU486
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1635              		.loc 2 988 4 view .LVU487
 1636 04d2 4FF00073 		mov	r3, #33554432
 1637              		.syntax unified
 1638              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1639 04d6 93FAA3F3 		rbit r3, r3
 1640              	@ 0 "" 2
 1641              		.loc 2 1001 3 view .LVU488
 1642              	.LVL120:
 1643              		.loc 2 1001 3 is_stmt 0 view .LVU489
 1644              		.thumb
 1645              		.syntax unified
 1646              	.LBE243:
 1647              	.LBE242:
 1648              		.loc 1 634 15 view .LVU490
 1649 04da 564B     		ldr	r3, .L135
 1650 04dc 1968     		ldr	r1, [r3]
 1651              	.LVL121:
 1652              	.LBB244:
 1653              	.LBI244:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1654              		.loc 2 981 31 is_stmt 1 view .LVU491
 1655              	.LBB245:
ARM GAS  /tmp/ccjhGvck.s 			page 63


 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1656              		.loc 2 983 3 view .LVU492
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1657              		.loc 2 988 4 view .LVU493
 1658 04de 4FF00073 		mov	r3, #33554432
 1659              		.syntax unified
 1660              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1661 04e2 93FAA3F3 		rbit r3, r3
 1662              	@ 0 "" 2
 1663              	.LVL122:
 1664              		.loc 2 1001 3 view .LVU494
 1665              		.loc 2 1001 3 is_stmt 0 view .LVU495
 1666              		.thumb
 1667              		.syntax unified
 1668              	.LBE245:
 1669              	.LBE244:
 1670              		.loc 1 634 15 view .LVU496
 1671 04e6 B3FA83F3 		clz	r3, r3
 1672 04ea 03F01F03 		and	r3, r3, #31
 1673 04ee 0122     		movs	r2, #1
 1674 04f0 02FA03F3 		lsl	r3, r2, r3
 1675              		.loc 1 634 14 view .LVU497
 1676 04f4 1942     		tst	r1, r3
 1677 04f6 71D0     		beq	.L130
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1678              		.loc 1 636 11 is_stmt 1 view .LVU498
 1679              		.loc 1 636 15 is_stmt 0 view .LVU499
 1680 04f8 FFF7FEFF 		bl	HAL_GetTick
 1681              	.LVL123:
 1682              		.loc 1 636 29 view .LVU500
 1683 04fc 001B     		subs	r0, r0, r4
 1684              		.loc 1 636 13 view .LVU501
 1685 04fe 0228     		cmp	r0, #2
 1686 0500 E7D9     		bls	.L90
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1687              		.loc 1 638 20 view .LVU502
 1688 0502 0320     		movs	r0, #3
 1689 0504 8DE0     		b	.L21
 1690              	.LVL124:
 1691              	.L128:
 1692              	.LBB246:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1693              		.loc 1 564 7 is_stmt 1 view .LVU503
 1694 0506 4B4A     		ldr	r2, .L135
 1695 0508 D369     		ldr	r3, [r2, #28]
 1696 050a 23F08053 		bic	r3, r3, #268435456
 1697 050e D361     		str	r3, [r2, #28]
 1698 0510 C2E7     		b	.L61
 1699              	.LVL125:
 1700              	.L129:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1701              		.loc 1 564 7 is_stmt 0 view .LVU504
 1702              	.LBE246:
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 1703              		.loc 1 579 9 is_stmt 1 view .LVU505
ARM GAS  /tmp/ccjhGvck.s 			page 64


 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1704              		.loc 1 580 9 view .LVU506
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 1705              		.loc 1 582 9 view .LVU507
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1706              		.loc 1 586 9 view .LVU508
 1707              	.LBB247:
 1708              	.LBI247:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1709              		.loc 2 981 31 view .LVU509
 1710              	.LBB248:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1711              		.loc 2 983 3 view .LVU510
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1712              		.loc 2 988 4 view .LVU511
 1713 0512 4FF08073 		mov	r3, #16777216
 1714              		.syntax unified
 1715              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1716 0516 93FAA3F3 		rbit r3, r3
 1717              	@ 0 "" 2
 1718              	.LVL126:
 1719              		.loc 2 1001 3 view .LVU512
 1720              		.loc 2 1001 3 is_stmt 0 view .LVU513
 1721              		.thumb
 1722              		.syntax unified
 1723              	.LBE248:
 1724              	.LBE247:
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1725              		.loc 1 586 9 view .LVU514
 1726 051a B3FA83F3 		clz	r3, r3
 1727 051e 03F18453 		add	r3, r3, #276824064
 1728 0522 03F58413 		add	r3, r3, #1081344
 1729 0526 9B00     		lsls	r3, r3, #2
 1730 0528 0022     		movs	r2, #0
 1731 052a 1A60     		str	r2, [r3]
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1732              		.loc 1 589 9 is_stmt 1 view .LVU515
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1733              		.loc 1 589 21 is_stmt 0 view .LVU516
 1734 052c FFF7FEFF 		bl	HAL_GetTick
 1735              	.LVL127:
 1736 0530 0546     		mov	r5, r0
 1737              	.LVL128:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1738              		.loc 1 592 9 is_stmt 1 view .LVU517
 1739              	.L82:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1740              		.loc 1 592 14 view .LVU518
 1741              	.LBB249:
 1742              	.LBI249:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1743              		.loc 2 981 31 view .LVU519
 1744              	.LBB250:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1745              		.loc 2 983 3 view .LVU520
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1746              		.loc 2 988 4 view .LVU521
ARM GAS  /tmp/ccjhGvck.s 			page 65


 1747 0532 4FF00073 		mov	r3, #33554432
 1748              		.syntax unified
 1749              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1750 0536 93FAA3F3 		rbit r3, r3
 1751              	@ 0 "" 2
 1752              		.loc 2 1001 3 view .LVU522
 1753              	.LVL129:
 1754              		.loc 2 1001 3 is_stmt 0 view .LVU523
 1755              		.thumb
 1756              		.syntax unified
 1757              	.LBE250:
 1758              	.LBE249:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1759              		.loc 1 592 15 view .LVU524
 1760 053a 3E4B     		ldr	r3, .L135
 1761 053c 1968     		ldr	r1, [r3]
 1762              	.LVL130:
 1763              	.LBB251:
 1764              	.LBI251:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1765              		.loc 2 981 31 is_stmt 1 view .LVU525
 1766              	.LBB252:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1767              		.loc 2 983 3 view .LVU526
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1768              		.loc 2 988 4 view .LVU527
 1769 053e 4FF00073 		mov	r3, #33554432
 1770              		.syntax unified
 1771              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1772 0542 93FAA3F3 		rbit r3, r3
 1773              	@ 0 "" 2
 1774              	.LVL131:
 1775              		.loc 2 1001 3 view .LVU528
 1776              		.loc 2 1001 3 is_stmt 0 view .LVU529
 1777              		.thumb
 1778              		.syntax unified
 1779              	.LBE252:
 1780              	.LBE251:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1781              		.loc 1 592 15 view .LVU530
 1782 0546 B3FA83F3 		clz	r3, r3
 1783 054a 03F01F03 		and	r3, r3, #31
 1784 054e 0122     		movs	r2, #1
 1785 0550 02FA03F3 		lsl	r3, r2, r3
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1786              		.loc 1 592 14 view .LVU531
 1787 0554 1942     		tst	r1, r3
 1788 0556 06D0     		beq	.L131
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1789              		.loc 1 594 11 is_stmt 1 view .LVU532
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1790              		.loc 1 594 15 is_stmt 0 view .LVU533
 1791 0558 FFF7FEFF 		bl	HAL_GetTick
 1792              	.LVL132:
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1793              		.loc 1 594 29 view .LVU534
 1794 055c 401B     		subs	r0, r0, r5
ARM GAS  /tmp/ccjhGvck.s 			page 66


 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1795              		.loc 1 594 13 view .LVU535
 1796 055e 0228     		cmp	r0, #2
 1797 0560 E7D9     		bls	.L82
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1798              		.loc 1 596 20 view .LVU536
 1799 0562 0320     		movs	r0, #3
 1800 0564 5DE0     		b	.L21
 1801              	.L131:
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1802              		.loc 1 602 9 is_stmt 1 view .LVU537
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1803              		.loc 1 602 9 view .LVU538
 1804 0566 334A     		ldr	r2, .L135
 1805 0568 D36A     		ldr	r3, [r2, #44]
 1806 056a 23F00F03 		bic	r3, r3, #15
 1807 056e 616A     		ldr	r1, [r4, #36]
 1808 0570 0B43     		orrs	r3, r3, r1
 1809 0572 D362     		str	r3, [r2, #44]
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1810              		.loc 1 602 9 view .LVU539
 1811 0574 5368     		ldr	r3, [r2, #4]
 1812 0576 23F47613 		bic	r3, r3, #4030464
 1813 057a 216A     		ldr	r1, [r4, #32]
 1814 057c E069     		ldr	r0, [r4, #28]
 1815 057e 0143     		orrs	r1, r1, r0
 1816 0580 0B43     		orrs	r3, r3, r1
 1817 0582 5360     		str	r3, [r2, #4]
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1818              		.loc 1 602 9 view .LVU540
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1819              		.loc 1 611 9 view .LVU541
 1820              	.LVL133:
 1821              	.LBB253:
 1822              	.LBI253:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1823              		.loc 2 981 31 view .LVU542
 1824              	.LBB254:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1825              		.loc 2 983 3 view .LVU543
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1826              		.loc 2 988 4 view .LVU544
 1827 0584 4FF08073 		mov	r3, #16777216
 1828              		.syntax unified
 1829              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1830 0588 93FAA3F3 		rbit r3, r3
 1831              	@ 0 "" 2
 1832              	.LVL134:
 1833              		.loc 2 1001 3 view .LVU545
 1834              		.loc 2 1001 3 is_stmt 0 view .LVU546
 1835              		.thumb
 1836              		.syntax unified
 1837              	.LBE254:
 1838              	.LBE253:
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1839              		.loc 1 611 9 view .LVU547
 1840 058c B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/ccjhGvck.s 			page 67


 1841 0590 03F18453 		add	r3, r3, #276824064
 1842 0594 03F58413 		add	r3, r3, #1081344
 1843 0598 9B00     		lsls	r3, r3, #2
 1844 059a 0122     		movs	r2, #1
 1845 059c 1A60     		str	r2, [r3]
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1846              		.loc 1 614 9 is_stmt 1 view .LVU548
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1847              		.loc 1 614 21 is_stmt 0 view .LVU549
 1848 059e FFF7FEFF 		bl	HAL_GetTick
 1849              	.LVL135:
 1850 05a2 0446     		mov	r4, r0
 1851              	.LVL136:
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1852              		.loc 1 617 9 is_stmt 1 view .LVU550
 1853              	.L86:
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1854              		.loc 1 617 14 view .LVU551
 1855              	.LBB255:
 1856              	.LBI255:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1857              		.loc 2 981 31 view .LVU552
 1858              	.LBB256:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1859              		.loc 2 983 3 view .LVU553
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1860              		.loc 2 988 4 view .LVU554
 1861 05a4 4FF00073 		mov	r3, #33554432
 1862              		.syntax unified
 1863              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1864 05a8 93FAA3F3 		rbit r3, r3
 1865              	@ 0 "" 2
 1866              		.loc 2 1001 3 view .LVU555
 1867              	.LVL137:
 1868              		.loc 2 1001 3 is_stmt 0 view .LVU556
 1869              		.thumb
 1870              		.syntax unified
 1871              	.LBE256:
 1872              	.LBE255:
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1873              		.loc 1 617 15 view .LVU557
 1874 05ac 214B     		ldr	r3, .L135
 1875 05ae 1968     		ldr	r1, [r3]
 1876              	.LVL138:
 1877              	.LBB257:
 1878              	.LBI257:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1879              		.loc 2 981 31 is_stmt 1 view .LVU558
 1880              	.LBB258:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1881              		.loc 2 983 3 view .LVU559
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1882              		.loc 2 988 4 view .LVU560
 1883 05b0 4FF00073 		mov	r3, #33554432
 1884              		.syntax unified
 1885              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1886 05b4 93FAA3F3 		rbit r3, r3
ARM GAS  /tmp/ccjhGvck.s 			page 68


 1887              	@ 0 "" 2
 1888              	.LVL139:
 1889              		.loc 2 1001 3 view .LVU561
 1890              		.loc 2 1001 3 is_stmt 0 view .LVU562
 1891              		.thumb
 1892              		.syntax unified
 1893              	.LBE258:
 1894              	.LBE257:
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1895              		.loc 1 617 15 view .LVU563
 1896 05b8 B3FA83F3 		clz	r3, r3
 1897 05bc 03F01F03 		and	r3, r3, #31
 1898 05c0 0122     		movs	r2, #1
 1899 05c2 02FA03F3 		lsl	r3, r2, r3
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1900              		.loc 1 617 14 view .LVU564
 1901 05c6 1942     		tst	r1, r3
 1902 05c8 06D1     		bne	.L132
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1903              		.loc 1 619 11 is_stmt 1 view .LVU565
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1904              		.loc 1 619 15 is_stmt 0 view .LVU566
 1905 05ca FFF7FEFF 		bl	HAL_GetTick
 1906              	.LVL140:
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1907              		.loc 1 619 29 view .LVU567
 1908 05ce 001B     		subs	r0, r0, r4
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1909              		.loc 1 619 13 view .LVU568
 1910 05d0 0228     		cmp	r0, #2
 1911 05d2 E7D9     		bls	.L86
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1912              		.loc 1 621 20 view .LVU569
 1913 05d4 0320     		movs	r0, #3
 1914 05d6 24E0     		b	.L21
 1915              	.L132:
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pll_config = RCC->CFGR;
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pll_config2 = RCC->CFGR2;
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
ARM GAS  /tmp/ccjhGvck.s 			page 69


 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_ERROR;
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 1916              		.loc 1 670 10 view .LVU570
 1917 05d8 0020     		movs	r0, #0
 1918 05da 22E0     		b	.L21
 1919              	.L130:
 1920              		.loc 1 670 10 view .LVU571
 1921 05dc 0020     		movs	r0, #0
 1922 05de 20E0     		b	.L21
 1923              	.LVL141:
 1924              	.L80:
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1925              		.loc 1 646 7 is_stmt 1 view .LVU572
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1926              		.loc 1 646 9 is_stmt 0 view .LVU573
 1927 05e0 012B     		cmp	r3, #1
 1928 05e2 20D0     		beq	.L111
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1929              		.loc 1 653 9 is_stmt 1 view .LVU574
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1930              		.loc 1 653 20 is_stmt 0 view .LVU575
 1931 05e4 134A     		ldr	r2, .L135
 1932 05e6 5368     		ldr	r3, [r2, #4]
 1933              	.LVL142:
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 1934              		.loc 1 655 9 is_stmt 1 view .LVU576
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 1935              		.loc 1 655 21 is_stmt 0 view .LVU577
 1936 05e8 D06A     		ldr	r0, [r2, #44]
 1937              	.LVL143:
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1938              		.loc 1 656 9 is_stmt 1 view .LVU578
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1939              		.loc 1 656 13 is_stmt 0 view .LVU579
 1940 05ea 03F4C031 		and	r1, r3, #98304
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1941              		.loc 1 656 78 view .LVU580
 1942 05ee E269     		ldr	r2, [r4, #28]
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1943              		.loc 1 656 11 view .LVU581
 1944 05f0 9142     		cmp	r1, r2
 1945 05f2 1AD1     		bne	.L112
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 1946              		.loc 1 657 13 discriminator 1 view .LVU582
 1947 05f4 03F47013 		and	r3, r3, #3932160
 1948              	.LVL144:
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 1949              		.loc 1 657 78 discriminator 1 view .LVU583
ARM GAS  /tmp/ccjhGvck.s 			page 70


 1950 05f8 226A     		ldr	r2, [r4, #32]
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1951              		.loc 1 656 90 discriminator 1 view .LVU584
 1952 05fa 9342     		cmp	r3, r2
 1953 05fc 17D1     		bne	.L113
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 1954              		.loc 1 658 13 view .LVU585
 1955 05fe 00F00F00 		and	r0, r0, #15
 1956              	.LVL145:
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 1957              		.loc 1 658 79 view .LVU586
 1958 0602 636A     		ldr	r3, [r4, #36]
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 1959              		.loc 1 657 90 view .LVU587
 1960 0604 9842     		cmp	r0, r3
 1961 0606 19D1     		bne	.L114
 1962              		.loc 1 670 10 view .LVU588
 1963 0608 0020     		movs	r0, #0
 1964 060a 0AE0     		b	.L21
 1965              	.LVL146:
 1966              	.L94:
 1967              	.LCFI3:
 1968              		.cfi_def_cfa_offset 0
 1969              		.cfi_restore 4
 1970              		.cfi_restore 5
 1971              		.cfi_restore 6
 1972              		.cfi_restore 14
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 1973              		.loc 1 327 12 view .LVU589
 1974 060c 0120     		movs	r0, #1
 1975              	.LVL147:
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1976              		.loc 1 671 1 view .LVU590
 1977 060e 7047     		bx	lr
 1978              	.LVL148:
 1979              	.L121:
 1980              	.LCFI4:
 1981              		.cfi_def_cfa_offset 24
 1982              		.cfi_offset 4, -16
 1983              		.cfi_offset 5, -12
 1984              		.cfi_offset 6, -8
 1985              		.cfi_offset 14, -4
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1986              		.loc 1 345 16 view .LVU591
 1987 0610 0120     		movs	r0, #1
 1988              	.LVL149:
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1989              		.loc 1 345 16 view .LVU592
 1990 0612 06E0     		b	.L21
 1991              	.L98:
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1992              		.loc 1 403 16 view .LVU593
 1993 0614 0120     		movs	r0, #1
 1994 0616 04E0     		b	.L21
 1995              	.LVL150:
 1996              	.L105:
 1997              	.LBB259:
ARM GAS  /tmp/ccjhGvck.s 			page 71


 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1998              		.loc 1 542 18 view .LVU594
 1999 0618 0320     		movs	r0, #3
 2000 061a 02E0     		b	.L21
 2001              	.L106:
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2002              		.loc 1 556 18 view .LVU595
 2003 061c 0320     		movs	r0, #3
 2004 061e 00E0     		b	.L21
 2005              	.LVL151:
 2006              	.L107:
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2007              		.loc 1 556 18 view .LVU596
 2008              	.LBE259:
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2009              		.loc 1 670 10 view .LVU597
 2010 0620 0020     		movs	r0, #0
 2011              	.LVL152:
 2012              	.L21:
 2013              		.loc 1 671 1 view .LVU598
 2014 0622 02B0     		add	sp, sp, #8
 2015              	.LCFI5:
 2016              		.cfi_remember_state
 2017              		.cfi_def_cfa_offset 16
 2018              		@ sp needed
 2019 0624 70BD     		pop	{r4, r5, r6, pc}
 2020              	.LVL153:
 2021              	.L111:
 2022              	.LCFI6:
 2023              		.cfi_restore_state
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2024              		.loc 1 648 16 view .LVU599
 2025 0626 0120     		movs	r0, #1
 2026 0628 FBE7     		b	.L21
 2027              	.LVL154:
 2028              	.L112:
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2029              		.loc 1 664 18 view .LVU600
 2030 062a 0120     		movs	r0, #1
 2031              	.LVL155:
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2032              		.loc 1 664 18 view .LVU601
 2033 062c F9E7     		b	.L21
 2034              	.LVL156:
 2035              	.L113:
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2036              		.loc 1 664 18 view .LVU602
 2037 062e 0120     		movs	r0, #1
 2038              	.LVL157:
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2039              		.loc 1 664 18 view .LVU603
 2040 0630 F7E7     		b	.L21
 2041              	.L136:
 2042 0632 00BF     		.align	2
 2043              	.L135:
 2044 0634 00100240 		.word	1073876992
 2045 0638 00700040 		.word	1073770496
ARM GAS  /tmp/ccjhGvck.s 			page 72


 2046              	.L114:
 2047 063c 0120     		movs	r0, #1
 2048 063e F0E7     		b	.L21
 2049              		.cfi_endproc
 2050              	.LFE131:
 2052              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 2053              		.align	1
 2054              		.global	HAL_RCC_MCOConfig
 2055              		.syntax unified
 2056              		.thumb
 2057              		.thumb_func
 2058              		.fpu fpv4-sp-d16
 2060              	HAL_RCC_MCOConfig:
 2061              	.LVL158:
 2062              	.LFB133:
 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccjhGvck.s 			page 73


 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
ARM GAS  /tmp/ccjhGvck.s 			page 74


 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_TIMEOUT;
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
ARM GAS  /tmp/ccjhGvck.s 			page 75


 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
ARM GAS  /tmp/ccjhGvck.s 			page 76


 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2063              		.loc 1 889 1 is_stmt 1 view -0
 2064              		.cfi_startproc
 2065              		@ args = 0, pretend = 0, frame = 24
 2066              		@ frame_needed = 0, uses_anonymous_args = 0
 2067              		.loc 1 889 1 is_stmt 0 view .LVU605
 2068 0000 70B5     		push	{r4, r5, r6, lr}
 2069              	.LCFI7:
 2070              		.cfi_def_cfa_offset 16
 2071              		.cfi_offset 4, -16
 2072              		.cfi_offset 5, -12
 2073              		.cfi_offset 6, -8
 2074              		.cfi_offset 14, -4
 2075 0002 86B0     		sub	sp, sp, #24
 2076              	.LCFI8:
 2077              		.cfi_def_cfa_offset 40
 2078 0004 0D46     		mov	r5, r1
 2079 0006 1646     		mov	r6, r2
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 2080              		.loc 1 890 3 is_stmt 1 view .LVU606
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 2081              		.loc 1 893 3 view .LVU607
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 2082              		.loc 1 894 3 view .LVU608
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 2083              		.loc 1 895 3 view .LVU609
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 2084              		.loc 1 898 3 view .LVU610
 2085              		.loc 1 898 18 is_stmt 0 view .LVU611
 2086 0008 0223     		movs	r3, #2
 2087 000a 0293     		str	r3, [sp, #8]
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 2088              		.loc 1 899 3 is_stmt 1 view .LVU612
 2089              		.loc 1 899 18 is_stmt 0 view .LVU613
 2090 000c 0323     		movs	r3, #3
 2091 000e 0493     		str	r3, [sp, #16]
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 2092              		.loc 1 900 3 is_stmt 1 view .LVU614
 2093              		.loc 1 900 18 is_stmt 0 view .LVU615
 2094 0010 0023     		movs	r3, #0
 2095 0012 0393     		str	r3, [sp, #12]
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 2096              		.loc 1 901 3 is_stmt 1 view .LVU616
 2097              		.loc 1 901 18 is_stmt 0 view .LVU617
 2098 0014 4FF48072 		mov	r2, #256
 2099              	.LVL159:
 2100              		.loc 1 901 18 view .LVU618
 2101 0018 0192     		str	r2, [sp, #4]
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
ARM GAS  /tmp/ccjhGvck.s 			page 77


 2102              		.loc 1 902 3 is_stmt 1 view .LVU619
 2103              		.loc 1 902 18 is_stmt 0 view .LVU620
 2104 001a 0593     		str	r3, [sp, #20]
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 2105              		.loc 1 905 3 is_stmt 1 view .LVU621
 2106              	.LBB260:
 2107              		.loc 1 905 3 view .LVU622
 2108              		.loc 1 905 3 view .LVU623
 2109 001c 0B4C     		ldr	r4, .L139
 2110 001e 6369     		ldr	r3, [r4, #20]
 2111 0020 43F40033 		orr	r3, r3, #131072
 2112 0024 6361     		str	r3, [r4, #20]
 2113              		.loc 1 905 3 view .LVU624
 2114 0026 6369     		ldr	r3, [r4, #20]
 2115 0028 03F40033 		and	r3, r3, #131072
 2116 002c 0093     		str	r3, [sp]
 2117              		.loc 1 905 3 view .LVU625
 2118 002e 009B     		ldr	r3, [sp]
 2119              	.LBE260:
 2120              		.loc 1 905 3 view .LVU626
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 2121              		.loc 1 907 3 view .LVU627
 2122 0030 01A9     		add	r1, sp, #4
 2123              	.LVL160:
 2124              		.loc 1 907 3 is_stmt 0 view .LVU628
 2125 0032 4FF09040 		mov	r0, #1207959552
 2126              	.LVL161:
 2127              		.loc 1 907 3 view .LVU629
 2128 0036 FFF7FEFF 		bl	HAL_GPIO_Init
 2129              	.LVL162:
 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 2130              		.loc 1 910 3 is_stmt 1 view .LVU630
 2131 003a 6368     		ldr	r3, [r4, #4]
 2132 003c 23F0EE43 		bic	r3, r3, #1996488704
 2133 0040 45EA0602 		orr	r2, r5, r6
 2134 0044 1A43     		orrs	r2, r2, r3
 2135 0046 6260     		str	r2, [r4, #4]
 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2136              		.loc 1 911 1 is_stmt 0 view .LVU631
 2137 0048 06B0     		add	sp, sp, #24
 2138              	.LCFI9:
 2139              		.cfi_def_cfa_offset 16
 2140              		@ sp needed
 2141 004a 70BD     		pop	{r4, r5, r6, pc}
 2142              	.LVL163:
 2143              	.L140:
 2144              		.loc 1 911 1 view .LVU632
 2145              		.align	2
 2146              	.L139:
 2147 004c 00100240 		.word	1073876992
 2148              		.cfi_endproc
 2149              	.LFE133:
ARM GAS  /tmp/ccjhGvck.s 			page 78


 2151              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2152              		.align	1
 2153              		.global	HAL_RCC_EnableCSS
 2154              		.syntax unified
 2155              		.thumb
 2156              		.thumb_func
 2157              		.fpu fpv4-sp-d16
 2159              	HAL_RCC_EnableCSS:
 2160              	.LFB134:
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2161              		.loc 1 923 1 is_stmt 1 view -0
 2162              		.cfi_startproc
 2163              		@ args = 0, pretend = 0, frame = 0
 2164              		@ frame_needed = 0, uses_anonymous_args = 0
 2165              		@ link register save eliminated.
 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 2166              		.loc 1 924 3 view .LVU634
 2167              	.LVL164:
 2168              	.LBB261:
 2169              	.LBI261:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2170              		.loc 2 981 31 view .LVU635
 2171              	.LBB262:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2172              		.loc 2 983 3 view .LVU636
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2173              		.loc 2 988 4 view .LVU637
 2174 0000 4FF40023 		mov	r3, #524288
 2175              		.syntax unified
 2176              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2177 0004 93FAA3F3 		rbit r3, r3
 2178              	@ 0 "" 2
 2179              	.LVL165:
 2180              		.loc 2 1001 3 view .LVU638
 2181              		.loc 2 1001 3 is_stmt 0 view .LVU639
 2182              		.thumb
 2183              		.syntax unified
 2184              	.LBE262:
 2185              	.LBE261:
 2186              		.loc 1 924 22 view .LVU640
 2187 0008 B3FA83F3 		clz	r3, r3
 2188 000c 03F18453 		add	r3, r3, #276824064
 2189 0010 03F58413 		add	r3, r3, #1081344
 2190 0014 9B00     		lsls	r3, r3, #2
 2191              		.loc 1 924 38 view .LVU641
 2192 0016 0122     		movs	r2, #1
ARM GAS  /tmp/ccjhGvck.s 			page 79


 2193 0018 1A60     		str	r2, [r3]
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2194              		.loc 1 925 1 view .LVU642
 2195 001a 7047     		bx	lr
 2196              		.cfi_endproc
 2197              	.LFE134:
 2199              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 2200              		.align	1
 2201              		.global	HAL_RCC_DisableCSS
 2202              		.syntax unified
 2203              		.thumb
 2204              		.thumb_func
 2205              		.fpu fpv4-sp-d16
 2207              	HAL_RCC_DisableCSS:
 2208              	.LFB135:
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2209              		.loc 1 932 1 is_stmt 1 view -0
 2210              		.cfi_startproc
 2211              		@ args = 0, pretend = 0, frame = 0
 2212              		@ frame_needed = 0, uses_anonymous_args = 0
 2213              		@ link register save eliminated.
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 2214              		.loc 1 933 3 view .LVU644
 2215              	.LVL166:
 2216              	.LBB263:
 2217              	.LBI263:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2218              		.loc 2 981 31 view .LVU645
 2219              	.LBB264:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2220              		.loc 2 983 3 view .LVU646
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2221              		.loc 2 988 4 view .LVU647
 2222 0000 4FF40023 		mov	r3, #524288
 2223              		.syntax unified
 2224              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2225 0004 93FAA3F3 		rbit r3, r3
 2226              	@ 0 "" 2
 2227              	.LVL167:
 2228              		.loc 2 1001 3 view .LVU648
 2229              		.loc 2 1001 3 is_stmt 0 view .LVU649
 2230              		.thumb
 2231              		.syntax unified
 2232              	.LBE264:
 2233              	.LBE263:
 2234              		.loc 1 933 22 view .LVU650
 2235 0008 B3FA83F3 		clz	r3, r3
 2236 000c 03F18453 		add	r3, r3, #276824064
 2237 0010 03F58413 		add	r3, r3, #1081344
 2238 0014 9B00     		lsls	r3, r3, #2
 2239              		.loc 1 933 38 view .LVU651
ARM GAS  /tmp/ccjhGvck.s 			page 80


 2240 0016 0022     		movs	r2, #0
 2241 0018 1A60     		str	r2, [r3]
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2242              		.loc 1 934 1 view .LVU652
 2243 001a 7047     		bx	lr
 2244              		.cfi_endproc
 2245              	.LFE135:
 2247              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 2248              		.align	1
 2249              		.global	HAL_RCC_GetSysClockFreq
 2250              		.syntax unified
 2251              		.thumb
 2252              		.thumb_func
 2253              		.fpu fpv4-sp-d16
 2255              	HAL_RCC_GetSysClockFreq:
 2256              	.LFB136:
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2257              		.loc 1 966 1 is_stmt 1 view -0
 2258              		.cfi_startproc
 2259              		@ args = 0, pretend = 0, frame = 0
 2260              		@ frame_needed = 0, uses_anonymous_args = 0
 2261              		@ link register save eliminated.
 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 2262              		.loc 1 967 3 view .LVU654
 2263              	.LVL168:
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
ARM GAS  /tmp/ccjhGvck.s 			page 81


 2264              		.loc 1 968 3 view .LVU655
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 2265              		.loc 1 970 3 view .LVU656
 2266              		.loc 1 970 10 is_stmt 0 view .LVU657
 2267 0000 174B     		ldr	r3, .L148
 2268 0002 5B68     		ldr	r3, [r3, #4]
 2269              	.LVL169:
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 2270              		.loc 1 973 3 is_stmt 1 view .LVU658
 2271              		.loc 1 973 18 is_stmt 0 view .LVU659
 2272 0004 03F00C02 		and	r2, r3, #12
 2273              		.loc 1 973 3 view .LVU660
 2274 0008 082A     		cmp	r2, #8
 2275 000a 01D0     		beq	.L147
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 2276              		.loc 1 977 20 view .LVU661
 2277 000c 1548     		ldr	r0, .L148+4
 2278              	.LVL170:
 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
ARM GAS  /tmp/ccjhGvck.s 			page 82


1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
 2279              		.loc 1 1017 3 is_stmt 1 view .LVU662
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2280              		.loc 1 1018 1 is_stmt 0 view .LVU663
 2281 000e 7047     		bx	lr
 2282              	.LVL171:
 2283              	.L147:
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2284              		.loc 1 982 7 is_stmt 1 view .LVU664
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2285              		.loc 1 982 35 is_stmt 0 view .LVU665
 2286 0010 03F47011 		and	r1, r3, #3932160
 2287              	.LVL172:
 2288              	.LBB265:
 2289              	.LBI265:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2290              		.loc 2 981 31 is_stmt 1 view .LVU666
 2291              	.LBB266:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2292              		.loc 2 983 3 view .LVU667
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2293              		.loc 2 988 4 view .LVU668
 2294 0014 4FF47012 		mov	r2, #3932160
 2295              		.syntax unified
 2296              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2297 0018 92FAA2F2 		rbit r2, r2
 2298              	@ 0 "" 2
 2299              	.LVL173:
 2300              		.loc 2 1001 3 view .LVU669
 2301              		.loc 2 1001 3 is_stmt 0 view .LVU670
 2302              		.thumb
 2303              		.syntax unified
 2304              	.LBE266:
 2305              	.LBE265:
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2306              		.loc 1 982 72 view .LVU671
 2307 001c B2FA82F2 		clz	r2, r2
 2308 0020 21FA02F2 		lsr	r2, r1, r2
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2309              		.loc 1 982 34 view .LVU672
 2310 0024 1049     		ldr	r1, .L148+8
 2311 0026 885C     		ldrb	r0, [r1, r2]	@ zero_extendqisi2
 2312              	.LVL174:
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2313              		.loc 1 983 7 is_stmt 1 view .LVU673
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2314              		.loc 1 983 49 is_stmt 0 view .LVU674
 2315 0028 0D4A     		ldr	r2, .L148
 2316 002a D26A     		ldr	r2, [r2, #44]
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2317              		.loc 1 983 35 view .LVU675
ARM GAS  /tmp/ccjhGvck.s 			page 83


 2318 002c 02F00F02 		and	r2, r2, #15
 2319              	.LVL175:
 2320              	.LBB267:
 2321              	.LBI267:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2322              		.loc 2 981 31 is_stmt 1 view .LVU676
 2323              	.LBB268:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2324              		.loc 2 983 3 view .LVU677
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2325              		.loc 2 988 4 view .LVU678
 2326 0030 0F21     		movs	r1, #15
 2327              		.syntax unified
 2328              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2329 0032 91FAA1F1 		rbit r1, r1
 2330              	@ 0 "" 2
 2331              	.LVL176:
 2332              		.loc 2 1001 3 view .LVU679
 2333              		.loc 2 1001 3 is_stmt 0 view .LVU680
 2334              		.thumb
 2335              		.syntax unified
 2336              	.LBE268:
 2337              	.LBE267:
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2338              		.loc 1 983 77 view .LVU681
 2339 0036 B1FA81F1 		clz	r1, r1
 2340 003a CA40     		lsrs	r2, r2, r1
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2341              		.loc 1 983 34 view .LVU682
 2342 003c 0B49     		ldr	r1, .L148+12
 2343 003e 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 2344              	.LVL177:
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2345              		.loc 1 996 7 is_stmt 1 view .LVU683
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2346              		.loc 1 996 10 is_stmt 0 view .LVU684
 2347 0040 13F4803F 		tst	r3, #65536
 2348 0044 05D0     		beq	.L145
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2349              		.loc 1 999 9 is_stmt 1 view .LVU685
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2350              		.loc 1 999 18 is_stmt 0 view .LVU686
 2351 0046 074B     		ldr	r3, .L148+4
 2352              	.LVL178:
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2353              		.loc 1 999 18 view .LVU687
 2354 0048 B3FBF2F3 		udiv	r3, r3, r2
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2355              		.loc 1 999 16 view .LVU688
 2356 004c 00FB03F0 		mul	r0, r0, r3
 2357              	.LVL179:
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2358              		.loc 1 999 16 view .LVU689
 2359 0050 7047     		bx	lr
 2360              	.LVL180:
 2361              	.L145:
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccjhGvck.s 			page 84


 2362              		.loc 1 1004 9 is_stmt 1 view .LVU690
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2363              		.loc 1 1004 18 is_stmt 0 view .LVU691
 2364 0052 044B     		ldr	r3, .L148+4
 2365              	.LVL181:
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2366              		.loc 1 1004 18 view .LVU692
 2367 0054 B3FBF2F3 		udiv	r3, r3, r2
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2368              		.loc 1 1004 16 view .LVU693
 2369 0058 00FB03F0 		mul	r0, r0, r3
 2370              	.LVL182:
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2371              		.loc 1 1004 16 view .LVU694
 2372 005c 7047     		bx	lr
 2373              	.L149:
 2374 005e 00BF     		.align	2
 2375              	.L148:
 2376 0060 00100240 		.word	1073876992
 2377 0064 00127A00 		.word	8000000
 2378 0068 00000000 		.word	.LANCHOR0
 2379 006c 00000000 		.word	.LANCHOR1
 2380              		.cfi_endproc
 2381              	.LFE136:
 2383              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2384              		.align	1
 2385              		.global	HAL_RCC_ClockConfig
 2386              		.syntax unified
 2387              		.thumb
 2388              		.thumb_func
 2389              		.fpu fpv4-sp-d16
 2391              	HAL_RCC_ClockConfig:
 2392              	.LVL183:
 2393              	.LFB132:
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2394              		.loc 1 697 1 is_stmt 1 view -0
 2395              		.cfi_startproc
 2396              		@ args = 0, pretend = 0, frame = 0
 2397              		@ frame_needed = 0, uses_anonymous_args = 0
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2398              		.loc 1 698 3 view .LVU696
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2399              		.loc 1 701 3 view .LVU697
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2400              		.loc 1 701 5 is_stmt 0 view .LVU698
 2401 0000 0028     		cmp	r0, #0
 2402 0002 00F0BE80 		beq	.L169
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2403              		.loc 1 697 1 view .LVU699
 2404 0006 70B5     		push	{r4, r5, r6, lr}
 2405              	.LCFI10:
 2406              		.cfi_def_cfa_offset 16
 2407              		.cfi_offset 4, -16
 2408              		.cfi_offset 5, -12
 2409              		.cfi_offset 6, -8
 2410              		.cfi_offset 14, -4
 2411 0008 0D46     		mov	r5, r1
ARM GAS  /tmp/ccjhGvck.s 			page 85


 2412 000a 0446     		mov	r4, r0
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 2413              		.loc 1 707 3 is_stmt 1 view .LVU700
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2414              		.loc 1 708 3 view .LVU701
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2415              		.loc 1 715 3 view .LVU702
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2416              		.loc 1 715 17 is_stmt 0 view .LVU703
 2417 000c 614B     		ldr	r3, .L182
 2418 000e 1B68     		ldr	r3, [r3]
 2419 0010 03F00703 		and	r3, r3, #7
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2420              		.loc 1 715 5 view .LVU704
 2421 0014 8B42     		cmp	r3, r1
 2422 0016 0BD2     		bcs	.L152
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2423              		.loc 1 718 5 is_stmt 1 view .LVU705
 2424 0018 5E4A     		ldr	r2, .L182
 2425 001a 1368     		ldr	r3, [r2]
 2426 001c 23F00703 		bic	r3, r3, #7
 2427 0020 0B43     		orrs	r3, r3, r1
 2428 0022 1360     		str	r3, [r2]
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2429              		.loc 1 722 5 view .LVU706
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2430              		.loc 1 722 8 is_stmt 0 view .LVU707
 2431 0024 1368     		ldr	r3, [r2]
 2432 0026 03F00703 		and	r3, r3, #7
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2433              		.loc 1 722 7 view .LVU708
 2434 002a 8B42     		cmp	r3, r1
 2435 002c 40F0AB80 		bne	.L170
 2436              	.L152:
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2437              		.loc 1 729 3 is_stmt 1 view .LVU709
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2438              		.loc 1 729 25 is_stmt 0 view .LVU710
 2439 0030 2368     		ldr	r3, [r4]
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2440              		.loc 1 729 5 view .LVU711
 2441 0032 13F0020F 		tst	r3, #2
 2442 0036 06D0     		beq	.L153
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2443              		.loc 1 731 5 is_stmt 1 view .LVU712
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2444              		.loc 1 732 5 view .LVU713
 2445 0038 574A     		ldr	r2, .L182+4
 2446 003a 5368     		ldr	r3, [r2, #4]
 2447 003c 23F0F003 		bic	r3, r3, #240
 2448 0040 A168     		ldr	r1, [r4, #8]
 2449              	.LVL184:
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2450              		.loc 1 732 5 is_stmt 0 view .LVU714
 2451 0042 0B43     		orrs	r3, r3, r1
 2452 0044 5360     		str	r3, [r2, #4]
 2453              	.L153:
ARM GAS  /tmp/ccjhGvck.s 			page 86


 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2454              		.loc 1 736 3 is_stmt 1 view .LVU715
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2455              		.loc 1 736 25 is_stmt 0 view .LVU716
 2456 0046 2368     		ldr	r3, [r4]
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2457              		.loc 1 736 5 view .LVU717
 2458 0048 13F0010F 		tst	r3, #1
 2459 004c 5AD0     		beq	.L154
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2460              		.loc 1 738 5 is_stmt 1 view .LVU718
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2461              		.loc 1 741 5 view .LVU719
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2462              		.loc 1 741 25 is_stmt 0 view .LVU720
 2463 004e 6368     		ldr	r3, [r4, #4]
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2464              		.loc 1 741 7 view .LVU721
 2465 0050 012B     		cmp	r3, #1
 2466 0052 2DD0     		beq	.L180
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2467              		.loc 1 750 10 is_stmt 1 view .LVU722
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2468              		.loc 1 750 12 is_stmt 0 view .LVU723
 2469 0054 022B     		cmp	r3, #2
 2470 0056 40D0     		beq	.L181
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2471              		.loc 1 762 7 is_stmt 1 view .LVU724
 2472              	.LVL185:
 2473              	.LBB269:
 2474              	.LBI269:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2475              		.loc 2 981 31 view .LVU725
 2476              	.LBB270:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2477              		.loc 2 983 3 view .LVU726
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2478              		.loc 2 988 4 view .LVU727
 2479 0058 0222     		movs	r2, #2
 2480              		.syntax unified
 2481              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2482 005a 92FAA2F2 		rbit r2, r2
 2483              	@ 0 "" 2
 2484              		.loc 2 1001 3 view .LVU728
 2485              	.LVL186:
 2486              		.loc 2 1001 3 is_stmt 0 view .LVU729
 2487              		.thumb
 2488              		.syntax unified
 2489              	.LBE270:
 2490              	.LBE269:
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2491              		.loc 1 762 10 view .LVU730
 2492 005e 4E4A     		ldr	r2, .L182+4
 2493 0060 1068     		ldr	r0, [r2]
 2494              	.LVL187:
 2495              	.LBB271:
 2496              	.LBI271:
ARM GAS  /tmp/ccjhGvck.s 			page 87


 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2497              		.loc 2 981 31 is_stmt 1 view .LVU731
 2498              	.LBB272:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2499              		.loc 2 983 3 view .LVU732
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2500              		.loc 2 988 4 view .LVU733
 2501 0062 0222     		movs	r2, #2
 2502              		.syntax unified
 2503              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2504 0064 92FAA2F2 		rbit r2, r2
 2505              	@ 0 "" 2
 2506              	.LVL188:
 2507              		.loc 2 1001 3 view .LVU734
 2508              		.loc 2 1001 3 is_stmt 0 view .LVU735
 2509              		.thumb
 2510              		.syntax unified
 2511              	.LBE272:
 2512              	.LBE271:
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2513              		.loc 1 762 10 view .LVU736
 2514 0068 B2FA82F2 		clz	r2, r2
 2515 006c 02F01F02 		and	r2, r2, #31
 2516 0070 0121     		movs	r1, #1
 2517 0072 01FA02F2 		lsl	r2, r1, r2
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2518              		.loc 1 762 9 view .LVU737
 2519 0076 1042     		tst	r0, r2
 2520 0078 00F08780 		beq	.L173
 2521              	.L158:
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2522              		.loc 1 768 5 is_stmt 1 view .LVU738
 2523 007c 4649     		ldr	r1, .L182+4
 2524 007e 4A68     		ldr	r2, [r1, #4]
 2525 0080 22F00302 		bic	r2, r2, #3
 2526 0084 1343     		orrs	r3, r3, r2
 2527 0086 4B60     		str	r3, [r1, #4]
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2528              		.loc 1 771 5 view .LVU739
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2529              		.loc 1 771 17 is_stmt 0 view .LVU740
 2530 0088 FFF7FEFF 		bl	HAL_GetTick
 2531              	.LVL189:
 2532 008c 0646     		mov	r6, r0
 2533              	.LVL190:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2534              		.loc 1 773 5 is_stmt 1 view .LVU741
 2535              	.L164:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2536              		.loc 1 773 11 view .LVU742
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2537              		.loc 1 773 12 is_stmt 0 view .LVU743
 2538 008e 424B     		ldr	r3, .L182+4
 2539 0090 5B68     		ldr	r3, [r3, #4]
 2540 0092 03F00C03 		and	r3, r3, #12
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2541              		.loc 1 773 63 view .LVU744
ARM GAS  /tmp/ccjhGvck.s 			page 88


 2542 0096 6268     		ldr	r2, [r4, #4]
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2543              		.loc 1 773 11 view .LVU745
 2544 0098 B3EB820F 		cmp	r3, r2, lsl #2
 2545 009c 32D0     		beq	.L154
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2546              		.loc 1 775 7 is_stmt 1 view .LVU746
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2547              		.loc 1 775 12 is_stmt 0 view .LVU747
 2548 009e FFF7FEFF 		bl	HAL_GetTick
 2549              	.LVL191:
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2550              		.loc 1 775 26 view .LVU748
 2551 00a2 801B     		subs	r0, r0, r6
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2552              		.loc 1 775 10 view .LVU749
 2553 00a4 41F28833 		movw	r3, #5000
 2554 00a8 9842     		cmp	r0, r3
 2555 00aa F0D9     		bls	.L164
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2556              		.loc 1 777 16 view .LVU750
 2557 00ac 0320     		movs	r0, #3
 2558 00ae 67E0     		b	.L151
 2559              	.LVL192:
 2560              	.L180:
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2561              		.loc 1 744 7 is_stmt 1 view .LVU751
 2562              	.LBB273:
 2563              	.LBI273:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2564              		.loc 2 981 31 view .LVU752
 2565              	.LBB274:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2566              		.loc 2 983 3 view .LVU753
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2567              		.loc 2 988 4 view .LVU754
 2568 00b0 4FF40032 		mov	r2, #131072
 2569              		.syntax unified
 2570              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2571 00b4 92FAA2F2 		rbit r2, r2
 2572              	@ 0 "" 2
 2573              		.loc 2 1001 3 view .LVU755
 2574              	.LVL193:
 2575              		.loc 2 1001 3 is_stmt 0 view .LVU756
 2576              		.thumb
 2577              		.syntax unified
 2578              	.LBE274:
 2579              	.LBE273:
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2580              		.loc 1 744 10 view .LVU757
 2581 00b8 374A     		ldr	r2, .L182+4
 2582 00ba 1068     		ldr	r0, [r2]
 2583              	.LVL194:
 2584              	.LBB275:
 2585              	.LBI275:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2586              		.loc 2 981 31 is_stmt 1 view .LVU758
ARM GAS  /tmp/ccjhGvck.s 			page 89


 2587              	.LBB276:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2588              		.loc 2 983 3 view .LVU759
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2589              		.loc 2 988 4 view .LVU760
 2590 00bc 4FF40032 		mov	r2, #131072
 2591              		.syntax unified
 2592              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2593 00c0 92FAA2F2 		rbit r2, r2
 2594              	@ 0 "" 2
 2595              	.LVL195:
 2596              		.loc 2 1001 3 view .LVU761
 2597              		.loc 2 1001 3 is_stmt 0 view .LVU762
 2598              		.thumb
 2599              		.syntax unified
 2600              	.LBE276:
 2601              	.LBE275:
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2602              		.loc 1 744 10 view .LVU763
 2603 00c4 B2FA82F2 		clz	r2, r2
 2604 00c8 02F01F02 		and	r2, r2, #31
 2605 00cc 0121     		movs	r1, #1
 2606 00ce 01FA02F2 		lsl	r2, r1, r2
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2607              		.loc 1 744 9 view .LVU764
 2608 00d2 0242     		tst	r2, r0
 2609 00d4 D2D1     		bne	.L158
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2610              		.loc 1 746 16 view .LVU765
 2611 00d6 0120     		movs	r0, #1
 2612 00d8 52E0     		b	.L151
 2613              	.LVL196:
 2614              	.L181:
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2615              		.loc 1 753 7 is_stmt 1 view .LVU766
 2616              	.LBB277:
 2617              	.LBI277:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2618              		.loc 2 981 31 view .LVU767
 2619              	.LBB278:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2620              		.loc 2 983 3 view .LVU768
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2621              		.loc 2 988 4 view .LVU769
 2622 00da 4FF00072 		mov	r2, #33554432
 2623              		.syntax unified
 2624              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2625 00de 92FAA2F2 		rbit r2, r2
 2626              	@ 0 "" 2
 2627              		.loc 2 1001 3 view .LVU770
 2628              	.LVL197:
 2629              		.loc 2 1001 3 is_stmt 0 view .LVU771
 2630              		.thumb
 2631              		.syntax unified
 2632              	.LBE278:
 2633              	.LBE277:
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccjhGvck.s 			page 90


 2634              		.loc 1 753 10 view .LVU772
 2635 00e2 2D4A     		ldr	r2, .L182+4
 2636 00e4 1068     		ldr	r0, [r2]
 2637              	.LVL198:
 2638              	.LBB279:
 2639              	.LBI279:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2640              		.loc 2 981 31 is_stmt 1 view .LVU773
 2641              	.LBB280:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2642              		.loc 2 983 3 view .LVU774
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2643              		.loc 2 988 4 view .LVU775
 2644 00e6 4FF00072 		mov	r2, #33554432
 2645              		.syntax unified
 2646              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2647 00ea 92FAA2F2 		rbit r2, r2
 2648              	@ 0 "" 2
 2649              	.LVL199:
 2650              		.loc 2 1001 3 view .LVU776
 2651              		.loc 2 1001 3 is_stmt 0 view .LVU777
 2652              		.thumb
 2653              		.syntax unified
 2654              	.LBE280:
 2655              	.LBE279:
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2656              		.loc 1 753 10 view .LVU778
 2657 00ee B2FA82F2 		clz	r2, r2
 2658 00f2 02F01F02 		and	r2, r2, #31
 2659 00f6 0121     		movs	r1, #1
 2660 00f8 01FA02F2 		lsl	r2, r1, r2
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2661              		.loc 1 753 9 view .LVU779
 2662 00fc 1042     		tst	r0, r2
 2663 00fe BDD1     		bne	.L158
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2664              		.loc 1 755 16 view .LVU780
 2665 0100 0120     		movs	r0, #1
 2666 0102 3DE0     		b	.L151
 2667              	.LVL200:
 2668              	.L154:
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2669              		.loc 1 782 3 is_stmt 1 view .LVU781
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2670              		.loc 1 782 17 is_stmt 0 view .LVU782
 2671 0104 234B     		ldr	r3, .L182
 2672 0106 1B68     		ldr	r3, [r3]
 2673 0108 03F00703 		and	r3, r3, #7
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2674              		.loc 1 782 5 view .LVU783
 2675 010c AB42     		cmp	r3, r5
 2676 010e 0AD9     		bls	.L166
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2677              		.loc 1 785 5 is_stmt 1 view .LVU784
 2678 0110 204A     		ldr	r2, .L182
 2679 0112 1368     		ldr	r3, [r2]
 2680 0114 23F00703 		bic	r3, r3, #7
ARM GAS  /tmp/ccjhGvck.s 			page 91


 2681 0118 2B43     		orrs	r3, r3, r5
 2682 011a 1360     		str	r3, [r2]
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2683              		.loc 1 789 5 view .LVU785
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2684              		.loc 1 789 8 is_stmt 0 view .LVU786
 2685 011c 1368     		ldr	r3, [r2]
 2686 011e 03F00703 		and	r3, r3, #7
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2687              		.loc 1 789 7 view .LVU787
 2688 0122 AB42     		cmp	r3, r5
 2689 0124 33D1     		bne	.L175
 2690              	.L166:
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2691              		.loc 1 796 3 is_stmt 1 view .LVU788
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2692              		.loc 1 796 25 is_stmt 0 view .LVU789
 2693 0126 2368     		ldr	r3, [r4]
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2694              		.loc 1 796 5 view .LVU790
 2695 0128 13F0040F 		tst	r3, #4
 2696 012c 06D0     		beq	.L167
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2697              		.loc 1 798 5 is_stmt 1 view .LVU791
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2698              		.loc 1 799 5 view .LVU792
 2699 012e 1A4A     		ldr	r2, .L182+4
 2700 0130 5368     		ldr	r3, [r2, #4]
 2701 0132 23F4E063 		bic	r3, r3, #1792
 2702 0136 E168     		ldr	r1, [r4, #12]
 2703 0138 0B43     		orrs	r3, r3, r1
 2704 013a 5360     		str	r3, [r2, #4]
 2705              	.L167:
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2706              		.loc 1 803 3 view .LVU793
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2707              		.loc 1 803 25 is_stmt 0 view .LVU794
 2708 013c 2368     		ldr	r3, [r4]
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2709              		.loc 1 803 5 view .LVU795
 2710 013e 13F0080F 		tst	r3, #8
 2711 0142 07D0     		beq	.L168
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2712              		.loc 1 805 5 is_stmt 1 view .LVU796
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2713              		.loc 1 806 5 view .LVU797
 2714 0144 144A     		ldr	r2, .L182+4
 2715 0146 5368     		ldr	r3, [r2, #4]
 2716 0148 23F46053 		bic	r3, r3, #14336
 2717 014c 2169     		ldr	r1, [r4, #16]
 2718 014e 43EAC103 		orr	r3, r3, r1, lsl #3
 2719 0152 5360     		str	r3, [r2, #4]
 2720              	.L168:
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2721              		.loc 1 810 3 view .LVU798
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2722              		.loc 1 810 21 is_stmt 0 view .LVU799
ARM GAS  /tmp/ccjhGvck.s 			page 92


 2723 0154 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2724              	.LVL201:
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2725              		.loc 1 810 68 view .LVU800
 2726 0158 0F4B     		ldr	r3, .L182+4
 2727 015a 5B68     		ldr	r3, [r3, #4]
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2728              		.loc 1 810 75 view .LVU801
 2729 015c 03F0F003 		and	r3, r3, #240
 2730              	.LVL202:
 2731              	.LBB281:
 2732              	.LBI281:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2733              		.loc 2 981 31 is_stmt 1 view .LVU802
 2734              	.LBB282:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2735              		.loc 2 983 3 view .LVU803
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2736              		.loc 2 988 4 view .LVU804
 2737 0160 F022     		movs	r2, #240
 2738              		.syntax unified
 2739              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2740 0162 92FAA2F2 		rbit r2, r2
 2741              	@ 0 "" 2
 2742              	.LVL203:
 2743              		.loc 2 1001 3 view .LVU805
 2744              		.loc 2 1001 3 is_stmt 0 view .LVU806
 2745              		.thumb
 2746              		.syntax unified
 2747              	.LBE282:
 2748              	.LBE281:
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2749              		.loc 1 810 91 view .LVU807
 2750 0166 B2FA82F2 		clz	r2, r2
 2751 016a D340     		lsrs	r3, r3, r2
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2752              		.loc 1 810 63 view .LVU808
 2753 016c 0B4A     		ldr	r2, .L182+8
 2754 016e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2755              		.loc 1 810 47 view .LVU809
 2756 0170 D840     		lsrs	r0, r0, r3
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2757              		.loc 1 810 19 view .LVU810
 2758 0172 0B4B     		ldr	r3, .L182+12
 2759 0174 1860     		str	r0, [r3]
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 2760              		.loc 1 813 3 is_stmt 1 view .LVU811
 2761 0176 0B4B     		ldr	r3, .L182+16
 2762 0178 1868     		ldr	r0, [r3]
 2763 017a FFF7FEFF 		bl	HAL_InitTick
 2764              	.LVL204:
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2765              		.loc 1 815 3 view .LVU812
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2766              		.loc 1 815 10 is_stmt 0 view .LVU813
 2767 017e 0020     		movs	r0, #0
ARM GAS  /tmp/ccjhGvck.s 			page 93


 2768              	.L151:
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2769              		.loc 1 816 1 view .LVU814
 2770 0180 70BD     		pop	{r4, r5, r6, pc}
 2771              	.LVL205:
 2772              	.L169:
 2773              	.LCFI11:
 2774              		.cfi_def_cfa_offset 0
 2775              		.cfi_restore 4
 2776              		.cfi_restore 5
 2777              		.cfi_restore 6
 2778              		.cfi_restore 14
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2779              		.loc 1 703 12 view .LVU815
 2780 0182 0120     		movs	r0, #1
 2781              	.LVL206:
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2782              		.loc 1 816 1 view .LVU816
 2783 0184 7047     		bx	lr
 2784              	.LVL207:
 2785              	.L170:
 2786              	.LCFI12:
 2787              		.cfi_def_cfa_offset 16
 2788              		.cfi_offset 4, -16
 2789              		.cfi_offset 5, -12
 2790              		.cfi_offset 6, -8
 2791              		.cfi_offset 14, -4
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2792              		.loc 1 724 14 view .LVU817
 2793 0186 0120     		movs	r0, #1
 2794              	.LVL208:
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2795              		.loc 1 724 14 view .LVU818
 2796 0188 FAE7     		b	.L151
 2797              	.LVL209:
 2798              	.L173:
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2799              		.loc 1 764 16 view .LVU819
 2800 018a 0120     		movs	r0, #1
 2801 018c F8E7     		b	.L151
 2802              	.LVL210:
 2803              	.L175:
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2804              		.loc 1 791 14 view .LVU820
 2805 018e 0120     		movs	r0, #1
 2806 0190 F6E7     		b	.L151
 2807              	.L183:
 2808 0192 00BF     		.align	2
 2809              	.L182:
 2810 0194 00200240 		.word	1073881088
 2811 0198 00100240 		.word	1073876992
 2812 019c 00000000 		.word	AHBPrescTable
 2813 01a0 00000000 		.word	SystemCoreClock
 2814 01a4 00000000 		.word	uwTickPrio
 2815              		.cfi_endproc
 2816              	.LFE132:
 2818              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
ARM GAS  /tmp/ccjhGvck.s 			page 94


 2819              		.align	1
 2820              		.global	HAL_RCC_GetHCLKFreq
 2821              		.syntax unified
 2822              		.thumb
 2823              		.thumb_func
 2824              		.fpu fpv4-sp-d16
 2826              	HAL_RCC_GetHCLKFreq:
 2827              	.LFB137:
1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2828              		.loc 1 1030 1 is_stmt 1 view -0
 2829              		.cfi_startproc
 2830              		@ args = 0, pretend = 0, frame = 0
 2831              		@ frame_needed = 0, uses_anonymous_args = 0
 2832              		@ link register save eliminated.
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
 2833              		.loc 1 1031 3 view .LVU822
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2834              		.loc 1 1032 1 is_stmt 0 view .LVU823
 2835 0000 014B     		ldr	r3, .L185
 2836 0002 1868     		ldr	r0, [r3]
 2837 0004 7047     		bx	lr
 2838              	.L186:
 2839 0006 00BF     		.align	2
 2840              	.L185:
 2841 0008 00000000 		.word	SystemCoreClock
 2842              		.cfi_endproc
 2843              	.LFE137:
 2845              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2846              		.align	1
 2847              		.global	HAL_RCC_GetPCLK1Freq
 2848              		.syntax unified
 2849              		.thumb
 2850              		.thumb_func
 2851              		.fpu fpv4-sp-d16
 2853              	HAL_RCC_GetPCLK1Freq:
 2854              	.LFB138:
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2855              		.loc 1 1041 1 is_stmt 1 view -0
ARM GAS  /tmp/ccjhGvck.s 			page 95


 2856              		.cfi_startproc
 2857              		@ args = 0, pretend = 0, frame = 0
 2858              		@ frame_needed = 0, uses_anonymous_args = 0
 2859 0000 08B5     		push	{r3, lr}
 2860              	.LCFI13:
 2861              		.cfi_def_cfa_offset 8
 2862              		.cfi_offset 3, -8
 2863              		.cfi_offset 14, -4
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 2864              		.loc 1 1043 3 view .LVU825
 2865              		.loc 1 1043 11 is_stmt 0 view .LVU826
 2866 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2867              	.LVL211:
 2868              		.loc 1 1043 54 view .LVU827
 2869 0006 074B     		ldr	r3, .L189
 2870 0008 5B68     		ldr	r3, [r3, #4]
 2871              		.loc 1 1043 61 view .LVU828
 2872 000a 03F4E063 		and	r3, r3, #1792
 2873              	.LVL212:
 2874              	.LBB283:
 2875              	.LBI283:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2876              		.loc 2 981 31 is_stmt 1 view .LVU829
 2877              	.LBB284:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2878              		.loc 2 983 3 view .LVU830
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2879              		.loc 2 988 4 view .LVU831
 2880 000e 4FF4E062 		mov	r2, #1792
 2881              		.syntax unified
 2882              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2883 0012 92FAA2F2 		rbit r2, r2
 2884              	@ 0 "" 2
 2885              	.LVL213:
 2886              		.loc 2 1001 3 view .LVU832
 2887              		.loc 2 1001 3 is_stmt 0 view .LVU833
 2888              		.thumb
 2889              		.syntax unified
 2890              	.LBE284:
 2891              	.LBE283:
 2892              		.loc 1 1043 79 view .LVU834
 2893 0016 B2FA82F2 		clz	r2, r2
 2894 001a D340     		lsrs	r3, r3, r2
 2895              		.loc 1 1043 49 view .LVU835
 2896 001c 024A     		ldr	r2, .L189+4
 2897 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 2898              		.loc 1 1044 1 view .LVU836
 2899 0020 D840     		lsrs	r0, r0, r3
 2900 0022 08BD     		pop	{r3, pc}
 2901              	.L190:
 2902              		.align	2
 2903              	.L189:
 2904 0024 00100240 		.word	1073876992
 2905 0028 00000000 		.word	APBPrescTable
 2906              		.cfi_endproc
ARM GAS  /tmp/ccjhGvck.s 			page 96


 2907              	.LFE138:
 2909              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2910              		.align	1
 2911              		.global	HAL_RCC_GetPCLK2Freq
 2912              		.syntax unified
 2913              		.thumb
 2914              		.thumb_func
 2915              		.fpu fpv4-sp-d16
 2917              	HAL_RCC_GetPCLK2Freq:
 2918              	.LFB139:
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2919              		.loc 1 1053 1 is_stmt 1 view -0
 2920              		.cfi_startproc
 2921              		@ args = 0, pretend = 0, frame = 0
 2922              		@ frame_needed = 0, uses_anonymous_args = 0
 2923 0000 08B5     		push	{r3, lr}
 2924              	.LCFI14:
 2925              		.cfi_def_cfa_offset 8
 2926              		.cfi_offset 3, -8
 2927              		.cfi_offset 14, -4
1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 2928              		.loc 1 1055 3 view .LVU838
 2929              		.loc 1 1055 11 is_stmt 0 view .LVU839
 2930 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2931              	.LVL214:
 2932              		.loc 1 1055 53 view .LVU840
 2933 0006 074B     		ldr	r3, .L193
 2934 0008 5B68     		ldr	r3, [r3, #4]
 2935              		.loc 1 1055 60 view .LVU841
 2936 000a 03F46053 		and	r3, r3, #14336
 2937              	.LVL215:
 2938              	.LBB285:
 2939              	.LBI285:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2940              		.loc 2 981 31 is_stmt 1 view .LVU842
 2941              	.LBB286:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2942              		.loc 2 983 3 view .LVU843
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2943              		.loc 2 988 4 view .LVU844
 2944 000e 4FF46052 		mov	r2, #14336
 2945              		.syntax unified
 2946              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2947 0012 92FAA2F2 		rbit r2, r2
 2948              	@ 0 "" 2
 2949              	.LVL216:
 2950              		.loc 2 1001 3 view .LVU845
 2951              		.loc 2 1001 3 is_stmt 0 view .LVU846
ARM GAS  /tmp/ccjhGvck.s 			page 97


 2952              		.thumb
 2953              		.syntax unified
 2954              	.LBE286:
 2955              	.LBE285:
 2956              		.loc 1 1055 78 view .LVU847
 2957 0016 B2FA82F2 		clz	r2, r2
 2958 001a D340     		lsrs	r3, r3, r2
 2959              		.loc 1 1055 48 view .LVU848
 2960 001c 024A     		ldr	r2, .L193+4
 2961 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 2962              		.loc 1 1056 1 view .LVU849
 2963 0020 D840     		lsrs	r0, r0, r3
 2964 0022 08BD     		pop	{r3, pc}
 2965              	.L194:
 2966              		.align	2
 2967              	.L193:
 2968 0024 00100240 		.word	1073876992
 2969 0028 00000000 		.word	APBPrescTable
 2970              		.cfi_endproc
 2971              	.LFE139:
 2973              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2974              		.align	1
 2975              		.global	HAL_RCC_GetOscConfig
 2976              		.syntax unified
 2977              		.thumb
 2978              		.thumb_func
 2979              		.fpu fpv4-sp-d16
 2981              	HAL_RCC_GetOscConfig:
 2982              	.LVL217:
 2983              	.LFB140:
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2984              		.loc 1 1066 1 is_stmt 1 view -0
 2985              		.cfi_startproc
 2986              		@ args = 0, pretend = 0, frame = 0
 2987              		@ frame_needed = 0, uses_anonymous_args = 0
 2988              		@ link register save eliminated.
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 2989              		.loc 1 1068 3 view .LVU851
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 2990              		.loc 1 1071 3 view .LVU852
 2991              		.loc 1 1071 37 is_stmt 0 view .LVU853
 2992 0000 0F23     		movs	r3, #15
 2993 0002 0360     		str	r3, [r0]
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
ARM GAS  /tmp/ccjhGvck.s 			page 98


1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2994              		.loc 1 1076 3 is_stmt 1 view .LVU854
 2995              		.loc 1 1076 10 is_stmt 0 view .LVU855
 2996 0004 2D4B     		ldr	r3, .L208
 2997 0006 1B68     		ldr	r3, [r3]
 2998              		.loc 1 1076 5 view .LVU856
 2999 0008 13F4802F 		tst	r3, #262144
 3000 000c 36D0     		beq	.L196
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 3001              		.loc 1 1078 5 is_stmt 1 view .LVU857
 3002              		.loc 1 1078 33 is_stmt 0 view .LVU858
 3003 000e 4FF4A023 		mov	r3, #327680
 3004 0012 4360     		str	r3, [r0, #4]
 3005              	.L197:
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 3006              		.loc 1 1093 3 is_stmt 1 view .LVU859
 3007              		.loc 1 1093 10 is_stmt 0 view .LVU860
 3008 0014 294B     		ldr	r3, .L208
 3009 0016 1B68     		ldr	r3, [r3]
 3010              		.loc 1 1093 5 view .LVU861
 3011 0018 13F0010F 		tst	r3, #1
 3012 001c 3AD0     		beq	.L199
1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 3013              		.loc 1 1095 5 is_stmt 1 view .LVU862
 3014              		.loc 1 1095 33 is_stmt 0 view .LVU863
 3015 001e 0123     		movs	r3, #1
 3016 0020 C360     		str	r3, [r0, #12]
 3017              	.L200:
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 3018              		.loc 1 1102 3 is_stmt 1 view .LVU864
 3019              		.loc 1 1102 59 is_stmt 0 view .LVU865
 3020 0022 2649     		ldr	r1, .L208
ARM GAS  /tmp/ccjhGvck.s 			page 99


 3021 0024 0B68     		ldr	r3, [r1]
 3022              		.loc 1 1102 64 view .LVU866
 3023 0026 03F0F803 		and	r3, r3, #248
 3024              	.LVL218:
 3025              	.LBB287:
 3026              	.LBI287:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3027              		.loc 2 981 31 is_stmt 1 view .LVU867
 3028              	.LBB288:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3029              		.loc 2 983 3 view .LVU868
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3030              		.loc 2 988 4 view .LVU869
 3031 002a F822     		movs	r2, #248
 3032              		.syntax unified
 3033              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3034 002c 92FAA2F2 		rbit r2, r2
 3035              	@ 0 "" 2
 3036              	.LVL219:
 3037              		.loc 2 1001 3 view .LVU870
 3038              		.loc 2 1001 3 is_stmt 0 view .LVU871
 3039              		.thumb
 3040              		.syntax unified
 3041              	.LBE288:
 3042              	.LBE287:
 3043              		.loc 1 1102 44 view .LVU872
 3044 0030 B2FA82F2 		clz	r2, r2
 3045 0034 D340     		lsrs	r3, r3, r2
 3046              		.loc 1 1102 42 view .LVU873
 3047 0036 0361     		str	r3, [r0, #16]
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 3048              		.loc 1 1105 3 is_stmt 1 view .LVU874
 3049              		.loc 1 1105 10 is_stmt 0 view .LVU875
 3050 0038 0B6A     		ldr	r3, [r1, #32]
 3051              		.loc 1 1105 5 view .LVU876
 3052 003a 13F0040F 		tst	r3, #4
 3053 003e 2CD0     		beq	.L201
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 3054              		.loc 1 1107 5 is_stmt 1 view .LVU877
 3055              		.loc 1 1107 33 is_stmt 0 view .LVU878
 3056 0040 0523     		movs	r3, #5
 3057 0042 8360     		str	r3, [r0, #8]
 3058              	.L202:
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
ARM GAS  /tmp/ccjhGvck.s 			page 100


1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 3059              		.loc 1 1119 3 is_stmt 1 view .LVU879
 3060              		.loc 1 1119 10 is_stmt 0 view .LVU880
 3061 0044 1D4B     		ldr	r3, .L208
 3062 0046 5B6A     		ldr	r3, [r3, #36]
 3063              		.loc 1 1119 5 view .LVU881
 3064 0048 13F0010F 		tst	r3, #1
 3065 004c 30D0     		beq	.L204
1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 3066              		.loc 1 1121 5 is_stmt 1 view .LVU882
 3067              		.loc 1 1121 33 is_stmt 0 view .LVU883
 3068 004e 0123     		movs	r3, #1
 3069 0050 4361     		str	r3, [r0, #20]
 3070              	.L205:
1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 3071              		.loc 1 1130 3 is_stmt 1 view .LVU884
 3072              		.loc 1 1130 10 is_stmt 0 view .LVU885
 3073 0052 1A4B     		ldr	r3, .L208
 3074 0054 1B68     		ldr	r3, [r3]
 3075              		.loc 1 1130 5 view .LVU886
 3076 0056 13F0807F 		tst	r3, #16777216
 3077 005a 2CD0     		beq	.L206
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 3078              		.loc 1 1132 5 is_stmt 1 view .LVU887
 3079              		.loc 1 1132 37 is_stmt 0 view .LVU888
 3080 005c 0223     		movs	r3, #2
 3081 005e 8361     		str	r3, [r0, #24]
 3082              	.L207:
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 3083              		.loc 1 1138 3 is_stmt 1 view .LVU889
 3084              		.loc 1 1138 52 is_stmt 0 view .LVU890
 3085 0060 164B     		ldr	r3, .L208
 3086 0062 5A68     		ldr	r2, [r3, #4]
 3087              		.loc 1 1138 38 view .LVU891
 3088 0064 02F4C032 		and	r2, r2, #98304
 3089              		.loc 1 1138 36 view .LVU892
 3090 0068 C261     		str	r2, [r0, #28]
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 3091              		.loc 1 1139 3 is_stmt 1 view .LVU893
 3092              		.loc 1 1139 49 is_stmt 0 view .LVU894
 3093 006a 5A68     		ldr	r2, [r3, #4]
 3094              		.loc 1 1139 35 view .LVU895
ARM GAS  /tmp/ccjhGvck.s 			page 101


 3095 006c 02F47012 		and	r2, r2, #3932160
 3096              		.loc 1 1139 33 view .LVU896
 3097 0070 0262     		str	r2, [r0, #32]
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
 3098              		.loc 1 1141 3 is_stmt 1 view .LVU897
 3099              		.loc 1 1141 49 is_stmt 0 view .LVU898
 3100 0072 DB6A     		ldr	r3, [r3, #44]
 3101              		.loc 1 1141 35 view .LVU899
 3102 0074 03F00F03 		and	r3, r3, #15
 3103              		.loc 1 1141 33 view .LVU900
 3104 0078 4362     		str	r3, [r0, #36]
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3105              		.loc 1 1143 1 view .LVU901
 3106 007a 7047     		bx	lr
 3107              	.L196:
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3108              		.loc 1 1080 8 is_stmt 1 view .LVU902
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3109              		.loc 1 1080 15 is_stmt 0 view .LVU903
 3110 007c 0F4B     		ldr	r3, .L208
 3111 007e 1B68     		ldr	r3, [r3]
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3112              		.loc 1 1080 10 view .LVU904
 3113 0080 13F4803F 		tst	r3, #65536
 3114 0084 03D0     		beq	.L198
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3115              		.loc 1 1082 5 is_stmt 1 view .LVU905
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3116              		.loc 1 1082 33 is_stmt 0 view .LVU906
 3117 0086 4FF48033 		mov	r3, #65536
 3118 008a 4360     		str	r3, [r0, #4]
 3119 008c C2E7     		b	.L197
 3120              	.L198:
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3121              		.loc 1 1086 5 is_stmt 1 view .LVU907
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3122              		.loc 1 1086 33 is_stmt 0 view .LVU908
 3123 008e 0023     		movs	r3, #0
 3124 0090 4360     		str	r3, [r0, #4]
 3125 0092 BFE7     		b	.L197
 3126              	.L199:
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3127              		.loc 1 1099 5 is_stmt 1 view .LVU909
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3128              		.loc 1 1099 33 is_stmt 0 view .LVU910
 3129 0094 0023     		movs	r3, #0
 3130 0096 C360     		str	r3, [r0, #12]
 3131 0098 C3E7     		b	.L200
 3132              	.L201:
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3133              		.loc 1 1109 8 is_stmt 1 view .LVU911
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3134              		.loc 1 1109 15 is_stmt 0 view .LVU912
 3135 009a 084B     		ldr	r3, .L208
 3136 009c 1B6A     		ldr	r3, [r3, #32]
ARM GAS  /tmp/ccjhGvck.s 			page 102


1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3137              		.loc 1 1109 10 view .LVU913
 3138 009e 13F0010F 		tst	r3, #1
 3139 00a2 02D0     		beq	.L203
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3140              		.loc 1 1111 5 is_stmt 1 view .LVU914
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3141              		.loc 1 1111 33 is_stmt 0 view .LVU915
 3142 00a4 0123     		movs	r3, #1
 3143 00a6 8360     		str	r3, [r0, #8]
 3144 00a8 CCE7     		b	.L202
 3145              	.L203:
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3146              		.loc 1 1115 5 is_stmt 1 view .LVU916
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3147              		.loc 1 1115 33 is_stmt 0 view .LVU917
 3148 00aa 0023     		movs	r3, #0
 3149 00ac 8360     		str	r3, [r0, #8]
 3150 00ae C9E7     		b	.L202
 3151              	.L204:
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3152              		.loc 1 1125 5 is_stmt 1 view .LVU918
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3153              		.loc 1 1125 33 is_stmt 0 view .LVU919
 3154 00b0 0023     		movs	r3, #0
 3155 00b2 4361     		str	r3, [r0, #20]
 3156 00b4 CDE7     		b	.L205
 3157              	.L206:
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3158              		.loc 1 1136 5 is_stmt 1 view .LVU920
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3159              		.loc 1 1136 37 is_stmt 0 view .LVU921
 3160 00b6 0123     		movs	r3, #1
 3161 00b8 8361     		str	r3, [r0, #24]
 3162 00ba D1E7     		b	.L207
 3163              	.L209:
 3164              		.align	2
 3165              	.L208:
 3166 00bc 00100240 		.word	1073876992
 3167              		.cfi_endproc
 3168              	.LFE140:
 3170              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 3171              		.align	1
 3172              		.global	HAL_RCC_GetClockConfig
 3173              		.syntax unified
 3174              		.thumb
 3175              		.thumb_func
 3176              		.fpu fpv4-sp-d16
 3178              	HAL_RCC_GetClockConfig:
 3179              	.LVL220:
 3180              	.LFB141:
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
ARM GAS  /tmp/ccjhGvck.s 			page 103


1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3181              		.loc 1 1154 1 is_stmt 1 view -0
 3182              		.cfi_startproc
 3183              		@ args = 0, pretend = 0, frame = 0
 3184              		@ frame_needed = 0, uses_anonymous_args = 0
 3185              		@ link register save eliminated.
1155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 3186              		.loc 1 1156 3 view .LVU923
1157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
 3187              		.loc 1 1157 3 view .LVU924
1158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 3188              		.loc 1 1160 3 view .LVU925
 3189              		.loc 1 1160 32 is_stmt 0 view .LVU926
 3190 0000 0F23     		movs	r3, #15
 3191 0002 0360     		str	r3, [r0]
1161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 3192              		.loc 1 1163 3 is_stmt 1 view .LVU927
 3193              		.loc 1 1163 51 is_stmt 0 view .LVU928
 3194 0004 0B4B     		ldr	r3, .L211
 3195 0006 5A68     		ldr	r2, [r3, #4]
 3196              		.loc 1 1163 37 view .LVU929
 3197 0008 02F00302 		and	r2, r2, #3
 3198              		.loc 1 1163 35 view .LVU930
 3199 000c 4260     		str	r2, [r0, #4]
1164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 3200              		.loc 1 1166 3 is_stmt 1 view .LVU931
 3201              		.loc 1 1166 52 is_stmt 0 view .LVU932
 3202 000e 5A68     		ldr	r2, [r3, #4]
 3203              		.loc 1 1166 38 view .LVU933
 3204 0010 02F0F002 		and	r2, r2, #240
 3205              		.loc 1 1166 36 view .LVU934
 3206 0014 8260     		str	r2, [r0, #8]
1167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 3207              		.loc 1 1169 3 is_stmt 1 view .LVU935
 3208              		.loc 1 1169 53 is_stmt 0 view .LVU936
 3209 0016 5A68     		ldr	r2, [r3, #4]
 3210              		.loc 1 1169 39 view .LVU937
 3211 0018 02F4E062 		and	r2, r2, #1792
 3212              		.loc 1 1169 37 view .LVU938
 3213 001c C260     		str	r2, [r0, #12]
1170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 3214              		.loc 1 1172 3 is_stmt 1 view .LVU939
ARM GAS  /tmp/ccjhGvck.s 			page 104


 3215              		.loc 1 1172 54 is_stmt 0 view .LVU940
 3216 001e 5B68     		ldr	r3, [r3, #4]
 3217              		.loc 1 1172 39 view .LVU941
 3218 0020 DB08     		lsrs	r3, r3, #3
 3219 0022 03F4E063 		and	r3, r3, #1792
 3220              		.loc 1 1172 37 view .LVU942
 3221 0026 0361     		str	r3, [r0, #16]
1173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 3222              		.loc 1 1175 3 is_stmt 1 view .LVU943
 3223              		.loc 1 1175 32 is_stmt 0 view .LVU944
 3224 0028 034B     		ldr	r3, .L211+4
 3225 002a 1B68     		ldr	r3, [r3]
 3226              		.loc 1 1175 16 view .LVU945
 3227 002c 03F00703 		and	r3, r3, #7
 3228              		.loc 1 1175 14 view .LVU946
 3229 0030 0B60     		str	r3, [r1]
1176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3230              		.loc 1 1176 1 view .LVU947
 3231 0032 7047     		bx	lr
 3232              	.L212:
 3233              		.align	2
 3234              	.L211:
 3235 0034 00100240 		.word	1073876992
 3236 0038 00200240 		.word	1073881088
 3237              		.cfi_endproc
 3238              	.LFE141:
 3240              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 3241              		.align	1
 3242              		.weak	HAL_RCC_CSSCallback
 3243              		.syntax unified
 3244              		.thumb
 3245              		.thumb_func
 3246              		.fpu fpv4-sp-d16
 3248              	HAL_RCC_CSSCallback:
 3249              	.LFB143:
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
1195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
ARM GAS  /tmp/ccjhGvck.s 			page 105


1197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3250              		.loc 1 1201 1 is_stmt 1 view -0
 3251              		.cfi_startproc
 3252              		@ args = 0, pretend = 0, frame = 0
 3253              		@ frame_needed = 0, uses_anonymous_args = 0
 3254              		@ link register save eliminated.
1202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3255              		.loc 1 1205 1 view .LVU949
 3256 0000 7047     		bx	lr
 3257              		.cfi_endproc
 3258              	.LFE143:
 3260              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 3261              		.align	1
 3262              		.global	HAL_RCC_NMI_IRQHandler
 3263              		.syntax unified
 3264              		.thumb
 3265              		.thumb_func
 3266              		.fpu fpv4-sp-d16
 3268              	HAL_RCC_NMI_IRQHandler:
 3269              	.LFB142:
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 3270              		.loc 1 1184 1 view -0
 3271              		.cfi_startproc
 3272              		@ args = 0, pretend = 0, frame = 0
 3273              		@ frame_needed = 0, uses_anonymous_args = 0
 3274 0000 08B5     		push	{r3, lr}
 3275              	.LCFI15:
 3276              		.cfi_def_cfa_offset 8
 3277              		.cfi_offset 3, -8
 3278              		.cfi_offset 14, -4
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3279              		.loc 1 1186 3 view .LVU951
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3280              		.loc 1 1186 6 is_stmt 0 view .LVU952
 3281 0002 064B     		ldr	r3, .L218
 3282 0004 9B68     		ldr	r3, [r3, #8]
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3283              		.loc 1 1186 5 view .LVU953
 3284 0006 13F0800F 		tst	r3, #128
 3285 000a 00D1     		bne	.L217
 3286              	.L214:
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3287              		.loc 1 1194 1 view .LVU954
 3288 000c 08BD     		pop	{r3, pc}
 3289              	.L217:
1189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 3290              		.loc 1 1189 5 is_stmt 1 view .LVU955
 3291 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 3292              	.LVL221:
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccjhGvck.s 			page 106


 3293              		.loc 1 1192 5 view .LVU956
 3294 0012 034B     		ldr	r3, .L218+4
 3295 0014 8022     		movs	r2, #128
 3296 0016 1A70     		strb	r2, [r3]
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3297              		.loc 1 1194 1 is_stmt 0 view .LVU957
 3298 0018 F8E7     		b	.L214
 3299              	.L219:
 3300 001a 00BF     		.align	2
 3301              	.L218:
 3302 001c 00100240 		.word	1073876992
 3303 0020 0A100240 		.word	1073877002
 3304              		.cfi_endproc
 3305              	.LFE142:
 3307              		.global	aPredivFactorTable
 3308              		.global	aPLLMULFactorTable
 3309              		.section	.rodata.aPLLMULFactorTable,"a"
 3310              		.align	2
 3311              		.set	.LANCHOR0,. + 0
 3314              	aPLLMULFactorTable:
 3315 0000 02030405 		.ascii	"\002\003\004\005\006\007\010\011\012\013\014\015\016"
 3315      06070809 
 3315      0A0B0C0D 
 3315      0E
 3316 000d 0F1010   		.ascii	"\017\020\020"
 3317              		.section	.rodata.aPredivFactorTable,"a"
 3318              		.align	2
 3319              		.set	.LANCHOR1,. + 0
 3322              	aPredivFactorTable:
 3323 0000 01020304 		.ascii	"\001\002\003\004\005\006\007\010\011\012\013\014\015"
 3323      05060708 
 3323      090A0B0C 
 3323      0D
 3324 000d 0E0F10   		.ascii	"\016\017\020"
 3325              		.text
 3326              	.Letext0:
 3327              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 3328              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 3329              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 3330              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 3331              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 3332              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 3333              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 3334              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 3335              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/ccjhGvck.s 			page 107


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/ccjhGvck.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccjhGvck.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccjhGvck.s:229    .text.HAL_RCC_DeInit:00000000000000dc $d
     /tmp/ccjhGvck.s:239    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccjhGvck.s:246    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccjhGvck.s:1186   .text.HAL_RCC_OscConfig:0000000000000334 $d
     /tmp/ccjhGvck.s:1192   .text.HAL_RCC_OscConfig:000000000000033c $t
     /tmp/ccjhGvck.s:2044   .text.HAL_RCC_OscConfig:0000000000000634 $d
     /tmp/ccjhGvck.s:2047   .text.HAL_RCC_OscConfig:000000000000063c $t
     /tmp/ccjhGvck.s:2053   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccjhGvck.s:2060   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccjhGvck.s:2147   .text.HAL_RCC_MCOConfig:000000000000004c $d
     /tmp/ccjhGvck.s:2152   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccjhGvck.s:2159   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccjhGvck.s:2200   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccjhGvck.s:2207   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccjhGvck.s:2248   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccjhGvck.s:2255   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccjhGvck.s:2376   .text.HAL_RCC_GetSysClockFreq:0000000000000060 $d
     /tmp/ccjhGvck.s:2384   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccjhGvck.s:2391   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccjhGvck.s:2810   .text.HAL_RCC_ClockConfig:0000000000000194 $d
     /tmp/ccjhGvck.s:2819   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccjhGvck.s:2826   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccjhGvck.s:2841   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccjhGvck.s:2846   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccjhGvck.s:2853   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccjhGvck.s:2904   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
     /tmp/ccjhGvck.s:2910   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccjhGvck.s:2917   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccjhGvck.s:2968   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
     /tmp/ccjhGvck.s:2974   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccjhGvck.s:2981   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccjhGvck.s:3166   .text.HAL_RCC_GetOscConfig:00000000000000bc $d
     /tmp/ccjhGvck.s:3171   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccjhGvck.s:3178   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccjhGvck.s:3235   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccjhGvck.s:3241   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccjhGvck.s:3248   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccjhGvck.s:3261   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccjhGvck.s:3268   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccjhGvck.s:3302   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d
     /tmp/ccjhGvck.s:3322   .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable
     /tmp/ccjhGvck.s:3314   .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/ccjhGvck.s:3310   .rodata.aPLLMULFactorTable:0000000000000000 $d
     /tmp/ccjhGvck.s:3318   .rodata.aPredivFactorTable:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
HAL_GPIO_Init
AHBPrescTable
APBPrescTable
ARM GAS  /tmp/ccjhGvck.s 			page 108


