# system info my_sys_hbm_fp_0 on 2023.01.09.10:44:19
system_info:
name,value
DEVICE,AGMF039R47A2E2VR0
DEVICE_FAMILY,Agilex
GENERATION_ID,0
#
#
# Files generated for my_sys_hbm_fp_0 on 2023.01.09.10:44:19
files:
filepath,kind,attributes,module,is_top
sim/my_sys_hbm_fp_0.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_hbm_fp_0,true
hbm_fp_110/sim/my_sys_hbm_fp_0_hbm_fp_110_edhc4xy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_hbm_fp_0_hbm_fp_110_edhc4xy,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa_seq_params_sim.hex,HEX,,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa_seq_params_sim.txt,OTHER,,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa_seq_params_synth.hex,HEX,,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa_seq_params_synth.txt,OTHER,,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa,false
hbm_arch_fp_10/sim/altera_hbm2e_model.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa,false
hbm_arch_fp_10/sim/altera_hbm_mem.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa,false
hbm_arch_fp_10/sim/cadence/intel_hbmss_nossm_ph2.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa,false
hbm_arch_fp_10/sim/mentor/intel_hbmss_nossm_ph2.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa,false
hbm_arch_fp_10/sim/synopsys/intel_hbmss_nossm_ph2.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa,false
hbm_arch_fp_10/sim/aldec/intel_hbmss_nossm_ph2.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa_top.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa,false
hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa_uibssm.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa,false
altera_iopll_1931/sim/my_sys_hbm_fp_0_altera_iopll_1931_svvuvey.vo,VERILOG,,my_sys_hbm_fp_0_altera_iopll_1931_svvuvey,false
intel_noc_target_100/sim/my_sys_hbm_fp_0_intel_noc_target_100_waoigja.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_intel_noc_target_100_waoigja,false
intel_noc_target_100/sim/my_sys_hbm_fp_0_intel_noc_target_100_ysmzzri.sv,SYSTEM_VERILOG,,my_sys_hbm_fp_0_intel_noc_target_100_ysmzzri,false
altera_reset_controller_1921/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
my_sys_hbm_fp_0.hbm_fp_0,my_sys_hbm_fp_0_hbm_fp_110_edhc4xy
my_sys_hbm_fp_0.hbm_fp_0.arch,my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa
my_sys_hbm_fp_0.hbm_fp_0.uib_pll,my_sys_hbm_fp_0_altera_iopll_1931_svvuvey
my_sys_hbm_fp_0.hbm_fp_0.tniu_ch0_u0,my_sys_hbm_fp_0_intel_noc_target_100_waoigja
my_sys_hbm_fp_0.hbm_fp_0.tniu_ch0_u1,my_sys_hbm_fp_0_intel_noc_target_100_waoigja
my_sys_hbm_fp_0.hbm_fp_0.tniu_uibssm_sb,my_sys_hbm_fp_0_intel_noc_target_100_ysmzzri
my_sys_hbm_fp_0.hbm_fp_0.tniu_ch0_ch1_sb,my_sys_hbm_fp_0_intel_noc_target_100_ysmzzri
my_sys_hbm_fp_0.hbm_fp_0.rst_controller,altera_reset_controller
my_sys_hbm_fp_0.hbm_fp_0.rst_controller_001,altera_reset_controller
my_sys_hbm_fp_0.hbm_fp_0.rst_controller_002,altera_reset_controller
my_sys_hbm_fp_0.hbm_fp_0.rst_controller_003,altera_reset_controller
