\subsection{general\+\_\+periph\+\_\+top Entity Reference}
\label{classgeneral__periph__top}\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}


Collaboration diagram for general\+\_\+periph\+\_\+top\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=178pt]{d9/dd9/classgeneral__periph__top__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf periphcfg\+\_\+pkg}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf D\+E\+V\+\_\+\+F\+A\+M\+I\+LY} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} C\+Y\+C\+L\+O\+N\+E I\+V E \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf N\+\_\+\+G\+P\+IO} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf to\+\_\+periphcfg}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+\+T\+O\+\_\+\+P\+E\+R\+I\+P\+H\+C\+FG}} \textcolor{vhdlchar}{ }} 
\item 
{\bf from\+\_\+periphcfg}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+\+F\+R\+O\+M\+\_\+\+P\+E\+R\+I\+P\+H\+C\+FG}} \textcolor{vhdlchar}{ }} 
\item 
{\bf led1\+\_\+pll1\+\_\+locked}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led1\+\_\+pll2\+\_\+locked}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led1\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf led1\+\_\+g}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led1\+\_\+r}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led2\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led2\+\_\+adf\+\_\+muxout}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led2\+\_\+dac\+\_\+ss}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led2\+\_\+adf\+\_\+ss}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led2\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf led2\+\_\+g}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led2\+\_\+r}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led3\+\_\+g\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led3\+\_\+r\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led3\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf led3\+\_\+hw\+\_\+ver}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf led3\+\_\+g}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led3\+\_\+r}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf gpio\+\_\+dir}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf gpio\+\_\+out\+\_\+val}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf gpio\+\_\+rd\+\_\+val}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf gpio}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fan\+\_\+sens\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fan\+\_\+ctrl\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 20} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!clk@{clk}}
\index{clk@{clk}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 27} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!D\+E\+V\+\_\+\+F\+A\+M\+I\+LY@{D\+E\+V\+\_\+\+F\+A\+M\+I\+LY}}
\index{D\+E\+V\+\_\+\+F\+A\+M\+I\+LY@{D\+E\+V\+\_\+\+F\+A\+M\+I\+LY}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{D\+E\+V\+\_\+\+F\+A\+M\+I\+LY}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+E\+V\+\_\+\+F\+A\+M\+I\+LY} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} C\+Y\+C\+L\+O\+N\+E I\+V E \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classgeneral__periph__top_a9e65bb75cc621e1a842b166c53094a4e}


Definition at line {\bf 22} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!fan\+\_\+ctrl\+\_\+out@{fan\+\_\+ctrl\+\_\+out}}
\index{fan\+\_\+ctrl\+\_\+out@{fan\+\_\+ctrl\+\_\+out}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{fan\+\_\+ctrl\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fan\+\_\+ctrl\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a0dcafd3864b39d66ac995a8ed8b2a9c9}


Definition at line {\bf 68} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!fan\+\_\+sens\+\_\+in@{fan\+\_\+sens\+\_\+in}}
\index{fan\+\_\+sens\+\_\+in@{fan\+\_\+sens\+\_\+in}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{fan\+\_\+sens\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fan\+\_\+sens\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a6a366417453fa2e542f1b17e521ca7b5}


Definition at line {\bf 65} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!from\+\_\+periphcfg@{from\+\_\+periphcfg}}
\index{from\+\_\+periphcfg@{from\+\_\+periphcfg}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{from\+\_\+periphcfg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf from\+\_\+periphcfg} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+\+F\+R\+O\+M\+\_\+\+P\+E\+R\+I\+P\+H\+C\+FG}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a1476060e485a145ee6e35a293b27241e}


Definition at line {\bf 31} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!gpio@{gpio}}
\index{gpio@{gpio}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{gpio}]{\setlength{\rightskip}{0pt plus 5cm}{\bf gpio} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_ab32afb3781f787912eb55f55d7454655}


Definition at line {\bf 62} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!gpio\+\_\+dir@{gpio\+\_\+dir}}
\index{gpio\+\_\+dir@{gpio\+\_\+dir}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{gpio\+\_\+dir}]{\setlength{\rightskip}{0pt plus 5cm}{\bf gpio\+\_\+dir} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_aff56506d74a6ed152b5f20c51be61fee}


Definition at line {\bf 59} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!gpio\+\_\+out\+\_\+val@{gpio\+\_\+out\+\_\+val}}
\index{gpio\+\_\+out\+\_\+val@{gpio\+\_\+out\+\_\+val}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{gpio\+\_\+out\+\_\+val}]{\setlength{\rightskip}{0pt plus 5cm}{\bf gpio\+\_\+out\+\_\+val} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_ae7ccbd3dbc710ce87d321e69ca416dc0}


Definition at line {\bf 60} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!gpio\+\_\+rd\+\_\+val@{gpio\+\_\+rd\+\_\+val}}
\index{gpio\+\_\+rd\+\_\+val@{gpio\+\_\+rd\+\_\+val}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{gpio\+\_\+rd\+\_\+val}]{\setlength{\rightskip}{0pt plus 5cm}{\bf gpio\+\_\+rd\+\_\+val} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a430c3b53daa0ed487a3bf244d4b656b3}


Definition at line {\bf 61} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!ieee@{ieee}}
\index{ieee@{ieee}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classgeneral__periph__top_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 12} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led1\+\_\+ctrl@{led1\+\_\+ctrl}}
\index{led1\+\_\+ctrl@{led1\+\_\+ctrl}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led1\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led1\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_ab374b765d1e35cbc96f327a844d829cc}


Definition at line {\bf 37} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led1\+\_\+g@{led1\+\_\+g}}
\index{led1\+\_\+g@{led1\+\_\+g}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led1\+\_\+g}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led1\+\_\+g} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a42e534d542dac3161d5a21c34d754462}


Definition at line {\bf 38} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led1\+\_\+pll1\+\_\+locked@{led1\+\_\+pll1\+\_\+locked}}
\index{led1\+\_\+pll1\+\_\+locked@{led1\+\_\+pll1\+\_\+locked}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led1\+\_\+pll1\+\_\+locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led1\+\_\+pll1\+\_\+locked} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_ab2d5183b466a999d2438bb1cbd6c2fd9}


Definition at line {\bf 35} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led1\+\_\+pll2\+\_\+locked@{led1\+\_\+pll2\+\_\+locked}}
\index{led1\+\_\+pll2\+\_\+locked@{led1\+\_\+pll2\+\_\+locked}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led1\+\_\+pll2\+\_\+locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led1\+\_\+pll2\+\_\+locked} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a3bd43e40df87a962f824671b1f27bd3c}


Definition at line {\bf 36} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led1\+\_\+r@{led1\+\_\+r}}
\index{led1\+\_\+r@{led1\+\_\+r}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led1\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led1\+\_\+r} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a8a89b1cd69c7ac9054d47538229700a2}


Definition at line {\bf 39} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led2\+\_\+adf\+\_\+muxout@{led2\+\_\+adf\+\_\+muxout}}
\index{led2\+\_\+adf\+\_\+muxout@{led2\+\_\+adf\+\_\+muxout}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led2\+\_\+adf\+\_\+muxout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led2\+\_\+adf\+\_\+muxout} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a295f5d958376ffeedb2c09a1cf654dff}


Definition at line {\bf 43} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led2\+\_\+adf\+\_\+ss@{led2\+\_\+adf\+\_\+ss}}
\index{led2\+\_\+adf\+\_\+ss@{led2\+\_\+adf\+\_\+ss}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led2\+\_\+adf\+\_\+ss}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led2\+\_\+adf\+\_\+ss} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a3c2fadb1138cfe1718733a3dd0faee89}


Definition at line {\bf 45} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led2\+\_\+clk@{led2\+\_\+clk}}
\index{led2\+\_\+clk@{led2\+\_\+clk}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led2\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led2\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a7d3464e443acb54ce371f90bd642cd47}


Definition at line {\bf 42} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led2\+\_\+ctrl@{led2\+\_\+ctrl}}
\index{led2\+\_\+ctrl@{led2\+\_\+ctrl}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led2\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led2\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a5c0409b86e13de4b2d0c0620b559dbc6}


Definition at line {\bf 46} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led2\+\_\+dac\+\_\+ss@{led2\+\_\+dac\+\_\+ss}}
\index{led2\+\_\+dac\+\_\+ss@{led2\+\_\+dac\+\_\+ss}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led2\+\_\+dac\+\_\+ss}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led2\+\_\+dac\+\_\+ss} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a0dcbe83a34907e5a01361731ab3f5bd9}


Definition at line {\bf 44} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led2\+\_\+g@{led2\+\_\+g}}
\index{led2\+\_\+g@{led2\+\_\+g}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led2\+\_\+g}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led2\+\_\+g} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a6b99286e836c933c4ee24d7e06ad22ed}


Definition at line {\bf 47} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led2\+\_\+r@{led2\+\_\+r}}
\index{led2\+\_\+r@{led2\+\_\+r}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led2\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led2\+\_\+r} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_ada6ae8025a53618f0e28352b7c92c7f1}


Definition at line {\bf 48} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led3\+\_\+ctrl@{led3\+\_\+ctrl}}
\index{led3\+\_\+ctrl@{led3\+\_\+ctrl}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led3\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led3\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_ad2405006b055fcf20c4adbcb811dc97c}


Definition at line {\bf 53} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led3\+\_\+g@{led3\+\_\+g}}
\index{led3\+\_\+g@{led3\+\_\+g}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led3\+\_\+g}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led3\+\_\+g} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a73b961e0590b093f0c02115db7ae1e58}


Definition at line {\bf 55} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led3\+\_\+g\+\_\+in@{led3\+\_\+g\+\_\+in}}
\index{led3\+\_\+g\+\_\+in@{led3\+\_\+g\+\_\+in}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led3\+\_\+g\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led3\+\_\+g\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a6257e5f4dc27816dbfd342d7df2eb484}


Definition at line {\bf 51} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led3\+\_\+hw\+\_\+ver@{led3\+\_\+hw\+\_\+ver}}
\index{led3\+\_\+hw\+\_\+ver@{led3\+\_\+hw\+\_\+ver}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led3\+\_\+hw\+\_\+ver}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led3\+\_\+hw\+\_\+ver} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a6c8c5b4f526548e449d178779af6bd55}


Definition at line {\bf 54} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led3\+\_\+r@{led3\+\_\+r}}
\index{led3\+\_\+r@{led3\+\_\+r}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led3\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led3\+\_\+r} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a72f4b51550939fe5fecacbbebe57551b}


Definition at line {\bf 56} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!led3\+\_\+r\+\_\+in@{led3\+\_\+r\+\_\+in}}
\index{led3\+\_\+r\+\_\+in@{led3\+\_\+r\+\_\+in}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{led3\+\_\+r\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led3\+\_\+r\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a0f3ac834a3d2bfc5dae8292ab90f6e2f}


Definition at line {\bf 52} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!N\+\_\+\+G\+P\+IO@{N\+\_\+\+G\+P\+IO}}
\index{N\+\_\+\+G\+P\+IO@{N\+\_\+\+G\+P\+IO}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{N\+\_\+\+G\+P\+IO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf N\+\_\+\+G\+P\+IO} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classgeneral__periph__top_aae0bc71fcf5c9c9288df07f9d6c837f1}


Definition at line {\bf 24} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classgeneral__periph__top_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 14} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!periphcfg\+\_\+pkg@{periphcfg\+\_\+pkg}}
\index{periphcfg\+\_\+pkg@{periphcfg\+\_\+pkg}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{periphcfg\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf periphcfg\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classgeneral__periph__top_a0b700165f71679262d949cd2bcc9f352}


Definition at line {\bf 15} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 28} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classgeneral__periph__top_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 13} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}!to\+\_\+periphcfg@{to\+\_\+periphcfg}}
\index{to\+\_\+periphcfg@{to\+\_\+periphcfg}!general\+\_\+periph\+\_\+top@{general\+\_\+periph\+\_\+top}}
\paragraph[{to\+\_\+periphcfg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf to\+\_\+periphcfg} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+\+T\+O\+\_\+\+P\+E\+R\+I\+P\+H\+C\+FG}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classgeneral__periph__top_a1d918accd653013fe780d8028514b4f1}


Definition at line {\bf 30} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/general\+\_\+periph/synth/{\bf general\+\_\+periph\+\_\+top.\+vhd}\end{DoxyCompactItemize}
