// Seed: 1219591456
module module_0 (
    output wor id_0,
    output tri1 id_1,
    input tri id_2,
    output supply1 id_3,
    output tri1 id_4,
    output wire id_5,
    output tri1 id_6
);
  uwire id_8 = 1'b0;
endmodule
module module_1 #(
    parameter id_4 = 32'd59
) (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    output wire id_3,
    output wand _id_4,
    input tri id_5
);
  logic id_7;
  ;
  logic [id_4 : {  -1  {  1  }  }] id_8 = id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
