// Seed: 605071316
module module_0 (
    output tri1 id_0,
    output wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wor id_9,
    output wire id_10,
    input uwire id_11,
    input supply0 id_12
);
  wire id_14;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wor id_4,
    input wire id_5
    , id_32,
    output tri0 id_6,
    input wire id_7,
    input tri1 id_8,
    input uwire id_9,
    output wor id_10,
    input wor id_11,
    output wire id_12,
    input tri id_13,
    input supply1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input wand id_17,
    input tri0 id_18,
    output supply1 id_19,
    output tri id_20,
    input tri1 id_21,
    output wire id_22,
    output uwire id_23,
    output uwire id_24,
    output wire id_25,
    output supply1 id_26,
    input uwire id_27,
    input supply0 id_28,
    input wire id_29,
    input supply0 id_30
);
  integer id_33;
  module_0(
      id_6, id_22, id_12, id_15, id_20, id_17, id_13, id_26, id_4, id_11, id_26, id_29, id_27
  );
endmodule
