

================================================================
== Vivado HLS Report for 'combine'
================================================================
* Date:           Tue Dec  2 14:36:08 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1029|  1029|         7|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: magFrame_V [1/1] 0.00ns
entry:0  %magFrame_V = alloca [1024 x i32], align 4      ; <[1024 x i32]*> [#uses=2]

ST_1: phaseFrame_V [1/1] 0.00ns
entry:1  %phaseFrame_V = alloca [1024 x i26], align 4    ; <[1024 x i26]*> [#uses=2]

ST_1: previousPhase_V [1/1] 0.00ns
entry:2  %previousPhase_V = alloca [1024 x i1], align 1  ; <[1024 x i1]*> [#uses=2]

ST_1: time_domain_V [1/1] 0.00ns
entry:3  %time_domain_V = alloca [1024 x i32], align 4   ; <[1024 x i32]*> [#uses=1]

ST_1: stg_19 [1/1] 1.39ns
entry:4  br label %bb2


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
bb2:0  %i = phi i11 [ 0, %entry ], [ %i_1, %bb ]       ; <i11> [#uses=3]

ST_2: exitcond [1/1] 2.11ns
bb2:1  %exitcond = icmp eq i11 %i, -1024               ; <i1> [#uses=1]

ST_2: i_1 [1/1] 1.84ns
bb2:2  %i_1 = add i11 %i, 1                            ; <i11> [#uses=1]

ST_2: stg_23 [1/1] 0.00ns
bb2:3  br i1 %exitcond, label %bb3, label %bb

ST_2: tmp_s [1/1] 0.00ns
bb:3  %tmp_s = zext i11 %i to i64                     ; <i64> [#uses=3]

ST_2: currentFrame_V_addr [1/1] 0.00ns
bb:4  %currentFrame_V_addr = getelementptr [1024 x i17]* @currentFrame_V, i64 0, i64 %tmp_s ; <i17*> [#uses=1]

ST_2: currentFrame_V_load [2/2] 2.39ns
bb:5  %currentFrame_V_load = load i17* %currentFrame_V_addr ; <i17> [#uses=1]

ST_2: wn_V_addr [1/1] 0.00ns
bb:7  %wn_V_addr = getelementptr [1024 x i20]* @wn_V, i64 0, i64 %tmp_s ; <i20*> [#uses=1]

ST_2: wn_V_load [2/2] 2.39ns
bb:8  %wn_V_load = load i20* %wn_V_addr               ; <i20> [#uses=1]


 <State 3>: 2.39ns
ST_3: currentFrame_V_load [1/2] 2.39ns
bb:5  %currentFrame_V_load = load i17* %currentFrame_V_addr ; <i17> [#uses=1]

ST_3: wn_V_load [1/2] 2.39ns
bb:8  %wn_V_load = load i20* %wn_V_addr               ; <i20> [#uses=1]


 <State 4>: 6.66ns
ST_4: OP1_V_cast [1/1] 0.00ns
bb:6  %OP1_V_cast = zext i17 %currentFrame_V_load to i37 ; <i37> [#uses=1]

ST_4: OP2_V_cast [1/1] 0.00ns
bb:9  %OP2_V_cast = zext i20 %wn_V_load to i37        ; <i37> [#uses=1]

ST_4: r_V [1/1] 6.66ns
bb:10  %r_V = mul i37 %OP2_V_cast, %OP1_V_cast         ; <i37> [#uses=1]


 <State 5>: 6.36ns
ST_5: OP1_V_64_cast [1/1] 0.00ns
bb:11  %OP1_V_64_cast = zext i37 %r_V to i56           ; <i56> [#uses=1]

ST_5: r_V_129 [4/4] 6.36ns
bb:12  %r_V_129 = mul i56 %OP1_V_64_cast, 741455       ; <i56> [#uses=1]


 <State 6>: 6.36ns
ST_6: r_V_129 [3/4] 6.36ns
bb:12  %r_V_129 = mul i56 %OP1_V_64_cast, 741455       ; <i56> [#uses=1]


 <State 7>: 6.36ns
ST_7: r_V_129 [2/4] 6.36ns
bb:12  %r_V_129 = mul i56 %OP1_V_64_cast, 741455       ; <i56> [#uses=1]


 <State 8>: 8.75ns
ST_8: empty [1/1] 0.00ns
bb:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_8: tmp_41 [1/1] 0.00ns
bb:1  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15) nounwind ; <i32> [#uses=1]

ST_8: stg_40 [1/1] 0.00ns
bb:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str50) nounwind

ST_8: r_V_129 [1/4] 6.36ns
bb:12  %r_V_129 = mul i56 %OP1_V_64_cast, 741455       ; <i56> [#uses=1]

ST_8: tmp [1/1] 0.00ns
bb:13  %tmp = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %r_V_129, i32 40, i32 55) ; <i16> [#uses=1]

ST_8: tmp_9 [1/1] 0.00ns
bb:14  %tmp_9 = zext i16 %tmp to i32                   ; <i32> [#uses=1]

ST_8: currentFrameWindowed_V_addr [1/1] 0.00ns
bb:15  %currentFrameWindowed_V_addr = getelementptr [1024 x i32]* %currentFrameWindowed_V, i64 0, i64 %tmp_s ; <i32*> [#uses=1]

ST_8: stg_45 [1/1] 2.39ns
bb:16  store i32 %tmp_9, i32* %currentFrameWindowed_V_addr, align 4

ST_8: empty_147 [1/1] 0.00ns
bb:17  %empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_41) nounwind ; <i32> [#uses=0]

ST_8: stg_47 [1/1] 0.00ns
bb:18  br label %bb2


 <State 9>: 0.00ns
ST_9: stg_48 [2/2] 0.00ns
bb3:0  call fastcc void @FFT([1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)


 <State 10>: 0.00ns
ST_10: stg_49 [1/2] 0.00ns
bb3:0  call fastcc void @FFT([1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)


 <State 11>: 0.00ns
ST_11: stg_50 [2/2] 0.00ns
bb3:1  call fastcc void @cal_mag_phase([1024 x i32]* %magFrame_V, [1024 x i26]* %phaseFrame_V, [1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V) nounwind


 <State 12>: 2.39ns
ST_12: stg_51 [1/2] 0.00ns
bb3:1  call fastcc void @cal_mag_phase([1024 x i32]* %magFrame_V, [1024 x i26]* %phaseFrame_V, [1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V) nounwind

ST_12: previousPhase_V_addr [1/1] 0.00ns
bb3:2  %previousPhase_V_addr = getelementptr [1024 x i1]* %previousPhase_V, i64 0, i64 0 ; <i1*> [#uses=1]

ST_12: stg_53 [1/1] 2.39ns
bb3:3  store i1 false, i1* %previousPhase_V_addr


 <State 13>: 0.00ns
ST_13: stg_54 [2/2] 0.00ns
bb3:4  call fastcc void @pitchshifting([1024 x i32]* %magFrame_V, [1024 x i26]* %phaseFrame_V, [1024 x i1]* %previousPhase_V, [1024 x i32]* %time_domain_V) nounwind


 <State 14>: 0.00ns
ST_14: stg_55 [1/2] 0.00ns
bb3:4  call fastcc void @pitchshifting([1024 x i32]* %magFrame_V, [1024 x i26]* %phaseFrame_V, [1024 x i1]* %previousPhase_V, [1024 x i32]* %time_domain_V) nounwind

ST_14: stg_56 [1/1] 0.00ns
bb3:5  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
