Michael Bershteyn, Calculatoin of Multiple Sets of Weights for Weighted-Random Testing, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.1031-1040, October 17-21, 1993
BRGLEZ, F., BRYANT, D., AND KOZMINSKI, K. 1989. Combinational profiles of sequential benchmark circuits. In Proceedings of the IEEE Symposium on Circuits and Systems, 1929-1934.
BRGLEZ, F. AND FUJIWARA, g. 1985. A neural netlist of 10 combinational benchmark circuits and a target translator in FORTRAN. In Proceedings of the IEEE Symposium on Circuits and Systems.
CHAKRAVARTY, S. AND THADIKARAN, P.J. 1993. Simulation and Generation of IDDQ Tests for Bridging Faults in Combinational Circuits. In Proceedings of the IEEE VLSI Test Symposium, 25-32.
Sreejit Chakravarty , Paul J. Thadikaran, A Study of IDDQ Subset Selection Algorithms for Bridging Faults, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.403-412, October 02-06, 1994
Sreejit Chakravarty , Paul J. Thadikaran, Algorithms to selectIDDQmeasurement points to detect bridging faults, Journal of Electronic Testing: Theory and Applications, v.8 n.3, p.275-285, June 1996[doi>10.1007/BF00133389]
Sreejit Chakravarty , Paul J. Thadikaran, Simulation and Generation of IDDQ Tests for Bridging Faults in Combinational Circuits, IEEE Transactions on Computers, v.45 n.10, p.1131-1140, October 1996[doi>10.1109/12.543707]
Wu-Tung Cheng , Tapan J. Chakraborty, Gentest: An Automatic Test-Generation System for Sequential Circuits, Computer, v.22 n.4, p.43-49, April 1989[doi>10.1109/2.25381]
DEBANY, W. 1993. Coverage of node shorts using internal access and equivalence classes. J. Comput. Aided VLSI Des. 1, 1, 71-86.
FELTMAN, D. 1988. Current Sensing for Built-In Testing of CMOS circuits. In Proceedings of the IEEE Conference on Computer-Aided Design, 454-457.
GUPTA, R. AND BREUER, M. 1991. Ordering storage elements in a single scan chain. In Proceedings of the IEEE International Conference on Computer-Aided Design (Santa Clara, CA, Nov. 11-14, 1991). IEEE Computer Society Press, Los Alamitos, CA, 408-411.
Sybille Hellebrand , Birgit Reeb , Steffen Tarnick , Hans-Joachim Wunderlich, Pattern generation for a deterministic BIST scheme, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.88-94, November 05-09, 1995, San Jose, California, United States
Sybille Hellebrand , Steffen Tarnick , Bernard Courtois , Janusz Rajski, Generation of Vector Patterns Through Reseeding of Multipe-Polynominal Linear Feedback Shift Registers, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.120-129, September 20-24, 1992
Yoshinobu Higami , Seiji Kajihara , Kozo Kinoshita, Reduced Scan Shift: A New Testing Method for Sequential Circuit, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.624-630, October 02-06, 1994
JEE, A. AND FERGUSON, F.J. 1993. Carafe: An inductive fault analysis tool for CMOS VLSI circuits. In Proceedings of the IEEE VLSI Test Symposium, 92-98.
Rohit Kapur , Srinivas Patil , Thomas J. Snethen , Thomas W. Williams, Design of an Efficient Weighted-Random-Pattern Generation System, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.491-500, October 02-06, 1994
LARABEE, T. 1992. Test pattern generation using Boolean satisfiability. IEEE Trans. Computer-Aided Des. 11, 1 (Jan. 1992), 4-15.
Soo Y. Lee , Kewal K. Saluja, An algorithm to reduce test application time in full scan designs, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.17-20, November 1992, Santa Clara, California, United States
LEE, K. J. AND BREUER, M.A. 1992. Design and test rules for CMOS circuits to facilitate IDDQ test of bridging faults. IEEE Trans. Computer-Aided Des. 11, 5 659-669.
W. Maly, Realistic fault modeling for VLSI testing, Proceedings of the 24th ACM/IEEE conference on Design automation, p.173-180, June 28-July 01, 1987, Miami Beach, Florida, United States[doi>10.1145/37888.37914]
MALY, W. AND NIGH, P. 1988. Built-in current testing: feasibility study. In Proceedings of the IEEE/ACM Conference on Computer-Aided Design (Santa Clara, CA, 1988), 340-343.
MALY, W., SHEN, J. P., AND FERGUSON, F.J. 1984. Systematic characterization of physical defects for fault analysis of MOS IC cells. Proceedings of the IEEE International Test Conference, 390-399.
Sean P. Morley , Ralph Marlett, Selectable Length Partial Scan: A Method to Reduce Vector Length, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.385-392, October 26-30, 1991
MURADALI, F., AGRAWAL, V. K., AND NADEAU-DOSTIE, B. 1990. A New Procedure for Weighted Random Built-In Self-Test. In Proceedings of the IEEE International Test Conference, 660-669.
Thomas Niermann , Janak H. Patel, HITEC: a test generation package for sequential circuits, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
Phil Nigh , Wojciech Maly, Test Generation for Current Testing (CMOS ICs), IEEE Design & Test, v.7 n.1, p.26-38, January 1990[doi>10.1109/54.46891]
Stephen Pateras , Janusz Rajski, Cube-Contained Random Patterns and Their Applications to the Complete Testing of Synthesized Multi-Level Circuits, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.473-482, October 26-30, 1991
POMERANTZ, I. AND REDDY, S.M. 1993. 3-weight pseudo random test generation based on a deterministic test set for combinational and sequential circuits. IEEE Trans. Computer- Aided Des. 12, 7 (July 1993), 1050-1058.
RODRIQUEZ-MONTANES, R. AND FIGUERAS, J. 1994. Analysis of bridging defects in sequential CMOS circuits and their current testability. In Proceedings of the European Design and Test Conference.
SECHEN, C. 1988. VLSI placement and global routing using simulated annealing. Kluwer Academic Publishers, Hingham, MA.
P. Thadikaran , S. Chadravarty, Fast Algorithms for Computer IDDQ Tests for Combination Circuits, Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication, p.103, January 03-06, 1996
