============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 15 2025  01:45:29 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (58400 ps) Late External Delay Assertion at pin p_out[0]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) shiftreg_shifter_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) p_out[0]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     400                  
             Slack:=   58400                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_51_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[0]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  shiftreg_shifter_reg[0]/Q  -       CK->Q R     SDFFQX1        1  4.9    29   375    3975    (-,-) 
  g34056/Y                   -       A->Y  R     BUFX8          3 13.2    15    25    4000    (-,-) 
  p_out[0]                   -       -     R     (port)         -    -     -     0    4000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 2: MET (58400 ps) Late External Delay Assertion at pin p_out[1]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) shiftreg_shifter_reg[1]/CK
          Clock: (R) My_CLK
       Endpoint: (R) p_out[1]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     400                  
             Slack:=   58400                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_50_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[1]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  shiftreg_shifter_reg[1]/Q  -       CK->Q R     SDFFQX1        1  4.9    29   375    3975    (-,-) 
  g34057/Y                   -       A->Y  R     BUFX8          3 13.2    15    25    4000    (-,-) 
  p_out[1]                   -       -     R     (port)         -    -     -     0    4000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 3: MET (58400 ps) Late External Delay Assertion at pin p_out[2]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) shiftreg_shifter_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) p_out[2]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     400                  
             Slack:=   58400                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_49_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[2]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  shiftreg_shifter_reg[2]/Q  -       CK->Q R     SDFFQX1        1  4.9    29   375    3975    (-,-) 
  g34058/Y                   -       A->Y  R     BUFX8          3 13.2    15    25    4000    (-,-) 
  p_out[2]                   -       -     R     (port)         -    -     -     0    4000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 4: MET (58400 ps) Late External Delay Assertion at pin p_out[3]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) shiftreg_shifter_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) p_out[3]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     400                  
             Slack:=   58400                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_48_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  shiftreg_shifter_reg[3]/Q  -       CK->Q R     SDFFQX1        1  4.9    29   375    3975    (-,-) 
  g34059/Y                   -       A->Y  R     BUFX8          3 13.2    15    25    4000    (-,-) 
  p_out[3]                   -       -     R     (port)         -    -     -     0    4000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 5: MET (58400 ps) Late External Delay Assertion at pin p_out[4]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) shiftreg_shifter_reg[4]/CK
          Clock: (R) My_CLK
       Endpoint: (R) p_out[4]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     400                  
             Slack:=   58400                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_47_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[4]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  shiftreg_shifter_reg[4]/Q  -       CK->Q R     SDFFQX1        1  4.9    29   375    3975    (-,-) 
  g34060/Y                   -       A->Y  R     BUFX8          3 13.2    15    25    4000    (-,-) 
  p_out[4]                   -       -     R     (port)         -    -     -     0    4000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 6: MET (58400 ps) Late External Delay Assertion at pin p_out[5]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) shiftreg_shifter_reg[5]/CK
          Clock: (R) My_CLK
       Endpoint: (R) p_out[5]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     400                  
             Slack:=   58400                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_46_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[5]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  shiftreg_shifter_reg[5]/Q  -       CK->Q R     SDFFQX1        1  4.9    29   375    3975    (-,-) 
  g34061/Y                   -       A->Y  R     BUFX8          3 13.2    15    25    4000    (-,-) 
  p_out[5]                   -       -     R     (port)         -    -     -     0    4000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 7: MET (58400 ps) Late External Delay Assertion at pin p_out[6]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) shiftreg_shifter_reg[6]/CK
          Clock: (R) My_CLK
       Endpoint: (R) p_out[6]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     400                  
             Slack:=   58400                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_45_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[6]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  shiftreg_shifter_reg[6]/Q  -       CK->Q R     SDFFQX1        1  4.9    29   375    3975    (-,-) 
  g34062/Y                   -       A->Y  R     BUFX8          3 13.2    15    25    4000    (-,-) 
  p_out[6]                   -       -     R     (port)         -    -     -     0    4000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 8: MET (58400 ps) Late External Delay Assertion at pin p_out[7]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) shiftreg_shifter_reg[7]/CK
          Clock: (R) My_CLK
       Endpoint: (R) p_out[7]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     400                  
             Slack:=   58400                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_44_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[7]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  shiftreg_shifter_reg[7]/Q  -       CK->Q R     SDFFQX1        1  4.9    29   375    3975    (-,-) 
  g34063/Y                   -       A->Y  R     BUFX8          3 13.2    15    25    4000    (-,-) 
  p_out[7]                   -       -     R     (port)         -    -     -     0    4000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 9: MET (58400 ps) Late External Delay Assertion at pin p_out[8]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) shiftreg_shifter_reg[8]/CK
          Clock: (R) My_CLK
       Endpoint: (R) p_out[8]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     400                  
             Slack:=   58400                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_43_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[8]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  shiftreg_shifter_reg[8]/Q  -       CK->Q R     SDFFQX1        1  4.9    29   375    3975    (-,-) 
  g34064/Y                   -       A->Y  R     BUFX8          3 13.2    15    25    4000    (-,-) 
  p_out[8]                   -       -     R     (port)         -    -     -     0    4000    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 10: MET (58411 ps) Late External Delay Assertion at pin io_pad[2]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) rom_0_io_out_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) io_pad[2]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     389                  
             Slack:=   58411                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_39_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  rom_0_io_out_reg[2]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  rom_0_io_out_reg[2]/Q  -       CK->Q R     DFFTRX2        3 13.2    39   389    3989    (-,-) 
  io_pad[2]              -       -     R     (port)         -    -     -     0    3989    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 11: MET (58411 ps) Late External Delay Assertion at pin io_pad[3]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) rom_0_io_out_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) io_pad[3]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     389                  
             Slack:=   58411                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_38_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  rom_0_io_out_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  rom_0_io_out_reg[3]/Q  -       CK->Q R     DFFTRX2        3 13.2    39   389    3989    (-,-) 
  io_pad[3]              -       -     R     (port)         -    -     -     0    3989    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 12: MET (58411 ps) Late External Delay Assertion at pin io_pad[6]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) rom_1_io_out_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) io_pad[6]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     389                  
             Slack:=   58411                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_35_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  rom_1_io_out_reg[2]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  rom_1_io_out_reg[2]/Q  -       CK->Q R     DFFTRX2        3 13.2    39   389    3989    (-,-) 
  io_pad[6]              -       -     R     (port)         -    -     -     0    3989    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 13: MET (58411 ps) Late External Delay Assertion at pin io_pad[7]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) rom_1_io_out_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) io_pad[7]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     389                  
             Slack:=   58411                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_34_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  rom_1_io_out_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  rom_1_io_out_reg[3]/Q  -       CK->Q R     DFFTRX2        3 13.2    39   389    3989    (-,-) 
  io_pad[7]              -       -     R     (port)         -    -     -     0    3989    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 14: MET (58416 ps) Late External Delay Assertion at pin p_out[9]
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) shiftreg_shifter_reg[9]/CK
          Clock: (R) My_CLK
       Endpoint: (R) p_out[9]
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
      Output Delay:-     600                  
       Uncertainty:-     600                  
     Required Time:=   62400                  
      Launch Clock:-    3600                  
         Data Path:-     384                  
             Slack:=   58416                  

Exceptions/Constraints:
  output_delay             600             O_DELAY_42_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[9]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  shiftreg_shifter_reg[9]/Q  -       CK->Q R     SDFFQX2        2 11.0    33   384    3984    (-,-) 
  p_out[9]                   -       -     R     (port)         -    -     -     0    3984    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 15: MET (58482 ps) Setup Check with Pin ram_0_char_num_reg[0]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-     -89                  
       Uncertainty:-     600                  
     Required Time:=   63089                  
      Launch Clock:-    3600                  
         Data Path:-    1007                  
             Slack:=   58482                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 17.8    52   377    3977    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.9    37    27    4004    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.2    30    24    4028    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.6    42    37    4065    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 14.2    47    32    4096    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  9.2    53    43    4139    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.2    17    48    4187    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.4    30    49    4236    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 30.0    24    55    4292    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 18.5    53    48    4340    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.5    37    44    4384    (-,-) 
  g33349__5115/Y               -       A->Y  F     MX2X1          2  6.9    40    49    4433    (-,-) 
  g33229__7482/Y               -       AN->Y F     NAND2BX1       1  4.2    49    39    4472    (-,-) 
  g33205__8428/Y               -       B->Y  F     OR2X1          2  6.9    40    44    4516    (-,-) 
  g33114__7410/Y               -       B->Y  R     NOR2X2         4 10.7    64    43    4559    (-,-) 
  g33006__2398/Y               -       A1->Y R     AO22X1         1  4.2    27    48    4607    (-,-) 
  ram_0_char_num_reg[0]/D      -       -     R     DFFX1          1    -     -     0    4607    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 16: MET (58482 ps) Setup Check with Pin ram_0_char_num_reg[3]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-     -89                  
       Uncertainty:-     600                  
     Required Time:=   63089                  
      Launch Clock:-    3600                  
         Data Path:-    1007                  
             Slack:=   58482                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 17.8    52   377    3977    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.9    37    27    4004    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.2    30    24    4028    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.6    42    37    4065    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 14.2    47    32    4096    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  9.2    53    43    4139    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.2    17    48    4187    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.4    30    49    4236    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 30.0    24    55    4292    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 18.5    53    48    4340    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.5    37    44    4384    (-,-) 
  g33349__5115/Y               -       A->Y  F     MX2X1          2  6.9    40    49    4433    (-,-) 
  g33229__7482/Y               -       AN->Y F     NAND2BX1       1  4.2    49    39    4472    (-,-) 
  g33205__8428/Y               -       B->Y  F     OR2X1          2  6.9    40    44    4516    (-,-) 
  g33114__7410/Y               -       B->Y  R     NOR2X2         4 10.7    64    43    4559    (-,-) 
  g33003__7410/Y               -       A1->Y R     AO22X1         1  4.2    27    48    4607    (-,-) 
  ram_0_char_num_reg[3]/D      -       -     R     DFFX1          1    -     -     0    4607    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 17: MET (58491 ps) Setup Check with Pin ram_0_char_num_reg[2]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-     -98                  
       Uncertainty:-     600                  
     Required Time:=   63098                  
      Launch Clock:-    3600                  
         Data Path:-    1007                  
             Slack:=   58491                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 17.8    52   377    3977    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.9    37    27    4004    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.2    30    24    4028    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.6    42    37    4065    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 14.2    47    32    4096    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  9.2    53    43    4139    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.2    17    48    4187    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.4    30    49    4236    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 30.0    24    55    4292    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 18.5    53    48    4340    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.5    37    44    4384    (-,-) 
  g33349__5115/Y               -       A->Y  F     MX2X1          2  6.9    40    49    4433    (-,-) 
  g33229__7482/Y               -       AN->Y F     NAND2BX1       1  4.2    49    39    4472    (-,-) 
  g33205__8428/Y               -       B->Y  F     OR2X1          2  6.9    40    44    4516    (-,-) 
  g33114__7410/Y               -       B->Y  R     NOR2X2         4 10.7    64    43    4559    (-,-) 
  g33004__6417/Y               -       A1->Y R     AO22X1         1  4.2    27    48    4607    (-,-) 
  ram_0_char_num_reg[2]/D      -       -     R     DFFQX2         1    -     -     0    4607    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 18: MET (58491 ps) Setup Check with Pin ram_0_char_num_reg[1]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-     -98                  
       Uncertainty:-     600                  
     Required Time:=   63098                  
      Launch Clock:-    3600                  
         Data Path:-    1007                  
             Slack:=   58491                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 17.8    52   377    3977    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.9    37    27    4004    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.2    30    24    4028    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.6    42    37    4065    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 14.2    47    32    4096    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  9.2    53    43    4139    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.2    17    48    4187    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.4    30    49    4236    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 30.0    24    55    4292    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 18.5    53    48    4340    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.5    37    44    4384    (-,-) 
  g33349__5115/Y               -       A->Y  F     MX2X1          2  6.9    40    49    4433    (-,-) 
  g33229__7482/Y               -       AN->Y F     NAND2BX1       1  4.2    49    39    4472    (-,-) 
  g33205__8428/Y               -       B->Y  F     OR2X1          2  6.9    40    44    4516    (-,-) 
  g33114__7410/Y               -       B->Y  R     NOR2X2         4 10.7    64    43    4559    (-,-) 
  g33005__5477/Y               -       A1->Y R     AO22X1         1  4.2    27    48    4607    (-,-) 
  ram_0_char_num_reg[1]/D      -       -     R     DFFQX2         1    -     -     0    4607    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 19: MET (58517 ps) Setup Check with Pin i4004_id_board_n0405_reg/CK->SI
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_n0405_reg/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -117                  
       Uncertainty:-     600                  
     Required Time:=   63117                  
      Launch Clock:-    3600                  
         Data Path:-     999                  
             Slack:=   58517                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  R     DFFHQX1        3  9.2    52   419    4019    (-,-) 
  g18579__5526/Y               -       B->Y   R     AND2X1         2  7.0    41    44    4063    (-,-) 
  g18543__5526/Y               -       B0->Y  F     AOI2BB1X2      3  8.7    35    26    4089    (-,-) 
  g18537/Y                     -       A->Y   R     INVX1          2  6.5    43    30    4119    (-,-) 
  g18508__5477/Y               -       A1N->Y R     AOI2BB1X2      3  8.7    52    44    4164    (-,-) 
  g18504/Y                     -       A->Y   F     INVX1          2  6.5    44    34    4197    (-,-) 
  g18498__3680/Y               -       A1N->Y F     AOI2BB1X2      4 10.7    40    49    4246    (-,-) 
  g18490__5477/Y               -       A1->Y  F     AO21X1         2  6.5    38    44    4290    (-,-) 
  g18487__1666/Y               -       B0->Y  R     AOI2BB1X1      1  4.2    50    37    4328    (-,-) 
  g18484__9315/Y               -       B0->Y  R     AO21X2         5 13.8    44    43    4370    (-,-) 
  g33401__5115/Y               -       C->Y   F     NAND3BX2       1  4.3    46    35    4406    (-,-) 
  g33340__3680/Y               -       B->Y   R     NOR2X1         1  4.2    53    39    4445    (-,-) 
  g33269__5526/Y               -       A->Y   R     AND2X1         1  4.4    27    36    4481    (-,-) 
  g33185__2346/Y               -       B0->Y  F     AOI21X1        1  4.2    51    22    4503    (-,-) 
  g33103__9315/Y               -       A->Y   F     AND2X1         1  4.2    24    29    4532    (-,-) 
  g33043__5115/Y               -       AN->Y  F     NOR2BX1        1  4.4    31    28    4560    (-,-) 
  g32912__4319/Y               -       B->Y   R     MXI2X1         1  4.2    56    40    4599    (-,-) 
  i4004_id_board_n0405_reg/SI  -       -      R     SDFFQX1        1    -     -     0    4599    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 20: MET (58521 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[0]/CK->SI
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[0]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -116                  
       Uncertainty:-     600                  
     Required Time:=   63116                  
      Launch Clock:-    3600                  
         Data Path:-     995                  
             Slack:=   58521                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.8    46    38    4070    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.6    57    42    4112    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.2    47    40    4152    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.9    49    42    4194    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.9    40    48    4242    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  9.1    33    24    4265    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.3    54    39    4304    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.2    54    41    4345    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.5    44    46    4391    (-,-) 
  g33001/Y                           -       A->Y   F     INVX3          2  7.1    22    18    4409    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.7    42    28    4437    (-,-) 
  g32829__2802/Y                     -       B->Y   R     AND2X4        12 35.8    58    59    4496    (-,-) 
  g32649__5115/Y                     -       A1->Y  R     AO22X1         1  4.4    28    48    4544    (-,-) 
  g32433__6260/Y                     -       B0->Y  F     AOI21X1        1  4.4    57    23    4567    (-,-) 
  g32413__6131/Y                     -       B->Y   R     NAND2X1        1  4.2    36    28    4595    (-,-) 
  i4004_ip_board_dram_temp_reg[0]/SI -       -      R     SDFFQX2        1    -     -     0    4595    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 21: MET (58527 ps) Setup Check with Pin i4004_alu_board_tmp_reg[3]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -108                  
       Uncertainty:-     600                  
     Required Time:=   63108                  
      Launch Clock:-    3600                  
         Data Path:-     981                  
             Slack:=   58527                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  9.2    53   404    4004    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.5    45    33    4037    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.7    52    45    4082    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.5    44    34    4115    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.7    35    46    4161    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.5    43    30    4192    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.7    62    50    4242    (-,-) 
  g18490__5477/Y               -       A1->Y  R     AO21X1         2  6.5    39    48    4290    (-,-) 
  g18487__1666/Y               -       B0->Y  F     AOI2BB1X1      1  4.2    32    26    4316    (-,-) 
  g18484__9315/Y               -       B0->Y  F     AO21X2         5 13.6    44    54    4370    (-,-) 
  g18482__7482/Y               -       A1->Y  F     OA22X1         1  4.8    30    49    4419    (-,-) 
  g18481__1881/Y               -       B0->Y  R     OAI31X2        1  4.5    53    16    4435    (-,-) 
  i4004_alu_board_g256__6131/Y -       A->Y   R     TBUFX2         7 28.6    82    66    4502    (-,-) 
  g33397__8246/Y               -       A->Y   F     MXI2X1         1  4.4    59    50    4552    (-,-) 
  g33333__5107/Y               -       B->Y   R     NAND2X1        1  4.3    39    29    4581    (-,-) 
  i4004_alu_board_tmp_reg[3]/D -       -      R     DFFHQX1        1    -     -     0    4581    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 22: MET (58528 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[2]/CK->SI
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[2]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -116                  
       Uncertainty:-     600                  
     Required Time:=   63116                  
      Launch Clock:-    3600                  
         Data Path:-     989                  
             Slack:=   58528                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.8    46    38    4070    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.6    57    42    4112    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.2    47    40    4152    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.9    49    42    4194    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.9    40    48    4242    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  9.1    33    24    4265    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.3    54    39    4304    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.2    54    41    4345    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.5    44    46    4391    (-,-) 
  g32862__7098/Y                     -       A->Y   R     AND2X1         2  6.7    40    42    4433    (-,-) 
  g32830__1705/Y                     -       B->Y   R     AND2X4        12 33.7    55    57    4490    (-,-) 
  g32644__7098/Y                     -       A1->Y  R     AO22X1         1  4.4    28    47    4538    (-,-) 
  g32439__8428/Y                     -       B0->Y  F     AOI21X1        1  4.4    57    23    4560    (-,-) 
  g32415__5115/Y                     -       B->Y   R     NAND2X1        1  4.2    36    28    4589    (-,-) 
  i4004_ip_board_dram_temp_reg[2]/SI -       -      R     SDFFQX2        1    -     -     0    4589    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 23: MET (58534 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[3]/CK->SI
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[3]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -116                  
       Uncertainty:-     600                  
     Required Time:=   63116                  
      Launch Clock:-    3600                  
         Data Path:-     982                  
             Slack:=   58534                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.8    46    38    4070    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.6    57    42    4112    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.2    47    40    4152    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.9    49    42    4194    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.9    40    48    4242    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  9.1    33    24    4265    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.3    54    39    4304    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.2    54    41    4345    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.5    44    46    4391    (-,-) 
  g32862__7098/Y                     -       A->Y   R     AND2X1         2  6.7    40    42    4433    (-,-) 
  g32830__1705/Y                     -       B->Y   R     AND2X4        12 33.7    55    57    4490    (-,-) 
  g32642__5122/Y                     -       B1->Y  R     AO22X1         1  4.4    28    41    4531    (-,-) 
  g32440__5526/Y                     -       B0->Y  F     AOI21X1        1  4.4    57    23    4554    (-,-) 
  g32414__1881/Y                     -       B->Y   R     NAND2X1        1  4.2    36    28    4582    (-,-) 
  i4004_ip_board_dram_temp_reg[3]/SI -       -      R     SDFFQX2        1    -     -     0    4582    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 24: MET (58534 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[1]/CK->SI
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[1]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -116                  
       Uncertainty:-     600                  
     Required Time:=   63116                  
      Launch Clock:-    3600                  
         Data Path:-     982                  
             Slack:=   58534                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.8    46    38    4070    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.6    57    42    4112    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.2    47    40    4152    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.9    49    42    4194    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.9    40    48    4242    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  9.1    33    24    4265    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.3    54    39    4304    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.2    54    41    4345    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.5    44    46    4391    (-,-) 
  g32862__7098/Y                     -       A->Y   R     AND2X1         2  6.7    40    42    4433    (-,-) 
  g32830__1705/Y                     -       B->Y   R     AND2X4        12 33.7    55    57    4490    (-,-) 
  g32646__6131/Y                     -       B1->Y  R     AO22X1         1  4.4    28    41    4531    (-,-) 
  g32434__4319/Y                     -       B0->Y  F     AOI21X1        1  4.4    57    23    4554    (-,-) 
  g32416__7482/Y                     -       B->Y   R     NAND2X1        1  4.2    36    28    4582    (-,-) 
  i4004_ip_board_dram_temp_reg[1]/SI -       -      R     SDFFQX2        1    -     -     0    4582    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 25: MET (58537 ps) Setup Check with Pin rom_1_chipsel_reg/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_chipsel_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -110                  
       Uncertainty:-     600                  
     Required Time:=   63110                  
      Launch Clock:-    3600                  
         Data Path:-     972                  
             Slack:=   58537                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 17.8    52   377    3977    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.9    37    27    4004    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.2    30    24    4028    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.6    42    37    4065    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 14.2    47    32    4096    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  9.2    53    43    4139    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.2    17    48    4187    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.4    30    49    4236    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 30.0    24    55    4292    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 18.5    53    48    4340    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.5    37    44    4384    (-,-) 
  g33659/Y                     -       A->Y  R     INVX1          2  6.5    43    31    4415    (-,-) 
  g33623/Y                     -       A->Y  R     AND2X1         2  6.3    38    41    4455    (-,-) 
  g33408__2346/Y               -       D->Y  R     AND4X1         1  4.4    31    53    4508    (-,-) 
  g33347__6131/Y               -       B0->Y F     AOI21X1        1  4.3    52    23    4531    (-,-) 
  g33230__4733/Y               -       B->Y  R     NOR2X1         1  4.3    55    42    4572    (-,-) 
  rom_1_chipsel_reg/D          -       -     R     DFFHQX1        1    -     -     0    4572    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 26: MET (58542 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[7]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[7]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-     -98                  
       Uncertainty:-     600                  
     Required Time:=   63098                  
      Launch Clock:-    3600                  
         Data Path:-     956                  
             Slack:=   58542                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                          -       A->Y  R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33605/Y                          -       C->Y  R     OR3X1          2  7.0    41    36    4068    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 13.3    45    31    4099    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.9    45    54    4153    (-,-) 
  g33394__2802/Y                    -       B->Y  R     NAND2X1        1  4.2    37    26    4178    (-,-) 
  g33262__6417/Y                    -       A->Y  R     MX2X1          1  4.4    27    40    4218    (-,-) 
  g33188__6417/Y                    -       B->Y  F     NOR2X1         1  4.2    34    22    4240    (-,-) 
  g33116__5477/Y                    -       A->Y  F     AND2X1         3  9.1    50    42    4282    (-,-) 
  g33090__8246/Y                    -       B->Y  F     OR2X2          6 18.9    58    62    4344    (-,-) 
  g33029__8428/Y                    -       B->Y  F     OR2X1          4 11.1    62    58    4401    (-,-) 
  g32853__5526/Y                    -       B->Y  R     NOR2BX1        1  4.4    58    44    4446    (-,-) 
  g32835__1881/Y                    -       B0->Y F     AOI21X1        1  4.2    53    28    4474    (-,-) 
  g32803__7410/Y                    -       B->Y  F     AND2X1         1  4.4    26    32    4506    (-,-) 
  g32650__7482/Y                    -       B0->Y R     OAI21X1        1  4.2    58    22    4528    (-,-) 
  g32432__5107/Y                    -       B->Y  R     OR2X1          1  4.2    26    28    4556    (-,-) 
  i4004_sp_board_dram_temp_reg[7]/D -       -     R     DFFQX4         1    -     -     0    4556    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 27: MET (58542 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[6]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[6]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-     -98                  
       Uncertainty:-     600                  
     Required Time:=   63098                  
      Launch Clock:-    3600                  
         Data Path:-     956                  
             Slack:=   58542                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                          -       A->Y  R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33605/Y                          -       C->Y  R     OR3X1          2  7.0    41    36    4068    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 13.3    45    31    4099    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.9    45    54    4153    (-,-) 
  g33394__2802/Y                    -       B->Y  R     NAND2X1        1  4.2    37    26    4178    (-,-) 
  g33262__6417/Y                    -       A->Y  R     MX2X1          1  4.4    27    40    4218    (-,-) 
  g33188__6417/Y                    -       B->Y  F     NOR2X1         1  4.2    34    22    4240    (-,-) 
  g33116__5477/Y                    -       A->Y  F     AND2X1         3  9.1    50    42    4282    (-,-) 
  g33090__8246/Y                    -       B->Y  F     OR2X2          6 18.9    58    62    4344    (-,-) 
  g33029__8428/Y                    -       B->Y  F     OR2X1          4 11.1    62    58    4401    (-,-) 
  g32854__6783/Y                    -       B->Y  R     NOR2BX1        1  4.4    58    44    4446    (-,-) 
  g32849__5107/Y                    -       B0->Y F     AOI21X1        1  4.2    53    28    4474    (-,-) 
  g32813__8428/Y                    -       B->Y  F     AND2X1         1  4.4    26    32    4506    (-,-) 
  g32651__4733/Y                    -       B0->Y R     OAI21X1        1  4.2    58    22    4528    (-,-) 
  g32431__2398/Y                    -       B->Y  R     OR2X1          1  4.2    26    28    4556    (-,-) 
  i4004_sp_board_dram_temp_reg[6]/D -       -     R     DFFQX4         1    -     -     0    4556    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 28: MET (58542 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[5]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[5]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-     -98                  
       Uncertainty:-     600                  
     Required Time:=   63098                  
      Launch Clock:-    3600                  
         Data Path:-     956                  
             Slack:=   58542                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                          -       A->Y  R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33605/Y                          -       C->Y  R     OR3X1          2  7.0    41    36    4068    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 13.3    45    31    4099    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.9    45    54    4153    (-,-) 
  g33394__2802/Y                    -       B->Y  R     NAND2X1        1  4.2    37    26    4178    (-,-) 
  g33262__6417/Y                    -       A->Y  R     MX2X1          1  4.4    27    40    4218    (-,-) 
  g33188__6417/Y                    -       B->Y  F     NOR2X1         1  4.2    34    22    4240    (-,-) 
  g33116__5477/Y                    -       A->Y  F     AND2X1         3  9.1    50    42    4282    (-,-) 
  g33090__8246/Y                    -       B->Y  F     OR2X2          6 18.9    58    62    4344    (-,-) 
  g33029__8428/Y                    -       B->Y  F     OR2X1          4 11.1    62    58    4401    (-,-) 
  g32855__3680/Y                    -       B->Y  R     NOR2BX1        1  4.4    58    44    4446    (-,-) 
  g32847__5477/Y                    -       B0->Y F     AOI21X1        1  4.2    53    28    4474    (-,-) 
  g32812__4319/Y                    -       B->Y  F     AND2X1         1  4.4    26    32    4506    (-,-) 
  g32652__6161/Y                    -       B0->Y R     OAI21X1        1  4.2    58    22    4528    (-,-) 
  g32430__5477/Y                    -       B->Y  R     OR2X1          1  4.2    26    28    4556    (-,-) 
  i4004_sp_board_dram_temp_reg[5]/D -       -     R     DFFQX4         1    -     -     0    4556    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 29: MET (58542 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[4]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[4]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-     -98                  
       Uncertainty:-     600                  
     Required Time:=   63098                  
      Launch Clock:-    3600                  
         Data Path:-     956                  
             Slack:=   58542                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                          -       A->Y  R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33605/Y                          -       C->Y  R     OR3X1          2  7.0    41    36    4068    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 13.3    45    31    4099    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.9    45    54    4153    (-,-) 
  g33394__2802/Y                    -       B->Y  R     NAND2X1        1  4.2    37    26    4178    (-,-) 
  g33262__6417/Y                    -       A->Y  R     MX2X1          1  4.4    27    40    4218    (-,-) 
  g33188__6417/Y                    -       B->Y  F     NOR2X1         1  4.2    34    22    4240    (-,-) 
  g33116__5477/Y                    -       A->Y  F     AND2X1         3  9.1    50    42    4282    (-,-) 
  g33090__8246/Y                    -       B->Y  F     OR2X2          6 18.9    58    62    4344    (-,-) 
  g33029__8428/Y                    -       B->Y  F     OR2X1          4 11.1    62    58    4401    (-,-) 
  g32857__2802/Y                    -       B->Y  R     NOR2BX1        1  4.4    58    44    4446    (-,-) 
  g32845__7410/Y                    -       B0->Y F     AOI21X1        1  4.2    53    28    4474    (-,-) 
  g32811__6260/Y                    -       B->Y  F     AND2X1         1  4.4    26    32    4506    (-,-) 
  g32653__9315/Y                    -       B0->Y R     OAI21X1        1  4.2    58    22    4528    (-,-) 
  g32429__6417/Y                    -       B->Y  R     OR2X1          1  4.2    26    28    4556    (-,-) 
  i4004_sp_board_dram_temp_reg[4]/D -       -     R     DFFQX4         1    -     -     0    4556    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 30: MET (58547 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[11]/CK->SI
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[11]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -116                  
       Uncertainty:-     600                  
     Required Time:=   63116                  
      Launch Clock:-    3600                  
         Data Path:-     969                  
             Slack:=   58547                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK        -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q         -       CK->Q  R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                            -       A->Y   R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33574/Y                            -       C->Y   R     OR3X1          2  7.8    46    38    4070    (-,-) 
  g33470__8246/Y                      -       B0->Y  F     OAI21X2        3  8.6    57    42    4112    (-,-) 
  g33329__7410/Y                      -       A1N->Y F     OAI2BB1X1      1  4.2    47    40    4152    (-,-) 
  g33282__6131/Y                      -       A->Y   F     AND2X1         3  8.9    49    42    4194    (-,-) 
  g33215__3680/Y                      -       B0->Y  F     AO21X1         2  6.9    40    48    4242    (-,-) 
  g33181/Y                            -       A->Y   R     INVX2          3  9.1    33    24    4265    (-,-) 
  g33104__9945/Y                      -       B0->Y  F     OAI21X1        1  4.3    54    39    4304    (-,-) 
  g33076__6260/Y                      -       B->Y   R     NOR2X1         1  4.2    54    41    4345    (-,-) 
  g33024__5107/Y                      -       A->Y   R     AND2X1         2  7.5    44    46    4391    (-,-) 
  g33001/Y                            -       A->Y   F     INVX3          2  7.1    22    18    4409    (-,-) 
  g32861__8246/Y                      -       B->Y   R     NOR2X2         2  6.7    42    28    4437    (-,-) 
  g32829__2802/Y                      -       B->Y   R     AND2X4        12 35.8    58    59    4496    (-,-) 
  g34028/Y                            -       A1->Y  F     AOI222X2       1  4.4    58    44    4541    (-,-) 
  g32428__7410/Y                      -       B->Y   R     NAND2X1        1  4.2    36    28    4569    (-,-) 
  i4004_ip_board_dram_temp_reg[11]/SI -       -      R     SDFFQX2        1    -     -     0    4569    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 31: MET (58548 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[9]/CK->SI
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[9]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -116                  
       Uncertainty:-     600                  
     Required Time:=   63116                  
      Launch Clock:-    3600                  
         Data Path:-     969                  
             Slack:=   58548                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.8    46    38    4070    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.6    57    42    4112    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.2    47    40    4152    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.9    49    42    4194    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.9    40    48    4242    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  9.1    33    24    4265    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.3    54    39    4304    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.2    54    41    4345    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.5    44    46    4391    (-,-) 
  g33001/Y                           -       A->Y   F     INVX3          2  7.1    22    18    4409    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.7    42    28    4437    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 35.5    57    59    4496    (-,-) 
  g34026/Y                           -       A1->Y  F     AOI222X2       1  4.4    57    44    4540    (-,-) 
  g32426__2346/Y                     -       B->Y   R     NAND2X1        1  4.2    36    28    4569    (-,-) 
  i4004_ip_board_dram_temp_reg[9]/SI -       -      R     SDFFQX2        1    -     -     0    4569    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 32: MET (58548 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[5]/CK->SI
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[5]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -116                  
       Uncertainty:-     600                  
     Required Time:=   63116                  
      Launch Clock:-    3600                  
         Data Path:-     969                  
             Slack:=   58548                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.8    46    38    4070    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.6    57    42    4112    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.2    47    40    4152    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.9    49    42    4194    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.9    40    48    4242    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  9.1    33    24    4265    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.3    54    39    4304    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.2    54    41    4345    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.5    44    46    4391    (-,-) 
  g33001/Y                           -       A->Y   F     INVX3          2  7.1    22    18    4409    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.7    42    28    4437    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 35.5    57    59    4496    (-,-) 
  g34022/Y                           -       A1->Y  F     AOI222X2       1  4.4    57    44    4540    (-,-) 
  g32422__6161/Y                     -       B->Y   R     NAND2X1        1  4.2    36    28    4569    (-,-) 
  i4004_ip_board_dram_temp_reg[5]/SI -       -      R     SDFFQX2        1    -     -     0    4569    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 33: MET (58548 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[4]/CK->SI
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[4]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -116                  
       Uncertainty:-     600                  
     Required Time:=   63116                  
      Launch Clock:-    3600                  
         Data Path:-     969                  
             Slack:=   58548                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.8    46    38    4070    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.6    57    42    4112    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.2    47    40    4152    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.9    49    42    4194    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.9    40    48    4242    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  9.1    33    24    4265    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.3    54    39    4304    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.2    54    41    4345    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.5    44    46    4391    (-,-) 
  g33001/Y                           -       A->Y   F     INVX3          2  7.1    22    18    4409    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.7    42    28    4437    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 35.5    57    59    4496    (-,-) 
  g34021/Y                           -       A1->Y  F     AOI222X2       1  4.4    57    44    4540    (-,-) 
  g32425__2883/Y                     -       B->Y   R     NAND2X1        1  4.2    36    28    4569    (-,-) 
  i4004_ip_board_dram_temp_reg[4]/SI -       -      R     SDFFQX2        1    -     -     0    4569    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 34: MET (58553 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[6]/CK->SI
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[6]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -116                  
       Uncertainty:-     600                  
     Required Time:=   63116                  
      Launch Clock:-    3600                  
         Data Path:-     964                  
             Slack:=   58553                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.8    46    38    4070    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.6    57    42    4112    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.2    47    40    4152    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.9    49    42    4194    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.9    40    48    4242    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  9.1    33    24    4265    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.3    54    39    4304    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.2    54    41    4345    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.5    44    46    4391    (-,-) 
  g32862__7098/Y                     -       A->Y   R     AND2X1         2  6.7    40    42    4433    (-,-) 
  g32828__1617/Y                     -       B->Y   R     AND2X4        12 34.8    56    58    4491    (-,-) 
  g34023/Y                           -       A1->Y  F     AOI222X2       1  4.4    57    44    4536    (-,-) 
  g32423__9315/Y                     -       B->Y   R     NAND2X1        1  4.2    36    28    4564    (-,-) 
  i4004_ip_board_dram_temp_reg[6]/SI -       -      R     SDFFQX2        1    -     -     0    4564    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 35: MET (58553 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[8]/CK->SI
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[8]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -116                  
       Uncertainty:-     600                  
     Required Time:=   63116                  
      Launch Clock:-    3600                  
         Data Path:-     963                  
             Slack:=   58553                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.8    46    38    4070    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.6    57    42    4112    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.2    47    40    4152    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.9    49    42    4194    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.9    40    48    4242    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  9.1    33    24    4265    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.3    54    39    4304    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.2    54    41    4345    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.5    44    46    4391    (-,-) 
  g33001/Y                           -       A->Y   F     INVX3          2  7.1    22    18    4409    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.7    42    28    4437    (-,-) 
  g32829__2802/Y                     -       B->Y   R     AND2X4        12 35.8    58    59    4496    (-,-) 
  g34025/Y                           -       B1->Y  F     AOI222X2       1  4.4    57    39    4535    (-,-) 
  g32421__4733/Y                     -       B->Y   R     NAND2X1        1  4.2    35    28    4563    (-,-) 
  i4004_ip_board_dram_temp_reg[8]/SI -       -      R     SDFFQX2        1    -     -     0    4563    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 36: MET (58554 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[10]/CK->SI
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[10]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -116                  
       Uncertainty:-     600                  
     Required Time:=   63116                  
      Launch Clock:-    3600                  
         Data Path:-     963                  
             Slack:=   58554                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK        -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q         -       CK->Q  R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                            -       A->Y   R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33574/Y                            -       C->Y   R     OR3X1          2  7.8    46    38    4070    (-,-) 
  g33470__8246/Y                      -       B0->Y  F     OAI21X2        3  8.6    57    42    4112    (-,-) 
  g33329__7410/Y                      -       A1N->Y F     OAI2BB1X1      1  4.2    47    40    4152    (-,-) 
  g33282__6131/Y                      -       A->Y   F     AND2X1         3  8.9    49    42    4194    (-,-) 
  g33215__3680/Y                      -       B0->Y  F     AO21X1         2  6.9    40    48    4242    (-,-) 
  g33181/Y                            -       A->Y   R     INVX2          3  9.1    33    24    4265    (-,-) 
  g33104__9945/Y                      -       B0->Y  F     OAI21X1        1  4.3    54    39    4304    (-,-) 
  g33076__6260/Y                      -       B->Y   R     NOR2X1         1  4.2    54    41    4345    (-,-) 
  g33024__5107/Y                      -       A->Y   R     AND2X1         2  7.5    44    46    4391    (-,-) 
  g33001/Y                            -       A->Y   F     INVX3          2  7.1    22    18    4409    (-,-) 
  g32861__8246/Y                      -       B->Y   R     NOR2X2         2  6.7    42    28    4437    (-,-) 
  g32831__5122/Y                      -       B->Y   R     AND2X4        12 35.5    57    59    4496    (-,-) 
  g34027/Y                            -       B1->Y  F     AOI222X2       1  4.4    57    38    4534    (-,-) 
  g32427__1666/Y                      -       B->Y   R     NAND2X1        1  4.2    35    28    4563    (-,-) 
  i4004_ip_board_dram_temp_reg[10]/SI -       -      R     SDFFQX2        1    -     -     0    4563    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 37: MET (58554 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[7]/CK->SI
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[7]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -116                  
       Uncertainty:-     600                  
     Required Time:=   63116                  
      Launch Clock:-    3600                  
         Data Path:-     963                  
             Slack:=   58554                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.8    46    38    4070    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.6    57    42    4112    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.2    47    40    4152    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.9    49    42    4194    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.9    40    48    4242    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  9.1    33    24    4265    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.3    54    39    4304    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.2    54    41    4345    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.5    44    46    4391    (-,-) 
  g32862__7098/Y                     -       A->Y   R     AND2X1         2  6.7    40    42    4433    (-,-) 
  g32830__1705/Y                     -       B->Y   R     AND2X4        12 33.7    55    57    4490    (-,-) 
  g34024/Y                           -       A1->Y  F     AOI222X2       1  4.4    57    44    4534    (-,-) 
  g32424__9945/Y                     -       B->Y   R     NAND2X1        1  4.2    35    28    4563    (-,-) 
  i4004_ip_board_dram_temp_reg[7]/SI -       -      R     SDFFQX2        1    -     -     0    4563    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 38: MET (58558 ps) Setup Check with Pin rom_1_n0161_reg/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_n0161_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -106                  
       Uncertainty:-     600                  
     Required Time:=   63106                  
      Launch Clock:-    3600                  
         Data Path:-     948                  
             Slack:=   58558                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 17.8    52   377    3977    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.9    37    27    4004    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.2    30    24    4028    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.6    42    37    4065    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 14.2    47    32    4096    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  9.2    53    43    4139    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.2    17    48    4187    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.4    30    49    4236    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 30.0    24    55    4292    (-,-) 
  g6__9315/Y                   -       OE->Y F     TBUFX2         6 16.3    47    45    4336    (-,-) 
  g33797/Y                     -       A->Y  R     INVX2          2  6.3    26    20    4357    (-,-) 
  g33566/Y                     -       D->Y  R     AND4X1         1  4.2    30    50    4407    (-,-) 
  g33350__7482/Y               -       D->Y  R     AND4X1         2  6.3    41    57    4464    (-,-) 
  g33277__5122/Y               -       A->Y  R     AND2X1         2  6.3    38    40    4504    (-,-) 
  g33123__8428/Y               -       A1->Y R     AO22X1         1  4.3    27    44    4548    (-,-) 
  rom_1_n0161_reg/D            -       -     R     DFFHQX1        1    -     -     0    4548    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 39: MET (58558 ps) Setup Check with Pin rom_1_n0135_reg/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_n0135_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -106                  
       Uncertainty:-     600                  
     Required Time:=   63106                  
      Launch Clock:-    3600                  
         Data Path:-     948                  
             Slack:=   58558                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 17.8    52   377    3977    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.9    37    27    4004    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.2    30    24    4028    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.6    42    37    4065    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 14.2    47    32    4096    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  9.2    53    43    4139    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.2    17    48    4187    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.4    30    49    4236    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 30.0    24    55    4292    (-,-) 
  g6__9315/Y                   -       OE->Y F     TBUFX2         6 16.3    47    45    4336    (-,-) 
  g33797/Y                     -       A->Y  R     INVX2          2  6.3    26    20    4357    (-,-) 
  g33566/Y                     -       D->Y  R     AND4X1         1  4.2    30    50    4407    (-,-) 
  g33350__7482/Y               -       D->Y  R     AND4X1         2  6.3    41    57    4464    (-,-) 
  g33277__5122/Y               -       A->Y  R     AND2X1         2  6.3    38    40    4504    (-,-) 
  g33096__6131/Y               -       A1->Y R     AO22X1         1  4.3    27    44    4548    (-,-) 
  rom_1_n0135_reg/D            -       -     R     DFFHQX1        1    -     -     0    4548    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 40: MET (58558 ps) Setup Check with Pin rom_0_n0161_reg/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_0_n0161_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -106                  
       Uncertainty:-     600                  
     Required Time:=   63106                  
      Launch Clock:-    3600                  
         Data Path:-     948                  
             Slack:=   58558                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 17.8    52   377    3977    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.9    37    27    4004    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.2    30    24    4028    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.6    42    37    4065    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 14.2    47    32    4096    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  9.2    53    43    4139    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.2    17    48    4187    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.4    30    49    4236    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 30.0    24    55    4292    (-,-) 
  g6__9315/Y                   -       OE->Y F     TBUFX2         6 16.3    47    45    4336    (-,-) 
  g33797/Y                     -       A->Y  R     INVX2          2  6.3    26    20    4357    (-,-) 
  g33566/Y                     -       D->Y  R     AND4X1         1  4.2    30    50    4407    (-,-) 
  g33350__7482/Y               -       D->Y  R     AND4X1         2  6.3    41    57    4464    (-,-) 
  g33276__1705/Y               -       A->Y  R     AND2X1         2  6.3    38    40    4504    (-,-) 
  g33133__6131/Y               -       A1->Y R     AO22X1         1  4.3    27    44    4548    (-,-) 
  rom_0_n0161_reg/D            -       -     R     DFFHQX1        1    -     -     0    4548    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 41: MET (58558 ps) Setup Check with Pin rom_0_n0135_reg/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_0_n0135_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -106                  
       Uncertainty:-     600                  
     Required Time:=   63106                  
      Launch Clock:-    3600                  
         Data Path:-     948                  
             Slack:=   58558                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 17.8    52   377    3977    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.9    37    27    4004    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.2    30    24    4028    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.6    42    37    4065    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 14.2    47    32    4096    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  9.2    53    43    4139    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.2    17    48    4187    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.4    30    49    4236    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 30.0    24    55    4292    (-,-) 
  g6__9315/Y                   -       OE->Y F     TBUFX2         6 16.3    47    45    4336    (-,-) 
  g33797/Y                     -       A->Y  R     INVX2          2  6.3    26    20    4357    (-,-) 
  g33566/Y                     -       D->Y  R     AND4X1         1  4.2    30    50    4407    (-,-) 
  g33350__7482/Y               -       D->Y  R     AND4X1         2  6.3    41    57    4464    (-,-) 
  g33276__1705/Y               -       A->Y  R     AND2X1         2  6.3    38    40    4504    (-,-) 
  g33119__5107/Y               -       A1->Y R     AO22X1         1  4.3    27    44    4548    (-,-) 
  rom_0_n0135_reg/D            -       -     R     DFFHQX1        1    -     -     0    4548    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 42: MET (58558 ps) Setup Check with Pin i4004_alu_board_tmp_reg[2]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -108                  
       Uncertainty:-     600                  
     Required Time:=   63108                  
      Launch Clock:-    3600                  
         Data Path:-     949                  
             Slack:=   58558                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  9.2    53   404    4004    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.5    45    33    4037    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.7    52    45    4082    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.5    44    34    4115    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.7    35    46    4161    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.5    43    30    4192    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.7    62    50    4242    (-,-) 
  g18492__5107/Y               -       A1->Y  R     AO22X2         5 14.8    48    65    4306    (-,-) 
  g18486__2346/Y               -       AN->Y  R     NOR2BX1        1  4.4    52    42    4348    (-,-) 
  g18485__9945/Y               -       B0->Y  F     AOI21X1        1  4.4    55    28    4376    (-,-) 
  g18483__4733/Y               -       B->Y   R     NAND2BX1       1  4.5    37    29    4405    (-,-) 
  i4004_alu_board_g257__5115/Y -       A->Y   R     TBUFX2         7 28.6    82    65    4470    (-,-) 
  g33396__5122/Y               -       A->Y   F     MXI2X1         1  4.4    59    50    4520    (-,-) 
  g33334__6260/Y               -       B->Y   R     NAND2X1        1  4.3    39    29    4549    (-,-) 
  i4004_alu_board_tmp_reg[2]/D -       -      R     DFFHQX1        1    -     -     0    4549    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 43: MET (58566 ps) Setup Check with Pin rom_1_srcff_reg/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_srcff_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -106                  
       Uncertainty:-     600                  
     Required Time:=   63106                  
      Launch Clock:-    3600                  
         Data Path:-     940                  
             Slack:=   58566                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 17.8    52   377    3977    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.9    37    27    4004    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.2    30    24    4028    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.6    42    37    4065    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 14.2    47    32    4096    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  9.2    53    43    4139    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.2    17    48    4187    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.4    30    49    4236    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 30.0    24    55    4292    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 18.5    53    48    4340    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.5    37    44    4384    (-,-) 
  g33659/Y                     -       A->Y  R     INVX1          2  6.5    43    31    4415    (-,-) 
  g33623/Y                     -       A->Y  R     AND2X1         2  6.3    38    41    4455    (-,-) 
  g33585/Y                     -       AN->Y R     NOR2BX2        2  6.3    46    39    4494    (-,-) 
  g33403__4733/Y               -       A1->Y R     AO22X1         1  4.3    27    46    4540    (-,-) 
  rom_1_srcff_reg/D            -       -     R     DFFHQX1        1    -     -     0    4540    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 44: MET (58566 ps) Setup Check with Pin rom_0_srcff_reg/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_0_srcff_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -106                  
       Uncertainty:-     600                  
     Required Time:=   63106                  
      Launch Clock:-    3600                  
         Data Path:-     940                  
             Slack:=   58566                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 17.8    52   377    3977    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.9    37    27    4004    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.2    30    24    4028    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.6    42    37    4065    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 14.2    47    32    4096    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  9.2    53    43    4139    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.2    17    48    4187    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.4    30    49    4236    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 30.0    24    55    4292    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 18.5    53    48    4340    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.5    37    44    4384    (-,-) 
  g33659/Y                     -       A->Y  R     INVX1          2  6.5    43    31    4415    (-,-) 
  g33623/Y                     -       A->Y  R     AND2X1         2  6.3    38    41    4455    (-,-) 
  g33585/Y                     -       AN->Y R     NOR2BX2        2  6.3    46    39    4494    (-,-) 
  g33406__9945/Y               -       A1->Y R     AO22X1         1  4.3    27    46    4540    (-,-) 
  rom_0_srcff_reg/D            -       -     R     DFFHQX1        1    -     -     0    4540    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 45: MET (58580 ps) Setup Check with Pin i4004_sp_board_din_n_reg[3]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -111                  
       Uncertainty:-     600                  
     Required Time:=   63111                  
      Launch Clock:-    3600                  
         Data Path:-     932                  
             Slack:=   58580                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK  -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_alu_board_n0870_reg/Q   -       CK->Q  R     DFFHQX1        3  9.2    52   419    4019    (-,-) 
  g18579__5526/Y                -       B->Y   R     AND2X1         2  7.0    41    44    4063    (-,-) 
  g18543__5526/Y                -       B0->Y  F     AOI2BB1X2      3  8.7    35    26    4089    (-,-) 
  g18537/Y                      -       A->Y   R     INVX1          2  6.5    43    30    4119    (-,-) 
  g18508__5477/Y                -       A1N->Y R     AOI2BB1X2      3  8.7    52    44    4164    (-,-) 
  g18504/Y                      -       A->Y   F     INVX1          2  6.5    44    34    4197    (-,-) 
  g18498__3680/Y                -       A1N->Y F     AOI2BB1X2      4 10.7    40    49    4246    (-,-) 
  g18490__5477/Y                -       A1->Y  F     AO21X1         2  6.5    38    44    4290    (-,-) 
  g18487__1666/Y                -       B0->Y  R     AOI2BB1X1      1  4.2    50    37    4328    (-,-) 
  g18484__9315/Y                -       B0->Y  R     AO21X2         5 13.8    44    43    4370    (-,-) 
  g18482__7482/Y                -       A1->Y  R     OA22X1         1  4.9    30    44    4414    (-,-) 
  g18481__1881/Y                -       B0->Y  F     OAI31X2        1  4.5    40    30    4445    (-,-) 
  i4004_alu_board_g256__6131/Y  -       A->Y   F     TBUFX2         7 29.0    82    65    4509    (-,-) 
  g33745/Y                      -       A->Y   R     INVX2          1  4.2    27    22    4532    (-,-) 
  i4004_sp_board_din_n_reg[3]/D -       -      R     SDFFQX1        1    -     -     0    4532    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 46: MET (58586 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[3]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-     -99                  
       Uncertainty:-     600                  
     Required Time:=   63099                  
      Launch Clock:-    3600                  
         Data Path:-     914                  
             Slack:=   58586                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                          -       A->Y  R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33605/Y                          -       C->Y  R     OR3X1          2  7.0    41    36    4068    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 13.3    45    31    4099    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.9    45    54    4153    (-,-) 
  g33345__8246/Y                    -       A1->Y R     AOI21X1        1  4.2    56    40    4192    (-,-) 
  g33118__2398/Y                    -       C->Y  R     OR4X2          5 13.9    43    46    4238    (-,-) 
  g33093/Y                          -       A->Y  F     INVX1          3  8.5    53    37    4275    (-,-) 
  g33089__5122/Y                    -       B->Y  F     OR2X1          3 10.2    57    54    4329    (-,-) 
  g33028__4319/Y                    -       B->Y  F     OR2X1          4 11.1    61    57    4387    (-,-) 
  g32859__5122/Y                    -       B->Y  R     NOR2BX1        1  4.4    58    44    4431    (-,-) 
  g32844__1666/Y                    -       B0->Y F     AOI21X1        1  4.2    53    28    4459    (-,-) 
  g32810__5107/Y                    -       AN->Y F     NOR2BX1        1  4.4    36    30    4490    (-,-) 
  g32654__9945/Y                    -       B->Y  R     NAND2X1        1  4.2    34    24    4514    (-,-) 
  i4004_sp_board_dram_temp_reg[3]/D -       -     R     DFFX4          1    -     -     0    4514    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 47: MET (58586 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[1]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[1]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-     -99                  
       Uncertainty:-     600                  
     Required Time:=   63099                  
      Launch Clock:-    3600                  
         Data Path:-     914                  
             Slack:=   58586                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                          -       A->Y  R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33605/Y                          -       C->Y  R     OR3X1          2  7.0    41    36    4068    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 13.3    45    31    4099    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.9    45    54    4153    (-,-) 
  g33345__8246/Y                    -       A1->Y R     AOI21X1        1  4.2    56    40    4192    (-,-) 
  g33118__2398/Y                    -       C->Y  R     OR4X2          5 13.9    43    46    4238    (-,-) 
  g33093/Y                          -       A->Y  F     INVX1          3  8.5    53    37    4275    (-,-) 
  g33089__5122/Y                    -       B->Y  F     OR2X1          3 10.2    57    54    4329    (-,-) 
  g33028__4319/Y                    -       B->Y  F     OR2X1          4 11.1    61    57    4387    (-,-) 
  g32852__8428/Y                    -       B->Y  R     NOR2BX1        1  4.4    58    44    4431    (-,-) 
  g32840__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    53    28    4459    (-,-) 
  g32808__5477/Y                    -       AN->Y F     NOR2BX1        1  4.4    36    30    4490    (-,-) 
  g32656__2346/Y                    -       B->Y  R     NAND2X1        1  4.2    34    24    4514    (-,-) 
  i4004_sp_board_dram_temp_reg[1]/D -       -     R     DFFX4          1    -     -     0    4514    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 48: MET (58591 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[1]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -108                  
       Uncertainty:-     600                  
     Required Time:=   63108                  
      Launch Clock:-    3600                  
         Data Path:-     916                  
             Slack:=   58591                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q  F     SDFFQX2        6 17.8    52   377    3977    (-,-) 
  g17761__2398/Y               -       A->Y   R     NAND2X2        3  8.9    37    27    4004    (-,-) 
  g17752__9315/Y               -       B->Y   F     NOR2X1         1  4.2    30    24    4028    (-,-) 
  g17750__4733/Y               -       A->Y   F     AND2X1         2  7.6    42    37    4065    (-,-) 
  g17748/Y                     -       A->Y   R     INVX2          5 14.2    47    32    4096    (-,-) 
  g17743__7098/Y               -       B->Y   R     OR2X1          3  9.2    53    43    4139    (-,-) 
  g34010/Y                     -       A->Y   R     AND3X4         1  4.2    17    48    4187    (-,-) 
  g17729__5107/Y               -       D->Y   R     AND4X1         1  4.4    30    49    4236    (-,-) 
  g17728__2398/Y               -       D->Y   R     AND4X4         8 30.0    24    55    4292    (-,-) 
  g5__4733/Y                   -       OE->Y  R     TBUFX2         6 16.5    48    44    4336    (-,-) 
  g18533__6417/Y               -       A1N->Y R     OAI2BB1X1      1  4.5    36    37    4372    (-,-) 
  i4004_tio_board_g3__3680/Y   -       A->Y   R     TBUFX2         7 28.6    82    65    4437    (-,-) 
  g33402__7482/Y               -       A->Y   F     MXI2X1         1  4.4    59    50    4487    (-,-) 
  g33332__2398/Y               -       B->Y   R     NAND2X1        1  4.3    39    29    4516    (-,-) 
  i4004_alu_board_tmp_reg[1]/D -       -      R     DFFHQX1        1    -     -     0    4516    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 49: MET (58596 ps) Setup Check with Pin i4004_alu_board_tmp_reg[0]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[0]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -108                  
       Uncertainty:-     600                  
     Required Time:=   63108                  
      Launch Clock:-    3600                  
         Data Path:-     911                  
             Slack:=   58596                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -      R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q  F     SDFFQX2        6 17.8    52   377    3977    (-,-) 
  g17761__2398/Y               -       A->Y   R     NAND2X2        3  8.9    37    27    4004    (-,-) 
  g17752__9315/Y               -       B->Y   F     NOR2X1         1  4.2    30    24    4028    (-,-) 
  g17750__4733/Y               -       A->Y   F     AND2X1         2  7.6    42    37    4065    (-,-) 
  g17748/Y                     -       A->Y   R     INVX2          5 14.2    47    32    4096    (-,-) 
  g17743__7098/Y               -       B->Y   R     OR2X1          3  9.2    53    43    4139    (-,-) 
  g34010/Y                     -       A->Y   R     AND3X4         1  4.2    17    48    4187    (-,-) 
  g17729__5107/Y               -       D->Y   R     AND4X1         1  4.4    30    49    4236    (-,-) 
  g17728__2398/Y               -       D->Y   R     AND4X4         8 30.0    24    55    4292    (-,-) 
  g6__9315/Y                   -       OE->Y  R     TBUFX2         6 16.3    47    44    4335    (-,-) 
  g18534__5477/Y               -       A1N->Y R     OAI2BB1X1      1  4.5    36    36    4372    (-,-) 
  i4004_tio_board_g54__1617/Y  -       A->Y   R     TBUFX2         6 26.5    76    62    4433    (-,-) 
  g33395__1705/Y               -       A->Y   F     MXI2X1         1  4.4    59    49    4482    (-,-) 
  g33331__5477/Y               -       B->Y   R     NAND2X1        1  4.3    39    29    4511    (-,-) 
  i4004_alu_board_tmp_reg[0]/D -       -      R     DFFHQX1        1    -     -     0    4511    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 50: MET (58600 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[0]/CK->D
           View: view_mcs4_fast
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[0]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   60000            0     
       Src Latency:+    1200         1200     
       Net Latency:+    2400 (I)     2400 (I) 
           Arrival:=   63600         3600     
                                              
             Setup:-    -100                  
       Uncertainty:-     600                  
     Required Time:=   63100                  
      Launch Clock:-    3600                  
         Data Path:-     900                  
             Slack:=   58600                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  3300     0    3600    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX2        6 18.2    53   395    3995    (-,-) 
  g33699/Y                          -       A->Y  R     OR2X1          2  6.3    37    37    4032    (-,-) 
  g33605/Y                          -       C->Y  R     OR3X1          2  7.0    41    36    4068    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 13.3    45    31    4099    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.9    45    54    4153    (-,-) 
  g33345__8246/Y                    -       A1->Y R     AOI21X1        1  4.2    56    40    4192    (-,-) 
  g33118__2398/Y                    -       C->Y  R     OR4X2          5 13.9    43    46    4238    (-,-) 
  g33093/Y                          -       A->Y  F     INVX1          3  8.5    53    37    4275    (-,-) 
  g33089__5122/Y                    -       B->Y  F     OR2X1          3 10.2    57    54    4329    (-,-) 
  g33066/Y                          -       A->Y  R     INVX1          2  6.3    46    34    4363    (-,-) 
  g33027__6260/Y                    -       B->Y  R     AND2X2         4 13.5    43    50    4413    (-,-) 
  g32838__4733/Y                    -       A1->Y F     AOI22X2        1  4.2    43    34    4447    (-,-) 
  g32804__6417/Y                    -       AN->Y F     NOR2BX1        1  4.4    36    29    4476    (-,-) 
  g32657__1666/Y                    -       B->Y  R     NAND2X1        1  4.2    36    24    4500    (-,-) 
  i4004_sp_board_dram_temp_reg[0]/D -       -     R     DFFX4          1    -     -     0    4500    (-,-) 
#----------------------------------------------------------------------------------------------------------


