#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd449d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd44b60 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0xd2fa40 .functor NOT 1, L_0xd7c930, C4<0>, C4<0>, C4<0>;
L_0xd7c710 .functor XOR 10, L_0xd7c4b0, L_0xd7c670, C4<0000000000>, C4<0000000000>;
L_0xd7c820 .functor XOR 10, L_0xd7c710, L_0xd7c780, C4<0000000000>, C4<0000000000>;
v0xd79f50_0 .net *"_ivl_10", 9 0, L_0xd7c710;  1 drivers
v0xd7a050_0 .net *"_ivl_12", 9 0, L_0xd7c780;  1 drivers
v0xd7a130_0 .net *"_ivl_14", 9 0, L_0xd7c820;  1 drivers
v0xd7a1f0_0 .net *"_ivl_4", 9 0, L_0xd7c410;  1 drivers
v0xd7a2d0_0 .net *"_ivl_6", 9 0, L_0xd7c4b0;  1 drivers
v0xd7a400_0 .net *"_ivl_8", 9 0, L_0xd7c670;  1 drivers
v0xd7a4e0_0 .var "clk", 0 0;
v0xd7a580_0 .net "in", 3 0, v0xd78a40_0;  1 drivers
v0xd7a620_0 .net "out_any_dut", 3 1, L_0xd7c320;  1 drivers
v0xd7a790_0 .net "out_any_ref", 3 1, L_0xd30040;  1 drivers
v0xd7a850_0 .net "out_both_dut", 2 0, L_0xd30560;  1 drivers
v0xd7a920_0 .net "out_both_ref", 2 0, L_0xd2fd50;  1 drivers
v0xd7a9f0_0 .net "out_different_dut", 3 0, L_0xd3b160;  1 drivers
v0xd7aac0_0 .net "out_different_ref", 3 0, L_0xd30310;  1 drivers
v0xd7ab90_0 .var/2u "stats1", 287 0;
v0xd7ac50_0 .var/2u "strobe", 0 0;
v0xd7ad10_0 .net "tb_match", 0 0, L_0xd7c930;  1 drivers
v0xd7ade0_0 .net "tb_mismatch", 0 0, L_0xd2fa40;  1 drivers
v0xd7ae80_0 .net "wavedrom_enable", 0 0, v0xd78ba0_0;  1 drivers
v0xd7af50_0 .net "wavedrom_title", 511 0, v0xd78c40_0;  1 drivers
E_0xd3e950/0 .event negedge, v0xd78980_0;
E_0xd3e950/1 .event posedge, v0xd78980_0;
E_0xd3e950 .event/or E_0xd3e950/0, E_0xd3e950/1;
L_0xd7c320 .part L_0xd7be30, 0, 3;
L_0xd7c410 .concat [ 4 3 3 0], L_0xd30310, L_0xd30040, L_0xd2fd50;
L_0xd7c4b0 .concat [ 4 3 3 0], L_0xd30310, L_0xd30040, L_0xd2fd50;
L_0xd7c670 .concat [ 4 3 3 0], L_0xd3b160, L_0xd7c320, L_0xd30560;
L_0xd7c780 .concat [ 4 3 3 0], L_0xd30310, L_0xd30040, L_0xd2fd50;
L_0xd7c930 .cmp/eeq 10, L_0xd7c410, L_0xd7c820;
S_0xd44cf0 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0xd44b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0xd2fd50 .functor AND 3, L_0xd7b050, L_0xd7b0f0, C4<111>, C4<111>;
L_0xd30040 .functor OR 3, L_0xd7b280, L_0xd7b320, C4<000>, C4<000>;
L_0xd30310 .functor XOR 4, v0xd78a40_0, L_0xd7b770, C4<0000>, C4<0000>;
v0xd2f540_0 .net *"_ivl_1", 2 0, L_0xd7b050;  1 drivers
v0xd2f880_0 .net *"_ivl_13", 0 0, L_0xd7b4e0;  1 drivers
v0xd2fb50_0 .net *"_ivl_15", 2 0, L_0xd7b690;  1 drivers
v0xd2fe60_0 .net *"_ivl_16", 3 0, L_0xd7b770;  1 drivers
v0xd30150_0 .net *"_ivl_3", 2 0, L_0xd7b0f0;  1 drivers
v0xd30420_0 .net *"_ivl_7", 2 0, L_0xd7b280;  1 drivers
v0xd30630_0 .net *"_ivl_9", 2 0, L_0xd7b320;  1 drivers
v0xd77d50_0 .net "in", 3 0, v0xd78a40_0;  alias, 1 drivers
v0xd77e30_0 .net "out_any", 3 1, L_0xd30040;  alias, 1 drivers
v0xd77fa0_0 .net "out_both", 2 0, L_0xd2fd50;  alias, 1 drivers
v0xd78080_0 .net "out_different", 3 0, L_0xd30310;  alias, 1 drivers
L_0xd7b050 .part v0xd78a40_0, 0, 3;
L_0xd7b0f0 .part v0xd78a40_0, 1, 3;
L_0xd7b280 .part v0xd78a40_0, 0, 3;
L_0xd7b320 .part v0xd78a40_0, 1, 3;
L_0xd7b4e0 .part v0xd78a40_0, 0, 1;
L_0xd7b690 .part v0xd78a40_0, 1, 3;
L_0xd7b770 .concat [ 3 1 0 0], L_0xd7b690, L_0xd7b4e0;
S_0xd781e0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0xd44b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xd78980_0 .net "clk", 0 0, v0xd7a4e0_0;  1 drivers
v0xd78a40_0 .var "in", 3 0;
v0xd78b00_0 .net "tb_match", 0 0, L_0xd7c930;  alias, 1 drivers
v0xd78ba0_0 .var "wavedrom_enable", 0 0;
v0xd78c40_0 .var "wavedrom_title", 511 0;
E_0xd3e4e0 .event posedge, v0xd78980_0;
E_0xd3edd0 .event negedge, v0xd78980_0;
S_0xd78480 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xd781e0;
 .timescale -12 -12;
v0xd78680_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd78780 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xd781e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd78e10 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0xd44b60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 4 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0xd30560 .functor AND 3, L_0xd7b950, L_0xd7b9f0, C4<111>, C4<111>;
L_0xd45930 .functor OR 3, L_0xd7bc20, L_0xd7bcf0, C4<000>, C4<000>;
L_0xd3b160 .functor XOR 4, v0xd78a40_0, L_0xd7c140, C4<0000>, C4<0000>;
v0xd79080_0 .net *"_ivl_1", 2 0, L_0xd7b950;  1 drivers
v0xd79160_0 .net *"_ivl_11", 2 0, L_0xd7bcf0;  1 drivers
v0xd79240_0 .net *"_ivl_12", 2 0, L_0xd45930;  1 drivers
v0xd79330_0 .net *"_ivl_17", 2 0, L_0xd7bfb0;  1 drivers
v0xd79410_0 .net *"_ivl_19", 0 0, L_0xd7c050;  1 drivers
v0xd79540_0 .net *"_ivl_20", 3 0, L_0xd7c140;  1 drivers
v0xd79620_0 .net *"_ivl_3", 2 0, L_0xd7b9f0;  1 drivers
v0xd79700_0 .net *"_ivl_7", 0 0, L_0xd7bb80;  1 drivers
v0xd797e0_0 .net *"_ivl_9", 2 0, L_0xd7bc20;  1 drivers
v0xd79950_0 .net "in", 3 0, v0xd78a40_0;  alias, 1 drivers
v0xd79a10_0 .net "out_any", 3 0, L_0xd7be30;  1 drivers
v0xd79af0_0 .net "out_both", 2 0, L_0xd30560;  alias, 1 drivers
v0xd79bd0_0 .net "out_different", 3 0, L_0xd3b160;  alias, 1 drivers
L_0xd7b950 .part v0xd78a40_0, 0, 3;
L_0xd7b9f0 .part v0xd78a40_0, 1, 3;
L_0xd7bb80 .part v0xd78a40_0, 3, 1;
L_0xd7bc20 .part v0xd78a40_0, 0, 3;
L_0xd7bcf0 .part v0xd78a40_0, 1, 3;
L_0xd7be30 .concat [ 3 1 0 0], L_0xd45930, L_0xd7bb80;
L_0xd7bfb0 .part v0xd78a40_0, 1, 3;
L_0xd7c050 .part v0xd78a40_0, 0, 1;
L_0xd7c140 .concat [ 1 3 0 0], L_0xd7c050, L_0xd7bfb0;
S_0xd79d30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0xd44b60;
 .timescale -12 -12;
E_0xd28a20 .event anyedge, v0xd7ac50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd7ac50_0;
    %nor/r;
    %assign/vec4 v0xd7ac50_0, 0;
    %wait E_0xd28a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd781e0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0xd78a40_0, 0;
    %wait E_0xd3edd0;
    %wait E_0xd3e4e0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0xd78a40_0, 0;
    %wait E_0xd3e4e0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0xd78a40_0, 0;
    %wait E_0xd3e4e0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0xd78a40_0, 0;
    %wait E_0xd3e4e0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0xd78a40_0, 0;
    %wait E_0xd3e4e0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0xd78a40_0, 0;
    %wait E_0xd3edd0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd78780;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xd78a40_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd3edd0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xd78a40_0, 0;
    %wait E_0xd3e4e0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xd78a40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xd44b60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7a4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7ac50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xd44b60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xd7a4e0_0;
    %inv;
    %store/vec4 v0xd7a4e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xd44b60;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd78980_0, v0xd7ade0_0, v0xd7a580_0, v0xd7a920_0, v0xd7a850_0, v0xd7a790_0, v0xd7a620_0, v0xd7aac0_0, v0xd7a9f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xd44b60;
T_7 ;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xd44b60;
T_8 ;
    %wait E_0xd3e950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd7ab90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7ab90_0, 4, 32;
    %load/vec4 v0xd7ad10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7ab90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd7ab90_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7ab90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xd7a920_0;
    %load/vec4 v0xd7a920_0;
    %load/vec4 v0xd7a850_0;
    %xor;
    %load/vec4 v0xd7a920_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7ab90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7ab90_0, 4, 32;
T_8.4 ;
    %load/vec4 v0xd7a790_0;
    %load/vec4 v0xd7a790_0;
    %load/vec4 v0xd7a620_0;
    %xor;
    %load/vec4 v0xd7a790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7ab90_0, 4, 32;
T_8.10 ;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7ab90_0, 4, 32;
T_8.8 ;
    %load/vec4 v0xd7aac0_0;
    %load/vec4 v0xd7aac0_0;
    %load/vec4 v0xd7a9f0_0;
    %xor;
    %load/vec4 v0xd7aac0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7ab90_0, 4, 32;
T_8.14 ;
    %load/vec4 v0xd7ab90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7ab90_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/machine/gatesv/iter4/response2/top_module.sv";
