regmap	,	V_36
IOMUXC_GPR1	,	V_38
mxc_cpu_pwr_mode	,	V_12
STOP_POWER_OFF	,	V_25
imx_gpc_pre_suspend	,	F_18
__iomem	,	T_4
BM_CCR_RBC_BYPASS_COUNT	,	V_8
writel_relaxed	,	F_3
iomuxc_irq_desc	,	V_15
imx_gpc_post_resume	,	F_26
mode	,	V_13
STOP_POWER_ON	,	V_21
irq_to_desc	,	F_12
WAIT_CLOCKED	,	V_17
u32	,	T_1
enable	,	V_5
irq_desc	,	V_14
BM_CLPCR_SBYOS	,	V_24
state	,	V_32
PM_SUSPEND_MEM	,	V_33
val	,	V_1
cpu_suspend	,	F_21
imx_gpc_irq_unmask	,	F_13
cpu_is_imx6q	,	F_22
gpr	,	V_37
BM_CLPCR_VSTBY	,	V_23
cpu_is_imx6sl	,	F_11
"fsl,imx6q-iomuxc-gpr"	,	L_1
imx6q_set_lpm	,	F_10
BP_CLPCR_LPM	,	V_19
readl_relaxed	,	F_2
imx_gpc_restore_all	,	F_8
BM_CLPCR_ARM_CLK_DIS_ON_LPM	,	V_20
suspend_set_ops	,	F_33
BM_CLPCR_BYP_MMDC_CH1_LPM_HS	,	V_29
irq_data	,	V_31
imx_gpc_irq_mask	,	F_14
imx6q_pm_set_ccm_base	,	F_27
BM_CCR_RBC_EN	,	V_7
suspend_state_t	,	T_2
imx_set_cpu_jump	,	F_20
imx6q_suspend_finish	,	F_15
ccm_base	,	V_2
imx6q_enable_wb	,	F_9
imx_gpc_mask_all	,	F_5
imx6q_set_chicken_bit	,	F_1
v7_cpu_resume	,	V_34
BM_CLPCR_BYPASS_PMIC_READY	,	V_27
imx6q_pm_ops	,	V_40
WAIT_UNCLOCKED_POWER_OFF	,	V_22
BM_CLPCR_LPM	,	V_16
WAIT_UNCLOCKED	,	V_18
BM_CLPCR_WB_PER_AT_LPM	,	V_10
cpu_do_idle	,	F_16
imx6q_pm_init	,	F_28
imx_anatop_post_resume	,	F_25
BM_CCR_WB_COUNT	,	V_11
writel	,	F_6
CLPCR	,	V_9
imx6q_enable_rbc	,	F_4
BP_CLPCR_STBY_COUNT	,	V_26
WARN_ON	,	F_29
BM_CGPR_CHICKEN_BIT	,	V_4
regmap_update_bits	,	F_32
EINVAL	,	V_30
syscon_regmap_lookup_by_compatible	,	F_30
CCR	,	V_6
imx_anatop_pre_suspend	,	F_19
IMX6Q_GPR1_GINT	,	V_39
BM_CLPCR_BYP_MMDC_CH0_LPM_HS	,	V_28
__init	,	T_3
CGPR	,	V_3
udelay	,	F_7
imx6q_pm_enter	,	F_17
cpu_is_imx6dl	,	F_23
imx_smp_prepare	,	F_24
base	,	V_35
IS_ERR	,	F_31
