<!DOCTYPE html>/n<html class="client-nojs" lang="en" dir="ltr">/n<head>/n<meta charset="UTF-8"/>/n<title>Instruction set architecture - Wikipedia</title>/n<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>/n<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Instruction_set_architecture","wgTitle":"Instruction set architecture","wgCurRevisionId":805896069,"wgRevisionId":805896069,"wgArticleId":47772,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["All articles with unsourced statements","Articles with unsourced statements from October 2012","All articles lacking reliable references","Articles lacking reliable references from July 2014","Wikipedia articles needing clarification from October 2012","All accuracy disputes","Articles with disputed statements from October 2012","Articles with unsourced statements from January 2010","Wikipedia articles with GND identifiers","Central processing unit","Instruction processing","Instruction set architectures","Microprocessors"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Instruction_set_architecture","wgRelevantArticleId":47772,"wgRequestId":"WfYLngpAMFAAAHI1MW0AAABU","wgIsProbablyEditable":true,"wgRelevantPageIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"Instruction_set","wgFlaggedRevsParams":{"tags":{}},"wgStableRevisionId":null,"wgWikiEditorEnabledModules":{"toolbar":true,"preview":false,"publish":false},"wgBetaFeaturesFeatures":[],"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":false,"wgPopupsShouldSendModuleToUser":true,"wgPopupsConflictsWithNavPopupGadget":false,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en","usePageImages":true,"usePageDescriptions":true},"wgPreferredVariant":"en","wgMFExpandAllSectionsUserOption":false,"wgMFDisplayWikibaseDescriptions":{"search":true,"nearby":true,"watchlist":true,"tagline":false},"wgRelatedArticles":null,"wgRelatedArticlesUseCirrusSearch":true,"wgRelatedArticlesOnlyUseCirrusSearch":false,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgCentralNoticeCookiesToDelete":[],"wgCentralNoticeCategoriesUsingLegacy":["Fundraising","fundraising"],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/Instruction_set_architecture","wgWikibaseItemId":"Q272683","wgCentralAuthMobileDomain":false,"wgCodeMirrorEnabled":false,"wgVisualEditorToolbarScrollOffset":0,"wgVisualEditorUnsupportedEditParams":["undo","undoafter","veswitched"],"wgEditSubmitButtonLabelPublish":false});mw.loader.state({"ext.gadget.charinsert-styles":"ready","ext.globalCssJs.user.styles":"ready","ext.globalCssJs.site.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","ext.cite.styles":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready","skins.vector.styles.experimental.print":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready","ext.globalCssJs.user":"ready","ext.globalCssJs.site":"ready"});mw.loader.implement("user.tokens@1dqfd7l",function ( $, jQuery, require, module ) {/nmw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*//n/n});mw.loader.load(["mediawiki.action.view.redirect","ext.cite.a11y","site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.watchlist-notice","ext.gadget.DRN-wizard","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging.subscriber","ext.wikimediaEvents","ext.navigationTiming","ext.uls.eventlogger","ext.uls.init","ext.uls.interface","ext.centralNotice.geoIP","ext.centralNotice.startUp","skins.vector.js"]);});</script>/n<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles%7Cskins.vector.styles.experimental.print%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>/n<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>/n<meta name="ResourceLoaderDynamicStyles" content=""/>/n<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.gadget.charinsert-styles&amp;only=styles&amp;skin=vector"/>/n<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>/n<meta name="generator" content="MediaWiki 1.31.0-wmf.4"/>/n<meta name="referrer" content="origin-when-cross-origin"/>/n<link rel="alternate" href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/Instruction_set_architecture"/>/n<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Instruction_set_architecture&amp;action=edit"/>/n<link rel="edit" title="Edit this page" href="/w/index.php?title=Instruction_set_architecture&amp;action=edit"/>/n<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>/n<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>/n<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>/n<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>/n<link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/>/n<link rel="canonical" href="https://en.wikipedia.org/wiki/Instruction_set_architecture"/>/n<link rel="dns-prefetch" href="//login.wikimedia.org"/>/n<link rel="dns-prefetch" href="//meta.wikimedia.org" />/n<!--[if lt IE 9]><script src="/w/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=vector&amp;sync=1"></script><![endif]-->/n</head>/n<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Instruction_set_architecture rootpage-Instruction_set_architecture vector-experimental-print-styles vector-nav-directionality skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>/n		<div id="mw-head-base" class="noprint"></div>/n		<div id="content" class="mw-body" role="main">/n			<a id="top"></a>/n/n							<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>/n						<div class="mw-indicators mw-body-content">/n</div>/n			<h1 id="firstHeading" class="firstHeading" lang="en">Instruction set architecture</h1>/n									<div id="bodyContent" class="mw-body-content">/n									<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>/n								<div id="contentSub"><span class="mw-redirectedfrom">  (Redirected from <a href="/w/index.php?title=Instruction_set&amp;redirect=no" class="mw-redirect" title="Instruction set">Instruction set</a>)</span></div>/n												<div id="jump-to-nav" class="mw-jump">/n					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>/n				</div>/n				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div role="note" class="hatnote navigation-not-searchable">For other uses of "ISA", see <a href="/wiki/Isa_(disambiguation)" class="mw-redirect mw-disambig" title="Isa (disambiguation)">Isa (disambiguation)</a>.</div>/n<p>An <b>instruction set architecture</b> (<b>ISA</b>) is an abstract model of a <a href="/wiki/Computer" title="Computer">computer</a>. It is also referred to as <b>architecture</b> or <b>computer architecture</b>. A realization of an ISA is called an <i>implementation</i>. An ISA permits multiple implementations that may vary in <a href="/wiki/Computer_performance" title="Computer performance">performance</a>, physical size, and monetary cost (among other things); because the ISA serves as the <a href="/wiki/Interface_(computing)" title="Interface (computing)">interface</a> between <a href="/wiki/Software" title="Software">software</a> and <a href="/wiki/Computer_hardware" title="Computer hardware">hardware</a>. Software that has been written for an ISA can run on different implementations of the same ISA. This has enabled <a href="/wiki/Binary_compatibility" class="mw-redirect" title="Binary compatibility">binary compatibility</a> between different generations of computers to be easily achieved, and the development of computer families. Both of these developments have helped to lower the cost of computers and to increase their applicability. For these reasons, the ISA is one of the most important abstractions in <a href="/wiki/Computing" title="Computing">computing</a> today.</p>/n<p>An ISA defines everything a <a href="/wiki/Machine_language" class="mw-redirect" title="Machine language">machine language</a> <a href="/wiki/Programmer" title="Programmer">programmer</a> needs to know in order to program a computer. What an ISA defines differs between ISAs; in general, ISAs define the supported <a href="/wiki/Data_type" title="Data type">data types</a>, what state there is (such as the <a href="/wiki/Main_memory" class="mw-redirect" title="Main memory">main memory</a> and <a href="/wiki/Processor_register" title="Processor register">registers</a>) and their semantics (such as the <a href="/wiki/Memory_consistency" class="mw-redirect" title="Memory consistency">memory consistency</a> and <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a>), the <i>instruction set</i> (the set of <a href="/wiki/Machine_instruction" class="mw-redirect" title="Machine instruction">machine instructions</a> that comprises a computer's machine language), and the <a href="/wiki/Input/output" title="Input/output">input/output</a> model.</p>/n<p></p>/n<div id="toc" class="toc">/n<div class="toctitle">/n<h2>Contents</h2>/n</div>/n<ul>/n<li class="toclevel-1 tocsection-1"><a href="#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a></li>/n<li class="toclevel-1 tocsection-2"><a href="#Classification_of_ISAs"><span class="tocnumber">2</span> <span class="toctext">Classification of ISAs</span></a></li>/n<li class="toclevel-1 tocsection-3"><a href="#Machine_language"><span class="tocnumber">3</span> <span class="toctext">Machine language</span></a>/n<ul>/n<li class="toclevel-2 tocsection-4"><a href="#Instruction_types"><span class="tocnumber">3.1</span> <span class="toctext">Instruction types</span></a>/n<ul>/n<li class="toclevel-3 tocsection-5"><a href="#Data_handling_and_memory_operations"><span class="tocnumber">3.1.1</span> <span class="toctext">Data handling and memory operations</span></a></li>/n<li class="toclevel-3 tocsection-6"><a href="#Arithmetic_and_logic_operations"><span class="tocnumber">3.1.2</span> <span class="toctext">Arithmetic and logic operations</span></a></li>/n<li class="toclevel-3 tocsection-7"><a href="#Control_flow_operations"><span class="tocnumber">3.1.3</span> <span class="toctext">Control flow operations</span></a></li>/n<li class="toclevel-3 tocsection-8"><a href="#Coprocessor_instructions"><span class="tocnumber">3.1.4</span> <span class="toctext">Coprocessor instructions</span></a></li>/n</ul>/n</li>/n<li class="toclevel-2 tocsection-9"><a href="#Complex_instructions"><span class="tocnumber">3.2</span> <span class="toctext">Complex instructions</span></a></li>/n<li class="toclevel-2 tocsection-10"><a href="#Parts_of_an_instruction"><span class="tocnumber">3.3</span> <span class="toctext">Parts of an instruction</span></a></li>/n<li class="toclevel-2 tocsection-11"><a href="#Instruction_length"><span class="tocnumber">3.4</span> <span class="toctext">Instruction length</span></a></li>/n<li class="toclevel-2 tocsection-12"><a href="#Representation"><span class="tocnumber">3.5</span> <span class="toctext">Representation</span></a></li>/n<li class="toclevel-2 tocsection-13"><a href="#Design"><span class="tocnumber">3.6</span> <span class="toctext">Design</span></a></li>/n</ul>/n</li>/n<li class="toclevel-1 tocsection-14"><a href="#Instruction_set_implementation"><span class="tocnumber">4</span> <span class="toctext">Instruction set implementation</span></a>/n<ul>/n<li class="toclevel-2 tocsection-15"><a href="#Code_density"><span class="tocnumber">4.1</span> <span class="toctext">Code density</span></a></li>/n<li class="toclevel-2 tocsection-16"><a href="#Number_of_operands"><span class="tocnumber">4.2</span> <span class="toctext">Number of operands</span></a></li>/n<li class="toclevel-2 tocsection-17"><a href="#Register_pressure"><span class="tocnumber">4.3</span> <span class="toctext">Register pressure</span></a></li>/n</ul>/n</li>/n<li class="toclevel-1 tocsection-18"><a href="#See_also"><span class="tocnumber">5</span> <span class="toctext">See also</span></a></li>/n<li class="toclevel-1 tocsection-19"><a href="#References"><span class="tocnumber">6</span> <span class="toctext">References</span></a></li>/n<li class="toclevel-1 tocsection-20"><a href="#Further_reading"><span class="tocnumber">7</span> <span class="toctext">Further reading</span></a></li>/n<li class="toclevel-1 tocsection-21"><a href="#External_links"><span class="tocnumber">8</span> <span class="toctext">External links</span></a></li>/n</ul>/n</div>/n<p></p>/n<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=1" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>/n<p>An instruction set architecture is distinguished from a <a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a>, which is the set of <a href="/wiki/Processor_design" title="Processor design">processor design</a> techniques used, in a particular processor, to implement the instruction set. Processors with different microarchitectures can share a common instruction set. For example, the <a href="/wiki/Intel" title="Intel">Intel</a> <a href="/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">Pentium</a> and the <a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">Advanced Micro Devices</a> <a href="/wiki/Athlon" title="Athlon">Athlon</a> implement nearly identical versions of the <a href="/wiki/X86_instruction_set" class="mw-redirect" title="X86 instruction set">x86 instruction set</a>, but have radically different internal designs.</p>/n<p>The concept of an <i>architecture</i>, distinct from the design of a specific machine, was developed by <a href="/wiki/Fred_Brooks" title="Fred Brooks">Fred Brooks</a> at IBM during the design phase of <a href="/wiki/System/360" class="mw-redirect" title="System/360">System/360</a>.</p>/n<blockquote class="templatequote">/n<p>Prior to NPL [System/360], the company's computer designers had been free to honor cost objectives not only by selecting technologies but also by fashioning functional and architectural refinements. The SPREAD compatibility objective, in contrast, postulated a single architecture for a series of five processors spanning a wide range of cost and performance. None of the five engineering design teams could count on being able to bring about adjustments in architectural specifications as a way of easing difficulties in achieving cost and performance objectives.<sup id="cite_ref-Pugh_1-0" class="reference"><a href="#cite_note-Pugh-1">[1]</a></sup><sup class="reference" style="white-space:nowrap;">:p.137</sup></p>/n</blockquote>/n<p>Some <a href="/wiki/Virtual_machine" title="Virtual machine">virtual machines</a> that support <a href="/wiki/Bytecode" title="Bytecode">bytecode</a> as their ISA such as <a href="/wiki/Smalltalk" title="Smalltalk">Smalltalk</a>, the <a href="/wiki/Java_virtual_machine" title="Java virtual machine">Java virtual machine</a>, and Microsoft's <a href="/wiki/Common_Language_Runtime" title="Common Language Runtime">Common Language Runtime</a>, implement this by translating the bytecode for commonly used code paths into native machine code. In addition, these virtual machines execute less frequently used code paths by interpretation (see: <a href="/wiki/Just-in-time_compilation" title="Just-in-time compilation">Just-in-time compilation</a>). <a href="/wiki/Transmeta" title="Transmeta">Transmeta</a> implemented the x86 instruction set atop <a href="/wiki/VLIW" class="mw-redirect" title="VLIW">VLIW</a> processors in this fashion.</p>/n<h2><span class="mw-headline" id="Classification_of_ISAs">Classification of ISAs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=2" title="Edit section: Classification of ISAs">edit</a><span class="mw-editsection-bracket">]</span></span></h2>/n<p>An ISA may be classified in a number of different ways. A common classification is by architectural <i>complexity</i>. A <a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">complex instruction set computer</a> (CISC) has many specialized instructions, some of which may only be rarely used in practical programs. A <a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">reduced instruction set computer</a> (RISC) simplifies the processor by efficiently implementing only the instructions that are frequently used in programs, while the less common operations are implemented as subroutines, having their resulting additional processor execution time offset by infrequent use.<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">[2]</a></sup></p>/n<p>Other types include <a href="/wiki/Very_long_instruction_word" title="Very long instruction word">very long instruction word</a> (VLIW) architectures, and the closely related <i>long instruction word</i> (LIW) and <i><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">explicitly parallel instruction computing</a></i> (EPIC) architectures. These architectures seek to exploit <a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">instruction-level parallelism</a> with less hardware than RISC and CISC by making the <a href="/wiki/Compiler" title="Compiler">compiler</a> responsible for instruction issue and scheduling.</p>/n<p>Architectures with even less complexity have been studied, such as the <a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">minimal instruction set computer</a> (MISC) and <a href="/wiki/One_instruction_set_computer" title="One instruction set computer">one instruction set computer</a> (OISC). These are theoretically important types, but have not been commercialized.</p>/n<h2><span class="mw-headline" id="Machine_language"><span id="NATIVE"></span>Machine language</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=3" title="Edit section: Machine language">edit</a><span class="mw-editsection-bracket">]</span></span></h2>/n<p><a href="/wiki/Machine_code" title="Machine code">Machine language</a> is built up from discrete <i>statements</i> or <i>instructions</i>. On the processing architecture, a given instruction may specify:</p>/n<ul>/n<li>particular <a href="/wiki/Processor_register" title="Processor register">registers</a> for arithmetic, addressing, or control functions</li>/n<li>particular memory locations or offsets</li>/n<li>particular <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> used to interpret the operands</li>/n</ul>/n<p>More complex operations are built up by combining these simple instructions, which are executed sequentially, or as otherwise directed by <a href="/wiki/Control_flow" title="Control flow">control flow</a> instructions.</p>/n<h3><span class="mw-headline" id="Instruction_types">Instruction types</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=4" title="Edit section: Instruction types">edit</a><span class="mw-editsection-bracket">]</span></span></h3>/n<p>Examples of operations common to many instruction sets include:</p>/n<h4><span class="mw-headline" id="Data_handling_and_memory_operations">Data handling and memory operations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=5" title="Edit section: Data handling and memory operations">edit</a><span class="mw-editsection-bracket">]</span></span></h4>/n<ul>/n<li><i>Set</i> a <a href="/wiki/Processor_register" title="Processor register">register</a> to a fixed constant value.</li>/n<li><i>Copy</i> data from a memory location to a register, or vice versa (a machine instruction is often called <i>move</i>, however the term is misleading). Used to store the contents of a register, result of a computation, or to retrieve stored data to perform a computation on it later. Often called <a href="/wiki/Load_and_store" class="mw-redirect" title="Load and store">load and store</a> operations.</li>/n<li><i>Read</i> and <i>write</i> data from hardware devices.</li>/n</ul>/n<h4><span class="mw-headline" id="Arithmetic_and_logic_operations"><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic and logic</a> operations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=6" title="Edit section: Arithmetic and logic operations">edit</a><span class="mw-editsection-bracket">]</span></span></h4>/n<ul>/n<li><i>Add</i>, <i>subtract</i>, <i>multiply</i>, or <i>divide</i> the values of two registers, placing the result in a register, possibly setting one or more <a href="/wiki/Flag_(computing)" class="mw-redirect" title="Flag (computing)">condition codes</a> in a <a href="/wiki/Status_register" title="Status register">status register</a>./n<ul>/n<li><i><span id="increment">increment</span></i>, <i><span id="decrement">decrement</span></i> in some ISAs, saving operand fetch in trivial cases.</li>/n</ul>/n</li>/n<li>Perform <a href="/wiki/Bitwise_operation" title="Bitwise operation">bitwise operations</a>, e.g., taking the <i><a href="/wiki/Logical_conjunction" title="Logical conjunction">conjunction</a></i> and <i><a href="/wiki/Logical_disjunction" title="Logical disjunction">disjunction</a></i> of corresponding bits in a pair of registers, taking the <i><a href="/wiki/Logical_negation" class="mw-redirect" title="Logical negation">negation</a></i> of each bit in a register.</li>/n<li><i>Compare</i> two values in registers (for example, to see if one is less, or if they are equal).</li>/n<li><i><span id="Floating-point_instruction">Floating-point instruction</span>s</i> for arithmetic on floating-point numbers.</li>/n</ul>/n<h4><span class="mw-headline" id="Control_flow_operations"><a href="/wiki/Control_flow" title="Control flow">Control flow</a> operations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=7" title="Edit section: Control flow operations">edit</a><span class="mw-editsection-bracket">]</span></span></h4>/n<ul>/n<li><i><a href="/wiki/Branch_(computer_science)" title="Branch (computer science)">Branch</a></i> to another location in the program and execute instructions there.</li>/n<li><i><a href="/wiki/Branch_predication" class="mw-redirect" title="Branch predication">Conditionally branch</a></i> to another location if a certain condition holds.</li>/n<li><i><a href="/wiki/Indirect_branch" title="Indirect branch">Indirectly branch</a></i> to another location.</li>/n<li><i><a href="/wiki/Subroutine" title="Subroutine">Call</a></i> another block of code, while saving the location of the next instruction as a point to return to.</li>/n</ul>/n<h4><span class="mw-headline" id="Coprocessor_instructions"><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a> instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=8" title="Edit section: Coprocessor instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h4>/n<ul>/n<li>Load/store data to and from a coprocessor, or exchanging with CPU registers.</li>/n<li>Perform coprocessor operations.</li>/n</ul>/n<h3><span class="mw-headline" id="Complex_instructions">Complex instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=9" title="Edit section: Complex instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>/n<p>Processors may include "complex" instructions in their instruction set. A single "complex" instruction does something that may take many instructions on other computers.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (October 2012)">citation needed</span></a></i>]</sup> Such instructions are <a href="/wiki/Typified" class="mw-redirect" title="Typified">typified</a> by instructions that take multiple steps, control multiple functional units, or otherwise appear on a larger scale than the bulk of simple instructions implemented by the given processor. Some examples of "complex" instructions include:</p>/n<ul>/n<li>transferring multiple registers to or from memory (especially the <a href="/wiki/Call_stack" title="Call stack">stack</a>) at once</li>/n<li>moving large blocks of memory (e.g. <a href="/wiki/String_copy" class="mw-redirect" title="String copy">string copy</a> or <a href="/wiki/DMA_transfer" class="mw-redirect" title="DMA transfer">DMA transfer</a>)</li>/n<li>complicated integer and floating-point arithmetic (e.g. <a href="/wiki/Square_root" title="Square root">square root</a>, or <a href="/wiki/Transcendental_function" title="Transcendental function">transcendental functions</a> such as <a href="/wiki/Logarithm" title="Logarithm">logarithm</a>, <a href="/wiki/Sine" title="Sine">sine</a>, <a href="/wiki/Cosine" class="mw-redirect" title="Cosine">cosine</a>, etc.)</li>/n<li><i><span id="SIMD_instruction"></span><span id=".5B.5BSIMD.5D.5D_instruction"><a href="/wiki/SIMD" title="SIMD">SIMD</a> instruction</span>s</i>, a single instruction performing an operation on many homogeneous values in parallel, possibly in dedicated <a href="/wiki/SIMD_register" class="mw-redirect" title="SIMD register">SIMD registers</a></li>/n<li>performing an atomic <a href="/wiki/Test-and-set" title="Test-and-set">test-and-set</a> instruction or other <a href="/wiki/Read-modify-write" title="Read-modify-write">read-modify-write</a> <a href="/wiki/Atomic_instruction" class="mw-redirect" title="Atomic instruction">atomic instruction</a></li>/n<li>instructions that perform <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">ALU</a> operations with an operand from memory rather than a register</li>/n</ul>/n<p>Complex instructions are more common in CISC instruction sets than in RISC instruction sets, but RISC instruction sets may include them as well. RISC instruction sets generally do not include ALU operations with memory operands, or instructions to move large blocks of memory, but most RISC instruction sets include <a href="/wiki/SIMD" title="SIMD">SIMD</a> or <a href="/wiki/Vector_processing" class="mw-redirect" title="Vector processing">vector</a> instructions that perform the same arithmetic operation on multiple pieces of data at the same time. SIMD instructions have the ability of manipulating large vectors and matrices in minimal time. SIMD instructions allow easy <a href="/wiki/Parallelization" class="mw-redirect" title="Parallelization">parallelization</a> of algorithms commonly involved in sound, image, and video processing. Various SIMD implementations have been brought to market under trade names such as <a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="/wiki/3DNow!" title="3DNow!">3DNow!</a>, and <a href="/wiki/AltiVec" title="AltiVec">AltiVec</a>.</p>/n<h3><span class="mw-headline" id="Parts_of_an_instruction">Parts of an instruction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=10" title="Edit section: Parts of an instruction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>/n<div class="thumb tright">/n<div class="thumbinner" style="width:372px;"><a href="/wiki/File:Mips32_addi.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/Mips32_addi.svg/370px-Mips32_addi.svg.png" width="370" height="133" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/Mips32_addi.svg/555px-Mips32_addi.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/2a/Mips32_addi.svg/740px-Mips32_addi.svg.png 2x" data-file-width="500" data-file-height="180" /></a>/n<div class="thumbcaption">/n<div class="magnify"><a href="/wiki/File:Mips32_addi.svg" class="internal" title="Enlarge"></a></div>/nOne instruction may have several fields, which identify the logical operation, and may also include source and destination addresses and constant values. This is the MIPS "Add Immediate" instruction, which allows selection of source and destination registers and inclusion of a small constant.</div>/n</div>/n</div>/n<p>On traditional architectures, an instruction includes an <a href="/wiki/Opcode" title="Opcode">opcode</a> that specifies the operation to perform, such as <i>add contents of memory to register</i>—and zero or more <a href="/wiki/Operand" title="Operand">operand</a> specifiers, which may specify <a href="/wiki/Processor_register" title="Processor register">registers</a>, memory locations, or literal data. The operand specifiers may have <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> determining their meaning or may be in fixed fields. In <a href="/wiki/Very_long_instruction_word" title="Very long instruction word">very long instruction word</a> (VLIW) architectures, which include many <a href="/wiki/Microcode" title="Microcode">microcode</a> architectures, multiple simultaneous opcodes and operands are specified in a single instruction.</p>/n<p>Some exotic instruction sets do not have an opcode field, such as <a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">transport triggered architectures</a> (TTA), only operand(s).</p>/n<p>The <a href="/wiki/Forth_virtual_machine" class="mw-redirect" title="Forth virtual machine">Forth virtual machine</a> and other "<a href="/wiki/0-operand_instruction_set" class="mw-redirect" title="0-operand instruction set">0-operand</a>" instruction sets lack any operand specifier fields, such as some <a href="/wiki/Stack_machine" title="Stack machine">stack machines</a> including NOSC.<sup id="cite_ref-3" class="reference"><a href="#cite_note-3">[3]</a></sup><sup class="noprint Inline-Template noprint Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:NOTRS" class="mw-redirect" title="Wikipedia:NOTRS"><span title="Not reliable. Just some random mailing list. (July 2014)">better&#160;source&#160;needed</span></a></i>]</sup></p>/n<p>Conditional instructions often have a predicate field—a few bits that encode the specific condition to cause the operation to be performed rather than not performed. For example, a conditional branch instruction will be executed, and the branch taken, if the condition is true, so that execution proceeds to a different part of the program, and not executed, and the branch not taken, if the condition is false, so that execution continues sequentially. Some instruction sets also have conditional moves, so that the move will be executed, and the data stored in the target location, if the condition is true, and not executed, and the target location not modified, if the condition is false. Similarly, IBM <a href="/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a> has a conditional store instruction. A few instruction sets include a predicate field in every instruction; this is called <a href="/wiki/Branch_predication" class="mw-redirect" title="Branch predication">branch predication</a>.</p>/n<h3><span class="mw-headline" id="Instruction_length"><span id="Fixed_length"></span><span id="Fixed_width"></span><span id="Variable_length"></span><span id="Variable_width"></span>Instruction length</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=11" title="Edit section: Instruction length">edit</a><span class="mw-editsection-bracket">]</span></span></h3>/n<p>The size or length of an instruction varies widely, from as little as four bits in some <a href="/wiki/Microcontroller" title="Microcontroller">microcontrollers</a> to many hundreds of bits in some VLIW systems. Processors used in <a href="/wiki/Personal_computer" title="Personal computer">personal computers</a>, <a href="/wiki/Mainframe_computer" title="Mainframe computer">mainframes</a>, and <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a> have instruction sizes between 8 and 64 bits. The longest possible instruction on x86 is 15 bytes (120 bits).<sup id="cite_ref-4" class="reference"><a href="#cite_note-4">[4]</a></sup> Within an instruction set, different instructions may have different lengths. In some architectures, notably most <a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">reduced instruction set computers</a> (RISC), <span id="FIXED_LENGTH_INSTRUCTIONS"></span><span id="instructions_are_a_fixed_length">instructions are a fixed length</span>, typically corresponding with that architecture's <a href="/wiki/Word_(data_type)" class="mw-redirect" title="Word (data type)">word size</a>. In other architectures, instructions have variable length, typically integral multiples of a <a href="/wiki/Byte" title="Byte">byte</a> or a <a href="/wiki/Halfword" class="mw-redirect" title="Halfword">halfword</a>. Some, such as the <a href="/wiki/ARMv7" class="mw-redirect" title="ARMv7">ARM</a> with <i>Thumb-extension</i> have <i>mixed</i> variable encoding, that is two fixed, usually 32-bit and 16-bit encodings, where instructions can not be mixed freely but must be switched between on a branch (or exception boundary in ARMv8).</p>/n<p>A RISC instruction set normally has a fixed instruction length (often 4 bytes = 32 bits), whereas a typical CISC instruction set may have instructions of widely varying length (1 to 15 bytes for x86). Fixed-length instructions are less complicated to handle than variable-length instructions for several reasons (not having to check whether an instruction straddles a cache line or virtual memory page boundary<sup id="cite_ref-Cocke_5-0" class="reference"><a href="#cite_note-Cocke-5">[5]</a></sup> for instance), and are therefore somewhat easier to optimize for speed.</p>/n<h3><span class="mw-headline" id="Representation">Representation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=12" title="Edit section: Representation">edit</a><span class="mw-editsection-bracket">]</span></span></h3>/n<p>The instructions constituting a program are rarely specified using their internal, numeric form (<a href="/wiki/Machine_code" title="Machine code">machine code</a>); they may be specified by programmers using an <a href="/wiki/Assembly_language" title="Assembly language">assembly language</a> or, more commonly, may be generated from <a href="/wiki/Programming_language" title="Programming language">programming languages</a> by <a href="/wiki/Compiler" title="Compiler">compilers</a>.</p>/n<h3><span class="mw-headline" id="Design">Design</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=13" title="Edit section: Design">edit</a><span class="mw-editsection-bracket">]</span></span></h3>/n<p>The design of instruction sets is a complex issue. There were two stages in history for the microprocessor. The first was the CISC (Complex Instruction Set Computer), which had many different instructions. In the 1970s, however, places like IBM did research and found that many instructions in the set could be eliminated. The result was the RISC (Reduced Instruction Set Computer), an architecture that uses a smaller set of instructions. A simpler instruction set may offer the potential for higher speeds, reduced processor size, and reduced power consumption. However, a more complex set may optimize common operations, improve memory and <a href="/wiki/CPU_cache" title="CPU cache">cache</a> efficiency, or simplify programming.</p>/n<p>Some instruction set designers reserve one or more opcodes for some kind of <a href="/wiki/System_call" title="System call">system call</a> or <a href="/wiki/Software_interrupt" class="mw-redirect" title="Software interrupt">software interrupt</a>. For example, <a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">MOS Technology 6502</a> uses 00<sub>H</sub>, <a href="/wiki/Zilog_Z80" title="Zilog Z80">Zilog Z80</a> uses the eight codes C7,CF,D7,DF,E7,EF,F7,FF<sub>H</sub><sup id="cite_ref-6" class="reference"><a href="#cite_note-6">[6]</a></sup> while <a href="/wiki/Motorola_68000" title="Motorola 68000">Motorola 68000</a> use codes in the range A000..AFFF<sub>H</sub>.</p>/n<p>Fast virtual machines are much easier to implement if an instruction set meets the <a href="/wiki/Popek_and_Goldberg_virtualization_requirements" title="Popek and Goldberg virtualization requirements">Popek and Goldberg virtualization requirements</a>.<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="The text near this tag may need clarification or removal of jargon. (October 2012)">clarification needed</span></a></i>]</sup></p>/n<p>The <a href="/wiki/NOP_slide" title="NOP slide">NOP slide</a> used in <a href="/wiki/Immunity-aware_programming" title="Immunity-aware programming">immunity-aware programming</a> is much easier to implement if the "unprogrammed" state of the memory is interpreted as a <a href="/wiki/NOP" title="NOP">NOP</a>.<sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Accuracy_dispute#Disputed_statement" title="Wikipedia:Accuracy dispute"><span title="The material near this tag is possibly inaccurate or nonfactual. (October 2012)">dubious</span></a> <span class="metadata">– <a href="/wiki/Talk:Instruction_set_architecture#Dubious" title="Talk:Instruction set architecture">discuss</a></span></i>]</sup></p>/n<p>On systems with multiple processors, <a href="/wiki/Non-blocking_synchronization" class="mw-redirect" title="Non-blocking synchronization">non-blocking synchronization</a> algorithms are much easier to implement<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="Opinion unsupported by a textbook (October 2012)">citation needed</span></a></i>]</sup> if the instruction set includes support for something such as "<a href="/wiki/Fetch-and-add" title="Fetch-and-add">fetch-and-add</a>", "<a href="/wiki/Load-link/store-conditional" title="Load-link/store-conditional">load-link/store-conditional</a>" (LL/SC), or "atomic <a href="/wiki/Compare-and-swap" title="Compare-and-swap">compare-and-swap</a>".</p>/n<h2><span class="mw-headline" id="Instruction_set_implementation">Instruction set implementation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=14" title="Edit section: Instruction set implementation">edit</a><span class="mw-editsection-bracket">]</span></span></h2>/n<p>Any given instruction set can be implemented in a variety of ways. All ways of implementing a particular instruction set provide the same <a href="/wiki/Programming_model" title="Programming model">programming model</a>, and all implementations of that instruction set are able to run the same executables. The various ways of implementing an instruction set give different tradeoffs between cost, performance, power consumption, size, etc.</p>/n<p>When designing the <a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a> of a processor, engineers use blocks of "hard-wired" electronic circuitry (often designed separately) such as adders, multiplexers, counters, registers, ALUs, etc. Some kind of <a href="/wiki/Register_transfer_language" title="Register transfer language">register transfer language</a> is then often used to describe the decoding and sequencing of each instruction of an ISA using this physical microarchitecture. There are two basic ways to build a <a href="/wiki/Control_unit" title="Control unit">control unit</a> to implement this description (although many designs use middle ways or compromises):</p>/n<ol>/n<li>Some computer designs "hardwire" the complete instruction set decoding and sequencing (just like the rest of the microarchitecture).</li>/n<li>Other designs employ <a href="/wiki/Microcode" title="Microcode">microcode</a> routines or tables (or both) to do this—typically as on-chip <a href="/wiki/Read-only_memory" title="Read-only memory">ROMs</a> or <a href="/wiki/Programmable_logic_array" title="Programmable logic array">PLAs</a> or both (although separate RAMs and <a href="/wiki/Read-only_memory#Historical_examples" title="Read-only memory">ROMs</a> have been used historically). The <a href="/wiki/Western_Digital" title="Western Digital">Western Digital</a> <a href="/wiki/MCP-1600" title="MCP-1600">MCP-1600</a> is an older example, using a dedicated, separate ROM for microcode.</li>/n</ol>/n<p>Some designs use a combination of hardwired design and microcode for the control unit.</p>/n<p>Some CPU designs use a <a href="/wiki/Writable_control_store" class="mw-redirect" title="Writable control store">writable control store</a>—they compile the instruction set to a writable <a href="/wiki/RAM" class="mw-redirect" title="RAM">RAM</a> or <a href="/wiki/Flash_memory" title="Flash memory">flash</a> inside the CPU (such as the <a href="/wiki/Rekursiv" title="Rekursiv">Rekursiv</a> processor and the <a href="/w/index.php?title=Imsys&amp;action=edit&amp;redlink=1" class="new" title="Imsys (page does not exist)">Imsys</a> <a href="/w/index.php?title=Cjip&amp;action=edit&amp;redlink=1" class="new" title="Cjip (page does not exist)">Cjip</a>),<sup id="cite_ref-7" class="reference"><a href="#cite_note-7">[7]</a></sup> or an FPGA (<a href="/wiki/Reconfigurable_computing" title="Reconfigurable computing">reconfigurable computing</a>).</p>/n<p>An ISA can also be <a href="/wiki/Emulator" title="Emulator">emulated</a> in software by an <a href="/wiki/Interpreter_(computing)" title="Interpreter (computing)">interpreter</a>. Naturally, due to the interpretation overhead, this is slower than directly running programs on the emulated hardware, unless the hardware running the emulator is an order of magnitude faster. Today, it is common practice for vendors of new ISAs or microarchitectures to make software emulators available to software developers before the hardware implementation is ready.</p>/n<p>Often the details of the implementation have a strong influence on the particular instructions selected for the instruction set. For example, many implementations of the <a href="/wiki/Instruction_pipeline" class="mw-redirect" title="Instruction pipeline">instruction pipeline</a> only allow a single memory load or memory store per instruction, leading to a <a href="/wiki/Load-store_architecture" class="mw-redirect" title="Load-store architecture">load-store architecture</a> (RISC). For another example, some early ways of implementing the <a href="/wiki/Instruction_pipeline" class="mw-redirect" title="Instruction pipeline">instruction pipeline</a> led to a <a href="/wiki/Delay_slot" title="Delay slot">delay slot</a>.</p>/n<p>The demands of high-speed digital signal processing have pushed in the opposite direction—forcing instructions to be implemented in a particular way. For example, to perform digital filters fast enough, the MAC instruction in a typical <a href="/wiki/Digital_signal_processor" title="Digital signal processor">digital signal processor</a> (DSP) must use a kind of <a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard architecture</a> that can fetch an instruction and two data words simultaneously, and it requires a single-cycle <a href="/wiki/Multiply%E2%80%93accumulate" class="mw-redirect" title="Multiply–accumulate">multiply–accumulate</a> <a href="/wiki/Multiplication_ALU" class="mw-redirect" title="Multiplication ALU">multiplier</a>.</p>/n<h3><span class="mw-headline" id="Code_density">Code density</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=15" title="Edit section: Code density">edit</a><span class="mw-editsection-bracket">]</span></span></h3>/n<p>In early computers, memory was expensive, so minimizing the size of a program to make sure it would fit in the limited memory was often central. Thus the combined size of all the instructions needed to perform a particular task, the <i>code density</i>, was an important characteristic of any instruction set. Computers with high code density often have complex instructions for procedure entry, parameterized returns, loops, etc. (therefore retroactively named <i>Complex Instruction Set Computers</i>, <a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a>). However, more typical, or frequent, "CISC" instructions merely combine a basic ALU operation, such as "add", with the access of one or more operands in memory (using <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> such as direct, indirect, indexed, etc.). Certain architectures may allow two or three operands (including the result) directly in memory or may be able to perform functions such as automatic pointer increment, etc. Software-implemented instruction sets may have even more complex and powerful instructions.</p>/n<p><i>Reduced instruction-set computers</i>, <a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a>, were first widely implemented during a period of rapidly growing memory subsystems. They sacrifice code density to simplify implementation circuitry, and try to increase performance via higher clock frequencies and more registers. A single RISC instruction typically performs only a single operation, such as an "add" of registers or a "load" from a memory location into a register. A RISC instruction set normally has a fixed <a href="#Instruction_length">instruction length</a>, whereas a typical CISC instruction set has instructions of widely varying length. However, as RISC computers normally require more and often longer instructions to implement a given task, they inherently make less optimal use of bus bandwidth and cache memories.</p>/n<p>Certain embedded RISC ISAs like <a href="/wiki/ARM_architecture#Thumb" title="ARM architecture">Thumb</a> and <a href="/wiki/AVR32" title="AVR32">AVR32</a> typically exhibit very high density owing to a technique called code compression. This technique packs two 16-bit instructions into one 32-bit instruction, which is then unpacked at the decode stage and executed as two instructions.<sup id="cite_ref-weaver_8-0" class="reference"><a href="#cite_note-weaver-8">[8]</a></sup></p>/n<p><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">Minimal instruction set computers</a> (MISC) are a form of <a href="/wiki/Stack_machine" title="Stack machine">stack machine</a>, where there are few separate instructions (16-64), so that multiple instructions can be fit into a single machine word. These type of cores often take little silicon to implement, so they can be easily realized in an <a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a> or in a <a href="/wiki/Multi-core" class="mw-redirect" title="Multi-core">multi-core</a> form. The code density of MISC is similar to the code density of RISC; the increased instruction density is offset by requiring more of the primitive instructions to do a task.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (January 2010)">citation needed</span></a></i>]</sup></p>/n<p>There has been research into <a href="/wiki/Executable_compression" title="Executable compression">executable compression</a> as a mechanism for improving code density. The mathematics of <a href="/wiki/Kolmogorov_complexity" title="Kolmogorov complexity">Kolmogorov complexity</a> describes the challenges and limits of this.</p>/n<h3><span class="mw-headline" id="Number_of_operands">Number of operands</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=16" title="Edit section: Number of operands">edit</a><span class="mw-editsection-bracket">]</span></span></h3>/n<p>Instruction sets may be categorized by the maximum number of operands <i>explicitly</i> specified in instructions.</p>/n<p>(In the examples that follow, <i>a</i>, <i>b</i>, and <i>c</i> are (direct or calculated) addresses referring to memory cells, while <i>reg1</i> and so on refer to machine registers.)</p>/n<pre>/nC = A+B/n</pre>/n<ul>/n<li>0-operand (<i>zero-address machines</i>), so called <a href="/wiki/Stack_machine" title="Stack machine">stack machines</a>: All arithmetic operations take place using the top one or two positions on the stack: <code>push a</code>, <code>push b</code>, <i>add</i>, <code>pop c</code>./n<ul>/n<li><code>C = A+B</code> needs <i>four instructions</i>. For stack machines, the terms "0-operand" and "zero-address" apply to arithmetic instructions, but not to all instructions, as 1-operand push and pop instructions are used to access memory.</li>/n</ul>/n</li>/n<li>1-operand (<i>one-address machines</i>), so called <a href="/wiki/Accumulator_machine" class="mw-redirect" title="Accumulator machine">accumulator machines</a>, include early computers and many small <a href="/wiki/Microcontroller" title="Microcontroller">microcontrollers</a>: most instructions specify a single right operand (that is, constant, a register, or a memory location), with the implicit <a href="/wiki/Accumulator_(computing)" title="Accumulator (computing)">accumulator</a> as the left operand (and the destination if there is one): <code>load a</code>, <code>add b</code>, <code>store c</code>./n<ul>/n<li><code>C = A+B</code> needs <i>three instructions</i>.</li>/n</ul>/n</li>/n<li>2-operand — many CISC and RISC machines fall under this category:/n<ul>/n<li>CISC — <code>move A</code> to <i>C</i>; then <code>add B</code> to <i>C</i>./n<ul>/n<li><code>C = A+B</code> needs <i>two instructions</i>. This effectively 'stores' the result without an explicit <i>store</i> instruction.</li>/n</ul>/n</li>/n<li>CISC — Often machines are <a rel="nofollow" class="external text" href="http://cs.smith.edu/~thiebaut/ArtOfAssembly/CH04/CH04-3.html#HEADING3-79">limited to one memory operand</a> per instruction: <code>load a,reg1</code>; <code>add b,reg1</code>; <code>store reg1,c</code>; This requires a load/store pair for any memory movement regardless of whether the <i>add</i> result is an augmentation stored to a different place, as in <code>C = A+B</code>, or the same memory location: <code>A = A+B</code>./n<ul>/n<li><code>C = A+B</code> needs <i>three instructions</i>.</li>/n</ul>/n</li>/n<li>RISC — Requiring explicit memory loads, the instructions would be: <code>load a,reg1</code>; <code>load b,reg2</code>; <code>add reg1,reg2</code>; <code>store reg2,c</code>./n<ul>/n<li><code>C = A+B</code> needs <i>four instructions</i>.</li>/n</ul>/n</li>/n</ul>/n</li>/n<li>3-operand, allowing better reuse of data:<sup id="cite_ref-Cocke_5-1" class="reference"><a href="#cite_note-Cocke-5">[5]</a></sup>/n<ul>/n<li>CISC — It becomes either a single instruction: <code>add a,b,c</code>/n<ul>/n<li><code>C = A+B</code> needs <i>one instruction</i>.</li>/n</ul>/n</li>/n<li>CISC — Or, on machines limited to two memory operands per instruction, <code>move a,reg1</code>; <code>add reg1,b,c</code>;/n<ul>/n<li><code>C = A+B</code> needs <i>two instructions</i>.</li>/n</ul>/n</li>/n<li>RISC — arithmetic instructions use registers only, so explicit 2-operand load/store instructions are needed: <code>load a,reg1</code>; <code>load b,reg2</code>; <code>add reg1+reg2-&gt;reg3</code>; <code>store reg3,c</code>;/n<ul>/n<li><code>C = A+B</code> needs <i>four instructions</i>.</li>/n<li>Unlike 2-operand or 1-operand, this leaves all three values a, b, and c in registers available for further reuse.<sup id="cite_ref-Cocke_5-2" class="reference"><a href="#cite_note-Cocke-5">[5]</a></sup></li>/n</ul>/n</li>/n</ul>/n</li>/n<li>more operands—some CISC machines permit a variety of addressing modes that allow more than 3 operands (registers or memory accesses), such as the <a href="/wiki/VAX" title="VAX">VAX</a> "POLY" polynomial evaluation instruction.</li>/n</ul>/n<p>Due to the large number of bits needed to encode the three registers of a 3-operand instruction, RISC architectures that have 16-bit instructions are invariably 2-operand designs, such as the Atmel AVR, <a href="/wiki/TI_MSP430" title="TI MSP430">TI MSP430</a>, and some versions of <a href="/wiki/ARM_Thumb" class="mw-redirect" title="ARM Thumb">ARM Thumb</a>. RISC architectures that have 32-bit instructions are usually 3-operand designs, such as the <a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a>, <a href="/wiki/AVR32" title="AVR32">AVR32</a>, <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a>, <a href="/wiki/Power_Architecture" title="Power Architecture">Power ISA</a>, and <a href="/wiki/SPARC" title="SPARC">SPARC</a> architectures.</p>/n<p>Each instruction specifies some number of operands (registers, memory locations, or immediate values) <i>explicitly</i>. Some instructions give one or both operands implicitly, such as by being stored on top of the <a href="/wiki/Stack_(data_structure)" class="mw-redirect" title="Stack (data structure)">stack</a> or in an implicit register. If some of the operands are given implicitly, fewer operands need be specified in the instruction. When a "destination operand" explicitly specifies the destination, an additional operand must be supplied. Consequently, the number of operands encoded in an instruction may differ from the mathematically necessary number of arguments for a logical or arithmetic operation (the <a href="/wiki/Arity" title="Arity">arity</a>). Operands are either encoded in the "opcode" representation of the instruction, or else are given as values or addresses following the instruction.</p>/n<h3><span class="mw-headline" id="Register_pressure"><span id="REGISTER-PRESSURE"></span>Register pressure</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=17" title="Edit section: Register pressure">edit</a><span class="mw-editsection-bracket">]</span></span></h3>/n<p><i>Register pressure</i> measures the availability of free registers at any point in time during the program execution. Register pressure is high when a large number of the available registers are in use; thus, the higher the register pressure, the more often the register contents must be <a href="/wiki/Register_spilling" class="mw-redirect" title="Register spilling">spilled</a> into memory. Increasing the number of registers in an architecture decreases register pressure but increases the cost.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">[9]</a></sup></p>/n<p>While embedded instruction sets such as <a href="/wiki/ARM_Thumb" class="mw-redirect" title="ARM Thumb">Thumb</a> suffer from extremely high register pressure because they have small register sets, general-purpose RISC ISAs like <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> and <a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a> enjoy low register pressure. CISC ISAs like x86-64 offer low register pressure despite having smaller register sets. This is due to the many addressing modes and optimizations (such as sub-register addressing, memory operands in ALU instructions, absolute addressing, PC-relative addressing, and register-to-register spills) that CISC ISAs offer.<sup id="cite_ref-10" class="reference"><a href="#cite_note-10">[10]</a></sup></p>/n<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=18" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>/n<div role="navigation" aria-label="Portals" class="noprint portal plainlist tright" style="margin:0.5em 0 0.5em 1em;border:solid #aaa 1px">/n<ul style="display:table;box-sizing:border-box;padding:0.1em;max-width:175px;background:#f9f9f9;font-size:85%;line-height:110%;font-style:italic;font-weight:bold">/n<li style="display:table-row"><span style="display:table-cell;padding:0.2em;vertical-align:middle;text-align:center"><a href="/wiki/File:Internet_map_1024.jpg" class="image"><img alt="icon" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/d2/Internet_map_1024.jpg/28px-Internet_map_1024.jpg" width="28" height="28" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/d2/Internet_map_1024.jpg/42px-Internet_map_1024.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/d2/Internet_map_1024.jpg/56px-Internet_map_1024.jpg 2x" data-file-width="1280" data-file-height="1280" /></a></span><span style="display:table-cell;padding:0.2em 0.2em 0.2em 0.3em;vertical-align:middle"><a href="/wiki/Portal:Computer_science" title="Portal:Computer science">Computer science portal</a></span></li>/n</ul>/n</div>/n<ul>/n<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison of instruction set architectures</a></li>/n<li><a href="/wiki/Computer_architecture" title="Computer architecture">Computer architecture</a></li>/n<li><a href="/wiki/CPU_design" class="mw-redirect" title="CPU design">CPU design</a></li>/n<li><a href="/wiki/Emulator" title="Emulator">Emulator</a></li>/n<li><a href="/wiki/Simulator" class="mw-redirect" title="Simulator">Simulator</a></li>/n<li><a href="/wiki/List_of_instruction_sets" title="List of instruction sets">List of instruction sets</a></li>/n<li><a href="/wiki/Instruction_set_simulator" title="Instruction set simulator">Instruction set simulator</a></li>/n<li><a href="/wiki/OVPsim" title="OVPsim">OVPsim</a> full systems simulator providing ability to create/model/emulate any instruction set using C and standard APIs</li>/n<li><a href="/wiki/Register_transfer_language" title="Register transfer language">Register transfer language</a> (RTL)</li>/n<li><a href="/wiki/Micro-operation" title="Micro-operation">Micro-operation</a></li>/n</ul>/n<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=19" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>/n<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">/n<ol class="references">/n<li id="cite_note-Pugh-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-Pugh_1-0">^</a></b></span> <span class="reference-text"><cite class="citation book">Pugh, Emerson W.; Johnson, Lyle R.; Palmer, John H. (1991). <a rel="nofollow" class="external text" href="https://www.amazon.com/IBMs-Early-Systems-History-Computing/dp/0262161230"><i>IBM's 360 and Early 370 Systems</i></a>. MIT Press. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-262-16123-0" title="Special:BookSources/0-262-16123-0">0-262-16123-0</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AInstruction+set+architecture&amp;rft.au=Johnson%2C+Lyle+R.&amp;rft.au=Palmer%2C+John+H.&amp;rft.aufirst=Emerson+W.&amp;rft.aulast=Pugh&amp;rft.btitle=IBM%27s+360+and+Early+370+Systems&amp;rft.date=1991&amp;rft.genre=book&amp;rft.isbn=0-262-16123-0&amp;rft.pub=MIT+Press&amp;rft_id=https%3A%2F%2Fwww.amazon.com%2FIBMs-Early-Systems-History-Computing%2Fdp%2F0262161230&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>/n<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><cite class="citation web">Crystal Chen; Greg Novick; Kirk Shimano (December 16, 2006). <a rel="nofollow" class="external text" href="http://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/">"RISC Architecture: RISC vs. CISC"</a>. <i>cs.stanford.edu</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 21,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AInstruction+set+architecture&amp;rft.atitle=RISC+Architecture%3A+RISC+vs.+CISC&amp;rft.au=Crystal+Chen&amp;rft.au=Greg+Novick&amp;rft.au=Kirk+Shimano&amp;rft.date=2006-12-16&amp;rft.genre=unknown&amp;rft.jtitle=cs.stanford.edu&amp;rft_id=http%3A%2F%2Fcs.stanford.edu%2Fpeople%2Feroberts%2Fcourses%2Fsoco%2Fprojects%2Frisc%2Frisccisc%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>/n<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://strangegizmo.com/forth/NOSC/">"Forth Resources: NOSC Mail List Archive"</a>. <i>strangegizmo.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-07-25</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AInstruction+set+architecture&amp;rft.atitle=Forth+Resources%3A+NOSC+Mail+List+Archive&amp;rft.genre=unknown&amp;rft.jtitle=strangegizmo.com&amp;rft_id=http%3A%2F%2Fstrangegizmo.com%2Fforth%2FNOSC%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>/n<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html/">"Intel® 64 and IA-32 Architectures Software Developer’s Manual"</a>. Intel Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">12 July</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AInstruction+set+architecture&amp;rft.btitle=Intel%C2%AE+64+and+IA-32+Architectures+Software+Developer%E2%80%99s+Manual&amp;rft.genre=unknown&amp;rft.pub=Intel+Corporation&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fprocessors%2Farchitectures-software-developer-manuals.html%2F&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>/n<li id="cite_note-Cocke-5"><span class="mw-cite-backlink">^ <a href="#cite_ref-Cocke_5-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Cocke_5-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Cocke_5-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://domino.watson.ibm.com/tchjr/journalindex.nsf/0/22d06c5aa961e78085256bfa0067fa93?OpenDocument">The evolution of RISC technology at IBM by John Cocke</a> – IBM Journal of R&amp;D, Volume 44, Numbers 1/2, p.48 (2000)</span></li>/n<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text">Ganssle, Jack. <a rel="nofollow" class="external text" href="http://embedded.com/showArticle.jhtml?articleID=9900044">"Proactive Debugging"</a>. Published February 26, 2001.</span></li>/n<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://cpushack.net/CPU/cpu7.html">"Great Microprocessors of the Past and Present (V 13.4.0)"</a>. <i>cpushack.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-07-25</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AInstruction+set+architecture&amp;rft.atitle=Great+Microprocessors+of+the+Past+and+Present+%28V+13.4.0%29&amp;rft.genre=unknown&amp;rft.jtitle=cpushack.net&amp;rft_id=http%3A%2F%2Fcpushack.net%2FCPU%2Fcpu7.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>/n<li id="cite_note-weaver-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-weaver_8-0">^</a></b></span> <span class="reference-text"><cite class="citation conference">Weaver, Vincent M.; McKee, Sally A. (2009). <a rel="nofollow" class="external text" href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5413117&amp;tag=1"><i>Code density concerns for new architectures</i></a>. IEEE International Conference on Computer Design.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AInstruction+set+architecture&amp;rft.au=McKee%2C+Sally+A.&amp;rft.aufirst=Vincent+M.&amp;rft.aulast=Weaver&amp;rft.btitle=Code+density+concerns+for+new+architectures&amp;rft.date=2009&amp;rft.genre=conference&amp;rft_id=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D5413117%26tag%3D1&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>/n<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><cite class="citation book">Page, Daniel (2009). "11. Compilers". <i>A Practical Introduction to Computer Architecture</i>. Springer. p.&#160;464. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-84882-255-9" title="Special:BookSources/978-1-84882-255-9">978-1-84882-255-9</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AInstruction+set+architecture&amp;rft.atitle=11.+Compilers&amp;rft.aufirst=Daniel&amp;rft.aulast=Page&amp;rft.btitle=A+Practical+Introduction+to+Computer+Architecture&amp;rft.date=2009&amp;rft.genre=bookitem&amp;rft.isbn=978-1-84882-255-9&amp;rft.pages=464&amp;rft.pub=Springer&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>/n<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><cite class="citation conference">Venkat, Ashish; Tullsen, Dean M. (2014). <a rel="nofollow" class="external text" href="http://dl.acm.org/citation.cfm?id=2665692"><i>Harnessing ISA Diversity: Design of a Heterogeneous-ISA Chip Multiprocessor</i></a>. 41st Annual International Symposium on Computer Architecture.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AInstruction+set+architecture&amp;rft.au=Tullsen%2C+Dean+M.&amp;rft.aufirst=Ashish&amp;rft.aulast=Venkat&amp;rft.btitle=Harnessing+ISA+Diversity%3A+Design+of+a+Heterogeneous-ISA+Chip+Multiprocessor&amp;rft.date=2014&amp;rft.genre=conference&amp;rft_id=http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%3D2665692&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>/n</ol>/n</div>/n<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=20" title="Edit section: Further reading">edit</a><span class="mw-editsection-bracket">]</span></span></h2>/n<ul>/n<li><cite class="citation journal"><a href="/wiki/Jonathan_Bowen" title="Jonathan Bowen">Bowen, Jonathan P.</a> (July–August 1985). "Standard Microprocessor Programming Cards". <b>9</b> (6): 274–290. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//doi.org/10.1016%2F0141-9331%2885%2990116-4">10.1016/0141-9331(85)90116-4</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AInstruction+set+architecture&amp;rft.atitle=Standard+Microprocessor+Programming+Cards&amp;rft.aufirst=Jonathan+P.&amp;rft.aulast=Bowen&amp;rft.date=1985-07%2F1985-08&amp;rft.genre=article&amp;rft.issue=6&amp;rft.pages=274-290&amp;rft.volume=9&amp;rft_id=info%3Adoi%2F10.1016%2F0141-9331%2885%2990116-4&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></li>/n</ul>/n<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit&amp;section=21" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>/n<table role="presentation" class="mbox-small plainlinks sistersitebox" style="background-color:#f9f9f9;border:1px solid #aaa;color:#000">/n<tr>/n<td class="mbox-image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/40px-Wikibooks-logo-en-noslogan.svg.png" width="40" height="40" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/60px-Wikibooks-logo-en-noslogan.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/80px-Wikibooks-logo-en-noslogan.svg.png 2x" data-file-width="400" data-file-height="400" /></td>/n<td class="mbox-text plainlist">The Wikibook <i><a href="https://en.wikibooks.org/wiki/Microprocessor_Design" class="extiw" title="wikibooks:Microprocessor Design">Microprocessor Design</a></i> has a page on the topic of: <i><b><a href="https://en.wikibooks.org/wiki/Microprocessor_Design/Instruction_Set_Architectures" class="extiw" title="wikibooks:Microprocessor Design/Instruction Set Architectures">Instruction Set Architectures</a></b></i></td>/n</tr>/n</table>/n<ul>/n<li><a rel="nofollow" class="external text" href="http://www.textfiles.com/programming/CARDS/">Programming Textfiles: Bowen's Instruction Summary Cards</a></li>/n<li><a rel="nofollow" class="external text" href="http://www.cs.clemson.edu/~mark/hist.html">Mark Smotherman's Historical Computer Designs Page</a></li>/n</ul>/n<div role="navigation" class="navbox" aria-labelledby="CPU_technologies" style="padding:3px">/n<table class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit">/n<tr>/n<th scope="col" class="navbox-title" colspan="2">/n<div class="plainlinks hlist navbar mini">/n<ul>/n<li class="nv-view"><a href="/wiki/Template:CPU_technologies" title="Template:CPU technologies"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none;">v</abbr></a></li>/n<li class="nv-talk"><a href="/wiki/Template_talk:CPU_technologies" title="Template talk:CPU technologies"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none;">t</abbr></a></li>/n<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:CPU_technologies&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none;">e</abbr></a></li>/n</ul>/n</div>/n<div id="CPU_technologies" style="font-size:114%;margin:0 4em"><a href="/wiki/Central_processing_unit" title="Central processing unit">CPU technologies</a></div>/n</th>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th>/n<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/Turing_machine" title="Turing machine">Turing machine</a></li>/n<li><a href="/wiki/Post%E2%80%93Turing_machine" title="Post–Turing machine">Post–Turing machine</a></li>/n<li><a href="/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal Turing machine</a></li>/n<li><a href="/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum Turing machine</a></li>/n<li><a href="/wiki/Belt_machine" title="Belt machine">Belt machine</a></li>/n<li><a href="/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>/n<li><a href="/wiki/Register_machine" title="Register machine">Register machine</a></li>/n<li><a href="/wiki/Counter_machine" title="Counter machine">Counter machine</a></li>/n<li><a href="/wiki/Pointer_machine" title="Pointer machine">Pointer machine</a></li>/n<li><a href="/wiki/Random_access_machine" class="mw-redirect" title="Random access machine">Random access machine</a></li>/n<li><a href="/wiki/Random_access_stored_program_machine" class="mw-redirect" title="Random access stored program machine">Random access stored program machine</a></li>/n<li><a href="/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a></li>/n<li><a href="/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li>/n<li><a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>/n<li><a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a> (<a href="/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">modified</a>)</li>/n<li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>/n<li><a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">TTA</a></li>/n<li><a href="/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>/n<li><a href="/wiki/Artificial_neural_network" title="Artificial neural network">Artificial neural network</a>/n<ul>/n<li><a href="/wiki/Machine_learning" title="Machine learning">Machine learning</a></li>/n<li><a href="/wiki/Deep_learning" title="Deep learning">Deep learning</a></li>/n<li><a href="/wiki/Zeroth_(software)" title="Zeroth (software)">Neural processing unit</a> (NPU)</li>/n</ul>/n</li>/n<li><a href="/wiki/Convolutional_neural_network" title="Convolutional neural network">Convolutional neural network</a></li>/n<li><a href="/wiki/Load/store_architecture" title="Load/store architecture">Load/store architecture</a></li>/n<li><a href="/wiki/Register_memory_architecture" title="Register memory architecture">Register memory architecture</a></li>/n<li><a href="/w/index.php?title=Register_register_architecture&amp;action=edit&amp;redlink=1" class="new" title="Register register architecture (page does not exist)">Register register architecture</a></li>/n<li><a href="/wiki/Endianness" title="Endianness">Endianness</a></li>/n<li><a href="/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li>/n<li><a href="/wiki/Zero-copy" title="Zero-copy">Zero-copy</a></li>/n<li><a href="/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>/n<li><a href="/wiki/Heterogenous_Unified_Memory_Access" class="mw-redirect" title="Heterogenous Unified Memory Access">HUMA</a></li>/n<li><a href="/wiki/Heterogenous_System_Architecture" class="mw-redirect" title="Heterogenous System Architecture">HSA</a></li>/n<li><a href="/wiki/Mobile_computing" title="Mobile computing">Mobile computing</a></li>/n<li><a href="/wiki/Surface_computing" title="Surface computing">Surface computing</a></li>/n<li><a href="/wiki/Wearable_computer" title="Wearable computer">Wearable computing</a></li>/n<li><a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous computing</a></li>/n<li><a href="/wiki/Parallel_computing" title="Parallel computing">Parallel computing</a></li>/n<li><a href="/wiki/Concurrent_computing" title="Concurrent computing">Concurrent computing</a></li>/n<li><a href="/wiki/Distributed_computing" title="Distributed computing">Distributed computing</a></li>/n<li><a href="/wiki/Cloud_computing" title="Cloud computing">Cloud computing</a></li>/n<li><a href="/wiki/Amorphous_computing" title="Amorphous computing">Amorphous computing</a></li>/n<li><a href="/wiki/Ubiquitous_computing" title="Ubiquitous computing">Ubiquitous computing</a></li>/n<li><a href="/wiki/Fabric_computing" title="Fabric computing">Fabric computing</a></li>/n<li><a href="/wiki/Reconfigurable_computing" title="Reconfigurable computing">Reconfigurable computing</a></li>/n<li><a href="/wiki/Cognitive_computing" title="Cognitive computing">Cognitive computing</a></li>/n<li><a href="/wiki/DNA_computing" title="DNA computing">DNA computing</a></li>/n<li><a href="/wiki/Peptide_computing" title="Peptide computing">Peptide computing</a></li>/n<li><a href="/wiki/Chemical_computing" class="mw-redirect" title="Chemical computing">Chemical computing</a></li>/n<li><a href="/wiki/Organic_computing" title="Organic computing">Organic computing</a></li>/n<li><a href="/wiki/Wetware_computer" title="Wetware computer">Wetware computing</a></li>/n<li><a href="/wiki/Quantum_computing" title="Quantum computing">Quantum computing</a></li>/n<li><a href="/wiki/Neuromorphic_engineering" title="Neuromorphic engineering">Neuromorphic computing</a></li>/n<li><a href="/wiki/Optical_computing" title="Optical computing">Optical computing</a></li>/n<li><a href="/wiki/Reversible_computing" title="Reversible computing">Reversible computing</a></li>/n<li><a href="/wiki/Unconventional_computing" title="Unconventional computing">Unconventional computing</a></li>/n<li><a href="/wiki/Hypercomputation" title="Hypercomputation">Hypercomputation</a></li>/n<li><a href="/wiki/Ternary_computer" title="Ternary computer">Ternary computer</a></li>/n<li><a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">Symmetric multiprocessing</a> (SMP)</li>/n<li><a href="/wiki/Asymmetric_multiprocessing" title="Asymmetric multiprocessing">Asymmetric multiprocessing</a> (AMP)</li>/n<li><a href="/wiki/Cache_hierarchy" title="Cache hierarchy">Cache hierarchy</a></li>/n<li><a href="/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a></li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%"><a class="mw-selflink selflink">ISA types</a></th>/n<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li>/n<li><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></li>/n<li><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></li>/n<li><a href="/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a> (<a href="/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a>)</li>/n<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a> (<a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a>)</li>/n<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>/n<li><a href="/wiki/One_instruction_set_computer" title="One instruction set computer">OISC</a></li>/n<li><a href="/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>/n<li><a href="/wiki/Zero_instruction_set_computer" title="Zero instruction set computer">ZISC</a></li>/n<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a></li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/List_of_instruction_sets" title="List of instruction sets">ISAs</a></th>/n<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/X86" title="X86">x86</a></li>/n<li><a href="/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a></li>/n<li><a href="/wiki/ARM_Architecture" class="mw-redirect" title="ARM Architecture">ARM</a></li>/n<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>/n<li><a href="/wiki/Power_Architecture" title="Power Architecture">Power Architecture</a> (<a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>)</li>/n<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>/n<li><a href="/w/index.php?title=VISC_architecture&amp;action=edit&amp;redlink=1" class="new" title="VISC architecture (page does not exist)">VISC</a></li>/n<li><a href="/wiki/Mill_architecture" title="Mill architecture">Mill</a></li>/n<li><a href="/wiki/Itanium" title="Itanium">Itanium</a> (<a href="/wiki/IA-64" title="IA-64">IA-64</a>)</li>/n<li><a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a></li>/n<li><a href="/wiki/DEC_Prism" title="DEC Prism">Prism</a></li>/n<li><a href="/wiki/SuperH" title="SuperH">SuperH</a></li>/n<li><a href="/wiki/Clipper_architecture" title="Clipper architecture">Clipper</a></li>/n<li><a href="/wiki/VAX" title="VAX">VAX</a></li>/n<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>/n<li><a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a></li>/n<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th>/n<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/1-bit_architecture" title="1-bit architecture">1-bit</a></li>/n<li><a href="/wiki/2-bit_architecture" class="mw-redirect" title="2-bit architecture">2-bit</a></li>/n<li><a href="/wiki/4-bit" title="4-bit">4-bit</a></li>/n<li><a href="/wiki/8-bit" title="8-bit">8-bit</a></li>/n<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">9-bit</a></li>/n<li><a href="/wiki/Ferranti_Mercury" title="Ferranti Mercury">10-bit</a></li>/n<li><a href="/wiki/12-bit" title="12-bit">12-bit</a></li>/n<li><a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>/n<li><a href="/wiki/16-bit" title="16-bit">16-bit</a></li>/n<li><a href="/wiki/18-bit" title="18-bit">18-bit</a></li>/n<li><a href="/wiki/Z3_(computer)" title="Z3 (computer)">22-bit</a></li>/n<li><a href="/wiki/24-bit" title="24-bit">24-bit</a></li>/n<li><a href="/wiki/UNIVAC_III" title="UNIVAC III">25-bit</a></li>/n<li><a href="/wiki/Saturn_Launch_Vehicle_Digital_Computer" title="Saturn Launch Vehicle Digital Computer">26-bit</a></li>/n<li><a href="/wiki/D-17B" title="D-17B">27-bit</a></li>/n<li><a href="/wiki/31-bit" title="31-bit">31-bit</a></li>/n<li><a href="/wiki/32-bit" title="32-bit">32-bit</a></li>/n<li><a href="/wiki/ZEBRA_(computer)" title="ZEBRA (computer)">33-bit</a></li>/n<li><a href="/wiki/Fast_Universal_Digital_Computer_M-2" title="Fast Universal Digital Computer M-2">34-bit</a></li>/n<li><a href="/wiki/36-bit" title="36-bit">36-bit</a></li>/n<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">39-bit</a></li>/n<li><a href="/wiki/IAS_machine" title="IAS machine">40-bit</a></li>/n<li><a href="/wiki/48-bit" title="48-bit">48-bit</a></li>/n<li><a href="/wiki/Atanasoff%E2%80%93Berry_computer" title="Atanasoff–Berry computer">50-bit</a></li>/n<li><a href="/wiki/60-bit" title="60-bit">60-bit</a></li>/n<li><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>/n<li><a href="/wiki/128-bit" title="128-bit">128-bit</a></li>/n<li><a href="/wiki/256-bit" title="256-bit">256-bit</a></li>/n<li><a href="/wiki/512-bit" title="512-bit">512-bit</a></li>/n<li><a href="/wiki/Word_(computer_architecture)#Variable_word_architectures" title="Word (computer architecture)">Variable</a></li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th>/n<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a>/n<ul>/n<li><a href="/wiki/Bubble_(computing)" title="Bubble (computing)">Bubble</a></li>/n<li><a href="/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>/n</ul>/n</li>/n<li><a href="/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order execution</a>/n<ul>/n<li><a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a></li>/n</ul>/n</li>/n<li><a href="/wiki/Speculative_execution" title="Speculative execution">Speculative execution</a>/n<ul>/n<li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch predictor</a></li>/n<li><a href="/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li>/n</ul>/n</li>/n<li><a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallel level</a></th>/n<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>/n<ul>/n<li><a href="/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>/n<li><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li>/n</ul>/n</li>/n<li><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>/n<li><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Pipelining</a>/n<ul>/n<li><a href="/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>/n<li><a href="/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li>/n</ul>/n</li>/n<li><a href="/wiki/Task_parallelism" title="Task parallelism">Task</a>/n<ul>/n<li><a href="/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>/n<li><a href="/wiki/Process_(computing)" title="Process (computing)">Process</a></li>/n</ul>/n</li>/n<li><a href="/wiki/Data_parallelism" title="Data parallelism">Data</a>/n<ul>/n<li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li>/n</ul>/n</li>/n<li><a href="/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th>/n<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>/n<li><a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a> (SMT) (<a href="/wiki/Hyper-threading" title="Hyper-threading">Hyper-threading</a>)</li>/n<li><a href="/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a> (SpMT)</li>/n<li><a href="/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>/n<li><a href="/wiki/Cooperative_multithreading" class="mw-redirect" title="Cooperative multithreading">Cooperative</a></li>/n<li><a href="/wiki/Bulldozer_(microarchitecture)#Bulldozer_core" title="Bulldozer (microarchitecture)">Clustered Multi-Thread</a> (CMT)</li>/n<li><a href="/wiki/Hardware_scout" title="Hardware scout">Hardware scout</a></li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn's taxonomy">Flynn's taxonomy</a></th>/n<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/SISD" title="SISD">SISD</a></li>/n<li><a href="/wiki/SIMD" title="SIMD">SIMD</a> (<a href="/wiki/SWAR" title="SWAR">SWAR</a>)</li>/n<li><a href="/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">SIMT</a></li>/n<li><a href="/wiki/MISD" title="MISD">MISD</a></li>/n<li><a href="/wiki/MIMD" title="MIMD">MIMD</a>/n<ul>/n<li><a href="/wiki/SPMD" title="SPMD">SPMD</a></li>/n</ul>/n</li>/n<li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing mode</a></li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_performance" title="Computer performance">CPU performance</a></th>/n<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a> (IPS)</li>/n<li><a href="/wiki/Instructions_per_clock" class="mw-redirect" title="Instructions per clock">Instructions per clock</a> (IPC)</li>/n<li><a href="/wiki/Cycles_per_instruction" title="Cycles per instruction">Cycles per instruction</a> (CPI)</li>/n<li><a href="/wiki/FLOPS" title="FLOPS">Floating-point operations per second</a> (FLOPS)</li>/n<li><a href="/wiki/Transactions_per_second" title="Transactions per second">Transactions per second</a> (TPS)</li>/n<li>Synaptic Updates Per Second (<a href="/wiki/SUPS" title="SUPS">SUPS</a>)</li>/n<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a></li>/n<li><a href="/wiki/Orders_of_magnitude_(computing)" class="mw-redirect" title="Orders of magnitude (computing)">Orders of magnitude (computing)</a></li>/n<li><a href="/wiki/Cache_performance_measurement_and_metric" title="Cache performance measurement and metric">Cache performance measurement and metric</a></li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%">Core count</th>/n<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/Single-core" title="Single-core">Single-core processor</a></li>/n<li><a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core processor</a></li>/n<li><a href="/wiki/Manycore_processor" title="Manycore processor">Manycore processor</a></li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%">Types</th>/n<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/Central_processing_unit" title="Central processing unit">Central processing unit</a> (CPU)</li>/n<li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li>/n<li><a href="/wiki/AI_accelerator_(computer_hardware)" class="mw-redirect" title="AI accelerator (computer hardware)">AI accelerator</a></li>/n<li><a href="/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>/n<li><a href="/wiki/Vector_processor" title="Vector processor">Vector processor</a></li>/n<li><a href="/wiki/Barrel_processor" title="Barrel processor">Barrel processor</a></li>/n<li><a href="/wiki/Stream_processing" title="Stream processing">Stream processor</a></li>/n<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>/n<li><a href="/wiki/Channel_I/O" title="Channel I/O">I/O processor/DMA controller</a></li>/n<li><a href="/wiki/Network_processor" title="Network processor">Network processor</a></li>/n<li><a href="/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li>/n<li><a href="/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>/n<li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>/n<li><a href="/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>/n<li><a href="/wiki/ASIC" class="mw-redirect" title="ASIC">ASIC</a></li>/n<li><a href="/wiki/FPGA" class="mw-redirect" title="FPGA">FPGA</a></li>/n<li><a href="/wiki/FPOA" class="mw-redirect" title="FPOA">FPOA</a></li>/n<li><a href="/wiki/CPLD" class="mw-redirect" title="CPLD">CPLD</a></li>/n<li><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>/n<li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>/n<li><a href="/wiki/Mobile_processor" title="Mobile processor">Mobile processor</a></li>/n<li><a href="/wiki/Notebook_processor" title="Notebook processor">Notebook processor</a></li>/n<li><a href="/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage processor</a></li>/n<li><a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core processor</a></li>/n<li><a href="/wiki/Manycore_processor" title="Manycore processor">Manycore processor</a></li>/n<li><a href="/wiki/Tile_processor" title="Tile processor">Tile processor</a></li>/n<li><a href="/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>/n<li><a href="/wiki/Multi-chip_module#Chip_stack_MCMs" title="Multi-chip module">Chip stack multi-chip modules</a></li>/n<li><a href="/wiki/System_on_a_chip" title="System on a chip">System on a chip</a> (SoC)</li>/n<li><a href="/wiki/Multiprocessor_system-on-chip" class="mw-redirect" title="Multiprocessor system-on-chip">Multiprocessor system-on-chip</a> (MPSoC)</li>/n<li><a href="/wiki/Computer_program" title="Computer program">Programmable</a> <a href="/wiki/System-on-Chip" class="mw-redirect" title="System-on-Chip">System-on-Chip</a> (<a href="/wiki/PSoC" title="PSoC">PSoC</a>)</li>/n<li><a href="/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%">Components</th>/n<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/Execution_unit" title="Execution unit">Execution unit</a> (EU)</li>/n<li><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>/n<li><a href="/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>/n<li><a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>/n<li><a href="/wiki/Load-store_unit_(computing)" class="mw-redirect" title="Load-store unit (computing)">Load-store unit</a> (LSU)</li>/n<li><a href="/w/index.php?title=Fixed-point_unit&amp;action=edit&amp;redlink=1" class="new" title="Fixed-point unit (page does not exist)">Fixed-point unit</a> (FXU)</li>/n<li><a href="/w/index.php?title=Vector_unit&amp;action=edit&amp;redlink=1" class="new" title="Vector unit (page does not exist)">Vector unit</a> (VU)</li>/n<li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch predictor</a></li>/n<li><a href="/w/index.php?title=Branch_execution_unit&amp;action=edit&amp;redlink=1" class="new" title="Branch execution unit (page does not exist)">Branch execution unit</a> (BEU)</li>/n<li><a href="/w/index.php?title=Instruction_Decoder&amp;action=edit&amp;redlink=1" class="new" title="Instruction Decoder (page does not exist)">Instruction Decoder</a></li>/n<li><a href="/w/index.php?title=Instruction_Scheduler&amp;action=edit&amp;redlink=1" class="new" title="Instruction Scheduler (page does not exist)">Instruction Scheduler</a></li>/n<li><a href="/w/index.php?title=Instruction_Fetch_Unit&amp;action=edit&amp;redlink=1" class="new" title="Instruction Fetch Unit (page does not exist)">Instruction Fetch Unit</a></li>/n<li><a href="/w/index.php?title=Instruction_Dispatch_Unit&amp;action=edit&amp;redlink=1" class="new" title="Instruction Dispatch Unit (page does not exist)">Instruction Dispatch Unit</a></li>/n<li><a href="/w/index.php?title=Instruction_Sequencing_Unit&amp;action=edit&amp;redlink=1" class="new" title="Instruction Sequencing Unit (page does not exist)">Instruction Sequencing Unit</a></li>/n<li><a href="/wiki/Reservation_station" title="Reservation station">Unified Reservation Station</a></li>/n<li><a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li>/n<li><a href="/wiki/Uncore" title="Uncore">Uncore</a></li>/n<li><a href="/wiki/Sum_addressed_decoder" title="Sum addressed decoder">Sum addressed decoder</a> (SAD)</li>/n<li><a href="/wiki/Front-side_bus" title="Front-side bus">Front-side bus</a></li>/n<li><a href="/wiki/Back-side_bus" title="Back-side bus">Back-side bus</a></li>/n<li><a href="/wiki/Northbridge_(computing)" title="Northbridge (computing)">Northbridge (computing)</a></li>/n<li><a href="/wiki/Southbridge_(computing)" title="Southbridge (computing)">Southbridge (computing)</a></li>/n<li><a href="/wiki/Adder_(electronics)" title="Adder (electronics)">Adder (electronics)</a></li>/n<li><a href="/wiki/Binary_multiplier" title="Binary multiplier">Binary multiplier</a></li>/n<li><a href="/wiki/Binary_decoder" title="Binary decoder">Binary decoder</a></li>/n<li><a href="/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>/n<li><a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>/n<li><a href="/wiki/Demultiplexer" class="mw-redirect" title="Demultiplexer">Demultiplexer</a></li>/n<li><a href="/wiki/Processor_register" title="Processor register">Registers</a></li>/n<li><a href="/wiki/CPU_cache" title="CPU cache">Cache</a></li>/n<li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)</li>/n<li><a href="/wiki/Input%E2%80%93output_memory_management_unit" title="Input–output memory management unit">Input–output memory management unit</a> (IOMMU)</li>/n<li><a href="/wiki/Memory_Controller" class="mw-redirect" title="Memory Controller">Integrated Memory Controller</a> (IMC)</li>/n<li><a href="/wiki/Power_Management_Unit" title="Power Management Unit">Power Management Unit</a> (PMU)</li>/n<li><a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li>/n<li><a href="/wiki/Stack_engine" class="mw-redirect" title="Stack engine">Stack engine</a></li>/n<li><a href="/wiki/Register_file" title="Register file">Register file</a></li>/n<li><a href="/wiki/Processor_register" title="Processor register">Processor register</a></li>/n<li><a href="/wiki/Hardware_register" title="Hardware register">Hardware register</a></li>/n<li><a href="/wiki/Memory_buffer_register" title="Memory buffer register">Memory buffer register</a> (MBR)</li>/n<li><a href="/wiki/Program_counter" title="Program counter">Program counter</a></li>/n<li><a href="/wiki/Microcode" title="Microcode">Microcode</a> <a href="/wiki/ROM_image" title="ROM image">ROM</a></li>/n<li><a href="/wiki/Datapath" title="Datapath">Datapath</a></li>/n<li><a href="/wiki/Control_unit" title="Control unit">Control unit</a></li>/n<li><a href="/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>/n<li><a href="/wiki/Re-order_buffer" title="Re-order buffer">Re-order buffer</a></li>/n<li><a href="/wiki/Data_buffer" title="Data buffer">Data buffer</a></li>/n<li><a href="/wiki/Write_buffer" title="Write buffer">Write buffer</a></li>/n<li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>/n<li><a href="/wiki/Switch#Electronic_switches" title="Switch">Electronic switch</a></li>/n<li><a href="/wiki/Electronic_circuit" title="Electronic circuit">Electronic circuit</a></li>/n<li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a></li>/n<li><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">Three-dimensional integrated circuit</a></li>/n<li><a href="/wiki/Boolean_circuit" title="Boolean circuit">Boolean circuit</a></li>/n<li><a href="/wiki/Digital_circuit" class="mw-redirect" title="Digital circuit">Digital circuit</a></li>/n<li><a href="/wiki/Analog_circuit" class="mw-redirect" title="Analog circuit">Analog circuit</a></li>/n<li><a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal integrated circuit</a></li>/n<li><a href="/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management integrated circuit</a></li>/n<li><a href="/wiki/Quantum_circuit" title="Quantum circuit">Quantum circuit</a></li>/n<li><a href="/wiki/Logic_gate" title="Logic gate">Logic gate</a>/n<ul>/n<li><a href="/wiki/Combinational_logic" title="Combinational logic">Combinational logic</a></li>/n<li><a href="/wiki/Sequential_logic" title="Sequential logic">Sequential logic</a></li>/n<li><a href="/wiki/Emitter-coupled_logic" title="Emitter-coupled logic">Emitter-coupled logic</a> (ECL)</li>/n<li><a href="/wiki/Transistor%E2%80%93transistor_logic" title="Transistor–transistor logic">Transistor–transistor logic</a> (TTL)</li>/n<li><a href="/wiki/Glue_logic" title="Glue logic">Glue logic</a></li>/n</ul>/n</li>/n<li><a href="/wiki/Quantum_gate" title="Quantum gate">Quantum gate</a></li>/n<li><a href="/wiki/Gate_array" title="Gate array">Gate array</a></li>/n<li><a href="/wiki/Counter_(digital)" title="Counter (digital)">Counter (digital)</a></li>/n<li><a href="/wiki/Bus_(computing)" title="Bus (computing)">Bus (computing)</a></li>/n<li><a href="/wiki/Semiconductor_device" title="Semiconductor device">Semiconductor device</a></li>/n<li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>/n<li><a href="/wiki/CPU_multiplier" title="CPU multiplier">CPU multiplier</a></li>/n<li><a href="/wiki/Vision_chip" title="Vision chip">Vision chip</a></li>/n<li><a href="/wiki/Memristor" title="Memristor">Memristor</a></li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Power_management" title="Power management">Power<br />/nmanagement</a></th>/n<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>/n<li><a href="/wiki/Advanced_Configuration_and_Power_Interface" title="Advanced Configuration and Power Interface">ACPI</a></li>/n<li><a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>/n<li><a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>/n<li><a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%">Hardware<br />/n<a href="/wiki/Computer_security" title="Computer security">security</a></th>/n<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/NX_bit" title="NX bit">Non-executable memory (NX bit)</a></li>/n<li><a href="/wiki/Intel_MPX" title="Intel MPX">Memory Protection Extensions (Intel MPX)</a></li>/n<li><a href="/wiki/Intel_Secure_Key" class="mw-redirect" title="Intel Secure Key">Intel Secure Key</a></li>/n<li><a href="/wiki/Hardware_restriction" title="Hardware restriction">Hardware restriction</a> (<a href="/wiki/Firmware" title="Firmware">firmware</a>)</li>/n<li><a href="/wiki/Software_Guard_Extensions" title="Software Guard Extensions">Software Guard Extensions (Intel SGX)</a></li>/n<li><a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">Trusted Execution Technology</a></li>/n<li><a href="/w/index.php?title=OmniShield&amp;action=edit&amp;redlink=1" class="new" title="OmniShield (page does not exist)">OmniShield</a></li>/n<li><a href="/wiki/Trusted_Platform_Module" title="Trusted Platform Module">Trusted Platform Module</a> (TPM)</li>/n<li><a href="/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>/n<li><a href="/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>/n<li><a href="/wiki/Hengzhi_chip" title="Hengzhi chip">Hengzhi chip</a></li>/n</ul>/n</div>/n</td>/n</tr>/n<tr>/n<th scope="row" class="navbox-group" style="width:1%">Related</th>/n<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><a href="/wiki/History_of_general-purpose_CPUs" title="History of general-purpose CPUs">History of general-purpose CPUs</a></li>/n</ul>/n</div>/n</td>/n</tr>/n</table>/n</div>/n<div role="navigation" class="navbox" aria-label="Navbox" style="padding:3px">/n<table class="nowraplinks hlist navbox-inner" style="border-spacing:0;background:transparent;color:inherit">/n<tr>/n<th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Help:Authority_control" title="Help:Authority control">Authority control</a></th>/n<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">/n<div style="padding:0em 0.25em">/n<ul>/n<li><span class="nowrap"><a href="/wiki/Integrated_Authority_File" title="Integrated Authority File">GND</a>: <span class="uid"><a rel="nofollow" class="external text" href="https://d-nb.info/gnd/4129931-0">4129931-0</a></span></span></li>/n</ul>/n</div>/n</td>/n</tr>/n</table>/n</div>/n/n/n<!-- /nNewPP limit report/nParsed by mw1323/nCached time: 20171029013251/nCache expiry: 1900800/nDynamic content: false/nCPU time usage: 0.328 seconds/nReal time usage: 0.415 seconds/nPreprocessor visited node count: 1986/1000000/nPreprocessor generated node count: 0/1500000/nPost‐expand include size: 77475/2097152 bytes/nTemplate argument size: 4935/2097152 bytes/nHighest expansion depth: 12/40/nExpensive parser function count: 5/500/nLua time usage: 0.150/10.000 seconds/nLua memory usage: 4.39 MB/50 MB/n-->/n<!--/nTransclusion expansion time report (%,ms,calls,template)/n100.00%  316.353      1 -total/n 27.06%   85.618      5 Template:Fix/n 27.05%   85.573      1 Template:Reflist/n 21.34%   67.511      3 Template:Citation_needed/n 16.53%   52.305      6 Template:Delink/n 12.58%   39.786      2 Template:Cite_book/n 12.36%   39.100     10 Template:Category_handler/n  7.53%   23.810      1 Template:Other_uses_of/n  7.19%   22.731      1 Template:Clarify/n  6.29%   19.910      1 Template:Authority_control/n-->/n</div>/n<!-- Saved in parser cache with key enwiki:pcache:idhash:47772-0!canonical and timestamp 20171029013251 and revision id 805896069/n -->/n<noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>					<div class="printfooter">/n						Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Instruction_set_architecture&amp;oldid=805896069">https://en.wikipedia.org/w/index.php?title=Instruction_set_architecture&amp;oldid=805896069</a>"					</div>/n				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Central_processing_unit" title="Category:Central processing unit">Central processing unit</a></li><li><a href="/wiki/Category:Instruction_processing" title="Category:Instruction processing">Instruction processing</a></li><li><a href="/wiki/Category:Instruction_set_architectures" title="Category:Instruction set architectures">Instruction set architectures</a></li><li><a href="/wiki/Category:Microprocessors" title="Category:Microprocessors">Microprocessors</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_October_2012" title="Category:Articles with unsourced statements from October 2012">Articles with unsourced statements from October 2012</a></li><li><a href="/wiki/Category:All_articles_lacking_reliable_references" title="Category:All articles lacking reliable references">All articles lacking reliable references</a></li><li><a href="/wiki/Category:Articles_lacking_reliable_references_from_July_2014" title="Category:Articles lacking reliable references from July 2014">Articles lacking reliable references from July 2014</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_October_2012" title="Category:Wikipedia articles needing clarification from October 2012">Wikipedia articles needing clarification from October 2012</a></li><li><a href="/wiki/Category:All_accuracy_disputes" title="Category:All accuracy disputes">All accuracy disputes</a></li><li><a href="/wiki/Category:Articles_with_disputed_statements_from_October_2012" title="Category:Articles with disputed statements from October 2012">Articles with disputed statements from October 2012</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_January_2010" title="Category:Articles with unsourced statements from January 2010">Articles with unsourced statements from January 2010</a></li><li><a href="/wiki/Category:Wikipedia_articles_with_GND_identifiers" title="Category:Wikipedia articles with GND identifiers">Wikipedia articles with GND identifiers</a></li></ul></div></div>				<div class="visualClear"></div>/n							</div>/n		</div>/n		<div id="mw-navigation">/n			<h2>Navigation menu</h2>/n/n			<div id="mw-head">/n									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">/n						<h3 id="p-personal-label">Personal tools</h3>/n						<ul>/n							<li id="pt-anonuserpage">Not logged in</li><li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Instruction+set+architecture" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Instruction+set+architecture" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o">Log in</a></li>						</ul>/n					</div>/n									<div id="left-navigation">/n										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">/n						<h3 id="p-namespaces-label">Namespaces</h3>/n						<ul>/n														<li id="ca-nstab-main" class="selected"><span><a href="/wiki/Instruction_set_architecture" title="View the content page [c]" accesskey="c">Article</a></span></li>/n							<li id="ca-talk"><span><a href="/wiki/Talk:Instruction_set_architecture" rel="discussion" title="Discussion about the content page [t]" accesskey="t">Talk</a></span></li>/n						</ul>/n					</div>/n										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">/n												<h3 id="p-variants-label">/n							<span>Variants</span>/n						</h3>/n/n						<div class="menu">/n							<ul>/n															</ul>/n						</div>/n					</div>/n									</div>/n				<div id="right-navigation">/n										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">/n						<h3 id="p-views-label">Views</h3>/n						<ul>/n														<li id="ca-view" class="collapsible selected"><span><a href="/wiki/Instruction_set_architecture">Read</a></span></li>/n							<li id="ca-edit" class="collapsible"><span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></span></li>/n							<li id="ca-history" class="collapsible"><span><a href="/w/index.php?title=Instruction_set_architecture&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>/n						</ul>/n					</div>/n										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">/n						<h3 id="p-cactions-label"><span>More</span></h3>/n/n						<div class="menu">/n							<ul>/n															</ul>/n						</div>/n					</div>/n										<div id="p-search" role="search">/n						<h3>/n							<label for="searchInput">Search</label>/n						</h3>/n/n						<form action="/w/index.php" id="searchform">/n							<div id="simpleSearch">/n							<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>/n						</form>/n					</div>/n									</div>/n			</div>/n			<div id="mw-panel">/n				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="/wiki/Main_Page"  title="Visit the main page"></a></div>/n						<div class="portal" role="navigation" id='p-navigation' aria-labelledby='p-navigation-label'>/n			<h3 id='p-navigation-label'>Navigation</h3>/n/n			<div class="body">/n									<ul>/n						<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li>					</ul>/n							</div>/n		</div>/n			<div class="portal" role="navigation" id='p-interaction' aria-labelledby='p-interaction-label'>/n			<h3 id='p-interaction-label'>Interaction</h3>/n/n			<div class="body">/n									<ul>/n						<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li>					</ul>/n							</div>/n		</div>/n			<div class="portal" role="navigation" id='p-tb' aria-labelledby='p-tb-label'>/n			<h3 id='p-tb-label'>Tools</h3>/n/n			<div class="body">/n									<ul>/n						<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/Instruction_set_architecture" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/Instruction_set_architecture" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=Instruction_set_architecture&amp;oldid=805896069" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=Instruction_set_architecture&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q272683" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Instruction_set_architecture&amp;id=805896069" title="Information on how to cite this page">Cite this page</a></li>					</ul>/n							</div>/n		</div>/n			<div class="portal" role="navigation" id='p-coll-print_export' aria-labelledby='p-coll-print_export-label'>/n			<h3 id='p-coll-print_export-label'>Print/export</h3>/n/n			<div class="body">/n									<ul>/n						<li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Instruction+set+architecture">Create a book</a></li><li id="coll-download-as-rdf2latex"><a href="/w/index.php?title=Special:ElectronPdf&amp;page=Instruction+set+architecture&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=Instruction_set_architecture&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>					</ul>/n							</div>/n		</div>/n			<div class="portal" role="navigation" id='p-lang' aria-labelledby='p-lang-label'>/n			<h3 id='p-lang-label'>Languages</h3>/n/n			<div class="body">/n									<ul>/n						<li class="interlanguage-link interwiki-ar"><a href="https://ar.wikipedia.org/wiki/%D9%85%D8%AC%D9%85%D9%88%D8%B9%D8%A9_%D8%A7%D9%84%D8%AA%D8%B9%D9%84%D9%8A%D9%85%D8%A7%D8%AA" title="مجموعة التعليمات – Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target">العربية</a></li><li class="interlanguage-link interwiki-bg"><a href="https://bg.wikipedia.org/wiki/%D0%9D%D0%B0%D0%B1%D0%BE%D1%80_%D0%BE%D1%82_%D0%B8%D0%BD%D1%81%D1%82%D1%80%D1%83%D0%BA%D1%86%D0%B8%D0%B8" title="Набор от инструкции – Bulgarian" lang="bg" hreflang="bg" class="interlanguage-link-target">Български</a></li><li class="interlanguage-link interwiki-ca"><a href="https://ca.wikipedia.org/wiki/Conjunt_d%27instruccions" title="Conjunt d'instruccions – Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target">Català</a></li><li class="interlanguage-link interwiki-cs"><a href="https://cs.wikipedia.org/wiki/Instruk%C4%8Dn%C3%AD_sada" title="Instrukční sada – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">Čeština</a></li><li class="interlanguage-link interwiki-da"><a href="https://da.wikipedia.org/wiki/Instruktionss%C3%A6t" title="Instruktionssæt – Danish" lang="da" hreflang="da" class="interlanguage-link-target">Dansk</a></li><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/Befehlssatz" title="Befehlssatz – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-et"><a href="https://et.wikipedia.org/wiki/K%C3%A4sustik" title="Käsustik – Estonian" lang="et" hreflang="et" class="interlanguage-link-target">Eesti</a></li><li class="interlanguage-link interwiki-el"><a href="https://el.wikipedia.org/wiki/%CE%91%CF%81%CF%87%CE%B9%CF%84%CE%B5%CE%BA%CF%84%CE%BF%CE%BD%CE%B9%CE%BA%CE%AE_%CF%83%CF%85%CE%BD%CF%8C%CE%BB%CE%BF%CF%85_%CE%B5%CE%BD%CF%84%CE%BF%CE%BB%CF%8E%CE%BD" title="Αρχιτεκτονική συνόλου εντολών – Greek" lang="el" hreflang="el" class="interlanguage-link-target">Ελληνικά</a></li><li class="interlanguage-link interwiki-es"><a href="https://es.wikipedia.org/wiki/Conjunto_de_instrucciones" title="Conjunto de instrucciones – Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Español</a></li><li class="interlanguage-link interwiki-fa"><a href="https://fa.wikipedia.org/wiki/%D9%85%D8%AC%D9%85%D9%88%D8%B9%D9%87_%D8%AF%D8%B3%D8%AA%D9%88%D8%B1%D8%A7%D9%84%D8%B9%D9%85%D9%84" title="مجموعه دستورالعمل – Persian" lang="fa" hreflang="fa" class="interlanguage-link-target">فارسی</a></li><li class="interlanguage-link interwiki-fr"><a href="https://fr.wikipedia.org/wiki/Jeu_d%27instructions" title="Jeu d'instructions – French" lang="fr" hreflang="fr" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-ga"><a href="https://ga.wikipedia.org/wiki/Tacar_treoracha" title="Tacar treoracha – Irish" lang="ga" hreflang="ga" class="interlanguage-link-target">Gaeilge</a></li><li class="interlanguage-link interwiki-ko"><a href="https://ko.wikipedia.org/wiki/%EB%AA%85%EB%A0%B9%EC%96%B4_%EC%A7%91%ED%95%A9" title="명령어 집합 – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target">한국어</a></li><li class="interlanguage-link interwiki-id"><a href="https://id.wikipedia.org/wiki/Set_instruksi" title="Set instruksi – Indonesian" lang="id" hreflang="id" class="interlanguage-link-target">Bahasa Indonesia</a></li><li class="interlanguage-link interwiki-it"><a href="https://it.wikipedia.org/wiki/Instruction_set" title="Instruction set – Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-he"><a href="https://he.wikipedia.org/wiki/%D7%A1%D7%98_%D7%A4%D7%A7%D7%95%D7%93%D7%95%D7%AA" title="סט פקודות – Hebrew" lang="he" hreflang="he" class="interlanguage-link-target">עברית</a></li><li class="interlanguage-link interwiki-lv"><a href="https://lv.wikipedia.org/wiki/Instrukciju_kopa" title="Instrukciju kopa – Latvian" lang="lv" hreflang="lv" class="interlanguage-link-target">Latviešu</a></li><li class="interlanguage-link interwiki-hu"><a href="https://hu.wikipedia.org/wiki/Utas%C3%ADt%C3%A1sk%C3%A9szlet" title="Utasításkészlet – Hungarian" lang="hu" hreflang="hu" class="interlanguage-link-target">Magyar</a></li><li class="interlanguage-link interwiki-mk"><a href="https://mk.wikipedia.org/wiki/%D0%98%D0%BD%D1%81%D1%82%D1%80%D1%83%D0%BA%D1%86%D0%B8%D1%81%D0%BA%D0%BE_%D0%BC%D0%BD%D0%BE%D0%B6%D0%B5%D1%81%D1%82%D0%B2%D0%BE" title="Инструкциско множество – Macedonian" lang="mk" hreflang="mk" class="interlanguage-link-target">Македонски</a></li><li class="interlanguage-link interwiki-mn"><a href="https://mn.wikipedia.org/wiki/%D0%9A%D0%BE%D0%BC%D0%B0%D0%BD%D0%B4%D1%8B%D0%BD_%D0%B1%D0%B0%D0%B3%D1%86" title="Командын багц – Mongolian" lang="mn" hreflang="mn" class="interlanguage-link-target">Монгол</a></li><li class="interlanguage-link interwiki-nl"><a href="https://nl.wikipedia.org/wiki/Instructieset" title="Instructieset – Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target">Nederlands</a></li><li class="interlanguage-link interwiki-ja"><a href="https://ja.wikipedia.org/wiki/%E5%91%BD%E4%BB%A4%E3%82%BB%E3%83%83%E3%83%88" title="命令セット – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-no"><a href="https://no.wikipedia.org/wiki/Instruksjonssett" title="Instruksjonssett – Norwegian" lang="no" hreflang="no" class="interlanguage-link-target">Norsk</a></li><li class="interlanguage-link interwiki-pl"><a href="https://pl.wikipedia.org/wiki/Model_programowy_procesora" title="Model programowy procesora – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-pt"><a href="https://pt.wikipedia.org/wiki/Conjunto_de_instru%C3%A7%C3%B5es" title="Conjunto de instruções – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target">Português</a></li><li class="interlanguage-link interwiki-ro"><a href="https://ro.wikipedia.org/wiki/Set_de_instruc%C8%9Biuni" title="Set de instrucțiuni – Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target">Română</a></li><li class="interlanguage-link interwiki-ru"><a href="https://ru.wikipedia.org/wiki/%D0%90%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0_%D0%BD%D0%B0%D0%B1%D0%BE%D1%80%D0%B0_%D0%BA%D0%BE%D0%BC%D0%B0%D0%BD%D0%B4" title="Архитектура набора команд – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-simple"><a href="https://simple.wikipedia.org/wiki/Instruction_set" title="Instruction set – Simple English" lang="simple" hreflang="simple" class="interlanguage-link-target">Simple English</a></li><li class="interlanguage-link interwiki-sk"><a href="https://sk.wikipedia.org/wiki/In%C5%A1truk%C4%8Dn%C3%BD_s%C3%BAbor" title="Inštrukčný súbor – Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target">Slovenčina</a></li><li class="interlanguage-link interwiki-ckb"><a href="https://ckb.wikipedia.org/wiki/%DA%A9%DB%86%D9%85%DB%95%DA%B5%DB%95_%D9%81%DB%95%D8%B1%D9%85%D8%A7%D9%86" title="کۆمەڵە فەرمان – Central Kurdish" lang="ckb" hreflang="ckb" class="interlanguage-link-target">کوردی</a></li><li class="interlanguage-link interwiki-sr"><a href="https://sr.wikipedia.org/wiki/%D0%A1%D0%BA%D1%83%D0%BF_%D0%B8%D0%BD%D1%81%D1%82%D1%80%D1%83%D0%BA%D1%86%D0%B8%D1%98%D0%B0" title="Скуп инструкција – Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target">Српски / srpski</a></li><li class="interlanguage-link interwiki-sv"><a href="https://sv.wikipedia.org/wiki/Instruktionsupps%C3%A4ttning" title="Instruktionsuppsättning – Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target">Svenska</a></li><li class="interlanguage-link interwiki-th"><a href="https://th.wikipedia.org/wiki/%E0%B8%8A%E0%B8%B8%E0%B8%94%E0%B8%82%E0%B8%AD%E0%B8%87%E0%B8%84%E0%B8%B3%E0%B8%AA%E0%B8%B1%E0%B9%88%E0%B8%87%E0%B9%80%E0%B8%84%E0%B8%A3%E0%B8%B7%E0%B9%88%E0%B8%AD%E0%B8%87" title="ชุดของคำสั่งเครื่อง – Thai" lang="th" hreflang="th" class="interlanguage-link-target">ไทย</a></li><li class="interlanguage-link interwiki-tr"><a href="https://tr.wikipedia.org/wiki/Komut_k%C3%BCmesi" title="Komut kümesi – Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target">Türkçe</a></li><li class="interlanguage-link interwiki-uk"><a href="https://uk.wikipedia.org/wiki/%D0%90%D1%80%D1%85%D1%96%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0_%D1%81%D0%B8%D1%81%D1%82%D0%B5%D0%BC%D0%B8_%D0%BA%D0%BE%D0%BC%D0%B0%D0%BD%D0%B4" title="Архітектура системи команд – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-ur"><a href="https://ur.wikipedia.org/wiki/%DB%81%D8%AF%D8%A7%DB%8C%D8%AA%DB%8C_%D8%B7%D8%A7%D9%82%D9%85" title="ہدایتی طاقم – Urdu" lang="ur" hreflang="ur" class="interlanguage-link-target">اردو</a></li><li class="interlanguage-link interwiki-vi"><a href="https://vi.wikipedia.org/wiki/Ki%E1%BA%BFn_tr%C3%BAc_t%E1%BA%ADp_l%E1%BB%87nh" title="Kiến trúc tập lệnh – Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target">Tiếng Việt</a></li><li class="interlanguage-link interwiki-zh"><a href="https://zh.wikipedia.org/wiki/%E6%8C%87%E4%BB%A4%E9%9B%86%E6%9E%B6%E6%A7%8B" title="指令集架構 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li>					</ul>/n				<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q272683#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>			</div>/n		</div>/n				</div>/n		</div>/n		<div id="footer" role="contentinfo">/n							<ul id="footer-info">/n											<li id="footer-info-lastmod"> This page was last edited on 18 October 2017, at 09:35.</li>/n											<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;/nadditional terms may apply.  By using this site, you agree to the <a href="//wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>/n									</ul>/n							<ul id="footer-places">/n											<li id="footer-places-privacy"><a href="https://wikimediafoundation.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>/n											<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>/n											<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>/n											<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>/n											<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>/n											<li id="footer-places-cookiestatement"><a href="https://wikimediafoundation.org/wiki/Cookie_statement">Cookie statement</a></li>/n											<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Instruction_set_architecture&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>/n									</ul>/n										<ul id="footer-icons" class="noprint">/n											<li id="footer-copyrightico">/n							<a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a>						</li>/n											<li id="footer-poweredbyico">/n							<a href="//www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>						</li>/n									</ul>/n						<div style="clear:both"></div>/n		</div>/n		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.328","walltime":"0.415","ppvisitednodes":{"value":1986,"limit":1000000},"ppgeneratednodes":{"value":0,"limit":1500000},"postexpandincludesize":{"value":77475,"limit":2097152},"templateargumentsize":{"value":4935,"limit":2097152},"expansiondepth":{"value":12,"limit":40},"expensivefunctioncount":{"value":5,"limit":500},"entityaccesscount":{"value":1,"limit":400},"timingprofile":["100.00%  316.353      1 -total"," 27.06%   85.618      5 Template:Fix"," 27.05%   85.573      1 Template:Reflist"," 21.34%   67.511      3 Template:Citation_needed"," 16.53%   52.305      6 Template:Delink"," 12.58%   39.786      2 Template:Cite_book"," 12.36%   39.100     10 Template:Category_handler","  7.53%   23.810      1 Template:Other_uses_of","  7.19%   22.731      1 Template:Clarify","  6.29%   19.910      1 Template:Authority_control"]},"scribunto":{"limitreport-timeusage":{"value":"0.150","limit":"10.000"},"limitreport-memusage":{"value":4600224,"limit":52428800}},"cachereport":{"origin":"mw1323","timestamp":"20171029013251","ttl":1900800,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":85,"wgHostname":"mw1245"});});</script>/n	</body>/n</html>/n