<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4753" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4753{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4753{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4753{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4753{left:70px;bottom:893px;letter-spacing:0.14px;}
#t5_4753{left:152px;bottom:893px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t6_4753{left:152px;bottom:872px;letter-spacing:0.15px;}
#t7_4753{left:70px;bottom:848px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t8_4753{left:696px;bottom:855px;}
#t9_4753{left:711px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#ta_4753{left:70px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_4753{left:205px;bottom:838px;}
#tc_4753{left:220px;bottom:831px;letter-spacing:-0.28px;}
#td_4753{left:255px;bottom:838px;}
#te_4753{left:270px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_4753{left:70px;bottom:814px;letter-spacing:-0.18px;word-spacing:-0.5px;}
#tg_4753{left:70px;bottom:797px;letter-spacing:-0.13px;}
#th_4753{left:190px;bottom:998px;letter-spacing:-0.14px;}
#ti_4753{left:540px;bottom:998px;letter-spacing:-0.14px;}
#tj_4753{left:83px;bottom:973px;letter-spacing:-0.16px;}
#tk_4753{left:139px;bottom:973px;letter-spacing:-0.16px;}
#tl_4753{left:190px;bottom:973px;letter-spacing:-0.13px;}
#tm_4753{left:446px;bottom:973px;letter-spacing:-0.14px;}
#tn_4753{left:540px;bottom:973px;letter-spacing:-0.12px;}
#to_4753{left:540px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tp_4753{left:119px;bottom:753px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tq_4753{left:205px;bottom:753px;letter-spacing:0.13px;}
#tr_4753{left:101px;bottom:730px;letter-spacing:-0.12px;}
#ts_4753{left:102px;bottom:713px;letter-spacing:-0.14px;}
#tt_4753{left:231px;bottom:713px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tu_4753{left:468px;bottom:713px;letter-spacing:-0.14px;}
#tv_4753{left:648px;bottom:713px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tw_4753{left:88px;bottom:689px;letter-spacing:-0.17px;}
#tx_4753{left:144px;bottom:689px;letter-spacing:-0.16px;}
#ty_4753{left:87px;bottom:664px;letter-spacing:-0.17px;}
#tz_4753{left:143px;bottom:664px;letter-spacing:-0.17px;}
#t10_4753{left:190px;bottom:664px;letter-spacing:-0.14px;}
#t11_4753{left:446px;bottom:664px;letter-spacing:-0.13px;}
#t12_4753{left:540px;bottom:664px;letter-spacing:-0.11px;}
#t13_4753{left:540px;bottom:643px;letter-spacing:-0.11px;}
#t14_4753{left:540px;bottom:626px;letter-spacing:-0.12px;}
#t15_4753{left:540px;bottom:609px;letter-spacing:-0.12px;}
#t16_4753{left:540px;bottom:588px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t17_4753{left:190px;bottom:564px;letter-spacing:-0.11px;}
#t18_4753{left:540px;bottom:564px;letter-spacing:-0.12px;}
#t19_4753{left:540px;bottom:542px;letter-spacing:-0.11px;}
#t1a_4753{left:540px;bottom:525px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1b_4753{left:540px;bottom:509px;letter-spacing:-0.11px;}
#t1c_4753{left:540px;bottom:492px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1d_4753{left:540px;bottom:470px;letter-spacing:-0.12px;}
#t1e_4753{left:540px;bottom:454px;letter-spacing:-0.12px;}
#t1f_4753{left:540px;bottom:432px;letter-spacing:-0.12px;}
#t1g_4753{left:540px;bottom:411px;letter-spacing:-0.13px;}
#t1h_4753{left:540px;bottom:389px;letter-spacing:-0.13px;}
#t1i_4753{left:540px;bottom:368px;letter-spacing:-0.13px;}
#t1j_4753{left:540px;bottom:347px;letter-spacing:-0.13px;}
#t1k_4753{left:540px;bottom:325px;letter-spacing:-0.13px;}
#t1l_4753{left:540px;bottom:304px;letter-spacing:-0.11px;}
#t1m_4753{left:540px;bottom:287px;letter-spacing:-0.12px;}
#t1n_4753{left:540px;bottom:270px;letter-spacing:-0.12px;}
#t1o_4753{left:190px;bottom:246px;letter-spacing:-0.11px;}
#t1p_4753{left:540px;bottom:246px;letter-spacing:-0.14px;}
#t1q_4753{left:190px;bottom:221px;letter-spacing:-0.17px;}
#t1r_4753{left:540px;bottom:221px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_4753{left:190px;bottom:197px;letter-spacing:-0.14px;}
#t1t_4753{left:540px;bottom:197px;letter-spacing:-0.14px;}
#t1u_4753{left:190px;bottom:173px;letter-spacing:-0.18px;}
#t1v_4753{left:540px;bottom:173px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_4753{left:190px;bottom:148px;letter-spacing:-0.14px;}
#t1x_4753{left:540px;bottom:148px;letter-spacing:-0.14px;}
#t1y_4753{left:190px;bottom:124px;letter-spacing:-0.19px;}
#t1z_4753{left:540px;bottom:124px;letter-spacing:-0.12px;}
#t20_4753{left:82px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t21_4753{left:168px;bottom:1086px;letter-spacing:0.13px;}
#t22_4753{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t23_4753{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t24_4753{left:231px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t25_4753{left:468px;bottom:1046px;letter-spacing:-0.15px;}
#t26_4753{left:647px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t27_4753{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t28_4753{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4753{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4753{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4753{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4753{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4753{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4753{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4753{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4753{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4753" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4753Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4753" style="-webkit-user-select: none;"><object width="935" height="1210" data="4753/4753.svg" type="image/svg+xml" id="pdf4753" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4753" class="t s1_4753">Vol. 4 </span><span id="t2_4753" class="t s1_4753">2-231 </span>
<span id="t3_4753" class="t s2_4753">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4753" class="t s3_4753">2.13.1 </span><span id="t5_4753" class="t s3_4753">MSRs in the 4th Generation Intel® Core™ Processor Family Based on Haswell </span>
<span id="t6_4753" class="t s3_4753">Microarchitecture </span>
<span id="t7_4753" class="t s4_4753">Table 2-30 lists model-specific registers (MSRs) that are specific to the 4th generation Intel </span>
<span id="t8_4753" class="t s5_4753">® </span>
<span id="t9_4753" class="t s4_4753">Core™ processor </span>
<span id="ta_4753" class="t s4_4753">family and the Intel </span>
<span id="tb_4753" class="t s5_4753">® </span>
<span id="tc_4753" class="t s4_4753">Xeon </span>
<span id="td_4753" class="t s5_4753">® </span>
<span id="te_4753" class="t s4_4753">processor E3-1200 v3 product family (based on Haswell microarchitecture). These </span>
<span id="tf_4753" class="t s4_4753">processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3CH, 06_45H, or 06_46H; see Table </span>
<span id="tg_4753" class="t s4_4753">2-1. </span>
<span id="th_4753" class="t s6_4753">63:32 </span><span id="ti_4753" class="t s6_4753">Reserved </span>
<span id="tj_4753" class="t s6_4753">C80H </span><span id="tk_4753" class="t s6_4753">3200 </span><span id="tl_4753" class="t s6_4753">IA32_DEBUG_INTERFACE </span><span id="tm_4753" class="t s6_4753">Package </span><span id="tn_4753" class="t s6_4753">Silicon Debug Feature Control (R/W) </span>
<span id="to_4753" class="t s6_4753">See Table 2-2. </span>
<span id="tp_4753" class="t s7_4753">Table 2-30. </span><span id="tq_4753" class="t s7_4753">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture) </span>
<span id="tr_4753" class="t s8_4753">Register </span>
<span id="ts_4753" class="t s8_4753">Address </span><span id="tt_4753" class="t s8_4753">Register Name / Bit Fields </span><span id="tu_4753" class="t s8_4753">Scope </span><span id="tv_4753" class="t s8_4753">Bit Description </span>
<span id="tw_4753" class="t s8_4753">Hex </span><span id="tx_4753" class="t s8_4753">Dec </span>
<span id="ty_4753" class="t s6_4753">E2H </span><span id="tz_4753" class="t s6_4753">226 </span><span id="t10_4753" class="t s6_4753">MSR_PKG_CST_CONFIG_CONTROL </span><span id="t11_4753" class="t s6_4753">Core </span><span id="t12_4753" class="t s6_4753">C-State Configuration Control (R/W) </span>
<span id="t13_4753" class="t s6_4753">Note: C-state values are processor specific C-state </span>
<span id="t14_4753" class="t s6_4753">code names, unrelated to MWAIT extension C-state </span>
<span id="t15_4753" class="t s6_4753">parameters or ACPI C-states. </span>
<span id="t16_4753" class="t s6_4753">See http://biosbits.org. </span>
<span id="t17_4753" class="t s6_4753">3:0 </span><span id="t18_4753" class="t s6_4753">Package C-State Limit (R/W) </span>
<span id="t19_4753" class="t s6_4753">Specifies the lowest processor-specific C-state code </span>
<span id="t1a_4753" class="t s6_4753">name (consuming the least power) for the package. </span>
<span id="t1b_4753" class="t s6_4753">The default is set as factory-configured package C- </span>
<span id="t1c_4753" class="t s6_4753">state limit. </span>
<span id="t1d_4753" class="t s6_4753">The following C-state code name encodings are </span>
<span id="t1e_4753" class="t s6_4753">supported: </span>
<span id="t1f_4753" class="t s6_4753">0000b: C0/C1 (no package C-state support) </span>
<span id="t1g_4753" class="t s6_4753">0001b: C2 </span>
<span id="t1h_4753" class="t s6_4753">0010b: C3 </span>
<span id="t1i_4753" class="t s6_4753">0011b: C6 </span>
<span id="t1j_4753" class="t s6_4753">0100b: C7 </span>
<span id="t1k_4753" class="t s6_4753">0101b: C7s </span>
<span id="t1l_4753" class="t s6_4753">Package C states C7 are not available to processors </span>
<span id="t1m_4753" class="t s6_4753">with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="t1n_4753" class="t s6_4753">value of 06_3CH. </span>
<span id="t1o_4753" class="t s6_4753">9:4 </span><span id="t1p_4753" class="t s6_4753">Reserved </span>
<span id="t1q_4753" class="t s6_4753">10 </span><span id="t1r_4753" class="t s6_4753">I/O MWAIT Redirection Enable (R/W) </span>
<span id="t1s_4753" class="t s6_4753">14:11 </span><span id="t1t_4753" class="t s6_4753">Reserved </span>
<span id="t1u_4753" class="t s6_4753">15 </span><span id="t1v_4753" class="t s6_4753">CFG Lock (R/WO) </span>
<span id="t1w_4753" class="t s6_4753">24:16 </span><span id="t1x_4753" class="t s6_4753">Reserved </span>
<span id="t1y_4753" class="t s6_4753">25 </span><span id="t1z_4753" class="t s6_4753">C3 State Auto Demotion Enable (R/W) </span>
<span id="t20_4753" class="t s7_4753">Table 2-29. </span><span id="t21_4753" class="t s7_4753">Additional MSRs Supported by Processors Based on the Haswell and Haswell-E Microarchitectures </span>
<span id="t22_4753" class="t s8_4753">Register </span>
<span id="t23_4753" class="t s8_4753">Address </span><span id="t24_4753" class="t s8_4753">Register Name / Bit Fields </span><span id="t25_4753" class="t s8_4753">Scope </span><span id="t26_4753" class="t s8_4753">Bit Description </span>
<span id="t27_4753" class="t s8_4753">Hex </span><span id="t28_4753" class="t s8_4753">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
