#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000854c70 .scope module, "Ex1_tb" "Ex1_tb" 2 4;
 .timescale -9 -12;
P_00000000008691c0 .param/l "PERIOD" 0 2 13, +C4<00000000000000000000000000001010>;
v00000000008d4c70_0 .net "and_out", 0 0, L_00000000008d4ef0;  1 drivers
v00000000008d4db0_0 .net "aoi_out", 0 0, L_00000000008798e0;  1 drivers
v00000000008d55d0_0 .var "clk", 0 0;
v00000000008d5a30_0 .var "in", 3 0;
v00000000008d6110_0 .net "nand_out", 0 0, L_000000000086f0b0;  1 drivers
v00000000008d5350_0 .net "not_out", 0 0, L_000000000086f040;  1 drivers
v00000000008d4b30_0 .net "or_out", 0 0, L_00000000008d61b0;  1 drivers
v00000000008d6570_0 .net "xor_out_1", 0 0, L_00000000008d5990;  1 drivers
v00000000008d4bd0_0 .net "xor_out_2", 0 0, L_00000000008787a0;  1 drivers
E_0000000000868e00 .event posedge, v00000000008d55d0_0;
S_000000000087ba30 .scope module, "u_Ex1" "Ex1" 2 36, 3 3 0, S_0000000000854c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "and_out";
    .port_info 2 /OUTPUT 1 "or_out";
    .port_info 3 /OUTPUT 1 "not_out";
    .port_info 4 /OUTPUT 1 "nand_out";
    .port_info 5 /OUTPUT 1 "aoi_out";
    .port_info 6 /OUTPUT 1 "xor_out_1";
    .port_info 7 /OUTPUT 1 "xor_out_2";
L_0000000000879210 .functor NOT 1, L_00000000008d5ad0, C4<0>, C4<0>, C4<0>;
L_0000000000879280 .functor NOT 1, L_00000000008d70e0, C4<0>, C4<0>, C4<0>;
L_00000000008787a0 .functor OR 1, L_00000000008d5170, L_00000000008d5490, C4<0>, C4<0>;
v00000000008d5670_0 .net *"_s11", 0 0, L_00000000008d57b0;  1 drivers
v00000000008d5850_0 .net *"_s13", 0 0, L_00000000008d5ad0;  1 drivers
v00000000008d5df0_0 .net *"_s14", 0 0, L_0000000000879210;  1 drivers
v00000000008d52b0_0 .net *"_s19", 0 0, L_00000000008d70e0;  1 drivers
v00000000008d5210_0 .net *"_s20", 0 0, L_0000000000879280;  1 drivers
v00000000008d6430_0 .net *"_s23", 0 0, L_00000000008d86c0;  1 drivers
v00000000008d62f0_0 .net "and_out", 0 0, L_00000000008d4ef0;  alias, 1 drivers
v00000000008d49f0_0 .net "aoi_out", 0 0, L_00000000008798e0;  alias, 1 drivers
v00000000008d4950_0 .net "in", 3 0, v00000000008d5a30_0;  1 drivers
v00000000008d64d0_0 .net "nand_out", 0 0, L_000000000086f0b0;  alias, 1 drivers
v00000000008d53f0_0 .net "not_out", 0 0, L_000000000086f040;  alias, 1 drivers
v00000000008d6750_0 .net "or_out", 0 0, L_00000000008d61b0;  alias, 1 drivers
v00000000008d6390_0 .net "tmp1", 0 0, L_00000000008d5170;  1 drivers
v00000000008d4a90_0 .net "tmp2", 0 0, L_00000000008d5490;  1 drivers
v00000000008d5e90_0 .net "xor_out_1", 0 0, L_00000000008d5990;  alias, 1 drivers
v00000000008d5f30_0 .net "xor_out_2", 0 0, L_00000000008787a0;  alias, 1 drivers
L_00000000008d5530 .part v00000000008d5a30_0, 0, 2;
L_00000000008d4f90 .part v00000000008d5a30_0, 0, 2;
L_00000000008d5030 .part v00000000008d5a30_0, 1, 1;
L_00000000008d50d0 .part v00000000008d5a30_0, 0, 2;
L_00000000008d5710 .part v00000000008d5a30_0, 0, 2;
L_00000000008d57b0 .part v00000000008d5a30_0, 1, 1;
L_00000000008d5ad0 .part v00000000008d5a30_0, 2, 1;
L_00000000008d48b0 .concat [ 1 1 0 0], L_0000000000879210, L_00000000008d57b0;
L_00000000008d70e0 .part v00000000008d5a30_0, 1, 1;
L_00000000008d86c0 .part v00000000008d5a30_0, 2, 1;
L_00000000008d75e0 .concat [ 1 1 0 0], L_00000000008d86c0, L_0000000000879280;
S_000000000087bbc0 .scope module, "And1" "andGate" 3 14, 4 1 0, S_000000000087ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
v000000000086aec0_0 .net "in", 1 0, L_00000000008d5530;  1 drivers
v000000000086a880_0 .net "out", 0 0, L_00000000008d4ef0;  alias, 1 drivers
L_00000000008d4ef0 .reduce/and L_00000000008d5530;
S_0000000000878480 .scope module, "Aoi1" "aoiGate" 3 22, 4 29 0, S_000000000087ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0000000000879870 .functor OR 1, L_00000000008d6610, L_00000000008d5b70, C4<0>, C4<0>;
L_00000000008798e0 .functor NOT 1, L_0000000000879870, C4<0>, C4<0>, C4<0>;
v000000000086a9c0_0 .net *"_s1", 1 0, L_00000000008d58f0;  1 drivers
v000000000086ace0_0 .net *"_s3", 0 0, L_00000000008d6610;  1 drivers
v000000000086a600_0 .net *"_s5", 1 0, L_00000000008d66b0;  1 drivers
v000000000086ad80_0 .net *"_s7", 0 0, L_00000000008d5b70;  1 drivers
v000000000086a6a0_0 .net *"_s8", 0 0, L_0000000000879870;  1 drivers
v000000000086a740_0 .net "in", 3 0, v00000000008d5a30_0;  alias, 1 drivers
v000000000086af60_0 .net "out", 0 0, L_00000000008798e0;  alias, 1 drivers
L_00000000008d58f0 .part v00000000008d5a30_0, 2, 2;
L_00000000008d6610 .reduce/and L_00000000008d58f0;
L_00000000008d66b0 .part v00000000008d5a30_0, 0, 2;
L_00000000008d5b70 .reduce/and L_00000000008d66b0;
S_0000000000878610 .scope module, "Nand1" "nandGate" 3 20, 4 22 0, S_000000000087ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
L_000000000086f0b0 .functor NOT 1, L_00000000008d6250, C4<0>, C4<0>, C4<0>;
v000000000086b000_0 .net *"_s1", 0 0, L_00000000008d6250;  1 drivers
v000000000086b0a0_0 .net "in", 1 0, L_00000000008d50d0;  1 drivers
v000000000086a1a0_0 .net "out", 0 0, L_000000000086f0b0;  alias, 1 drivers
L_00000000008d6250 .reduce/and L_00000000008d50d0;
S_0000000000878ef0 .scope module, "Not1" "notGate" 3 18, 4 15 0, S_000000000087ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_000000000086f040 .functor NOT 1, L_00000000008d5030, C4<0>, C4<0>, C4<0>;
v000000000086a240_0 .net "in", 0 0, L_00000000008d5030;  1 drivers
v000000000086a2e0_0 .net "out", 0 0, L_000000000086f040;  alias, 1 drivers
S_0000000000879080 .scope module, "Or1" "orGate" 3 16, 4 8 0, S_000000000087ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
v000000000086a380_0 .net "in", 1 0, L_00000000008d4f90;  1 drivers
v00000000008d5cb0_0 .net "out", 0 0, L_00000000008d61b0;  alias, 1 drivers
L_00000000008d61b0 .reduce/or L_00000000008d4f90;
S_0000000000879550 .scope module, "Xor1" "xorGate" 3 24, 4 36 0, S_000000000087ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
v00000000008d4e50_0 .net "in", 1 0, L_00000000008d5710;  1 drivers
v00000000008d5fd0_0 .net "out", 0 0, L_00000000008d5990;  alias, 1 drivers
L_00000000008d5990 .reduce/xor L_00000000008d5710;
S_00000000008796e0 .scope module, "Xor2" "xorGate" 3 28, 4 36 0, S_000000000087ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
v00000000008d5d50_0 .net "in", 1 0, L_00000000008d48b0;  1 drivers
v00000000008d6070_0 .net "out", 0 0, L_00000000008d5170;  alias, 1 drivers
L_00000000008d5170 .reduce/xor L_00000000008d48b0;
S_00000000001edf30 .scope module, "Xor3" "xorGate" 3 29, 4 36 0, S_000000000087ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
v00000000008d5c10_0 .net "in", 1 0, L_00000000008d75e0;  1 drivers
v00000000008d4d10_0 .net "out", 0 0, L_00000000008d5490;  alias, 1 drivers
L_00000000008d5490 .reduce/xor L_00000000008d75e0;
    .scope S_0000000000854c70;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000008d5a30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d55d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000000854c70;
T_1 ;
    %vpi_call 2 8 "$dumpfile", "Ex1_tb.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000854c70 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000000854c70;
T_2 ;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v00000000008d55d0_0;
    %inv;
    %store/vec4 v00000000008d55d0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000000000854c70;
T_3 ;
    %wait E_0000000000868e00;
    %load/vec4 v00000000008d5a30_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000008d5a30_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000854c70;
T_4 ;
    %delay 160000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Ex1_tb.v";
    ".//Ex1.v";
    "./Gates.v";
