# **ì„ë² ë””ë“œì†Œí”„íŠ¸ì›¨ì–´(CSE3304) ì „ë²”ìœ„ ê°•ì˜ í•„ê¸°ë…¸íŠ¸**

2024 ì¸í•˜ëŒ€í•™êµ ì»´í“¨í„°ê³µí•™ê³¼ ì „ê³µìˆ˜ì—…

## **ëª©ì°¨**

### [**1. ì„ë² ë””ë“œ ì‹œìŠ¤í…œì´ë€?**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2001%20%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3%20%E1%84%89%E1%85%B5%E1%84%89%E1%85%B3%E1%84%90%E1%85%A6%E1%86%B7%E1%84%8B%E1%85%B5%E1%84%85%E1%85%A1%E1%86%AB.md)

- ğŸ’– ì„ë² ë””ë“œ ì‹œìŠ¤í…œì´ë€?
    - ë§ˆì´í¬ë¡œ í”„ë¡œì„¸ì„œ vs ë§ˆì´í¬ë¡œ ì»¨íŠ¸ë¡¤ëŸ¬
        - ë§ˆì´í¬ë¡œ í”„ë¡œì„¸ì„œ
        - ë§ˆì´í¬ë¡œ ì»¨íŠ¸ë¡¤ëŸ¬
- ì„ë² ë””ë“œ ì‹œìŠ¤í…œì˜ í™œìš© ë¶„ì•¼
- ì„ë² ë””ë“œ ì‹œìŠ¤í…œ êµ¬ì„±
    - X-platfromê³¼ X-compiler(í¬ë¡œìŠ¤ ì»´íŒŒì¼ëŸ¬)

### [**2. Real-time Embeded System**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2002%20Real-time%20Embeded%20System.md)

- ğŸ’– ì‹¤ì‹œê°„ ì„ë² ë””ë“œ ì‹œìŠ¤í…œ
    - Real-time systemì˜ ì •ì˜
    - Real-time systemì˜ íŠ¹ì§•
        - Timeliness
        - Predictablity
    - ì‹¤ì‹œê°„ ì‹œìŠ¤í…œì˜ ë¶„ë¥˜
        - Hard real-time system ì˜ ë‹¨ì 

### [**3. Embeded ìš´ì˜ì²´ì œ**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2003%20Embeded%20%E1%84%8B%E1%85%AE%E1%86%AB%E1%84%8B%E1%85%A7%E1%86%BC%E1%84%8E%E1%85%A6%E1%84%8C%E1%85%A6.md)

- ğŸ’– ì„ë² ë””ë“œ ìš´ì˜ì²´ì œ
    - ì„ë² ë””ë“œ SWì˜ ì—­ì‚¬
        - ì´ˆê¸°ì˜ ì„ë² ë””ë“œ ì‹œìŠ¤í…œ
        - ì‹œê¸° ë³„ ì½”ë“œ ê¸¸ì´ì˜ ë³€í™”
        - ì„ë² ë””ë“œ ì‹œìŠ¤í…œ ì „ìš© OSì˜ ë“±ì¥
    - ë„ë¦¬ ì‚¬ìš©ë˜ëŠ” ì„ë² ë””ë“œ OS
        - RTOS
        - ì„ë² ë””ë“œ ë¦¬ëˆ…ìŠ¤
        - ê¸°íƒ€
- ğŸ’– Î¼C/OS-II
    - micro Cì˜ íŠ¹ì§•

### [**4. ì„ ì í˜• ì»¤ë„ê³¼ ë¹„ì„ ì í˜• ì»¤ë„**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2004%20%E1%84%89%E1%85%A5%E1%86%AB%E1%84%8C%E1%85%A5%E1%86%B7%E1%84%92%E1%85%A7%E1%86%BC%20%E1%84%8F%E1%85%A5%E1%84%82%E1%85%A5%E1%86%AF%E1%84%80%E1%85%AA%20%E1%84%87%E1%85%B5%E1%84%89%E1%85%A5%E1%86%AB%E1%84%8C%E1%85%A5%E1%86%B7%E1%84%92%E1%85%A7%E1%86%BC%20%E1%84%8F%E1%85%A5%EB%84%90.md)

- ğŸ’– OS: ì„ ì í˜• ì»¤ë„ê³¼ ë¹„ì„ ì í˜• ì»¤ë„
    - ë¹„ì„ ì í˜• ì»¤ë„
        - ë¹„ì„ ì í˜• ì»¤ë„ì—ì„œ ISRì˜ ì‘ë™ ë°©ì‹
    - ì„ ì í˜• ì»¤ë„
    - ë¹„ì„ ì í˜• ì»¤ë„ vs ì„ ì í˜• ì»¤ë„

### [**5. Mutual Exclusion**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2005%20Mutual%20Exclusion.md)

- ğŸ’– OS: Mutual exclusion
    - ì–´ë–»ê²Œ Mutual exclusionì„ êµ¬í˜„í•  ìˆ˜ ìˆë‚˜ìš”?
        - ì¸í„°ëŸ½íŠ¸ ë°œìƒì„ ë°©ì§€
        - Semaphore
    - Semaphore
        - ì„¸ë§ˆí¬ì–´ ì€ë‹‰
        - Deadlock(êµì°©ìƒíƒœ)

### [**6. Inter-Task Communication (ITC)**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2006%20Inter-Task%20Communication%20(ITC).md)

- ğŸ’– OS: íƒœìŠ¤í¬ ê°„ í†µì‹ 
    - íƒœìŠ¤í¬ë¼ë¦¬ ì–´ë–»ê²Œ ì •ë³´ë¥¼ ì£¼ê³  ë°›ì„ ìˆ˜ ìˆë‚˜ìš”?
        - Global variable
        - message passing

### [**7. Reentrancy Code**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2007%20Reentrancy%20Code.md)

- ğŸ’– OS: Reentrancy code
    - í•¨ìˆ˜ë¥¼ Reentrantiveí•˜ê²Œ ë§Œë“¤ë ¤ë©´ ì–´ë–»ê²Œ í•´ì•¼ í•˜ë‚˜ìš”?
    - ì¬ì§„ì… ë¶ˆê°€ëŠ¥ í•¨ìˆ˜ëŠ” ì™œ ë¬¸ì œê°€ ìƒê¸°ë‚˜ìš”?
        - ì¬ì§„ì… ê°€ëŠ¥ í•¨ìˆ˜
        - ì¬ì§„ì… ë¶ˆê°€ëŠ¥ í•¨ìˆ˜

### [**8. Task Scheduling**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2008%20Task%20Scheduling.md)

- ğŸ’– task types
    - Infinite loop
    - finite loop
- ğŸ’– Task scheduling
    - Overview
        - number of tasks
        - Priority
    - Task State
        - Running
        - DORMANT
    - ISR Running
        - context switchingì´ ì¼ì–´ë‚˜ëŠ” ê²½ìš°

### [**9. Task Control Block (TCB)**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2009%20Task%20Control%20Block%20(TCB).md)

- ğŸ’– Task Control Block
    - TCBì˜ ë‚´ë¶€ í¬ì¸í„°
        - âš¡ OSTCBStkPtr
        - âš¡ OSTCBStkBottom
        - âš¡ OSTCBStkSize
        - âš¡ OSTCBDly
        - âš¡ OSTCBStat
    - TCBë“¤ì˜ ê´€ë¦¬
        - Free list
        - OSTBList
        - ì˜ˆì‹œ: 11ê°œì˜ taskë¥¼ ìƒì„±í•œë‹¤ë©´?

### [**10. Ready List**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2010%20Ready%20List.md)

- ğŸ’– Ready list
    - Data structure
        - âš¡ OSRdyGrp
        - âš¡ OSRdyTbl[]
        - âš¡ OSMapTbl[]
        - âš¡ OSUnMapTbl[]
    - Priority position
        - ì˜ˆì‹œ 1. OSRdyTblë¡œ OSRdyGrp ì±„ìš°ê¸°
        - ì˜ˆì‹œ 2. 17ë²ˆ taskê°€ ìƒˆë¡œ ready ìƒíƒœê°€ ë˜ì—ˆë‹¤ë©´?
        - ì˜ˆì‹œ 3. 17ë²ˆ taskê°€ wait ìƒíƒœë¡œ ë³€í–ˆë‹¤ë©´?
    - Find highest proirity task

### [**11. OS Scheduling**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2011%20OS%20Scheduling.md)

- ğŸ’– OS Scheduling
    - OS Switching êµ¬í˜„ ë°©ë²•
    - Task ìˆ˜ì¤€ì—ì„œì˜ context switching
        - ì´ˆê¸° ìƒí™©
        - Context Switchingì´ ì¼ì–´ë‚  ë•Œ

### [**12. ISR Scheduling**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2012%20ISR%20Scheduling.md)

- ğŸ’– ISR Scheduling
    - ISRì´ë€?
        - ISRì˜ ì§„í–‰ ê³¼ì •
    - ë™ì‹œì— ì—¬ëŸ¬ interruptê°€ ë°œìƒí–ˆì„ ë•Œ schedulingí•˜ëŠ” ë°©ë²•
    - ISR Scheduling

### [**13. Clock Ticks**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2013%20Clock%20Ticks.md)

- ğŸ’– Clock ticks
- uC/OS-IIì—ì„œì˜ tick
    - Tick ISR

### [**14. Idle Task in Micro-C OS**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2014%20Idle%20Task%20in%20Micro-C%20OS.md)

- ğŸ’– Idle Task
    - Idle Task
    - Statistics Task
        - Statistics Taskê°€ CPU usageë¥¼ ê³„ì‚°í•˜ëŠ” ë°©ë²•

### [**15. Event Control Block (ECB)**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2015%20Event%20Control%20Block%20(ECB).md)

- ğŸ’– OS: Event control block
    - Event control blockì´ë€ ë¬´ì—‡ì¸ê°€ìš”?
    - Event Control Blockì˜ ì—­í• 
    - ECBì˜ êµ¬ì¡°
        - OSEventType
        - OSEVENTCnt
        - OSEVENTPtr
        - OSEventGrp, OSEventTbl[]
        - bits
    - ECBê°€ ìš°ì„ ìˆœìœ„ë¥¼ schedulingí•˜ëŠ” ë°©ë²•
        - Insert Task to event wait list
        - Remove Task From event wait list
    - Free Event Control Block List
    - ECB Operations
        - âš¡ OS_EventWaitListInit(OS_EVENT *pevent)
        - âš¡ OS_EventTaskRdy()
        - âš¡ OS_EventWait()
        - âš¡ OS_EventTO()
    - MicroC implements
        - OS_EventTaskRdy()
        - OS_EventTaskWait()
        - OS_EventTO

### [**16. Mailbox**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2016%20Mailbox.md)

- ğŸ’– Mailbox
    - Operations
        - mailbox ìƒì„±
        - mailbox ì‚­ì œ
        - mailboxì—ì„œ ë©”ì‹œì§€ ê¸°ë‹¤ë¦¬ê¸°
- if OS_ARG_CHK_EN > 0
- endif
- mailboxì— message ë³´ë‚´ê¸°
- Mailbox ë™ì‘ ì˜ˆì‹œ
    - Msgê°€ ìˆì„ ê²½ìš°
    - Msgê°€ ì—†ì„ ê²½ìš°
- OSMboxPostOpt()
- Mailboxì˜ í•œê³„

### [**17. Message Queue**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2017%20Message%20Queue.md)

- ğŸ’– Message Queue
    - Queue control block
    - Free list
    - Circular buffer
    - Operations
        - Message queue ìƒì„±
- define MSG_QUEUE_SIZE 20

### [**18. Counting Semaphore**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2018%20Counting%20Semaphore.md)

- ğŸ’– Counting Semaphore
    - Opreations
        - âš¡ OSSemCreate()
        - âš¡ OSSemDel()
        - âš¡ OSSemPost()
        - âš¡ OSSemAccept()
        - âš¡ OSSemQuery()
    - ì„¸ë§ˆí¬ì–´ ìƒì„±
        - OSSemCreate()ê°€ returnë˜ê¸° ì§ì „ì˜ ECB
    - ì„¸ë§ˆí¬ì–´ ëŒ€ê¸°
        - timeout
        - Semaphore
    - ì„¸ë§ˆí¬ì–´ ëŒ€ê¸°

### [**19. Event Flag**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2019%20Event%20Flag.md)

- ğŸ’– Event Flag
    - Event flagë“¤ì˜ ì¡°í•©
    - event flagë¥¼ ì´ìš©í•œ íƒœìŠ¤í¬ ë™ê¸°í™” ì˜ˆì‹œ
        - ìš°ì„  ìˆœìœ„ ë†’ì€ íƒœìŠ¤í¬ë¥¼ ìš°ì„  ìˆœìœ„ ë‚®ì€ 2ê°œì˜ íƒœìŠ¤í¬ê°€ íŠ¹ì • ì‹œì ê¹Œì§€ ë¸”ë¡í‚¹í•˜ëŠ” ê²½ìš°
        - ìš°ì„  ìˆœìœ„ ë‚®ì€ 2ê°œì˜ íƒœìŠ¤í¬ë¥¼ ìš°ì„  ìˆœìœ„ ë†’ì€ íƒœìŠ¤í¬ê°€ íŠ¹ì • ì‹œì ê¹Œì§€ ë¸”ë¡í‚¹í•˜ëŠ” ê²½ìš°
    - Event flag group structure
        - Event flag group
        - Event Flags Group Node Structure
    - Operations
        - âš¡ OSFlagCreate
        - âš¡ OSFlagDel
        - âš¡ OSFlagPend
        - âš¡ OSFlagCreate
        - âš¡ OSFlagCreate
        - âš¡ OSFlagCreate
    - Flag groupì„ ì´ìš©í•œ task controlì˜ ê³¼ì •â€¦
        - OS_Flag_GRPìƒì„±
        - í•´ë‹¹ Flag groupì„ ì‚¬ìš©í•˜ëŠ” taskê°€ ìƒì„±ë¨
        - taskê°€ ì—¬ëŸ¬ê°œ ìƒê¹€ â†’ nodeë“¤ì´ doubly linked listë¡œ ì—°ê²°
        - ì´ ë•Œ OS_FLAG_GRPì˜ FLAGSë“¤ì— ë³€í™”ê°€ ìƒê²¼ë‹¤ë©´?

### [**20. RTOS**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2020%20RTOS.md)

- ğŸ’– ì‹¤ì‹œê°„ ìŠ¤ì¼€ì¤„ë§
    - ì„ë² ë””ë“œì—ì„œì˜ ìŠ¤ì¼€ì¤„ë§
    - ì‹¤ì‹œê°„ ìŠ¤ì¼€ì¤„ë§ì˜ ì¢…ë¥˜
    - RMS, EDFì˜ ì „ì œ

### [**21. Rate Monotonic Scheduling (RMS)**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2021%20Rate%20Monotonic%20Scheduling%20(RMS).md)

- ğŸ’– Rate Monotonic Scheduling(RMS)
    - RMSì˜ ë„ì… ë°°ê²½
        - ì˜ˆì‹œ
    - RMSì´ë€?
    - Feasiblity
    - CPU Utilization
        - RMSì˜ CPU Utilizationê³¼ feasiblity
        - ì£¼ì˜) Utilization ì‹ì€ í•„ìš”ì¶©ë¶„ì¡°ê±´ì´ ì•„ë‹ˆë¼ í•„ìš”ì¡°ê±´ì´ë‹¤
    - RMS ë°©ì‹ì˜ ë¬¸ì œì 
        - ì˜ˆì‹œ ìƒí™©

### [**22. Earliest Deadline First (EDF)**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2022%20Earliest%20Deadline%20First%20(EDF).md)

- ğŸ’– Earliest Deadline First- EDF
    - EDF ë°©ì‹
    - EDF ë°©ì‹ì˜ ì¥ë‹¨ì 
        - ì¥ì 
        - ë‹¨ì 

### [**23. ìš°ì„ ìˆœìœ„ ê³„ìŠ¹ í”„ë¡œí† ì½œ**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2023%20%E1%84%8B%E1%85%AE%E1%84%89%E1%85%A5%E1%86%AB%E1%84%89%E1%85%AE%E1%86%AB%E1%84%8B%E1%85%B1%20%E1%84%80%E1%85%A8%E1%84%89%E1%85%B3%E1%86%BC%20%E1%84%91%E1%85%B3%E1%84%85%E1%85%A9%E1%84%90%E1%85%A9%E1%84%8F%E1%85%A9%E1%86%AF.md)

- ğŸ’– ì‹¤ì‹œê°„ ìŠ¤ì¼€ì¤„ë§ì˜ ë¬¸ì œì ê³¼ í•´ê²°ì±…
- ğŸ’– ìš°ì„  ìˆœìœ„ ì „ë„ í˜„ìƒ
    - ìš°ì„  ìˆœìœ„ ì „ë„ í˜„ìƒì´ë€?
    - ì–¸ì œ ì´ëŸ° ìƒí™©ì´ ë°œìƒí•˜ë‚˜ìš”?
        - ë°œìƒ ìƒí™© ì˜ˆì‹œ
- ğŸ’– ìš°ì„  ìˆœìœ„ ê³„ìŠ¹ í”„ë¡œí† ì½œ
    - ìš°ì„  ìˆœìœ„ ì „ë„ í˜„ìƒì˜ í•´ê²° ë°©ë²•
    - ìš°ì„  ìˆœìœ„ ê³„ìŠ¹ í”„ë¡œí† ì½œì´ë€?
    - ìš°ì„  ìˆœìœ„ ê³„ìŠ¹ í”„ë¡œí† ì½œì—ì„œ ë°œìƒí•  ìˆ˜ ìˆëŠ” ë¬¸ì œì 
        - push-through blocking
    - ìš°ì„  ìˆœìœ„ ê³„ìŠ¹ í”„ë¡œí† ì½œë¡œë„ í•´ê²°ì´ ì•ˆ ë˜ëŠ” ë¬¸ì œì 
        - transitive blocking
        - Deadlock

### [**24. ìš°ì„ ìˆœìœ„ ìƒí•œ í”„ë¡œí† ì½œ**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2024%20%E1%84%8B%E1%85%AE%E1%84%89%E1%85%A5%E1%86%AB%E1%84%89%E1%85%AE%E1%86%AB%E1%84%8B%E1%85%B1%20%E1%84%89%E1%85%A1%E1%86%BC%E1%84%92%E1%85%A1%E1%86%AB%20%E1%84%91%E1%85%B3%E1%84%85%E1%85%A9%E1%84%90%E1%85%A9%E1%84%8F%E1%85%A9%E1%86%AF.md)

- ğŸ’– ìš°ì„ ìˆœìœ„ ìƒí•œ í”„ë¡œí† ì½œ
    - ì•„ì´ë””ì–´
        - ìš°ì„ ìˆœìœ„ ìƒí•œ í”„ë¡œí† ì½œì˜ ì¥ì 
        - ìì›ì˜ ìš°ì„  ìˆœìœ„ëŠ” ì–´ë–»ê²Œ ê²°ì •í•˜ë‚˜ìš”?
    - ìš°ì„ ìˆœìœ„ ìƒí•œ í”„ë¡œí† ì½œì„ ì‚¬ìš©í•˜ëŠ” ì˜ˆì‹œ

### [**25. ATmega128 board**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2025%20ATmega128%20board.md)

- ğŸ’– ATmega128 ë³´ë“œ
    - ë³´ë“œ êµ¬ì„±ë„
    - ATmega 128 Board ì„¤ëª…
    - ë©”ëª¨ë¦¬
    - Resistor Setting
        - Pull Up Resistor
        - Pull Down Resistor
- ğŸ’– ATmega128 ì„ë² ë””ë“œ í”„ë¡œê·¸ë˜ë°
    - ì‹œê°„ ì§€ì—° ì‹œìŠ¤í…œ ì œê³µ í•¨ìˆ˜
- define F_CPU 16000000UL
- include <util/delay.h>

### [**26. Volatile Keyword**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2026%20Volatile%20Keyword.md)

- Volatile keyword
    - Sample 1
    - Sample 2
    - ì–´ë–¤ ìƒí™©ì— í•„ìš”í•œê°€ìš”?

### [**27. LEDì™€ FND ì œì–´**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2027%20LED%E1%84%8B%E1%85%AA%20FND%20%E1%84%8C%E1%85%A6%E1%84%8B%E1%85%A5.md)

- ğŸ’– LED ì œì–´
    - ATmega128 ë³´ë“œì˜ LED
        - LED ì‘ë™ ì›ë¦¬
    - FND

### [**28. Metux Semaphore**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2028%20Metux%20Semaphore.md)

- ğŸ’– Mutex Semaphore
    - MicroC OSIIì—ì„œì˜ ìš°ì„ ìˆœìœ„ ê³„ìŠ¹ í”„ë¡œí† ì½œ
        - ì˜ˆì‹œ
- ğŸ’– uCOSì—ì„œì˜ Mutex Semaphore êµ¬í˜„
    - Mutex Creation
        - ì‚¬ìš©
        - êµ¬í˜„
    - Mutex Pend
        - Mutex Deletion

### [**29. I/O ì¥ì¹˜ í†µì‹ **](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2029%20I%20O%20%E1%84%8C%E1%85%A1%E1%86%BC%E1%84%8E%E1%85%B5%20%E1%84%90%E1%85%A9%E1%86%BC%E1%84%89%E1%85%B5%E1%86%AB.md)

- ğŸ’– Precessorì™€ ì¥ì¹˜ ê°„ Communication
    - BUS
    - Processorì™€ ì£¼ë³€ ì¥ì¹˜ì˜ í†µì‹ 
        - âš¡ Port-based I/O
        - âš¡ Bus-based I/O
    - Bus-based I/O
        - âš¡ Memory-mapped I/O
        - âš¡ I/O mapped I/O(Standard I/O)

### [**30. Interrupt**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2030%20Interrupt.md)

- ğŸ’– ì¸í„°ëŸ½íŠ¸
    - interrupt ë°œìƒ ì‹œ ëŒ€ì‘ ì‹œë‚˜ë¦¬ì˜¤
- ğŸ’– Atmega 128 ì—ì„œì˜ GPIO
    - GPIO

### [**31. Performance Calculating**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2031%20Performance%20Calculating.md)

- ğŸ’– Performance
    - Background
    - CPU execution time for a program
    - CPI
    - MIPS
        - Mflops, Gflops, Petaplops

### [**32. Switchì™€ Interrupt**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2032%20Switch%E1%84%8B%E1%85%AA%20Interrupt.md)

- ğŸ’– ìŠ¤ìœ„ì¹˜ë¥¼ í™œìš©í•œ interrupt
    - ì„ë² ë””ë“œ ì‹œìŠ¤í…œì—ì„œ ì™¸ë¶€ ì…ë ¥ì„ í™•ì¸í•˜ëŠ” ë°©ë²•
        - whileë¬¸ì„ ì´ìš©í•´ì„œ ê³„ì† í™•ì¸í•˜ê¸°
        - interrupt ì‚¬ìš©
- interrupt ë°œìƒì„ ì•Œì•„ì±„ëŠ” trigger
    - âš¡ï¸ edge trigger
    - âš¡ï¸ level trigger
- ğŸ’– ATmega128ì—ì„œì˜ Interrupt í™œìš©
    - Register setting
        - âš¡ï¸ EIMSK
        - âš¡ï¸ EICR
        - âš¡ï¸ ISR ë“±ë¡

### [**33. Buzzerì™€ Frequncy**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2033%20Buzzer%E1%84%8B%E1%85%AA%20Frequncy.md)

- ğŸ’– Buzzer
    - Buzzerë€?
    - ATmega128ì—ì„œì˜ buzzer
        - ì˜ˆì‹œ: ë‹¨ìˆœíˆ buzzerë¥¼ ìš¸ë¦¬ëŠ” í”„ë¡œê·¸ë¨
- include <avr/io.h>
- define F_CPU 16000000 UL-include <util/delay.h>
- ì£¼íŒŒìˆ˜ì— ë”°ë¥¸ ìŒê³„ ì¶œë ¥í•˜ê¸°
    - ì£¼íŒŒìˆ˜ì— ë”°ë¥¸ ìŒê³„
    - â€˜ë„â€™ ì¶œë ¥í•˜ê¸°

### [**34. Timerì™€ Prescaler**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2034%20Timer%E1%84%8B%E1%85%AA%20Prescaler.md)

- ğŸ’– Timer
    - 8ë¹„íŠ¸ íƒ€ì´ë¨¸
        - ATmega128ì—ì„œì˜ ì¹´ìš´í„°(íƒ€ì´ë¨¸)
    - Prescaler
        - Prescalerì˜ í™œìš©: ì˜ˆì‹œ
        - Prescalerì˜ ë“±ì¥ ë°°ê²½
    - 8ë¹„íŠ¸ íƒ€ì´ë¨¸ê´€ë ¨ ë ˆì§€ìŠ¤í„°
        - âš¡ TCCRn
        - âš¡ TCCTn
        - âš¡ TIMSK
        - âš¡ TCNTn
    - ì˜ˆì œ: íƒ€ì´ë¨¸ë¡œ ì›í•˜ëŠ” ì‹œê°„ì„ ì„¸íŒ…í•˜ê¸°
        - 1clockì— ëª‡ ì´ˆ ê±¸ë¦¬ëŠ”ì§€?
        - 100usë§Œí¼ì˜ ì‹œê°„ì´ ë˜ë ¤ë©´ ëª‡ clockì´ í•„ìš”í•œì§€?
        - TCNTì— ì›í•˜ëŠ” ê°’ ì €ì¥
- ğŸ’– ì˜ˆì œ í”„ë¡œê·¸ë¨
    - â€˜ë„â€™ ìŒ ë‚´ê¸°

### [**35. CdS Sensorì™€ A/D Converter**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2035%20CdS%20Sensor%E1%84%8B%E1%85%AA%20A%20D%20Converter.md)

- ğŸ’– ê´‘ì„¼ì„œ
    - CdS ì„¼ì„œ
    - A/D ì»¨ë²„í„°
        - Resolution
        - conversion time
    - ATmega128 A/D ì»¨ë²„í„° ë ˆì§€ìŠ¤í„°
        - âš¡ ADMUX
        - âš¡ ADCSRA
        - âš¡ ADCH, ADCL

### [**36. ARM Architecture**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2036%20ARM%20Architecture.md)

- ğŸ’– ARM Architecture
    - ISA
    - ARM
        - ARM Architectureì˜ íŠ¹ì§•
        - RISC Architecture
    - System-on-chip
    - ARM architectureì˜ íŠ¹ì§•
        - âš¡ ê°„ë‹¨í•œ í•˜ë“œì›¨ì–´
        - âš¡ Load/store architecture
        - âš¡ Fixed-length instruction fields
    - Endianess
        - âš¡ Little-endian memory system
        - âš¡ Big-endian memory system
        - The effect of endianness

### [**37. Pipelining**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2037%20Pipelining.md)

- ğŸ’– Pipelining
    - Background: Pattersonâ€™s Laundry
        - pipeliningì˜ í•„ìš”ì„±
    - Pipelingì´ ì‚¬ìš©ë˜ëŠ” instructionë“¤
        - âš¡ Fetch
        - âš¡ Decode
    - Instruction timeì˜ ê¸¸ì´ì™€ pipelining
        - Cortex-A7
        - Cortex-A15
        - instructionì„ ìª¼ê°œì„œ pipeliningì´ ê¸¸ì–´ì§ˆ ìˆ˜ë¡ ì¢‹ì€ê°€ìš”?
- ğŸ’– ARM ISA

### [**38. ARM ISA**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2038%20ARM%20ISA.md)

- ğŸ’– ARM ISA
    - Condition bit
        - CPSR
    - âš¡ Data processing instructions
        - Data processing instructionì˜ ì¢…ë¥˜
        - Standard format
        - Instruction encoding
        - ì˜ˆì‹œ
    - âš¡ Branch instructions
        - Standard format
        - unconditional branch
        - Instruction encoding
        - ì˜ˆì‹œ
    - âš¡ Status register transfer instructions
        - MSRê³¼ MRS ëª…ë ¹ì–´
        - CPSR
        - Example
    - âš¡ Load and store instruction
        - LDR / STR
        - LDM / STM
        - SWP

### [**39. Load and Store Instructions**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2039%20Load%20and%20Store%20Instructions.md)

- ğŸ’– Load and store instructions
    - âš¡ Single register data transfer
    - âš¡ Block register data transfer
        - ì‚¬ìš© ì˜ˆì‹œ
- ğŸ’– Address modes
    - Address modes
        - âš¡ LDMIA
        - âš¡ LDMDA
        - âš¡ LDMIB
    - Stack operations
        - âš¡ Full stack
        - âš¡ Empty Stack
        - âš¡ Descending stack
        - âš¡ Ascending stack
        - ì˜ˆì‹œ: Full Descending stack

### [**40. Exception Generating Instruction**](https://github.com/eeeemune/Lecture-note-Embeded-SW/blob/main/%5B%E1%84%8B%E1%85%B5%E1%86%B7%E1%84%87%E1%85%A6%E1%84%83%E1%85%B5%E1%84%83%E1%85%B3SW%5D%2040%20Exception%20Generating%20Instruction.md)

- ğŸ’– Exception-generating instruction
    - Format
    - Processor modes
        - âš¡ User mode
        - âš¡ FIQ mode
        - âš¡ IRQ mode
        - âš¡ Supervisor mode
        - âš¡ Abort mode
        - âš¡ Undefined mode
    - Registers
        - âš¡ General purpose Registers
        - âš¡ Status Registers
