Record=TopLevelDocument|FileName=Main_CPU.SchDoc|SheetNumber=1
Record=SheetSymbol|SourceDocument=Main_CPU.SchDoc|Designator=U_Analog_Signal_Cond|SchDesignator=U_Analog_Signal_Cond|FileName=Analog_Signal_Cond.SchDoc|SheetNumber=4|SymbolType=Normal|RawFileName=Analog_Signal_Cond.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Main_CPU.SchDoc|Designator=U_Dig_Encoder_Interface|SchDesignator=U_Dig_Encoder_Interface|FileName=Dig_Encoder_Interface.SchDoc|SheetNumber=5|SymbolType=Normal|RawFileName=Dig_Encoder_Interface.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Main_CPU.SchDoc|Designator=U_Gate_Driver|SchDesignator=U_Gate_Driver|FileName=Gate_Driver.SchDoc|SheetNumber=3|SymbolType=Normal|RawFileName=Gate_Driver.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Main_CPU.SchDoc|Designator=U_Inverter|SchDesignator=U_Inverter|FileName=Inverter.SchDoc|SheetNumber=2|SymbolType=Normal|RawFileName=Inverter.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
