*----------------------------------------------------------------------------------------
*	Innovus 20.12-s088_1 (64bit) 11/06/2020 10:29 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2025-Nov-13 20:49:13 (2025-Nov-14 02:49:13 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: MCU
*
*	Liberty Libraries used: 
*	        setup_analysis_view: /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib
*	        setup_analysis_view: ../ip/rom_hvt_pg/rom_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib
*	        setup_analysis_view: ../ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib
*	        setup_analysis_view: ../ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib
*	        setup_analysis_view: ../ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:        0.9 
*
*       Power View : setup_analysis_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile ./timingReports/MCU_postRoute.power -leakage
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.24532994 
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1119       8.988 
Macro                             0.8624       69.25 
IO                                     0           0 
Combinational                     0.2614       20.99 
Clock (Combinational)           0.002686      0.2157 
Clock (Sequential)              0.006831      0.5485 
-----------------------------------------------------------------------------------------
Total                              1.245         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.245         100 


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk_sck1                       0.0002041     0.01639 
clk_sck0                       0.0001763     0.01416 
clk_cpu                         0.002821      0.2265 
clk_hfxt                       0.0007863     0.06314 
mclk                            0.003287       0.264 
smclk                           0.003477      0.2792 
clk_lfxt                       0.0008527     0.06848 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)    0.009517      0.7642 
-----------------------------------------------------------------------------------------
Clock: clk_sck1
Clock Period: 0.028571 usec 
Clock Toggle Rate:    70.0000 Mhz 
Clock Static Probability:  0.5000

Clock: clk_sck0
Clock Period: 0.028571 usec 
Clock Toggle Rate:    70.0000 Mhz 
Clock Static Probability:  0.5000

Clock: clk_cpu
Clock Period: 0.028571 usec 
Clock Toggle Rate:    70.0000 Mhz 
Clock Static Probability:  0.5000

Clock: clk_hfxt
Clock Period: 0.028571 usec 
Clock Toggle Rate:    70.0000 Mhz 
Clock Static Probability:  0.5000

Clock: mclk
Clock Period: 0.028571 usec 
Clock Toggle Rate:    70.0000 Mhz 
Clock Static Probability:  0.5000

Clock: smclk
Clock Period: 0.028571 usec 
Clock Toggle Rate:    70.0000 Mhz 
Clock Static Probability:  0.5000

Clock: clk_lfxt
Clock Period: 0.028571 usec 
Clock Toggle Rate:     0.0655 Mhz 
Clock Static Probability:  0.5000



-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:                      ram0 (sram1p16k_hvt_pg):           0.3719 
*                Highest Leakage Power:                      ram0 (sram1p16k_hvt_pg):           0.3719 
*          Total Cap:      5.00277e-10 F
*          Total instances in design: 30019
*          Total instances in design with no power:     6
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     6
-----------------------------------------------------------------------------------------

Total leakage power = 1.24533 mW
Cell usage statistics:  
Library USERLIB_nldm_ss_0p90v_0p90v_125c , 3 cells ( 0.000000%) , 0.862443 mW ( 69.254180%  ) 
Library scadv10_cln65gp_hvt_ss_0p9v_125c , 30010 cells ( 0.000000%) , 0.382887 mW ( 30.745820%  ) 
