INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri Dec  2 03:21:00 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.224ns  (required time - arrival time)
  Source:                 Buffer_1/oehb1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_B/loadQ/addrQ_0_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.898ns (27.589%)  route 4.982ns (72.411%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 5.671 - 4.000 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4409, unset)         1.847     1.847    Buffer_1/oehb1/clk
    SLICE_X19Y5          FDCE                                         r  Buffer_1/oehb1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y5          FDCE (Prop_fdce_C_Q)         0.269     2.116 f  Buffer_1/oehb1/data_reg_reg[0]/Q
                         net (fo=9, routed)           0.290     2.406    add_33/dataOutArray[0][0]
    SLICE_X16Y5          LUT1 (Prop_lut1_I0_O)        0.053     2.459 r  add_33/end_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.459    add_33/end_out[3]_INST_0_i_2_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     2.756 r  add_33/end_out[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.756    add_33/end_out[3]_INST_0_i_1_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.816 r  add_33/end_out[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.816    add_33/end_out[7]_INST_0_i_1_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.876 r  add_33/end_out[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.876    add_33/end_out[11]_INST_0_i_1_n_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.936 r  add_33/end_out[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.936    add_33/end_out[15]_INST_0_i_1_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.996 r  add_33/end_out[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.996    add_33/end_out[19]_INST_0_i_1_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.056 r  add_33/end_out[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    add_33/end_out[23]_INST_0_i_1_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142     3.198 f  add_33/end_out[27]_INST_0_i_1/O[0]
                         net (fo=6, routed)           0.468     3.666    add_33/add_33_dataOutArray_0[24]
    SLICE_X17Y11         LUT2 (Prop_lut2_I0_O)        0.153     3.819 r  add_33/end_valid_INST_0_i_13/O
                         net (fo=1, routed)           0.000     3.819    icmp_34/data_reg_reg[0][0]
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.132 r  icmp_34/end_valid_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.663     4.795    Buffer_13/fifo/dataOutArray[0][0]
    SLICE_X16Y15         LUT6 (Prop_lut6_I2_O)        0.053     4.848 f  Buffer_13/fifo/full_reg_i_3__6/O
                         net (fo=1, routed)           0.250     5.098    forkC_8/generateBlocks[4].regblock/full_reg_reg
    SLICE_X16Y17         LUT5 (Prop_lut5_I0_O)        0.053     5.151 f  forkC_8/generateBlocks[4].regblock/full_reg_i_2__7/O
                         net (fo=3, routed)           0.164     5.315    forkC_8/generateBlocks[4].regblock/reg_value_reg_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.053     5.368 r  forkC_8/generateBlocks[4].regblock/tail[3]_i_6/O
                         net (fo=12, routed)          0.475     5.843    c_LSQ_B/storeQ/io_bbpValids_0
    SLICE_X18Y17         LUT6 (Prop_lut6_I0_O)        0.053     5.896 r  c_LSQ_B/storeQ/tail[3]_i_2__0/O
                         net (fo=25, routed)          0.599     6.495    c_LSQ_B/loadQ/GA_io_storePortsEnable_0
    SLICE_X21Y18         LUT3 (Prop_lut3_I2_O)        0.053     6.548 f  c_LSQ_B/loadQ/tail[3]_i_7/O
                         net (fo=24, routed)          0.602     7.150    c_LSQ_B/loadQ/loadQ_io_bbNumLoads
    SLICE_X24Y24         LUT6 (Prop_lut6_I4_O)        0.053     7.203 f  c_LSQ_B/loadQ/offsetQ_0[3]_i_1/O
                         net (fo=11, routed)          0.551     7.753    c_LSQ_B/loadQ/initBits_0_0
    SLICE_X24Y28         LUT3 (Prop_lut3_I2_O)        0.053     7.806 r  c_LSQ_B/loadQ/addrQ_0[31]_i_1/O
                         net (fo=32, routed)          0.920     8.727    c_LSQ_B/loadQ/addrQ_0
    SLICE_X42Y30         FDRE                                         r  c_LSQ_B/loadQ/addrQ_0_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4409, unset)         1.671     5.671    c_LSQ_B/loadQ/clk
    SLICE_X42Y30         FDRE                                         r  c_LSQ_B/loadQ/addrQ_0_reg[31]/C
                         clock pessimism              0.086     5.757    
                         clock uncertainty           -0.035     5.722    
    SLICE_X42Y30         FDRE (Setup_fdre_C_CE)      -0.219     5.503    c_LSQ_B/loadQ/addrQ_0_reg[31]
  -------------------------------------------------------------------
                         required time                          5.503    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 -3.224    




