
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ngettext_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401330 <.init>:
  401330:	stp	x29, x30, [sp, #-16]!
  401334:	mov	x29, sp
  401338:	bl	401d50 <ferror@plt+0x680>
  40133c:	ldp	x29, x30, [sp], #16
  401340:	ret

Disassembly of section .plt:

0000000000401350 <mbrtowc@plt-0x20>:
  401350:	stp	x16, x30, [sp, #-16]!
  401354:	adrp	x16, 417000 <ferror@plt+0x15930>
  401358:	ldr	x17, [x16, #4088]
  40135c:	add	x16, x16, #0xff8
  401360:	br	x17
  401364:	nop
  401368:	nop
  40136c:	nop

0000000000401370 <mbrtowc@plt>:
  401370:	adrp	x16, 418000 <ferror@plt+0x16930>
  401374:	ldr	x17, [x16]
  401378:	add	x16, x16, #0x0
  40137c:	br	x17

0000000000401380 <memcpy@plt>:
  401380:	adrp	x16, 418000 <ferror@plt+0x16930>
  401384:	ldr	x17, [x16, #8]
  401388:	add	x16, x16, #0x8
  40138c:	br	x17

0000000000401390 <memmove@plt>:
  401390:	adrp	x16, 418000 <ferror@plt+0x16930>
  401394:	ldr	x17, [x16, #16]
  401398:	add	x16, x16, #0x10
  40139c:	br	x17

00000000004013a0 <strtoul@plt>:
  4013a0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4013a4:	ldr	x17, [x16, #24]
  4013a8:	add	x16, x16, #0x18
  4013ac:	br	x17

00000000004013b0 <strlen@plt>:
  4013b0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4013b4:	ldr	x17, [x16, #32]
  4013b8:	add	x16, x16, #0x20
  4013bc:	br	x17

00000000004013c0 <fputs@plt>:
  4013c0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4013c4:	ldr	x17, [x16, #40]
  4013c8:	add	x16, x16, #0x28
  4013cc:	br	x17

00000000004013d0 <exit@plt>:
  4013d0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4013d4:	ldr	x17, [x16, #48]
  4013d8:	add	x16, x16, #0x30
  4013dc:	br	x17

00000000004013e0 <error@plt>:
  4013e0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4013e4:	ldr	x17, [x16, #56]
  4013e8:	add	x16, x16, #0x38
  4013ec:	br	x17

00000000004013f0 <strnlen@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4013f4:	ldr	x17, [x16, #64]
  4013f8:	add	x16, x16, #0x40
  4013fc:	br	x17

0000000000401400 <iconv_close@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x16930>
  401404:	ldr	x17, [x16, #72]
  401408:	add	x16, x16, #0x48
  40140c:	br	x17

0000000000401410 <sprintf@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x16930>
  401414:	ldr	x17, [x16, #80]
  401418:	add	x16, x16, #0x50
  40141c:	br	x17

0000000000401420 <__cxa_atexit@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x16930>
  401424:	ldr	x17, [x16, #88]
  401428:	add	x16, x16, #0x58
  40142c:	br	x17

0000000000401430 <fputc@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x16930>
  401434:	ldr	x17, [x16, #96]
  401438:	add	x16, x16, #0x60
  40143c:	br	x17

0000000000401440 <iswcntrl@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x16930>
  401444:	ldr	x17, [x16, #104]
  401448:	add	x16, x16, #0x68
  40144c:	br	x17

0000000000401450 <fclose@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x16930>
  401454:	ldr	x17, [x16, #112]
  401458:	add	x16, x16, #0x70
  40145c:	br	x17

0000000000401460 <iswspace@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x16930>
  401464:	ldr	x17, [x16, #120]
  401468:	add	x16, x16, #0x78
  40146c:	br	x17

0000000000401470 <nl_langinfo@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x16930>
  401474:	ldr	x17, [x16, #128]
  401478:	add	x16, x16, #0x80
  40147c:	br	x17

0000000000401480 <malloc@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x16930>
  401484:	ldr	x17, [x16, #136]
  401488:	add	x16, x16, #0x88
  40148c:	br	x17

0000000000401490 <wcwidth@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x16930>
  401494:	ldr	x17, [x16, #144]
  401498:	add	x16, x16, #0x90
  40149c:	br	x17

00000000004014a0 <strncmp@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4014a4:	ldr	x17, [x16, #152]
  4014a8:	add	x16, x16, #0x98
  4014ac:	br	x17

00000000004014b0 <bindtextdomain@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4014b4:	ldr	x17, [x16, #160]
  4014b8:	add	x16, x16, #0xa0
  4014bc:	br	x17

00000000004014c0 <__libc_start_main@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4014c4:	ldr	x17, [x16, #168]
  4014c8:	add	x16, x16, #0xa8
  4014cc:	br	x17

00000000004014d0 <memset@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4014d4:	ldr	x17, [x16, #176]
  4014d8:	add	x16, x16, #0xb0
  4014dc:	br	x17

00000000004014e0 <calloc@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4014e4:	ldr	x17, [x16, #184]
  4014e8:	add	x16, x16, #0xb8
  4014ec:	br	x17

00000000004014f0 <realloc@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4014f4:	ldr	x17, [x16, #192]
  4014f8:	add	x16, x16, #0xc0
  4014fc:	br	x17

0000000000401500 <strdup@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x16930>
  401504:	ldr	x17, [x16, #200]
  401508:	add	x16, x16, #0xc8
  40150c:	br	x17

0000000000401510 <strrchr@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16930>
  401514:	ldr	x17, [x16, #208]
  401518:	add	x16, x16, #0xd0
  40151c:	br	x17

0000000000401520 <__gmon_start__@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16930>
  401524:	ldr	x17, [x16, #216]
  401528:	add	x16, x16, #0xd8
  40152c:	br	x17

0000000000401530 <abort@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16930>
  401534:	ldr	x17, [x16, #224]
  401538:	add	x16, x16, #0xe0
  40153c:	br	x17

0000000000401540 <mbsinit@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16930>
  401544:	ldr	x17, [x16, #232]
  401548:	add	x16, x16, #0xe8
  40154c:	br	x17

0000000000401550 <memcmp@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16930>
  401554:	ldr	x17, [x16, #240]
  401558:	add	x16, x16, #0xf0
  40155c:	br	x17

0000000000401560 <textdomain@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16930>
  401564:	ldr	x17, [x16, #248]
  401568:	add	x16, x16, #0xf8
  40156c:	br	x17

0000000000401570 <getopt_long@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16930>
  401574:	ldr	x17, [x16, #256]
  401578:	add	x16, x16, #0x100
  40157c:	br	x17

0000000000401580 <strcmp@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16930>
  401584:	ldr	x17, [x16, #264]
  401588:	add	x16, x16, #0x108
  40158c:	br	x17

0000000000401590 <basename@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16930>
  401594:	ldr	x17, [x16, #272]
  401598:	add	x16, x16, #0x110
  40159c:	br	x17

00000000004015a0 <iconv@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4015a4:	ldr	x17, [x16, #280]
  4015a8:	add	x16, x16, #0x118
  4015ac:	br	x17

00000000004015b0 <__ctype_b_loc@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4015b4:	ldr	x17, [x16, #288]
  4015b8:	add	x16, x16, #0x120
  4015bc:	br	x17

00000000004015c0 <free@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4015c4:	ldr	x17, [x16, #296]
  4015c8:	add	x16, x16, #0x128
  4015cc:	br	x17

00000000004015d0 <__ctype_get_mb_cur_max@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4015d4:	ldr	x17, [x16, #304]
  4015d8:	add	x16, x16, #0x130
  4015dc:	br	x17

00000000004015e0 <strchr@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4015e4:	ldr	x17, [x16, #312]
  4015e8:	add	x16, x16, #0x138
  4015ec:	br	x17

00000000004015f0 <fwrite@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4015f4:	ldr	x17, [x16, #320]
  4015f8:	add	x16, x16, #0x140
  4015fc:	br	x17

0000000000401600 <dcngettext@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16930>
  401604:	ldr	x17, [x16, #328]
  401608:	add	x16, x16, #0x148
  40160c:	br	x17

0000000000401610 <fflush@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16930>
  401614:	ldr	x17, [x16, #336]
  401618:	add	x16, x16, #0x150
  40161c:	br	x17

0000000000401620 <iconv_open@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16930>
  401624:	ldr	x17, [x16, #344]
  401628:	add	x16, x16, #0x158
  40162c:	br	x17

0000000000401630 <memchr@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16930>
  401634:	ldr	x17, [x16, #352]
  401638:	add	x16, x16, #0x160
  40163c:	br	x17

0000000000401640 <iswalnum@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16930>
  401644:	ldr	x17, [x16, #360]
  401648:	add	x16, x16, #0x168
  40164c:	br	x17

0000000000401650 <dcgettext@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16930>
  401654:	ldr	x17, [x16, #368]
  401658:	add	x16, x16, #0x170
  40165c:	br	x17

0000000000401660 <printf@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16930>
  401664:	ldr	x17, [x16, #376]
  401668:	add	x16, x16, #0x178
  40166c:	br	x17

0000000000401670 <__assert_fail@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16930>
  401674:	ldr	x17, [x16, #384]
  401678:	add	x16, x16, #0x180
  40167c:	br	x17

0000000000401680 <__errno_location@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16930>
  401684:	ldr	x17, [x16, #392]
  401688:	add	x16, x16, #0x188
  40168c:	br	x17

0000000000401690 <getenv@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16930>
  401694:	ldr	x17, [x16, #400]
  401698:	add	x16, x16, #0x190
  40169c:	br	x17

00000000004016a0 <putchar@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4016a4:	ldr	x17, [x16, #408]
  4016a8:	add	x16, x16, #0x198
  4016ac:	br	x17

00000000004016b0 <fprintf@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4016b4:	ldr	x17, [x16, #416]
  4016b8:	add	x16, x16, #0x1a0
  4016bc:	br	x17

00000000004016c0 <setlocale@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4016c4:	ldr	x17, [x16, #424]
  4016c8:	add	x16, x16, #0x1a8
  4016cc:	br	x17

00000000004016d0 <ferror@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16930>
  4016d4:	ldr	x17, [x16, #432]
  4016d8:	add	x16, x16, #0x1b0
  4016dc:	br	x17

Disassembly of section .text:

00000000004016e0 <.text>:
  4016e0:	stp	x29, x30, [sp, #-144]!
  4016e4:	mov	x29, sp
  4016e8:	stp	x19, x20, [sp, #16]
  4016ec:	mov	x19, x1
  4016f0:	mov	w20, w0
  4016f4:	stp	x21, x22, [sp, #32]
  4016f8:	adrp	x0, 405000 <ferror@plt+0x3930>
  4016fc:	add	x0, x0, #0x898
  401700:	stp	x23, x24, [sp, #48]
  401704:	adrp	x24, 405000 <ferror@plt+0x3930>
  401708:	add	x24, x24, #0x870
  40170c:	stp	x25, x26, [sp, #64]
  401710:	adrp	x26, 418000 <ferror@plt+0x16930>
  401714:	adrp	x22, 405000 <ferror@plt+0x3930>
  401718:	stp	x27, x28, [sp, #80]
  40171c:	add	x22, x22, #0x8b8
  401720:	mov	w21, #0x0                   	// #0
  401724:	bl	401690 <getenv@plt>
  401728:	str	x0, [x29, #120]
  40172c:	adrp	x0, 405000 <ferror@plt+0x3930>
  401730:	add	x0, x0, #0x8a8
  401734:	bl	401690 <getenv@plt>
  401738:	mov	x1, x0
  40173c:	ldr	x0, [x19]
  401740:	str	wzr, [x26, #516]
  401744:	stp	x1, xzr, [x29, #104]
  401748:	mov	w23, #0x0                   	// #0
  40174c:	adrp	x27, 418000 <ferror@plt+0x16930>
  401750:	bl	4022f0 <ferror@plt+0xc20>
  401754:	adrp	x1, 405000 <ferror@plt+0x3930>
  401758:	mov	w0, #0x6                   	// #6
  40175c:	add	x1, x1, #0xc08
  401760:	bl	4016c0 <setlocale@plt>
  401764:	mov	x1, x24
  401768:	mov	x0, x22
  40176c:	bl	4014b0 <bindtextdomain@plt>
  401770:	mov	x0, x22
  401774:	bl	401560 <textdomain@plt>
  401778:	adrp	x0, 402000 <ferror@plt+0x930>
  40177c:	add	x0, x0, #0x10
  401780:	bl	405818 <ferror@plt+0x4148>
  401784:	adrp	x3, 405000 <ferror@plt+0x3930>
  401788:	adrp	x2, 405000 <ferror@plt+0x3930>
  40178c:	add	x25, x3, #0xfa0
  401790:	add	x28, x2, #0x8f0
  401794:	nop
  401798:	mov	x3, x25
  40179c:	mov	x2, x28
  4017a0:	mov	x1, x19
  4017a4:	mov	w0, w20
  4017a8:	mov	x4, #0x0                   	// #0
  4017ac:	bl	401570 <getopt_long@plt>
  4017b0:	cmn	w0, #0x1
  4017b4:	b.eq	4017f8 <ferror@plt+0x128>  // b.none
  4017b8:	cmp	w0, #0x63
  4017bc:	b.eq	4019e8 <ferror@plt+0x318>  // b.none
  4017c0:	b.le	40196c <ferror@plt+0x29c>
  4017c4:	cmp	w0, #0x65
  4017c8:	b.eq	4019d4 <ferror@plt+0x304>  // b.none
  4017cc:	cmp	w0, #0x68
  4017d0:	b.ne	401984 <ferror@plt+0x2b4>  // b.any
  4017d4:	mov	x3, x25
  4017d8:	mov	x2, x28
  4017dc:	mov	x1, x19
  4017e0:	mov	w0, w20
  4017e4:	mov	x4, #0x0                   	// #0
  4017e8:	mov	w23, #0x1                   	// #1
  4017ec:	bl	401570 <getopt_long@plt>
  4017f0:	cmn	w0, #0x1
  4017f4:	b.ne	4017b8 <ferror@plt+0xe8>  // b.any
  4017f8:	cbnz	w21, 4019f4 <ferror@plt+0x324>
  4017fc:	cbnz	w23, 401ab8 <ferror@plt+0x3e8>
  401800:	adrp	x21, 418000 <ferror@plt+0x16930>
  401804:	ldr	w0, [x21, #488]
  401808:	sub	w0, w20, w0
  40180c:	cmp	w0, #0x3
  401810:	b.eq	401844 <ferror@plt+0x174>  // b.none
  401814:	b.gt	401a98 <ferror@plt+0x3c8>
  401818:	cmp	w0, #0x2
  40181c:	b.hi	401ca8 <ferror@plt+0x5d8>  // b.pmore
  401820:	mov	w2, #0x5                   	// #5
  401824:	adrp	x1, 405000 <ferror@plt+0x3930>
  401828:	mov	x0, #0x0                   	// #0
  40182c:	add	x1, x1, #0xf68
  401830:	bl	401650 <dcgettext@plt>
  401834:	mov	x2, x0
  401838:	mov	w1, #0x0                   	// #0
  40183c:	mov	w0, #0x1                   	// #1
  401840:	bl	4013e0 <error@plt>
  401844:	ldr	w0, [x21, #488]
  401848:	add	w2, w0, #0x3
  40184c:	sbfiz	x0, x0, #3, #32
  401850:	cmp	w2, w20
  401854:	add	x1, x19, x0
  401858:	ldr	x22, [x19, x0]
  40185c:	ldr	x23, [x1, #8]
  401860:	str	w2, [x21, #488]
  401864:	ldr	x21, [x1, #16]
  401868:	b.ne	401cfc <ferror@plt+0x62c>  // b.any
  40186c:	bl	401680 <__errno_location@plt>
  401870:	mov	x20, x0
  401874:	add	x1, x29, #0x88
  401878:	mov	x0, x21
  40187c:	mov	w2, #0xa                   	// #10
  401880:	str	wzr, [x20]
  401884:	bl	4013a0 <strtoul@plt>
  401888:	mov	x19, x0
  40188c:	ldr	w1, [x20]
  401890:	cbnz	w1, 40189c <ferror@plt+0x1cc>
  401894:	ldrb	w0, [x21]
  401898:	cbnz	w0, 401c74 <ferror@plt+0x5a4>
  40189c:	mov	x19, #0x63                  	// #99
  4018a0:	ldr	w0, [x26, #516]
  4018a4:	cbnz	w0, 401c8c <ferror@plt+0x5bc>
  4018a8:	ldr	x0, [x29, #120]
  4018ac:	cbz	x0, 401a7c <ferror@plt+0x3ac>
  4018b0:	ldrb	w0, [x0]
  4018b4:	cbz	w0, 401a7c <ferror@plt+0x3ac>
  4018b8:	ldr	x0, [x29, #104]
  4018bc:	cbz	x0, 4018c8 <ferror@plt+0x1f8>
  4018c0:	ldrb	w0, [x0]
  4018c4:	cbnz	w0, 401cec <ferror@plt+0x61c>
  4018c8:	ldr	x25, [x29, #112]
  4018cc:	cbz	x25, 401cd0 <ferror@plt+0x600>
  4018d0:	mov	x0, x25
  4018d4:	bl	4013b0 <strlen@plt>
  4018d8:	mov	x20, x0
  4018dc:	mov	x0, x22
  4018e0:	add	x24, x20, #0x1
  4018e4:	bl	4013b0 <strlen@plt>
  4018e8:	add	x21, x0, #0x1
  4018ec:	mov	x26, sp
  4018f0:	add	x0, x24, x21
  4018f4:	mov	x1, x25
  4018f8:	add	x0, x0, #0xf
  4018fc:	mov	x2, x20
  401900:	and	x0, x0, #0xfffffffffffffff0
  401904:	sub	sp, sp, x0
  401908:	mov	x0, sp
  40190c:	bl	401380 <memcpy@plt>
  401910:	mov	w1, #0x4                   	// #4
  401914:	mov	x2, x21
  401918:	strb	w1, [sp, x20]
  40191c:	add	x0, sp, x24
  401920:	mov	x1, x22
  401924:	bl	401380 <memcpy@plt>
  401928:	ldr	x0, [x29, #120]
  40192c:	mov	x1, sp
  401930:	mov	x3, x19
  401934:	mov	x2, x23
  401938:	mov	w4, #0x5                   	// #5
  40193c:	bl	401600 <dcngettext@plt>
  401940:	cmp	x23, x0
  401944:	mov	x1, sp
  401948:	ccmp	x1, x0, #0x4, ne  // ne = any
  40194c:	b.ne	401958 <ferror@plt+0x288>  // b.any
  401950:	cmp	x19, #0x1
  401954:	csel	x0, x22, x23, eq  // eq = none
  401958:	mov	sp, x26
  40195c:	adrp	x1, 418000 <ferror@plt+0x16930>
  401960:	ldr	x1, [x1, #496]
  401964:	bl	4013c0 <fputs@plt>
  401968:	b	401a90 <ferror@plt+0x3c0>
  40196c:	cmp	w0, #0x45
  401970:	b.eq	401798 <ferror@plt+0xc8>  // b.none
  401974:	cmp	w0, #0x56
  401978:	b.ne	401998 <ferror@plt+0x2c8>  // b.any
  40197c:	mov	w21, #0x1                   	// #1
  401980:	b	401798 <ferror@plt+0xc8>
  401984:	cmp	w0, #0x64
  401988:	b.ne	40199c <ferror@plt+0x2cc>  // b.any
  40198c:	ldr	x0, [x27, #480]
  401990:	str	x0, [x29, #120]
  401994:	b	401798 <ferror@plt+0xc8>
  401998:	cbz	w0, 401798 <ferror@plt+0xc8>
  40199c:	adrp	x0, 418000 <ferror@plt+0x16930>
  4019a0:	mov	w2, #0x5                   	// #5
  4019a4:	adrp	x1, 405000 <ferror@plt+0x3930>
  4019a8:	add	x1, x1, #0x8c8
  4019ac:	ldr	x19, [x0, #472]
  4019b0:	mov	x0, #0x0                   	// #0
  4019b4:	bl	401650 <dcgettext@plt>
  4019b8:	mov	x1, x0
  4019bc:	adrp	x2, 418000 <ferror@plt+0x16930>
  4019c0:	mov	x0, x19
  4019c4:	ldr	x2, [x2, #528]
  4019c8:	bl	4016b0 <fprintf@plt>
  4019cc:	mov	w0, #0x1                   	// #1
  4019d0:	bl	4013d0 <exit@plt>
  4019d4:	adrp	x0, 418000 <ferror@plt+0x16930>
  4019d8:	add	x0, x0, #0x204
  4019dc:	mov	w1, #0x1                   	// #1
  4019e0:	str	w1, [x0]
  4019e4:	b	401798 <ferror@plt+0xc8>
  4019e8:	ldr	x0, [x27, #480]
  4019ec:	str	x0, [x29, #112]
  4019f0:	b	401798 <ferror@plt+0xc8>
  4019f4:	adrp	x0, 418000 <ferror@plt+0x16930>
  4019f8:	ldr	x0, [x0, #528]
  4019fc:	bl	401590 <basename@plt>
  401a00:	mov	x1, x0
  401a04:	adrp	x3, 405000 <ferror@plt+0x3930>
  401a08:	add	x3, x3, #0x900
  401a0c:	mov	x2, x22
  401a10:	adrp	x0, 405000 <ferror@plt+0x3930>
  401a14:	add	x0, x0, #0x908
  401a18:	bl	401660 <printf@plt>
  401a1c:	mov	w2, #0x5                   	// #5
  401a20:	adrp	x1, 405000 <ferror@plt+0x3930>
  401a24:	mov	x0, #0x0                   	// #0
  401a28:	add	x1, x1, #0x918
  401a2c:	bl	401650 <dcgettext@plt>
  401a30:	adrp	x2, 405000 <ferror@plt+0x3930>
  401a34:	adrp	x1, 405000 <ferror@plt+0x3930>
  401a38:	add	x2, x2, #0x9f8
  401a3c:	add	x1, x1, #0xa20
  401a40:	bl	401660 <printf@plt>
  401a44:	mov	w2, #0x5                   	// #5
  401a48:	adrp	x1, 405000 <ferror@plt+0x3930>
  401a4c:	mov	x0, #0x0                   	// #0
  401a50:	add	x1, x1, #0xa38
  401a54:	bl	401650 <dcgettext@plt>
  401a58:	mov	x19, x0
  401a5c:	adrp	x1, 405000 <ferror@plt+0x3930>
  401a60:	add	x0, x1, #0xa48
  401a64:	bl	402be0 <ferror@plt+0x1510>
  401a68:	mov	x1, x0
  401a6c:	mov	x0, x19
  401a70:	bl	401660 <printf@plt>
  401a74:	mov	w0, #0x0                   	// #0
  401a78:	bl	4013d0 <exit@plt>
  401a7c:	adrp	x1, 418000 <ferror@plt+0x16930>
  401a80:	cmp	x19, #0x1
  401a84:	csel	x0, x22, x23, eq  // eq = none
  401a88:	ldr	x1, [x1, #496]
  401a8c:	bl	4013c0 <fputs@plt>
  401a90:	mov	w0, #0x0                   	// #0
  401a94:	bl	4013d0 <exit@plt>
  401a98:	cmp	w0, #0x4
  401a9c:	b.ne	401ca8 <ferror@plt+0x5d8>  // b.any
  401aa0:	ldr	w0, [x21, #488]
  401aa4:	add	w1, w0, #0x1
  401aa8:	str	w1, [x21, #488]
  401aac:	ldr	x0, [x19, w0, sxtw #3]
  401ab0:	str	x0, [x29, #120]
  401ab4:	b	401844 <ferror@plt+0x174>
  401ab8:	mov	w2, #0x5                   	// #5
  401abc:	adrp	x1, 405000 <ferror@plt+0x3930>
  401ac0:	mov	x0, #0x0                   	// #0
  401ac4:	add	x1, x1, #0xa58
  401ac8:	bl	401650 <dcgettext@plt>
  401acc:	adrp	x1, 418000 <ferror@plt+0x16930>
  401ad0:	ldr	x1, [x1, #528]
  401ad4:	bl	401660 <printf@plt>
  401ad8:	mov	w0, #0xa                   	// #10
  401adc:	bl	4016a0 <putchar@plt>
  401ae0:	adrp	x1, 405000 <ferror@plt+0x3930>
  401ae4:	add	x1, x1, #0xa98
  401ae8:	mov	w2, #0x5                   	// #5
  401aec:	mov	x0, #0x0                   	// #0
  401af0:	bl	401650 <dcgettext@plt>
  401af4:	bl	401660 <printf@plt>
  401af8:	mov	w0, #0xa                   	// #10
  401afc:	bl	4016a0 <putchar@plt>
  401b00:	adrp	x1, 405000 <ferror@plt+0x3930>
  401b04:	add	x1, x1, #0xb00
  401b08:	mov	w2, #0x5                   	// #5
  401b0c:	mov	x0, #0x0                   	// #0
  401b10:	bl	401650 <dcgettext@plt>
  401b14:	bl	401660 <printf@plt>
  401b18:	adrp	x1, 405000 <ferror@plt+0x3930>
  401b1c:	add	x1, x1, #0xb50
  401b20:	mov	w2, #0x5                   	// #5
  401b24:	mov	x0, #0x0                   	// #0
  401b28:	bl	401650 <dcgettext@plt>
  401b2c:	bl	401660 <printf@plt>
  401b30:	adrp	x1, 405000 <ferror@plt+0x3930>
  401b34:	add	x1, x1, #0xb88
  401b38:	mov	w2, #0x5                   	// #5
  401b3c:	mov	x0, #0x0                   	// #0
  401b40:	bl	401650 <dcgettext@plt>
  401b44:	bl	401660 <printf@plt>
  401b48:	adrp	x1, 405000 <ferror@plt+0x3930>
  401b4c:	add	x1, x1, #0xbd0
  401b50:	mov	w2, #0x5                   	// #5
  401b54:	mov	x0, #0x0                   	// #0
  401b58:	bl	401650 <dcgettext@plt>
  401b5c:	bl	401660 <printf@plt>
  401b60:	adrp	x1, 405000 <ferror@plt+0x3930>
  401b64:	add	x1, x1, #0xc10
  401b68:	mov	w2, #0x5                   	// #5
  401b6c:	mov	x0, #0x0                   	// #0
  401b70:	bl	401650 <dcgettext@plt>
  401b74:	bl	401660 <printf@plt>
  401b78:	adrp	x1, 405000 <ferror@plt+0x3930>
  401b7c:	add	x1, x1, #0xc60
  401b80:	mov	w2, #0x5                   	// #5
  401b84:	mov	x0, #0x0                   	// #0
  401b88:	bl	401650 <dcgettext@plt>
  401b8c:	bl	401660 <printf@plt>
  401b90:	adrp	x1, 405000 <ferror@plt+0x3930>
  401b94:	add	x1, x1, #0xcb0
  401b98:	mov	w2, #0x5                   	// #5
  401b9c:	mov	x0, #0x0                   	// #0
  401ba0:	bl	401650 <dcgettext@plt>
  401ba4:	bl	401660 <printf@plt>
  401ba8:	mov	w0, #0xa                   	// #10
  401bac:	bl	4016a0 <putchar@plt>
  401bb0:	adrp	x1, 405000 <ferror@plt+0x3930>
  401bb4:	add	x1, x1, #0xd00
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	mov	x0, #0x0                   	// #0
  401bc0:	bl	401650 <dcgettext@plt>
  401bc4:	bl	401660 <printf@plt>
  401bc8:	adrp	x1, 405000 <ferror@plt+0x3930>
  401bcc:	add	x1, x1, #0xd18
  401bd0:	mov	w2, #0x5                   	// #5
  401bd4:	mov	x0, #0x0                   	// #0
  401bd8:	bl	401650 <dcgettext@plt>
  401bdc:	bl	401660 <printf@plt>
  401be0:	adrp	x1, 405000 <ferror@plt+0x3930>
  401be4:	add	x1, x1, #0xd50
  401be8:	mov	w2, #0x5                   	// #5
  401bec:	mov	x0, #0x0                   	// #0
  401bf0:	bl	401650 <dcgettext@plt>
  401bf4:	bl	401660 <printf@plt>
  401bf8:	mov	w0, #0xa                   	// #10
  401bfc:	bl	4016a0 <putchar@plt>
  401c00:	adrp	x1, 405000 <ferror@plt+0x3930>
  401c04:	add	x1, x1, #0xd98
  401c08:	mov	w2, #0x5                   	// #5
  401c0c:	mov	x0, #0x0                   	// #0
  401c10:	bl	401650 <dcgettext@plt>
  401c14:	mov	x19, x0
  401c18:	adrp	x0, 405000 <ferror@plt+0x3930>
  401c1c:	add	x0, x0, #0xeb8
  401c20:	bl	401690 <getenv@plt>
  401c24:	cmp	x0, #0x0
  401c28:	adrp	x1, 405000 <ferror@plt+0x3930>
  401c2c:	add	x1, x1, #0x888
  401c30:	csel	x1, x1, x24, ne  // ne = any
  401c34:	mov	x0, x19
  401c38:	bl	401660 <printf@plt>
  401c3c:	mov	w0, #0xa                   	// #10
  401c40:	bl	4016a0 <putchar@plt>
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	adrp	x1, 405000 <ferror@plt+0x3930>
  401c4c:	mov	x0, #0x0                   	// #0
  401c50:	add	x1, x1, #0xec8
  401c54:	bl	401650 <dcgettext@plt>
  401c58:	adrp	x2, 405000 <ferror@plt+0x3930>
  401c5c:	adrp	x1, 405000 <ferror@plt+0x3930>
  401c60:	add	x2, x2, #0xf08
  401c64:	add	x1, x1, #0xf20
  401c68:	bl	401660 <printf@plt>
  401c6c:	mov	w0, #0x0                   	// #0
  401c70:	bl	4013d0 <exit@plt>
  401c74:	ldr	x1, [x29, #136]
  401c78:	mov	x0, #0x63                  	// #99
  401c7c:	ldrb	w1, [x1]
  401c80:	cmp	w1, #0x0
  401c84:	csel	x19, x19, x0, eq  // eq = none
  401c88:	b	4018a0 <ferror@plt+0x1d0>
  401c8c:	mov	x0, x22
  401c90:	bl	401e10 <ferror@plt+0x740>
  401c94:	mov	x22, x0
  401c98:	mov	x0, x23
  401c9c:	bl	401e10 <ferror@plt+0x740>
  401ca0:	mov	x23, x0
  401ca4:	b	4018a8 <ferror@plt+0x1d8>
  401ca8:	mov	w2, #0x5                   	// #5
  401cac:	adrp	x1, 405000 <ferror@plt+0x3930>
  401cb0:	mov	x0, #0x0                   	// #0
  401cb4:	add	x1, x1, #0xf50
  401cb8:	bl	401650 <dcgettext@plt>
  401cbc:	mov	x2, x0
  401cc0:	mov	w1, #0x0                   	// #0
  401cc4:	mov	w0, #0x1                   	// #1
  401cc8:	bl	4013e0 <error@plt>
  401ccc:	b	401aa0 <ferror@plt+0x3d0>
  401cd0:	ldr	x0, [x29, #120]
  401cd4:	mov	x3, x19
  401cd8:	mov	x2, x23
  401cdc:	mov	x1, x22
  401ce0:	mov	w4, #0x5                   	// #5
  401ce4:	bl	401600 <dcngettext@plt>
  401ce8:	b	40195c <ferror@plt+0x28c>
  401cec:	ldr	x1, [x29, #104]
  401cf0:	ldr	x0, [x29, #120]
  401cf4:	bl	4014b0 <bindtextdomain@plt>
  401cf8:	b	4018c8 <ferror@plt+0x1f8>
  401cfc:	bl	401530 <abort@plt>
  401d00:	mov	x29, #0x0                   	// #0
  401d04:	mov	x30, #0x0                   	// #0
  401d08:	mov	x5, x0
  401d0c:	ldr	x1, [sp]
  401d10:	add	x2, sp, #0x8
  401d14:	mov	x6, sp
  401d18:	movz	x0, #0x0, lsl #48
  401d1c:	movk	x0, #0x0, lsl #32
  401d20:	movk	x0, #0x40, lsl #16
  401d24:	movk	x0, #0x16e0
  401d28:	movz	x3, #0x0, lsl #48
  401d2c:	movk	x3, #0x0, lsl #32
  401d30:	movk	x3, #0x40, lsl #16
  401d34:	movk	x3, #0x5790
  401d38:	movz	x4, #0x0, lsl #48
  401d3c:	movk	x4, #0x0, lsl #32
  401d40:	movk	x4, #0x40, lsl #16
  401d44:	movk	x4, #0x5810
  401d48:	bl	4014c0 <__libc_start_main@plt>
  401d4c:	bl	401530 <abort@plt>
  401d50:	adrp	x0, 417000 <ferror@plt+0x15930>
  401d54:	ldr	x0, [x0, #4064]
  401d58:	cbz	x0, 401d60 <ferror@plt+0x690>
  401d5c:	b	401520 <__gmon_start__@plt>
  401d60:	ret
  401d64:	nop
  401d68:	adrp	x0, 418000 <ferror@plt+0x16930>
  401d6c:	add	x0, x0, #0x1d0
  401d70:	adrp	x1, 418000 <ferror@plt+0x16930>
  401d74:	add	x1, x1, #0x1d0
  401d78:	cmp	x1, x0
  401d7c:	b.eq	401d94 <ferror@plt+0x6c4>  // b.none
  401d80:	adrp	x1, 405000 <ferror@plt+0x3930>
  401d84:	ldr	x1, [x1, #2120]
  401d88:	cbz	x1, 401d94 <ferror@plt+0x6c4>
  401d8c:	mov	x16, x1
  401d90:	br	x16
  401d94:	ret
  401d98:	adrp	x0, 418000 <ferror@plt+0x16930>
  401d9c:	add	x0, x0, #0x1d0
  401da0:	adrp	x1, 418000 <ferror@plt+0x16930>
  401da4:	add	x1, x1, #0x1d0
  401da8:	sub	x1, x1, x0
  401dac:	lsr	x2, x1, #63
  401db0:	add	x1, x2, x1, asr #3
  401db4:	cmp	xzr, x1, asr #1
  401db8:	asr	x1, x1, #1
  401dbc:	b.eq	401dd4 <ferror@plt+0x704>  // b.none
  401dc0:	adrp	x2, 405000 <ferror@plt+0x3930>
  401dc4:	ldr	x2, [x2, #2128]
  401dc8:	cbz	x2, 401dd4 <ferror@plt+0x704>
  401dcc:	mov	x16, x2
  401dd0:	br	x16
  401dd4:	ret
  401dd8:	stp	x29, x30, [sp, #-32]!
  401ddc:	mov	x29, sp
  401de0:	str	x19, [sp, #16]
  401de4:	adrp	x19, 418000 <ferror@plt+0x16930>
  401de8:	ldrb	w0, [x19, #512]
  401dec:	cbnz	w0, 401dfc <ferror@plt+0x72c>
  401df0:	bl	401d68 <ferror@plt+0x698>
  401df4:	mov	w0, #0x1                   	// #1
  401df8:	strb	w0, [x19, #512]
  401dfc:	ldr	x19, [sp, #16]
  401e00:	ldp	x29, x30, [sp], #32
  401e04:	ret
  401e08:	b	401d98 <ferror@plt+0x6c8>
  401e0c:	nop
  401e10:	stp	x29, x30, [sp, #-48]!
  401e14:	mov	x29, sp
  401e18:	stp	x19, x20, [sp, #16]
  401e1c:	mov	x20, x0
  401e20:	stp	x21, x22, [sp, #32]
  401e24:	adrp	x21, 405000 <ferror@plt+0x3930>
  401e28:	mov	x22, x0
  401e2c:	add	x21, x21, #0x858
  401e30:	ldrb	w1, [x20]
  401e34:	mov	x19, x20
  401e38:	mov	x0, x21
  401e3c:	add	x20, x20, #0x1
  401e40:	cmp	w1, #0x5c
  401e44:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401e48:	b.ne	401e30 <ferror@plt+0x760>  // b.any
  401e4c:	cbz	w1, 401f00 <ferror@plt+0x830>
  401e50:	ldrb	w1, [x19, #1]
  401e54:	cbz	w1, 401f00 <ferror@plt+0x830>
  401e58:	bl	4015e0 <strchr@plt>
  401e5c:	cbz	x0, 401e30 <ferror@plt+0x760>
  401e60:	mov	x0, x22
  401e64:	bl	4013b0 <strlen@plt>
  401e68:	bl	403590 <ferror@plt+0x1ec0>
  401e6c:	mov	x21, x0
  401e70:	sub	x2, x19, x22
  401e74:	mov	x1, x22
  401e78:	add	x20, x0, x2
  401e7c:	bl	401380 <memcpy@plt>
  401e80:	mov	w9, #0xc                   	// #12
  401e84:	mov	w8, #0x5c                  	// #92
  401e88:	mov	w7, #0x9                   	// #9
  401e8c:	mov	w6, #0xb                   	// #11
  401e90:	mov	w5, #0xa                   	// #10
  401e94:	mov	w4, #0xd                   	// #13
  401e98:	mov	w3, #0x7                   	// #7
  401e9c:	mov	w2, #0x8                   	// #8
  401ea0:	ldrb	w1, [x19, #1]
  401ea4:	cmp	w1, #0x66
  401ea8:	b.eq	401fd8 <ferror@plt+0x908>  // b.none
  401eac:	b.hi	401f48 <ferror@plt+0x878>  // b.pmore
  401eb0:	cmp	w1, #0x61
  401eb4:	b.eq	401fcc <ferror@plt+0x8fc>  // b.none
  401eb8:	b.ls	401f18 <ferror@plt+0x848>  // b.plast
  401ebc:	cmp	w1, #0x62
  401ec0:	b.ne	401f28 <ferror@plt+0x858>  // b.any
  401ec4:	add	x19, x19, #0x2
  401ec8:	strb	w2, [x20], #1
  401ecc:	nop
  401ed0:	ldrb	w1, [x19]
  401ed4:	cmp	w1, #0x5c
  401ed8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401edc:	b.eq	401ef4 <ferror@plt+0x824>  // b.none
  401ee0:	strb	w1, [x20], #1
  401ee4:	ldrb	w1, [x19, #1]!
  401ee8:	cmp	w1, #0x5c
  401eec:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401ef0:	b.ne	401ee0 <ferror@plt+0x810>  // b.any
  401ef4:	cbnz	w1, 401ea0 <ferror@plt+0x7d0>
  401ef8:	strb	wzr, [x20]
  401efc:	b	401f04 <ferror@plt+0x834>
  401f00:	mov	x21, x22
  401f04:	mov	x0, x21
  401f08:	ldp	x19, x20, [sp, #16]
  401f0c:	ldp	x21, x22, [sp, #32]
  401f10:	ldp	x29, x30, [sp], #48
  401f14:	ret
  401f18:	cmp	w1, #0x37
  401f1c:	b.hi	401f34 <ferror@plt+0x864>  // b.pmore
  401f20:	cmp	w1, #0x2f
  401f24:	b.hi	401f90 <ferror@plt+0x8c0>  // b.pmore
  401f28:	add	x19, x19, #0x1
  401f2c:	strb	w8, [x20]
  401f30:	b	401ed0 <ferror@plt+0x800>
  401f34:	cmp	w1, #0x5c
  401f38:	b.ne	401f28 <ferror@plt+0x858>  // b.any
  401f3c:	add	x19, x19, #0x2
  401f40:	strb	w1, [x20]
  401f44:	b	401ed0 <ferror@plt+0x800>
  401f48:	cmp	w1, #0x74
  401f4c:	b.eq	401f84 <ferror@plt+0x8b4>  // b.none
  401f50:	b.ls	401f68 <ferror@plt+0x898>  // b.plast
  401f54:	cmp	w1, #0x76
  401f58:	b.ne	401f28 <ferror@plt+0x858>  // b.any
  401f5c:	add	x19, x19, #0x2
  401f60:	strb	w6, [x20], #1
  401f64:	b	401ed0 <ferror@plt+0x800>
  401f68:	cmp	w1, #0x6e
  401f6c:	b.eq	401fe4 <ferror@plt+0x914>  // b.none
  401f70:	cmp	w1, #0x72
  401f74:	b.ne	401f28 <ferror@plt+0x858>  // b.any
  401f78:	add	x19, x19, #0x2
  401f7c:	strb	w4, [x20], #1
  401f80:	b	401ed0 <ferror@plt+0x800>
  401f84:	add	x19, x19, #0x2
  401f88:	strb	w7, [x20], #1
  401f8c:	b	401ed0 <ferror@plt+0x800>
  401f90:	ldrb	w0, [x19, #2]
  401f94:	sub	w1, w1, #0x30
  401f98:	sub	w0, w0, #0x30
  401f9c:	and	w10, w0, #0xff
  401fa0:	cmp	w10, #0x7
  401fa4:	b.hi	401ff0 <ferror@plt+0x920>  // b.pmore
  401fa8:	ldrb	w10, [x19, #3]
  401fac:	add	w1, w0, w1, lsl #3
  401fb0:	sub	w0, w10, #0x30
  401fb4:	and	w10, w0, #0xff
  401fb8:	cmp	w10, #0x7
  401fbc:	b.ls	401ffc <ferror@plt+0x92c>  // b.plast
  401fc0:	add	x19, x19, #0x3
  401fc4:	strb	w1, [x20]
  401fc8:	b	401ed0 <ferror@plt+0x800>
  401fcc:	add	x19, x19, #0x2
  401fd0:	strb	w3, [x20], #1
  401fd4:	b	401ed0 <ferror@plt+0x800>
  401fd8:	add	x19, x19, #0x2
  401fdc:	strb	w9, [x20], #1
  401fe0:	b	401ed0 <ferror@plt+0x800>
  401fe4:	add	x19, x19, #0x2
  401fe8:	strb	w5, [x20], #1
  401fec:	b	401ed0 <ferror@plt+0x800>
  401ff0:	add	x19, x19, #0x2
  401ff4:	strb	w1, [x20]
  401ff8:	b	401ed0 <ferror@plt+0x800>
  401ffc:	add	w1, w0, w1, lsl #3
  402000:	add	x19, x19, #0x4
  402004:	strb	w1, [x20]
  402008:	b	401ed0 <ferror@plt+0x800>
  40200c:	nop
  402010:	stp	x29, x30, [sp, #-32]!
  402014:	adrp	x0, 418000 <ferror@plt+0x16930>
  402018:	mov	x29, sp
  40201c:	ldr	x0, [x0, #496]
  402020:	stp	x19, x20, [sp, #16]
  402024:	bl	4021d8 <ferror@plt+0xb08>
  402028:	mov	w20, w0
  40202c:	bl	401680 <__errno_location@plt>
  402030:	mov	x19, x0
  402034:	cbnz	w20, 40207c <ferror@plt+0x9ac>
  402038:	adrp	x20, 418000 <ferror@plt+0x16930>
  40203c:	ldr	x0, [x20, #472]
  402040:	str	wzr, [x19]
  402044:	bl	4016d0 <ferror@plt>
  402048:	cbnz	w0, 4020b8 <ferror@plt+0x9e8>
  40204c:	ldr	x0, [x20, #472]
  402050:	bl	401610 <fflush@plt>
  402054:	cbnz	w0, 4020b8 <ferror@plt+0x9e8>
  402058:	ldr	x0, [x20, #472]
  40205c:	bl	401450 <fclose@plt>
  402060:	cbz	w0, 402070 <ferror@plt+0x9a0>
  402064:	ldr	w0, [x19]
  402068:	cmp	w0, #0x9
  40206c:	b.ne	4020b0 <ferror@plt+0x9e0>  // b.any
  402070:	ldp	x19, x20, [sp, #16]
  402074:	ldp	x29, x30, [sp], #32
  402078:	ret
  40207c:	ldr	w20, [x19]
  402080:	mov	w2, #0x5                   	// #5
  402084:	adrp	x1, 406000 <ferror@plt+0x4930>
  402088:	mov	x0, #0x0                   	// #0
  40208c:	add	x1, x1, #0x40
  402090:	bl	401650 <dcgettext@plt>
  402094:	mov	w1, w20
  402098:	mov	x3, x0
  40209c:	adrp	x2, 406000 <ferror@plt+0x4930>
  4020a0:	mov	w0, #0x1                   	// #1
  4020a4:	add	x2, x2, #0x50
  4020a8:	bl	4013e0 <error@plt>
  4020ac:	b	402038 <ferror@plt+0x968>
  4020b0:	mov	w0, #0x1                   	// #1
  4020b4:	bl	4013d0 <exit@plt>
  4020b8:	ldr	x0, [x20, #472]
  4020bc:	bl	401450 <fclose@plt>
  4020c0:	mov	w0, #0x1                   	// #1
  4020c4:	bl	4013d0 <exit@plt>
  4020c8:	stp	x29, x30, [sp, #-48]!
  4020cc:	adrp	x1, 418000 <ferror@plt+0x16930>
  4020d0:	mov	x29, sp
  4020d4:	stp	x19, x20, [sp, #16]
  4020d8:	mov	x19, x0
  4020dc:	ldr	x0, [x1, #496]
  4020e0:	stp	x21, x22, [sp, #32]
  4020e4:	cmp	x19, x0
  4020e8:	b.eq	402128 <ferror@plt+0xa58>  // b.none
  4020ec:	bl	401680 <__errno_location@plt>
  4020f0:	mov	x20, x0
  4020f4:	mov	x0, x19
  4020f8:	str	wzr, [x20]
  4020fc:	bl	4016d0 <ferror@plt>
  402100:	cbnz	w0, 402154 <ferror@plt+0xa84>
  402104:	mov	x0, x19
  402108:	bl	401450 <fclose@plt>
  40210c:	cbnz	w0, 40218c <ferror@plt+0xabc>
  402110:	mov	w21, #0x0                   	// #0
  402114:	mov	w0, w21
  402118:	ldp	x19, x20, [sp, #16]
  40211c:	ldp	x21, x22, [sp, #32]
  402120:	ldp	x29, x30, [sp], #48
  402124:	ret
  402128:	adrp	x0, 418000 <ferror@plt+0x16930>
  40212c:	ldrb	w1, [x0, #520]
  402130:	cbnz	w1, 402110 <ferror@plt+0xa40>
  402134:	mov	w1, #0x1                   	// #1
  402138:	strb	w1, [x0, #520]
  40213c:	bl	401680 <__errno_location@plt>
  402140:	mov	x20, x0
  402144:	mov	x0, x19
  402148:	str	wzr, [x20]
  40214c:	bl	4016d0 <ferror@plt>
  402150:	cbz	w0, 402104 <ferror@plt+0xa34>
  402154:	mov	x0, x19
  402158:	bl	401610 <fflush@plt>
  40215c:	cbz	w0, 4021ac <ferror@plt+0xadc>
  402160:	ldr	w22, [x20]
  402164:	cmp	w22, #0x20
  402168:	csetm	w21, ne  // ne = any
  40216c:	mov	x0, x19
  402170:	bl	401450 <fclose@plt>
  402174:	str	w22, [x20]
  402178:	mov	w0, w21
  40217c:	ldp	x19, x20, [sp, #16]
  402180:	ldp	x21, x22, [sp, #32]
  402184:	ldp	x29, x30, [sp], #48
  402188:	ret
  40218c:	ldr	w0, [x20]
  402190:	ldp	x19, x20, [sp, #16]
  402194:	cmp	w0, #0x20
  402198:	csetm	w21, ne  // ne = any
  40219c:	mov	w0, w21
  4021a0:	ldp	x21, x22, [sp, #32]
  4021a4:	ldp	x29, x30, [sp], #48
  4021a8:	ret
  4021ac:	mov	x1, x19
  4021b0:	bl	401430 <fputc@plt>
  4021b4:	cmn	w0, #0x1
  4021b8:	b.eq	402160 <ferror@plt+0xa90>  // b.none
  4021bc:	mov	x0, x19
  4021c0:	bl	401610 <fflush@plt>
  4021c4:	mov	w22, w0
  4021c8:	cbnz	w0, 402160 <ferror@plt+0xa90>
  4021cc:	mov	w21, #0xffffffff            	// #-1
  4021d0:	str	wzr, [x20]
  4021d4:	b	40216c <ferror@plt+0xa9c>
  4021d8:	stp	x29, x30, [sp, #-48]!
  4021dc:	adrp	x1, 418000 <ferror@plt+0x16930>
  4021e0:	mov	x29, sp
  4021e4:	stp	x19, x20, [sp, #16]
  4021e8:	mov	x19, x0
  4021ec:	ldr	x0, [x1, #496]
  4021f0:	stp	x21, x22, [sp, #32]
  4021f4:	cmp	x19, x0
  4021f8:	b.eq	402288 <ferror@plt+0xbb8>  // b.none
  4021fc:	bl	401680 <__errno_location@plt>
  402200:	mov	x20, x0
  402204:	mov	x0, x19
  402208:	str	wzr, [x20]
  40220c:	bl	4016d0 <ferror@plt>
  402210:	cbnz	w0, 4022b4 <ferror@plt+0xbe4>
  402214:	mov	x0, x19
  402218:	bl	401610 <fflush@plt>
  40221c:	cbz	w0, 40224c <ferror@plt+0xb7c>
  402220:	ldr	w22, [x20]
  402224:	cmp	w22, #0x20
  402228:	csetm	w21, ne  // ne = any
  40222c:	mov	x0, x19
  402230:	bl	401450 <fclose@plt>
  402234:	str	w22, [x20]
  402238:	mov	w0, w21
  40223c:	ldp	x19, x20, [sp, #16]
  402240:	ldp	x21, x22, [sp, #32]
  402244:	ldp	x29, x30, [sp], #48
  402248:	ret
  40224c:	mov	x0, x19
  402250:	bl	401450 <fclose@plt>
  402254:	cbz	w0, 402270 <ferror@plt+0xba0>
  402258:	ldr	w0, [x20]
  40225c:	cmp	w0, #0x9
  402260:	b.eq	402270 <ferror@plt+0xba0>  // b.none
  402264:	cmp	w0, #0x20
  402268:	csetm	w21, ne  // ne = any
  40226c:	b	402238 <ferror@plt+0xb68>
  402270:	mov	w21, #0x0                   	// #0
  402274:	mov	w0, w21
  402278:	ldp	x19, x20, [sp, #16]
  40227c:	ldp	x21, x22, [sp, #32]
  402280:	ldp	x29, x30, [sp], #48
  402284:	ret
  402288:	adrp	x0, 418000 <ferror@plt+0x16930>
  40228c:	ldrb	w1, [x0, #520]
  402290:	cbnz	w1, 402270 <ferror@plt+0xba0>
  402294:	mov	w1, #0x1                   	// #1
  402298:	strb	w1, [x0, #520]
  40229c:	bl	401680 <__errno_location@plt>
  4022a0:	mov	x20, x0
  4022a4:	mov	x0, x19
  4022a8:	str	wzr, [x20]
  4022ac:	bl	4016d0 <ferror@plt>
  4022b0:	cbz	w0, 402214 <ferror@plt+0xb44>
  4022b4:	mov	x0, x19
  4022b8:	bl	401610 <fflush@plt>
  4022bc:	cbnz	w0, 402220 <ferror@plt+0xb50>
  4022c0:	mov	x1, x19
  4022c4:	bl	401430 <fputc@plt>
  4022c8:	cmn	w0, #0x1
  4022cc:	b.eq	402220 <ferror@plt+0xb50>  // b.none
  4022d0:	mov	x0, x19
  4022d4:	bl	401610 <fflush@plt>
  4022d8:	mov	w22, w0
  4022dc:	cbnz	w0, 402220 <ferror@plt+0xb50>
  4022e0:	mov	w21, #0xffffffff            	// #-1
  4022e4:	str	wzr, [x20]
  4022e8:	b	40222c <ferror@plt+0xb5c>
  4022ec:	nop
  4022f0:	stp	x29, x30, [sp, #-48]!
  4022f4:	mov	x29, sp
  4022f8:	stp	x19, x20, [sp, #16]
  4022fc:	cbz	x0, 4023d4 <ferror@plt+0xd04>
  402300:	mov	x19, x0
  402304:	mov	w1, #0x2f                  	// #47
  402308:	bl	401510 <strrchr@plt>
  40230c:	mov	x20, x0
  402310:	cbz	x0, 402374 <ferror@plt+0xca4>
  402314:	str	x21, [sp, #32]
  402318:	add	x21, x0, #0x1
  40231c:	sub	x0, x21, x19
  402320:	cmp	x0, #0x6
  402324:	b.le	402390 <ferror@plt+0xcc0>
  402328:	adrp	x1, 406000 <ferror@plt+0x4930>
  40232c:	sub	x0, x20, #0x6
  402330:	add	x1, x1, #0x90
  402334:	mov	x2, #0x7                   	// #7
  402338:	bl	4014a0 <strncmp@plt>
  40233c:	cbnz	w0, 402390 <ferror@plt+0xcc0>
  402340:	ldrb	w0, [x20, #1]
  402344:	cmp	w0, #0x6c
  402348:	b.ne	4023b0 <ferror@plt+0xce0>  // b.any
  40234c:	ldrb	w0, [x21, #1]
  402350:	cmp	w0, #0x74
  402354:	b.ne	4023b0 <ferror@plt+0xce0>  // b.any
  402358:	ldrb	w0, [x21, #2]
  40235c:	cmp	w0, #0x2d
  402360:	b.ne	4023b0 <ferror@plt+0xce0>  // b.any
  402364:	adrp	x0, 418000 <ferror@plt+0x16930>
  402368:	add	x19, x20, #0x4
  40236c:	ldr	x21, [sp, #32]
  402370:	str	x19, [x0, #504]
  402374:	adrp	x1, 418000 <ferror@plt+0x16930>
  402378:	adrp	x0, 418000 <ferror@plt+0x16930>
  40237c:	str	x19, [x1, #528]
  402380:	str	x19, [x0, #464]
  402384:	ldp	x19, x20, [sp, #16]
  402388:	ldp	x29, x30, [sp], #48
  40238c:	ret
  402390:	adrp	x1, 418000 <ferror@plt+0x16930>
  402394:	adrp	x0, 418000 <ferror@plt+0x16930>
  402398:	ldr	x21, [sp, #32]
  40239c:	str	x19, [x1, #528]
  4023a0:	str	x19, [x0, #464]
  4023a4:	ldp	x19, x20, [sp, #16]
  4023a8:	ldp	x29, x30, [sp], #48
  4023ac:	ret
  4023b0:	adrp	x1, 418000 <ferror@plt+0x16930>
  4023b4:	adrp	x0, 418000 <ferror@plt+0x16930>
  4023b8:	mov	x19, x21
  4023bc:	str	x19, [x1, #528]
  4023c0:	str	x19, [x0, #464]
  4023c4:	ldp	x19, x20, [sp, #16]
  4023c8:	ldr	x21, [sp, #32]
  4023cc:	ldp	x29, x30, [sp], #48
  4023d0:	ret
  4023d4:	adrp	x3, 418000 <ferror@plt+0x16930>
  4023d8:	mov	x2, #0x37                  	// #55
  4023dc:	mov	x1, #0x1                   	// #1
  4023e0:	adrp	x0, 406000 <ferror@plt+0x4930>
  4023e4:	ldr	x3, [x3, #472]
  4023e8:	add	x0, x0, #0x58
  4023ec:	str	x21, [sp, #32]
  4023f0:	bl	4015f0 <fwrite@plt>
  4023f4:	bl	401530 <abort@plt>
  4023f8:	stp	x29, x30, [sp, #-16]!
  4023fc:	adrp	x3, 406000 <ferror@plt+0x4930>
  402400:	adrp	x1, 406000 <ferror@plt+0x4930>
  402404:	mov	x29, sp
  402408:	adrp	x0, 406000 <ferror@plt+0x4930>
  40240c:	add	x3, x3, #0x110
  402410:	add	x1, x1, #0x98
  402414:	add	x0, x0, #0xa8
  402418:	mov	w2, #0xb3                  	// #179
  40241c:	bl	401670 <__assert_fail@plt>
  402420:	stp	x29, x30, [sp, #-224]!
  402424:	mov	x29, sp
  402428:	stp	x19, x20, [sp, #16]
  40242c:	mov	x19, x0
  402430:	mov	x0, x1
  402434:	mov	w1, #0x2                   	// #2
  402438:	stp	x25, x26, [sp, #64]
  40243c:	str	x27, [sp, #80]
  402440:	bl	402ff0 <ferror@plt+0x1920>
  402444:	ldrb	w1, [x19]
  402448:	mov	x25, x0
  40244c:	cbz	w1, 402754 <ferror@plt+0x1084>
  402450:	add	x26, sp, #0xc4
  402454:	stp	x21, x22, [sp, #32]
  402458:	stp	x23, x24, [sp, #48]
  40245c:	add	x24, sp, #0x84
  402460:	b	4024bc <ferror@plt+0xdec>
  402464:	mov	x0, x25
  402468:	bl	4013b0 <strlen@plt>
  40246c:	cmp	x20, x19
  402470:	mov	x19, x0
  402474:	b.ls	40248c <ferror@plt+0xdbc>  // b.plast
  402478:	bl	4015b0 <__ctype_b_loc@plt>
  40247c:	ldurb	w1, [x20, #-1]
  402480:	ldr	x0, [x0]
  402484:	ldrh	w0, [x0, x1, lsl #1]
  402488:	tbnz	w0, #3, 4024a8 <ferror@plt+0xdd8>
  40248c:	ldrb	w19, [x20, x19]
  402490:	cbz	w19, 402b60 <ferror@plt+0x1490>
  402494:	bl	4015b0 <__ctype_b_loc@plt>
  402498:	ubfiz	x19, x19, #1, #8
  40249c:	ldr	x0, [x0]
  4024a0:	ldrh	w0, [x0, x19]
  4024a4:	tbz	w0, #3, 402b60 <ferror@plt+0x1490>
  4024a8:	ldrb	w0, [x20]
  4024ac:	cbz	w0, 40274c <ferror@plt+0x107c>
  4024b0:	ldrb	w0, [x20, #1]
  4024b4:	add	x19, x20, #0x1
  4024b8:	cbz	w0, 40274c <ferror@plt+0x107c>
  4024bc:	mov	x1, x25
  4024c0:	mov	x0, x19
  4024c4:	bl	4043c0 <ferror@plt+0x2cf0>
  4024c8:	mov	x20, x0
  4024cc:	cbz	x0, 40274c <ferror@plt+0x107c>
  4024d0:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4024d4:	cmp	x0, #0x1
  4024d8:	b.ls	402464 <ferror@plt+0xd94>  // b.plast
  4024dc:	strb	wzr, [sp, #96]
  4024e0:	cmp	x20, x19
  4024e4:	stur	xzr, [sp, #100]
  4024e8:	add	x21, sp, #0x64
  4024ec:	strb	wzr, [sp, #108]
  4024f0:	str	x19, [sp, #112]
  4024f4:	b.ls	4029c8 <ferror@plt+0x12f8>  // b.plast
  4024f8:	adrp	x22, 406000 <ferror@plt+0x4930>
  4024fc:	add	x22, x22, #0x180
  402500:	mov	w23, #0x1                   	// #1
  402504:	nop
  402508:	ldrb	w0, [sp, #96]
  40250c:	cbnz	w0, 402880 <ferror@plt+0x11b0>
  402510:	ldrb	w1, [x19]
  402514:	ubfx	x0, x1, #5, #3
  402518:	ldr	w0, [x22, x0, lsl #2]
  40251c:	lsr	w0, w0, w1
  402520:	tbz	w0, #0, 402870 <ferror@plt+0x11a0>
  402524:	mov	x0, #0x1                   	// #1
  402528:	str	x0, [sp, #120]
  40252c:	ldrb	w27, [x19]
  402530:	strb	w0, [sp, #108]
  402534:	strb	w0, [sp, #128]
  402538:	str	w27, [sp, #132]
  40253c:	cbz	w27, 402bdc <ferror@plt+0x150c>
  402540:	ldr	x19, [sp, #112]
  402544:	strb	wzr, [sp, #108]
  402548:	ldr	x0, [sp, #120]
  40254c:	ldrb	w1, [sp, #128]
  402550:	add	x19, x19, x0
  402554:	str	x19, [sp, #112]
  402558:	cmp	x19, x20
  40255c:	b.cc	402508 <ferror@plt+0xe38>  // b.lo, b.ul, b.last
  402560:	cbz	w1, 4029c8 <ferror@plt+0x12f8>
  402564:	mov	w0, w27
  402568:	bl	401640 <iswalnum@plt>
  40256c:	cmp	w0, #0x0
  402570:	cset	w27, eq  // eq = none
  402574:	strb	wzr, [sp, #160]
  402578:	adrp	x22, 406000 <ferror@plt+0x4930>
  40257c:	strb	wzr, [sp, #96]
  402580:	mov	x19, x25
  402584:	ldrb	w0, [sp, #160]
  402588:	add	x22, x22, #0x180
  40258c:	stur	xzr, [sp, #100]
  402590:	add	x23, sp, #0xa4
  402594:	strb	wzr, [sp, #108]
  402598:	mov	w21, #0x1                   	// #1
  40259c:	str	x20, [sp, #112]
  4025a0:	stur	xzr, [sp, #164]
  4025a4:	strb	wzr, [sp, #172]
  4025a8:	str	x25, [sp, #176]
  4025ac:	cbnz	w0, 402650 <ferror@plt+0xf80>
  4025b0:	ldrb	w1, [x19]
  4025b4:	ubfx	x0, x1, #5, #3
  4025b8:	ldr	w0, [x22, x0, lsl #2]
  4025bc:	lsr	w0, w0, w1
  4025c0:	tbz	w0, #0, 40285c <ferror@plt+0x118c>
  4025c4:	mov	x0, #0x1                   	// #1
  4025c8:	str	x0, [sp, #184]
  4025cc:	ldrb	w1, [x19]
  4025d0:	strb	w0, [sp, #172]
  4025d4:	strb	w0, [sp, #192]
  4025d8:	str	w1, [sp, #196]
  4025dc:	cbz	w1, 402778 <ferror@plt+0x10a8>
  4025e0:	ldrb	w0, [sp, #96]
  4025e4:	ldr	x19, [sp, #112]
  4025e8:	cbnz	w0, 4027fc <ferror@plt+0x112c>
  4025ec:	ldrb	w1, [x19]
  4025f0:	ubfx	x0, x1, #5, #3
  4025f4:	ldr	w0, [x22, x0, lsl #2]
  4025f8:	lsr	w0, w0, w1
  4025fc:	tbz	w0, #0, 4027ec <ferror@plt+0x111c>
  402600:	mov	x0, #0x1                   	// #1
  402604:	str	x0, [sp, #120]
  402608:	ldrb	w1, [x19]
  40260c:	strb	w0, [sp, #108]
  402610:	strb	w0, [sp, #128]
  402614:	mov	w19, w1
  402618:	str	w1, [sp, #132]
  40261c:	cbz	w19, 402bdc <ferror@plt+0x150c>
  402620:	ldr	x19, [sp, #112]
  402624:	strb	wzr, [sp, #108]
  402628:	ldr	x1, [sp, #120]
  40262c:	strb	wzr, [sp, #172]
  402630:	ldr	x0, [sp, #176]
  402634:	add	x19, x19, x1
  402638:	ldr	x1, [sp, #184]
  40263c:	str	x19, [sp, #112]
  402640:	add	x19, x0, x1
  402644:	ldrb	w0, [sp, #160]
  402648:	str	x19, [sp, #176]
  40264c:	cbz	w0, 4025b0 <ferror@plt+0xee0>
  402650:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402654:	mov	x1, x0
  402658:	mov	x0, x19
  40265c:	bl	402f90 <ferror@plt+0x18c0>
  402660:	mov	x3, x23
  402664:	mov	x2, x0
  402668:	mov	x1, x19
  40266c:	mov	x0, x26
  402670:	bl	403798 <ferror@plt+0x20c8>
  402674:	str	x0, [sp, #184]
  402678:	cmn	x0, #0x1
  40267c:	b.eq	4028f4 <ferror@plt+0x1224>  // b.none
  402680:	cmn	x0, #0x2
  402684:	b.eq	402920 <ferror@plt+0x1250>  // b.none
  402688:	cbz	x0, 40293c <ferror@plt+0x126c>
  40268c:	ldr	w19, [sp, #196]
  402690:	mov	x0, x23
  402694:	strb	w21, [sp, #192]
  402698:	bl	401540 <mbsinit@plt>
  40269c:	ldrb	w1, [sp, #108]
  4026a0:	cbz	w0, 4026a8 <ferror@plt+0xfd8>
  4026a4:	strb	wzr, [sp, #160]
  4026a8:	strb	w21, [sp, #172]
  4026ac:	cbz	w19, 4026c8 <ferror@plt+0xff8>
  4026b0:	cbz	w1, 4025e0 <ferror@plt+0xf10>
  4026b4:	ldrb	w0, [sp, #128]
  4026b8:	cbz	w0, 402620 <ferror@plt+0xf50>
  4026bc:	ldr	w19, [sp, #132]
  4026c0:	cbnz	w19, 402620 <ferror@plt+0xf50>
  4026c4:	b	402bdc <ferror@plt+0x150c>
  4026c8:	cbz	w1, 402778 <ferror@plt+0x10a8>
  4026cc:	ldrb	w0, [sp, #128]
  4026d0:	ldr	w19, [sp, #132]
  4026d4:	cbnz	w0, 4027b8 <ferror@plt+0x10e8>
  4026d8:	ldrb	w0, [sp, #128]
  4026dc:	cbz	w0, 4027c0 <ferror@plt+0x10f0>
  4026e0:	mov	w0, w19
  4026e4:	bl	401640 <iswalnum@plt>
  4026e8:	cbz	w0, 4027c0 <ferror@plt+0x10f0>
  4026ec:	nop
  4026f0:	strb	wzr, [sp, #96]
  4026f4:	adrp	x1, 406000 <ferror@plt+0x4930>
  4026f8:	stur	xzr, [sp, #100]
  4026fc:	add	x1, x1, #0x180
  402700:	strb	wzr, [sp, #108]
  402704:	add	x19, sp, #0x64
  402708:	str	x20, [sp, #112]
  40270c:	ldrb	w2, [x20]
  402710:	ubfx	x0, x2, #5, #3
  402714:	ldr	w0, [x1, x0, lsl #2]
  402718:	lsr	w0, w0, w2
  40271c:	tbz	w0, #0, 402a84 <ferror@plt+0x13b4>
  402720:	mov	x1, #0x1                   	// #1
  402724:	str	x1, [sp, #120]
  402728:	ldrb	w0, [x20]
  40272c:	strb	w1, [sp, #128]
  402730:	mov	w19, w0
  402734:	str	w0, [sp, #132]
  402738:	cbz	w19, 402b8c <ferror@plt+0x14bc>
  40273c:	ldr	x19, [sp, #120]
  402740:	add	x19, x20, x19
  402744:	ldrb	w0, [x19]
  402748:	cbnz	w0, 4024bc <ferror@plt+0xdec>
  40274c:	ldp	x21, x22, [sp, #32]
  402750:	ldp	x23, x24, [sp, #48]
  402754:	mov	w27, #0x0                   	// #0
  402758:	mov	x0, x25
  40275c:	bl	4015c0 <free@plt>
  402760:	mov	w0, w27
  402764:	ldp	x19, x20, [sp, #16]
  402768:	ldp	x25, x26, [sp, #64]
  40276c:	ldr	x27, [sp, #80]
  402770:	ldp	x29, x30, [sp], #224
  402774:	ret
  402778:	ldrb	w0, [sp, #96]
  40277c:	ldr	x19, [sp, #112]
  402780:	cbnz	w0, 402a08 <ferror@plt+0x1338>
  402784:	ldrb	w1, [x19]
  402788:	adrp	x0, 406000 <ferror@plt+0x4930>
  40278c:	add	x0, x0, #0x180
  402790:	ubfx	x2, x1, #5, #3
  402794:	ldr	w0, [x0, x2, lsl #2]
  402798:	lsr	w0, w0, w1
  40279c:	tbz	w0, #0, 4029f4 <ferror@plt+0x1324>
  4027a0:	mov	x0, #0x1                   	// #1
  4027a4:	str	x0, [sp, #120]
  4027a8:	ldrb	w19, [x19]
  4027ac:	strb	w0, [sp, #108]
  4027b0:	strb	w0, [sp, #128]
  4027b4:	str	w19, [sp, #132]
  4027b8:	cbnz	w19, 4026d8 <ferror@plt+0x1008>
  4027bc:	nop
  4027c0:	cbz	w27, 4026f0 <ferror@plt+0x1020>
  4027c4:	mov	x0, x25
  4027c8:	ldp	x21, x22, [sp, #32]
  4027cc:	ldp	x23, x24, [sp, #48]
  4027d0:	bl	4015c0 <free@plt>
  4027d4:	mov	w0, w27
  4027d8:	ldp	x19, x20, [sp, #16]
  4027dc:	ldp	x25, x26, [sp, #64]
  4027e0:	ldr	x27, [sp, #80]
  4027e4:	ldp	x29, x30, [sp], #224
  4027e8:	ret
  4027ec:	add	x0, sp, #0x64
  4027f0:	bl	401540 <mbsinit@plt>
  4027f4:	cbz	w0, 402b9c <ferror@plt+0x14cc>
  4027f8:	strb	w21, [sp, #96]
  4027fc:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402800:	mov	x1, x0
  402804:	mov	x0, x19
  402808:	bl	402f90 <ferror@plt+0x18c0>
  40280c:	mov	x1, x19
  402810:	mov	x2, x0
  402814:	add	x3, sp, #0x64
  402818:	mov	x0, x24
  40281c:	bl	403798 <ferror@plt+0x20c8>
  402820:	str	x0, [sp, #120]
  402824:	cmn	x0, #0x1
  402828:	b.eq	40290c <ferror@plt+0x123c>  // b.none
  40282c:	cmn	x0, #0x2
  402830:	b.eq	402978 <ferror@plt+0x12a8>  // b.none
  402834:	cbz	x0, 402990 <ferror@plt+0x12c0>
  402838:	ldr	w19, [sp, #132]
  40283c:	add	x0, sp, #0x64
  402840:	strb	w21, [sp, #128]
  402844:	bl	401540 <mbsinit@plt>
  402848:	cbz	w0, 402850 <ferror@plt+0x1180>
  40284c:	strb	wzr, [sp, #96]
  402850:	strb	w21, [sp, #108]
  402854:	cbnz	w19, 402620 <ferror@plt+0xf50>
  402858:	b	402bdc <ferror@plt+0x150c>
  40285c:	mov	x0, x23
  402860:	bl	401540 <mbsinit@plt>
  402864:	cbz	w0, 402b9c <ferror@plt+0x14cc>
  402868:	strb	w21, [sp, #160]
  40286c:	b	402650 <ferror@plt+0xf80>
  402870:	mov	x0, x21
  402874:	bl	401540 <mbsinit@plt>
  402878:	cbz	w0, 402b9c <ferror@plt+0x14cc>
  40287c:	strb	w23, [sp, #96]
  402880:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402884:	mov	x1, x0
  402888:	mov	x0, x19
  40288c:	bl	402f90 <ferror@plt+0x18c0>
  402890:	mov	x3, x21
  402894:	mov	x2, x0
  402898:	mov	x1, x19
  40289c:	mov	x0, x24
  4028a0:	bl	403798 <ferror@plt+0x20c8>
  4028a4:	str	x0, [sp, #120]
  4028a8:	cmn	x0, #0x1
  4028ac:	b.eq	4029b0 <ferror@plt+0x12e0>  // b.none
  4028b0:	cmn	x0, #0x2
  4028b4:	b.eq	4029d0 <ferror@plt+0x1300>  // b.none
  4028b8:	cbnz	x0, 4029ec <ferror@plt+0x131c>
  4028bc:	ldr	x19, [sp, #112]
  4028c0:	mov	x0, #0x1                   	// #1
  4028c4:	str	x0, [sp, #120]
  4028c8:	ldrb	w0, [x19]
  4028cc:	cbnz	w0, 402bbc <ferror@plt+0x14ec>
  4028d0:	ldr	w27, [sp, #132]
  4028d4:	cbnz	w27, 402958 <ferror@plt+0x1288>
  4028d8:	mov	x0, x21
  4028dc:	strb	w23, [sp, #128]
  4028e0:	bl	401540 <mbsinit@plt>
  4028e4:	cbz	w0, 4028ec <ferror@plt+0x121c>
  4028e8:	strb	wzr, [sp, #96]
  4028ec:	strb	w23, [sp, #108]
  4028f0:	b	40253c <ferror@plt+0xe6c>
  4028f4:	mov	x0, #0x1                   	// #1
  4028f8:	ldrb	w1, [sp, #108]
  4028fc:	strb	w0, [sp, #172]
  402900:	str	x0, [sp, #184]
  402904:	strb	wzr, [sp, #192]
  402908:	b	4026b0 <ferror@plt+0xfe0>
  40290c:	mov	x0, #0x1                   	// #1
  402910:	str	x0, [sp, #120]
  402914:	strb	wzr, [sp, #128]
  402918:	ldr	x19, [sp, #112]
  40291c:	b	402624 <ferror@plt+0xf54>
  402920:	ldr	x0, [sp, #176]
  402924:	bl	4013b0 <strlen@plt>
  402928:	strb	w21, [sp, #172]
  40292c:	ldrb	w1, [sp, #108]
  402930:	str	x0, [sp, #184]
  402934:	strb	wzr, [sp, #192]
  402938:	b	4026b0 <ferror@plt+0xfe0>
  40293c:	ldr	x0, [sp, #176]
  402940:	mov	x1, #0x1                   	// #1
  402944:	str	x1, [sp, #184]
  402948:	ldrb	w0, [x0]
  40294c:	cbnz	w0, 402bbc <ferror@plt+0x14ec>
  402950:	ldr	w19, [sp, #196]
  402954:	cbz	w19, 402690 <ferror@plt+0xfc0>
  402958:	adrp	x3, 406000 <ferror@plt+0x4930>
  40295c:	adrp	x1, 406000 <ferror@plt+0x4930>
  402960:	adrp	x0, 406000 <ferror@plt+0x4930>
  402964:	add	x3, x3, #0x110
  402968:	add	x1, x1, #0x98
  40296c:	add	x0, x0, #0xa8
  402970:	mov	w2, #0xb3                  	// #179
  402974:	bl	401670 <__assert_fail@plt>
  402978:	ldr	x19, [sp, #112]
  40297c:	mov	x0, x19
  402980:	bl	4013b0 <strlen@plt>
  402984:	str	x0, [sp, #120]
  402988:	strb	wzr, [sp, #128]
  40298c:	b	402624 <ferror@plt+0xf54>
  402990:	ldr	x19, [sp, #112]
  402994:	mov	x0, #0x1                   	// #1
  402998:	str	x0, [sp, #120]
  40299c:	ldrb	w0, [x19]
  4029a0:	cbnz	w0, 402bbc <ferror@plt+0x14ec>
  4029a4:	ldr	w19, [sp, #132]
  4029a8:	cbz	w19, 40283c <ferror@plt+0x116c>
  4029ac:	b	402958 <ferror@plt+0x1288>
  4029b0:	mov	x0, #0x1                   	// #1
  4029b4:	ldr	w27, [sp, #132]
  4029b8:	str	x0, [sp, #120]
  4029bc:	strb	wzr, [sp, #128]
  4029c0:	ldr	x19, [sp, #112]
  4029c4:	b	402544 <ferror@plt+0xe74>
  4029c8:	mov	w27, #0x1                   	// #1
  4029cc:	b	402574 <ferror@plt+0xea4>
  4029d0:	ldr	x19, [sp, #112]
  4029d4:	mov	x0, x19
  4029d8:	bl	4013b0 <strlen@plt>
  4029dc:	ldr	w27, [sp, #132]
  4029e0:	str	x0, [sp, #120]
  4029e4:	strb	wzr, [sp, #128]
  4029e8:	b	402544 <ferror@plt+0xe74>
  4029ec:	ldr	w27, [sp, #132]
  4029f0:	b	4028d8 <ferror@plt+0x1208>
  4029f4:	add	x0, sp, #0x64
  4029f8:	bl	401540 <mbsinit@plt>
  4029fc:	cbz	w0, 402b9c <ferror@plt+0x14cc>
  402a00:	mov	w0, #0x1                   	// #1
  402a04:	strb	w0, [sp, #96]
  402a08:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402a0c:	mov	x1, x0
  402a10:	mov	x0, x19
  402a14:	bl	402f90 <ferror@plt+0x18c0>
  402a18:	mov	x1, x19
  402a1c:	mov	x2, x0
  402a20:	add	x3, sp, #0x64
  402a24:	mov	x0, x24
  402a28:	bl	403798 <ferror@plt+0x20c8>
  402a2c:	str	x0, [sp, #120]
  402a30:	cmn	x0, #0x1
  402a34:	b.eq	402af4 <ferror@plt+0x1424>  // b.none
  402a38:	cmn	x0, #0x2
  402a3c:	b.eq	402b18 <ferror@plt+0x1448>  // b.none
  402a40:	cbnz	x0, 402b48 <ferror@plt+0x1478>
  402a44:	ldr	x0, [sp, #112]
  402a48:	mov	x1, #0x1                   	// #1
  402a4c:	str	x1, [sp, #120]
  402a50:	ldrb	w0, [x0]
  402a54:	cbnz	w0, 402bbc <ferror@plt+0x14ec>
  402a58:	ldr	w19, [sp, #132]
  402a5c:	cbnz	w19, 402af0 <ferror@plt+0x1420>
  402a60:	mov	w21, #0x1                   	// #1
  402a64:	add	x0, sp, #0x64
  402a68:	strb	w21, [sp, #128]
  402a6c:	bl	401540 <mbsinit@plt>
  402a70:	cbz	w0, 402a78 <ferror@plt+0x13a8>
  402a74:	strb	wzr, [sp, #96]
  402a78:	strb	w21, [sp, #108]
  402a7c:	cbz	w19, 4027c0 <ferror@plt+0x10f0>
  402a80:	b	4026d8 <ferror@plt+0x1008>
  402a84:	mov	x0, x19
  402a88:	bl	401540 <mbsinit@plt>
  402a8c:	cbz	w0, 402b9c <ferror@plt+0x14cc>
  402a90:	mov	w0, #0x1                   	// #1
  402a94:	strb	w0, [sp, #96]
  402a98:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402a9c:	mov	x1, x0
  402aa0:	mov	x0, x20
  402aa4:	bl	402f90 <ferror@plt+0x18c0>
  402aa8:	mov	x3, x19
  402aac:	mov	x2, x0
  402ab0:	mov	x1, x20
  402ab4:	mov	x0, x24
  402ab8:	bl	403798 <ferror@plt+0x20c8>
  402abc:	str	x0, [sp, #120]
  402ac0:	cmn	x0, #0x1
  402ac4:	b.eq	402b0c <ferror@plt+0x143c>  // b.none
  402ac8:	cmn	x0, #0x2
  402acc:	b.eq	402b38 <ferror@plt+0x1468>  // b.none
  402ad0:	cbnz	x0, 402b50 <ferror@plt+0x1480>
  402ad4:	ldr	x0, [sp, #112]
  402ad8:	mov	x1, #0x1                   	// #1
  402adc:	str	x1, [sp, #120]
  402ae0:	ldrb	w0, [x0]
  402ae4:	cbnz	w0, 402bbc <ferror@plt+0x14ec>
  402ae8:	ldr	w19, [sp, #132]
  402aec:	cbz	w19, 402b54 <ferror@plt+0x1484>
  402af0:	bl	4023f8 <ferror@plt+0xd28>
  402af4:	mov	x0, #0x1                   	// #1
  402af8:	ldr	w19, [sp, #132]
  402afc:	strb	w0, [sp, #108]
  402b00:	str	x0, [sp, #120]
  402b04:	strb	wzr, [sp, #128]
  402b08:	b	4026d8 <ferror@plt+0x1008>
  402b0c:	mov	x0, #0x1                   	// #1
  402b10:	str	x0, [sp, #120]
  402b14:	b	40273c <ferror@plt+0x106c>
  402b18:	ldr	x0, [sp, #112]
  402b1c:	bl	4013b0 <strlen@plt>
  402b20:	ldr	w19, [sp, #132]
  402b24:	mov	w1, #0x1                   	// #1
  402b28:	strb	w1, [sp, #108]
  402b2c:	str	x0, [sp, #120]
  402b30:	strb	wzr, [sp, #128]
  402b34:	b	4026d8 <ferror@plt+0x1008>
  402b38:	ldr	x0, [sp, #112]
  402b3c:	bl	4013b0 <strlen@plt>
  402b40:	str	x0, [sp, #120]
  402b44:	b	40273c <ferror@plt+0x106c>
  402b48:	ldr	w19, [sp, #132]
  402b4c:	b	402a60 <ferror@plt+0x1390>
  402b50:	ldr	w19, [sp, #132]
  402b54:	mov	w0, #0x1                   	// #1
  402b58:	strb	w0, [sp, #128]
  402b5c:	b	402738 <ferror@plt+0x1068>
  402b60:	mov	x0, x25
  402b64:	mov	w27, #0x1                   	// #1
  402b68:	ldp	x21, x22, [sp, #32]
  402b6c:	ldp	x23, x24, [sp, #48]
  402b70:	bl	4015c0 <free@plt>
  402b74:	mov	w0, w27
  402b78:	ldp	x19, x20, [sp, #16]
  402b7c:	ldp	x25, x26, [sp, #64]
  402b80:	ldr	x27, [sp, #80]
  402b84:	ldp	x29, x30, [sp], #224
  402b88:	ret
  402b8c:	mov	w27, #0x0                   	// #0
  402b90:	ldp	x21, x22, [sp, #32]
  402b94:	ldp	x23, x24, [sp, #48]
  402b98:	b	402758 <ferror@plt+0x1088>
  402b9c:	adrp	x3, 406000 <ferror@plt+0x4930>
  402ba0:	adrp	x1, 406000 <ferror@plt+0x4930>
  402ba4:	adrp	x0, 406000 <ferror@plt+0x4930>
  402ba8:	add	x3, x3, #0x110
  402bac:	add	x1, x1, #0x98
  402bb0:	add	x0, x0, #0xc0
  402bb4:	mov	w2, #0x96                  	// #150
  402bb8:	bl	401670 <__assert_fail@plt>
  402bbc:	adrp	x3, 406000 <ferror@plt+0x4930>
  402bc0:	adrp	x1, 406000 <ferror@plt+0x4930>
  402bc4:	adrp	x0, 406000 <ferror@plt+0x4930>
  402bc8:	add	x3, x3, #0x110
  402bcc:	add	x1, x1, #0x98
  402bd0:	add	x0, x0, #0xd8
  402bd4:	mov	w2, #0xb2                  	// #178
  402bd8:	bl	401670 <__assert_fail@plt>
  402bdc:	bl	401530 <abort@plt>
  402be0:	stp	x29, x30, [sp, #-48]!
  402be4:	mov	w2, #0x5                   	// #5
  402be8:	mov	x29, sp
  402bec:	stp	x19, x20, [sp, #16]
  402bf0:	mov	x19, x0
  402bf4:	mov	x1, x19
  402bf8:	mov	x0, #0x0                   	// #0
  402bfc:	bl	401650 <dcgettext@plt>
  402c00:	mov	x20, x0
  402c04:	cmp	x19, x0
  402c08:	b.eq	402c1c <ferror@plt+0x154c>  // b.none
  402c0c:	mov	x1, x19
  402c10:	bl	402420 <ferror@plt+0xd50>
  402c14:	tst	w0, #0xff
  402c18:	b.eq	402c2c <ferror@plt+0x155c>  // b.none
  402c1c:	mov	x0, x20
  402c20:	ldp	x19, x20, [sp, #16]
  402c24:	ldp	x29, x30, [sp], #48
  402c28:	ret
  402c2c:	mov	x0, x20
  402c30:	str	x21, [sp, #32]
  402c34:	bl	4013b0 <strlen@plt>
  402c38:	mov	x21, x0
  402c3c:	mov	x0, x19
  402c40:	bl	4013b0 <strlen@plt>
  402c44:	add	x0, x21, x0
  402c48:	add	x0, x0, #0x4
  402c4c:	bl	403590 <ferror@plt+0x1ec0>
  402c50:	mov	x2, x20
  402c54:	mov	x3, x19
  402c58:	mov	x20, x0
  402c5c:	adrp	x1, 406000 <ferror@plt+0x4930>
  402c60:	add	x1, x1, #0xf0
  402c64:	bl	401410 <sprintf@plt>
  402c68:	mov	x0, x20
  402c6c:	ldp	x19, x20, [sp, #16]
  402c70:	ldr	x21, [sp, #32]
  402c74:	ldp	x29, x30, [sp], #48
  402c78:	ret
  402c7c:	nop
  402c80:	stp	x29, x30, [sp, #-80]!
  402c84:	mov	w2, #0x5                   	// #5
  402c88:	mov	x29, sp
  402c8c:	stp	x19, x20, [sp, #16]
  402c90:	mov	x19, x1
  402c94:	mov	x1, x0
  402c98:	stp	x21, x22, [sp, #32]
  402c9c:	mov	x21, x0
  402ca0:	mov	x0, #0x0                   	// #0
  402ca4:	stp	x23, x24, [sp, #48]
  402ca8:	adrp	x22, 406000 <ferror@plt+0x4930>
  402cac:	add	x22, x22, #0xf8
  402cb0:	stp	x25, x26, [sp, #64]
  402cb4:	bl	401650 <dcgettext@plt>
  402cb8:	mov	x20, x0
  402cbc:	bl	4038f0 <ferror@plt+0x2220>
  402cc0:	mov	x26, x0
  402cc4:	mov	x1, x22
  402cc8:	bl	403818 <ferror@plt+0x2148>
  402ccc:	cbnz	w0, 402d90 <ferror@plt+0x16c0>
  402cd0:	mov	x1, x21
  402cd4:	mov	x0, x20
  402cd8:	bl	401580 <strcmp@plt>
  402cdc:	cbz	x19, 402d6c <ferror@plt+0x169c>
  402ce0:	mov	x24, x19
  402ce4:	mov	x23, x19
  402ce8:	mov	x22, #0x0                   	// #0
  402cec:	cbz	w0, 402f28 <ferror@plt+0x1858>
  402cf0:	mov	x1, x21
  402cf4:	mov	x0, x20
  402cf8:	mov	x21, #0x0                   	// #0
  402cfc:	bl	402420 <ferror@plt+0xd50>
  402d00:	tst	w0, #0xff
  402d04:	b.ne	402d44 <ferror@plt+0x1674>  // b.any
  402d08:	cbz	x23, 402d20 <ferror@plt+0x1650>
  402d0c:	mov	x1, x23
  402d10:	mov	x0, x20
  402d14:	bl	402420 <ferror@plt+0xd50>
  402d18:	tst	w0, #0xff
  402d1c:	b.ne	402d38 <ferror@plt+0x1668>  // b.any
  402d20:	cbz	x24, 402e80 <ferror@plt+0x17b0>
  402d24:	mov	x1, x24
  402d28:	mov	x0, x20
  402d2c:	bl	402420 <ferror@plt+0xd50>
  402d30:	tst	w0, #0xff
  402d34:	b.eq	402e80 <ferror@plt+0x17b0>  // b.none
  402d38:	cbz	x21, 402d44 <ferror@plt+0x1674>
  402d3c:	mov	x0, x21
  402d40:	bl	4015c0 <free@plt>
  402d44:	cbz	x22, 402d50 <ferror@plt+0x1680>
  402d48:	mov	x0, x22
  402d4c:	bl	4015c0 <free@plt>
  402d50:	mov	x0, x20
  402d54:	ldp	x19, x20, [sp, #16]
  402d58:	ldp	x21, x22, [sp, #32]
  402d5c:	ldp	x23, x24, [sp, #48]
  402d60:	ldp	x25, x26, [sp, #64]
  402d64:	ldp	x29, x30, [sp], #80
  402d68:	ret
  402d6c:	cbnz	w0, 402e5c <ferror@plt+0x178c>
  402d70:	mov	x20, x21
  402d74:	mov	x0, x20
  402d78:	ldp	x19, x20, [sp, #16]
  402d7c:	ldp	x21, x22, [sp, #32]
  402d80:	ldp	x23, x24, [sp, #48]
  402d84:	ldp	x25, x26, [sp, #64]
  402d88:	ldp	x29, x30, [sp], #80
  402d8c:	ret
  402d90:	mov	x2, x26
  402d94:	mov	x1, x22
  402d98:	mov	x0, x19
  402d9c:	bl	403758 <ferror@plt+0x2088>
  402da0:	mov	x23, x0
  402da4:	mov	x0, x26
  402da8:	bl	4013b0 <strlen@plt>
  402dac:	mov	x25, x0
  402db0:	add	x0, x0, #0xb
  402db4:	bl	403590 <ferror@plt+0x1ec0>
  402db8:	mov	x1, x26
  402dbc:	mov	x24, x0
  402dc0:	mov	x2, x25
  402dc4:	bl	401380 <memcpy@plt>
  402dc8:	adrp	x3, 406000 <ferror@plt+0x4930>
  402dcc:	add	x3, x3, #0x100
  402dd0:	add	x4, x24, x25
  402dd4:	mov	x1, x22
  402dd8:	mov	x2, x24
  402ddc:	mov	x0, x19
  402de0:	ldr	x5, [x3]
  402de4:	str	x5, [x24, x25]
  402de8:	ldur	w3, [x3, #7]
  402dec:	stur	w3, [x4, #7]
  402df0:	bl	403758 <ferror@plt+0x2088>
  402df4:	mov	x19, x0
  402df8:	mov	x0, x24
  402dfc:	bl	4015c0 <free@plt>
  402e00:	cbz	x19, 402f00 <ferror@plt+0x1830>
  402e04:	mov	x0, x19
  402e08:	mov	w1, #0x3f                  	// #63
  402e0c:	bl	4015e0 <strchr@plt>
  402e10:	cbz	x0, 402ebc <ferror@plt+0x17ec>
  402e14:	mov	x0, x19
  402e18:	bl	4015c0 <free@plt>
  402e1c:	mov	x1, x21
  402e20:	mov	x0, x20
  402e24:	cbz	x23, 402f30 <ferror@plt+0x1860>
  402e28:	bl	401580 <strcmp@plt>
  402e2c:	cbz	w0, 402f20 <ferror@plt+0x1850>
  402e30:	mov	x1, x21
  402e34:	mov	x0, x20
  402e38:	mov	x21, x23
  402e3c:	bl	402420 <ferror@plt+0xd50>
  402e40:	tst	w0, #0xff
  402e44:	b.ne	402f7c <ferror@plt+0x18ac>  // b.any
  402e48:	mov	x19, x23
  402e4c:	mov	x24, #0x0                   	// #0
  402e50:	mov	x22, #0x0                   	// #0
  402e54:	cbnz	x23, 402d0c <ferror@plt+0x163c>
  402e58:	b	402d20 <ferror@plt+0x1650>
  402e5c:	mov	x1, x21
  402e60:	mov	x0, x20
  402e64:	bl	402420 <ferror@plt+0xd50>
  402e68:	tst	w0, #0xff
  402e6c:	b.ne	402d50 <ferror@plt+0x1680>  // b.any
  402e70:	mov	x19, x21
  402e74:	mov	x22, #0x0                   	// #0
  402e78:	mov	x21, #0x0                   	// #0
  402e7c:	nop
  402e80:	mov	x0, x20
  402e84:	bl	4013b0 <strlen@plt>
  402e88:	mov	x23, x0
  402e8c:	mov	x0, x19
  402e90:	bl	4013b0 <strlen@plt>
  402e94:	add	x0, x23, x0
  402e98:	add	x0, x0, #0x4
  402e9c:	bl	403590 <ferror@plt+0x1ec0>
  402ea0:	mov	x2, x20
  402ea4:	mov	x3, x19
  402ea8:	mov	x20, x0
  402eac:	adrp	x1, 406000 <ferror@plt+0x4930>
  402eb0:	add	x1, x1, #0xf0
  402eb4:	bl	401410 <sprintf@plt>
  402eb8:	b	402d38 <ferror@plt+0x1668>
  402ebc:	mov	x1, x21
  402ec0:	mov	x0, x20
  402ec4:	bl	401580 <strcmp@plt>
  402ec8:	cbz	x23, 402f44 <ferror@plt+0x1874>
  402ecc:	cbnz	w0, 402f50 <ferror@plt+0x1880>
  402ed0:	cmp	x23, x19
  402ed4:	b.eq	402f20 <ferror@plt+0x1850>  // b.none
  402ed8:	mov	x0, x19
  402edc:	mov	x20, x23
  402ee0:	bl	4015c0 <free@plt>
  402ee4:	mov	x0, x20
  402ee8:	ldp	x19, x20, [sp, #16]
  402eec:	ldp	x21, x22, [sp, #32]
  402ef0:	ldp	x23, x24, [sp, #48]
  402ef4:	ldp	x25, x26, [sp, #64]
  402ef8:	ldp	x29, x30, [sp], #80
  402efc:	ret
  402f00:	mov	x1, x21
  402f04:	mov	x0, x20
  402f08:	bl	401580 <strcmp@plt>
  402f0c:	cbnz	x23, 402e2c <ferror@plt+0x175c>
  402f10:	mov	x19, x21
  402f14:	mov	x24, #0x0                   	// #0
  402f18:	mov	x22, #0x0                   	// #0
  402f1c:	b	402cec <ferror@plt+0x161c>
  402f20:	mov	x20, x23
  402f24:	b	402d50 <ferror@plt+0x1680>
  402f28:	mov	x20, x19
  402f2c:	b	402d50 <ferror@plt+0x1680>
  402f30:	mov	x19, x21
  402f34:	mov	x24, #0x0                   	// #0
  402f38:	mov	x22, #0x0                   	// #0
  402f3c:	bl	401580 <strcmp@plt>
  402f40:	b	402cec <ferror@plt+0x161c>
  402f44:	mov	x24, x19
  402f48:	mov	x22, x19
  402f4c:	b	402cec <ferror@plt+0x161c>
  402f50:	mov	x1, x21
  402f54:	mov	x0, x20
  402f58:	bl	402420 <ferror@plt+0xd50>
  402f5c:	tst	w0, #0xff
  402f60:	b.ne	402f84 <ferror@plt+0x18b4>  // b.any
  402f64:	mov	x24, x19
  402f68:	mov	x22, x19
  402f6c:	mov	x21, x23
  402f70:	mov	x19, x23
  402f74:	cbnz	x23, 402d0c <ferror@plt+0x163c>
  402f78:	b	402d20 <ferror@plt+0x1650>
  402f7c:	mov	x22, #0x0                   	// #0
  402f80:	b	402d38 <ferror@plt+0x1668>
  402f84:	mov	x21, x23
  402f88:	mov	x22, x19
  402f8c:	b	402d3c <ferror@plt+0x166c>
  402f90:	stp	x29, x30, [sp, #-32]!
  402f94:	mov	x2, x1
  402f98:	mov	x29, sp
  402f9c:	stp	x19, x20, [sp, #16]
  402fa0:	mov	x19, x0
  402fa4:	mov	x20, x1
  402fa8:	mov	w1, #0x0                   	// #0
  402fac:	bl	401630 <memchr@plt>
  402fb0:	sub	x19, x0, x19
  402fb4:	cmp	x0, #0x0
  402fb8:	csinc	x0, x20, x19, eq  // eq = none
  402fbc:	ldp	x19, x20, [sp, #16]
  402fc0:	ldp	x29, x30, [sp], #32
  402fc4:	ret
  402fc8:	stp	x29, x30, [sp, #-16]!
  402fcc:	adrp	x3, 406000 <ferror@plt+0x4930>
  402fd0:	adrp	x1, 406000 <ferror@plt+0x4930>
  402fd4:	mov	x29, sp
  402fd8:	adrp	x0, 406000 <ferror@plt+0x4930>
  402fdc:	add	x3, x3, #0x138
  402fe0:	add	x1, x1, #0x128
  402fe4:	add	x0, x0, #0xa8
  402fe8:	mov	w2, #0xaa                  	// #170
  402fec:	bl	401670 <__assert_fail@plt>
  402ff0:	stp	x29, x30, [sp, #-176]!
  402ff4:	mov	x29, sp
  402ff8:	stp	x21, x22, [sp, #32]
  402ffc:	mov	w22, w1
  403000:	bl	401500 <strdup@plt>
  403004:	stp	x19, x20, [sp, #16]
  403008:	cbz	x0, 4034cc <ferror@plt+0x1dfc>
  40300c:	mov	x20, x0
  403010:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  403014:	cmp	x0, #0x1
  403018:	b.ls	4031ec <ferror@plt+0x1b1c>  // b.plast
  40301c:	cbnz	w22, 4032c0 <ferror@plt+0x1bf0>
  403020:	mov	x0, x20
  403024:	stp	x27, x28, [sp, #80]
  403028:	mov	x19, x20
  40302c:	str	x20, [sp, #128]
  403030:	bl	4013b0 <strlen@plt>
  403034:	add	x27, x20, x0
  403038:	str	x27, [sp, #104]
  40303c:	strb	wzr, [sp, #112]
  403040:	cmp	x27, x20
  403044:	stur	xzr, [sp, #116]
  403048:	mov	w22, #0x0                   	// #0
  40304c:	strb	wzr, [sp, #124]
  403050:	b.ls	403130 <ferror@plt+0x1a60>  // b.plast
  403054:	stp	x23, x24, [sp, #48]
  403058:	adrp	x24, 406000 <ferror@plt+0x4930>
  40305c:	mov	w23, #0x1                   	// #1
  403060:	add	x24, x24, #0x180
  403064:	stp	x25, x26, [sp, #64]
  403068:	add	x26, sp, #0x74
  40306c:	b	4030a0 <ferror@plt+0x19d0>
  403070:	ldrb	w0, [sp, #144]
  403074:	mov	w22, #0x1                   	// #1
  403078:	cbz	w0, 40308c <ferror@plt+0x19bc>
  40307c:	ldr	w0, [sp, #148]
  403080:	bl	401460 <iswspace@plt>
  403084:	cmp	w0, #0x0
  403088:	cset	w22, eq  // eq = none
  40308c:	add	x19, x28, x21
  403090:	strb	wzr, [sp, #124]
  403094:	str	x19, [sp, #128]
  403098:	cmp	x19, x27
  40309c:	b.cs	403120 <ferror@plt+0x1a50>  // b.hs, b.nlast
  4030a0:	ldrb	w0, [sp, #112]
  4030a4:	cbnz	w0, 403158 <ferror@plt+0x1a88>
  4030a8:	ldrb	w1, [x19]
  4030ac:	ubfx	x0, x1, #5, #3
  4030b0:	ldr	w0, [x24, x0, lsl #2]
  4030b4:	lsr	w0, w0, w1
  4030b8:	tbz	w0, #0, 403148 <ferror@plt+0x1a78>
  4030bc:	mov	x0, #0x1                   	// #1
  4030c0:	str	x0, [sp, #136]
  4030c4:	ldr	x28, [sp, #128]
  4030c8:	mov	x21, x0
  4030cc:	ldrb	w1, [x19]
  4030d0:	strb	w0, [sp, #144]
  4030d4:	str	w1, [sp, #148]
  4030d8:	strb	w23, [sp, #124]
  4030dc:	cbz	w22, 403070 <ferror@plt+0x19a0>
  4030e0:	cmp	w22, #0x1
  4030e4:	b.eq	4031c8 <ferror@plt+0x1af8>  // b.none
  4030e8:	cmp	w22, #0x2
  4030ec:	b.ne	4032b8 <ferror@plt+0x1be8>  // b.any
  4030f0:	ldrb	w0, [sp, #144]
  4030f4:	cbz	w0, 4032b8 <ferror@plt+0x1be8>
  4030f8:	ldr	w0, [sp, #148]
  4030fc:	add	x19, x28, x21
  403100:	bl	401460 <iswspace@plt>
  403104:	strb	wzr, [sp, #124]
  403108:	str	x19, [sp, #128]
  40310c:	cmp	w0, #0x0
  403110:	csinc	w22, w22, wzr, ne  // ne = any
  403114:	cmp	x19, x27
  403118:	b.cc	4030a0 <ferror@plt+0x19d0>  // b.lo, b.ul, b.last
  40311c:	nop
  403120:	cmp	w22, #0x2
  403124:	b.eq	4033bc <ferror@plt+0x1cec>  // b.none
  403128:	ldp	x23, x24, [sp, #48]
  40312c:	ldp	x25, x26, [sp, #64]
  403130:	ldp	x27, x28, [sp, #80]
  403134:	mov	x0, x20
  403138:	ldp	x19, x20, [sp, #16]
  40313c:	ldp	x21, x22, [sp, #32]
  403140:	ldp	x29, x30, [sp], #176
  403144:	ret
  403148:	mov	x0, x26
  40314c:	bl	401540 <mbsinit@plt>
  403150:	cbz	w0, 4034e0 <ferror@plt+0x1e10>
  403154:	strb	w23, [sp, #112]
  403158:	add	x0, sp, #0x68
  40315c:	sub	x2, x27, x19
  403160:	mov	x1, x19
  403164:	add	x3, sp, #0x74
  403168:	add	x0, x0, #0x2c
  40316c:	bl	403798 <ferror@plt+0x20c8>
  403170:	str	x0, [sp, #136]
  403174:	mov	x21, x0
  403178:	cmn	x0, #0x1
  40317c:	ldr	x19, [sp, #128]
  403180:	b.eq	403288 <ferror@plt+0x1bb8>  // b.none
  403184:	cmn	x0, #0x2
  403188:	mov	x28, x19
  40318c:	b.eq	4032a4 <ferror@plt+0x1bd4>  // b.none
  403190:	cbnz	x0, 4031ac <ferror@plt+0x1adc>
  403194:	mov	x21, #0x1                   	// #1
  403198:	str	x21, [sp, #136]
  40319c:	ldrb	w0, [x19]
  4031a0:	cbnz	w0, 403504 <ferror@plt+0x1e34>
  4031a4:	ldr	w0, [sp, #148]
  4031a8:	cbnz	w0, 403494 <ferror@plt+0x1dc4>
  4031ac:	add	x0, sp, #0x74
  4031b0:	strb	w23, [sp, #144]
  4031b4:	bl	401540 <mbsinit@plt>
  4031b8:	ldr	x27, [sp, #104]
  4031bc:	cbz	w0, 4030d8 <ferror@plt+0x1a08>
  4031c0:	strb	wzr, [sp, #112]
  4031c4:	b	4030d8 <ferror@plt+0x1a08>
  4031c8:	ldrb	w0, [sp, #144]
  4031cc:	cbz	w0, 40308c <ferror@plt+0x19bc>
  4031d0:	ldr	w0, [sp, #148]
  4031d4:	bl	401460 <iswspace@plt>
  4031d8:	cmp	w0, #0x0
  4031dc:	mov	w1, #0x2                   	// #2
  4031e0:	csel	x25, x25, x19, eq  // eq = none
  4031e4:	csel	w22, w22, w1, eq  // eq = none
  4031e8:	b	40308c <ferror@plt+0x19bc>
  4031ec:	cbz	w22, 40323c <ferror@plt+0x1b6c>
  4031f0:	ldrb	w19, [x20]
  4031f4:	cbz	w19, 4034c4 <ferror@plt+0x1df4>
  4031f8:	bl	4015b0 <__ctype_b_loc@plt>
  4031fc:	mov	x21, x20
  403200:	ldr	x1, [x0]
  403204:	b	403210 <ferror@plt+0x1b40>
  403208:	ldrb	w19, [x21, #1]!
  40320c:	cbz	w19, 40321c <ferror@plt+0x1b4c>
  403210:	ubfiz	x19, x19, #1, #8
  403214:	ldrh	w0, [x1, x19]
  403218:	tbnz	w0, #13, 403208 <ferror@plt+0x1b38>
  40321c:	mov	x0, x21
  403220:	bl	4013b0 <strlen@plt>
  403224:	mov	x1, x21
  403228:	add	x2, x0, #0x1
  40322c:	mov	x0, x20
  403230:	bl	401390 <memmove@plt>
  403234:	cmp	w22, #0x1
  403238:	b.eq	403134 <ferror@plt+0x1a64>  // b.none
  40323c:	mov	x0, x20
  403240:	bl	4013b0 <strlen@plt>
  403244:	sub	x19, x0, #0x1
  403248:	adds	x19, x20, x19
  40324c:	b.cs	403134 <ferror@plt+0x1a64>  // b.hs, b.nlast
  403250:	bl	4015b0 <__ctype_b_loc@plt>
  403254:	ldr	x1, [x0]
  403258:	b	403268 <ferror@plt+0x1b98>
  40325c:	strb	wzr, [x19], #-1
  403260:	cmp	x20, x19
  403264:	b.hi	403134 <ferror@plt+0x1a64>  // b.pmore
  403268:	ldrb	w0, [x19]
  40326c:	ldrh	w0, [x1, x0, lsl #1]
  403270:	tbnz	w0, #13, 40325c <ferror@plt+0x1b8c>
  403274:	mov	x0, x20
  403278:	ldp	x19, x20, [sp, #16]
  40327c:	ldp	x21, x22, [sp, #32]
  403280:	ldp	x29, x30, [sp], #176
  403284:	ret
  403288:	mov	x0, #0x1                   	// #1
  40328c:	mov	x28, x19
  403290:	mov	x21, x0
  403294:	str	x0, [sp, #136]
  403298:	strb	wzr, [sp, #144]
  40329c:	ldr	x27, [sp, #104]
  4032a0:	b	4030d8 <ferror@plt+0x1a08>
  4032a4:	ldr	x27, [sp, #104]
  4032a8:	strb	wzr, [sp, #144]
  4032ac:	sub	x21, x27, x19
  4032b0:	str	x21, [sp, #136]
  4032b4:	b	4030d8 <ferror@plt+0x1a08>
  4032b8:	mov	w22, #0x1                   	// #1
  4032bc:	b	40308c <ferror@plt+0x19bc>
  4032c0:	mov	x0, x20
  4032c4:	str	x20, [sp, #128]
  4032c8:	bl	4013b0 <strlen@plt>
  4032cc:	add	x21, x20, x0
  4032d0:	str	x21, [sp, #104]
  4032d4:	mov	x19, x20
  4032d8:	strb	wzr, [sp, #112]
  4032dc:	cmp	x21, x20
  4032e0:	stur	xzr, [sp, #116]
  4032e4:	strb	wzr, [sp, #124]
  4032e8:	b.ls	403404 <ferror@plt+0x1d34>  // b.plast
  4032ec:	stp	x23, x24, [sp, #48]
  4032f0:	adrp	x23, 406000 <ferror@plt+0x4930>
  4032f4:	mov	w24, #0x1                   	// #1
  4032f8:	add	x23, x23, #0x180
  4032fc:	stp	x25, x26, [sp, #64]
  403300:	add	x26, sp, #0x74
  403304:	b	403360 <ferror@plt+0x1c90>
  403308:	ldrb	w1, [x19]
  40330c:	ubfx	x0, x1, #5, #3
  403310:	ldr	w0, [x23, x0, lsl #2]
  403314:	lsr	w0, w0, w1
  403318:	tbz	w0, #0, 4033d0 <ferror@plt+0x1d00>
  40331c:	mov	x0, #0x1                   	// #1
  403320:	str	x0, [sp, #136]
  403324:	ldrb	w1, [x19]
  403328:	strb	w0, [sp, #124]
  40332c:	mov	w21, w1
  403330:	strb	w0, [sp, #144]
  403334:	str	w1, [sp, #148]
  403338:	mov	w0, w21
  40333c:	bl	401460 <iswspace@plt>
  403340:	cbz	w0, 403498 <ferror@plt+0x1dc8>
  403344:	ldr	x0, [sp, #136]
  403348:	strb	wzr, [sp, #124]
  40334c:	ldr	x21, [sp, #104]
  403350:	add	x19, x19, x0
  403354:	str	x19, [sp, #128]
  403358:	cmp	x19, x21
  40335c:	b.cs	403498 <ferror@plt+0x1dc8>  // b.hs, b.nlast
  403360:	ldrb	w0, [sp, #112]
  403364:	cbz	w0, 403308 <ferror@plt+0x1c38>
  403368:	add	x0, sp, #0x68
  40336c:	sub	x2, x21, x19
  403370:	mov	x1, x19
  403374:	add	x3, sp, #0x74
  403378:	add	x0, x0, #0x2c
  40337c:	bl	403798 <ferror@plt+0x20c8>
  403380:	str	x0, [sp, #136]
  403384:	cmn	x0, #0x1
  403388:	b.eq	403438 <ferror@plt+0x1d68>  // b.none
  40338c:	cmn	x0, #0x2
  403390:	ldr	x19, [sp, #128]
  403394:	b.eq	4033e4 <ferror@plt+0x1d14>  // b.none
  403398:	cbz	x0, 403478 <ferror@plt+0x1da8>
  40339c:	ldr	w21, [sp, #148]
  4033a0:	add	x0, sp, #0x74
  4033a4:	strb	w24, [sp, #144]
  4033a8:	bl	401540 <mbsinit@plt>
  4033ac:	cbz	w0, 4033b4 <ferror@plt+0x1ce4>
  4033b0:	strb	wzr, [sp, #112]
  4033b4:	strb	w24, [sp, #124]
  4033b8:	b	403338 <ferror@plt+0x1c68>
  4033bc:	strb	wzr, [x25]
  4033c0:	ldp	x23, x24, [sp, #48]
  4033c4:	ldp	x25, x26, [sp, #64]
  4033c8:	ldp	x27, x28, [sp, #80]
  4033cc:	b	403134 <ferror@plt+0x1a64>
  4033d0:	mov	x0, x26
  4033d4:	bl	401540 <mbsinit@plt>
  4033d8:	cbz	w0, 4034dc <ferror@plt+0x1e0c>
  4033dc:	strb	w24, [sp, #112]
  4033e0:	b	403368 <ferror@plt+0x1c98>
  4033e4:	ldp	x23, x24, [sp, #48]
  4033e8:	mov	w1, #0x1                   	// #1
  4033ec:	ldp	x25, x26, [sp, #64]
  4033f0:	strb	w1, [sp, #124]
  4033f4:	ldr	x0, [sp, #104]
  4033f8:	strb	wzr, [sp, #144]
  4033fc:	sub	x0, x0, x19
  403400:	str	x0, [sp, #136]
  403404:	mov	x0, x19
  403408:	bl	4013b0 <strlen@plt>
  40340c:	mov	x1, x19
  403410:	add	x2, x0, #0x1
  403414:	mov	x0, x20
  403418:	bl	401390 <memmove@plt>
  40341c:	cmp	w22, #0x1
  403420:	b.ne	403020 <ferror@plt+0x1950>  // b.any
  403424:	mov	x0, x20
  403428:	ldp	x19, x20, [sp, #16]
  40342c:	ldp	x21, x22, [sp, #32]
  403430:	ldp	x29, x30, [sp], #176
  403434:	ret
  403438:	ldr	x19, [sp, #128]
  40343c:	mov	x0, #0x1                   	// #1
  403440:	strb	w0, [sp, #124]
  403444:	str	x0, [sp, #136]
  403448:	mov	x0, x19
  40344c:	strb	wzr, [sp, #144]
  403450:	bl	4013b0 <strlen@plt>
  403454:	mov	x1, x19
  403458:	add	x2, x0, #0x1
  40345c:	mov	x0, x20
  403460:	ldp	x23, x24, [sp, #48]
  403464:	ldp	x25, x26, [sp, #64]
  403468:	bl	401390 <memmove@plt>
  40346c:	cmp	w22, #0x1
  403470:	b.eq	403424 <ferror@plt+0x1d54>  // b.none
  403474:	b	403020 <ferror@plt+0x1950>
  403478:	mov	x0, #0x1                   	// #1
  40347c:	str	x0, [sp, #136]
  403480:	ldrb	w0, [x19]
  403484:	cbnz	w0, 403500 <ferror@plt+0x1e30>
  403488:	ldr	w21, [sp, #148]
  40348c:	cbz	w21, 4033a0 <ferror@plt+0x1cd0>
  403490:	stp	x27, x28, [sp, #80]
  403494:	bl	402fc8 <ferror@plt+0x18f8>
  403498:	mov	x0, x19
  40349c:	bl	4013b0 <strlen@plt>
  4034a0:	mov	x1, x19
  4034a4:	add	x2, x0, #0x1
  4034a8:	mov	x0, x20
  4034ac:	ldp	x23, x24, [sp, #48]
  4034b0:	ldp	x25, x26, [sp, #64]
  4034b4:	bl	401390 <memmove@plt>
  4034b8:	cmp	w22, #0x1
  4034bc:	b.eq	403424 <ferror@plt+0x1d54>  // b.none
  4034c0:	b	403020 <ferror@plt+0x1950>
  4034c4:	mov	x21, x20
  4034c8:	b	40321c <ferror@plt+0x1b4c>
  4034cc:	stp	x23, x24, [sp, #48]
  4034d0:	stp	x25, x26, [sp, #64]
  4034d4:	stp	x27, x28, [sp, #80]
  4034d8:	bl	403528 <ferror@plt+0x1e58>
  4034dc:	stp	x27, x28, [sp, #80]
  4034e0:	adrp	x3, 406000 <ferror@plt+0x4930>
  4034e4:	adrp	x1, 406000 <ferror@plt+0x4930>
  4034e8:	adrp	x0, 406000 <ferror@plt+0x4930>
  4034ec:	add	x3, x3, #0x138
  4034f0:	add	x1, x1, #0x128
  4034f4:	add	x0, x0, #0xc0
  4034f8:	mov	w2, #0x8e                  	// #142
  4034fc:	bl	401670 <__assert_fail@plt>
  403500:	stp	x27, x28, [sp, #80]
  403504:	adrp	x3, 406000 <ferror@plt+0x4930>
  403508:	adrp	x1, 406000 <ferror@plt+0x4930>
  40350c:	adrp	x0, 406000 <ferror@plt+0x4930>
  403510:	add	x3, x3, #0x138
  403514:	add	x1, x1, #0x128
  403518:	add	x0, x0, #0xd8
  40351c:	mov	w2, #0xa9                  	// #169
  403520:	bl	401670 <__assert_fail@plt>
  403524:	nop
  403528:	stp	x29, x30, [sp, #-32]!
  40352c:	adrp	x0, 418000 <ferror@plt+0x16930>
  403530:	mov	w2, #0x5                   	// #5
  403534:	mov	x29, sp
  403538:	adrp	x1, 406000 <ferror@plt+0x4930>
  40353c:	add	x1, x1, #0x150
  403540:	str	x19, [sp, #16]
  403544:	ldr	w19, [x0, #456]
  403548:	mov	x0, #0x0                   	// #0
  40354c:	bl	401650 <dcgettext@plt>
  403550:	mov	x2, x0
  403554:	mov	w1, #0x0                   	// #0
  403558:	mov	w0, w19
  40355c:	bl	4013e0 <error@plt>
  403560:	mov	w0, #0x1                   	// #1
  403564:	bl	4013d0 <exit@plt>
  403568:	stp	x29, x30, [sp, #-16]!
  40356c:	mov	x29, sp
  403570:	cbnz	x0, 403588 <ferror@plt+0x1eb8>
  403574:	mov	x0, #0x1                   	// #1
  403578:	bl	401480 <malloc@plt>
  40357c:	cbz	x0, 403588 <ferror@plt+0x1eb8>
  403580:	ldp	x29, x30, [sp], #16
  403584:	ret
  403588:	bl	403528 <ferror@plt+0x1e58>
  40358c:	nop
  403590:	stp	x29, x30, [sp, #-32]!
  403594:	mov	x29, sp
  403598:	str	x19, [sp, #16]
  40359c:	mov	x19, x0
  4035a0:	bl	401480 <malloc@plt>
  4035a4:	cbz	x0, 4035b4 <ferror@plt+0x1ee4>
  4035a8:	ldr	x19, [sp, #16]
  4035ac:	ldp	x29, x30, [sp], #32
  4035b0:	ret
  4035b4:	mov	x0, x19
  4035b8:	ldr	x19, [sp, #16]
  4035bc:	ldp	x29, x30, [sp], #32
  4035c0:	b	403568 <ferror@plt+0x1e98>
  4035c4:	nop
  4035c8:	stp	x29, x30, [sp, #-32]!
  4035cc:	umulh	x2, x0, x1
  4035d0:	mov	x29, sp
  4035d4:	str	x19, [sp, #16]
  4035d8:	cbnz	x2, 4035f8 <ferror@plt+0x1f28>
  4035dc:	mul	x19, x0, x1
  4035e0:	mov	x0, x19
  4035e4:	bl	401480 <malloc@plt>
  4035e8:	cbz	x0, 4035fc <ferror@plt+0x1f2c>
  4035ec:	ldr	x19, [sp, #16]
  4035f0:	ldp	x29, x30, [sp], #32
  4035f4:	ret
  4035f8:	bl	403528 <ferror@plt+0x1e58>
  4035fc:	mov	x0, x19
  403600:	ldr	x19, [sp, #16]
  403604:	ldp	x29, x30, [sp], #32
  403608:	b	403568 <ferror@plt+0x1e98>
  40360c:	nop
  403610:	stp	x29, x30, [sp, #-32]!
  403614:	mov	x29, sp
  403618:	str	x19, [sp, #16]
  40361c:	mov	x19, x0
  403620:	bl	401480 <malloc@plt>
  403624:	mov	x3, x0
  403628:	cbz	x0, 403648 <ferror@plt+0x1f78>
  40362c:	mov	x2, x19
  403630:	mov	x0, x3
  403634:	mov	w1, #0x0                   	// #0
  403638:	bl	4014d0 <memset@plt>
  40363c:	ldr	x19, [sp, #16]
  403640:	ldp	x29, x30, [sp], #32
  403644:	ret
  403648:	mov	x0, x19
  40364c:	bl	403568 <ferror@plt+0x1e98>
  403650:	mov	x3, x0
  403654:	b	40362c <ferror@plt+0x1f5c>
  403658:	stp	x29, x30, [sp, #-32]!
  40365c:	mov	x29, sp
  403660:	str	x19, [sp, #16]
  403664:	mov	x19, x0
  403668:	bl	4014e0 <calloc@plt>
  40366c:	cbz	x0, 40367c <ferror@plt+0x1fac>
  403670:	ldr	x19, [sp, #16]
  403674:	ldp	x29, x30, [sp], #32
  403678:	ret
  40367c:	mov	x0, x19
  403680:	ldr	x19, [sp, #16]
  403684:	ldp	x29, x30, [sp], #32
  403688:	b	403568 <ferror@plt+0x1e98>
  40368c:	nop
  403690:	stp	x29, x30, [sp, #-32]!
  403694:	mov	x29, sp
  403698:	str	x19, [sp, #16]
  40369c:	mov	x19, x1
  4036a0:	cbz	x0, 4036b8 <ferror@plt+0x1fe8>
  4036a4:	bl	4014f0 <realloc@plt>
  4036a8:	cbz	x0, 4036c4 <ferror@plt+0x1ff4>
  4036ac:	ldr	x19, [sp, #16]
  4036b0:	ldp	x29, x30, [sp], #32
  4036b4:	ret
  4036b8:	mov	x0, x1
  4036bc:	bl	401480 <malloc@plt>
  4036c0:	cbnz	x0, 4036ac <ferror@plt+0x1fdc>
  4036c4:	mov	x0, x19
  4036c8:	ldr	x19, [sp, #16]
  4036cc:	ldp	x29, x30, [sp], #32
  4036d0:	b	403568 <ferror@plt+0x1e98>
  4036d4:	nop
  4036d8:	stp	x29, x30, [sp, #-32]!
  4036dc:	mov	x29, sp
  4036e0:	str	x19, [sp, #16]
  4036e4:	bl	405030 <ferror@plt+0x3960>
  4036e8:	mov	w19, w0
  4036ec:	tbnz	w0, #31, 403700 <ferror@plt+0x2030>
  4036f0:	mov	w0, w19
  4036f4:	ldr	x19, [sp, #16]
  4036f8:	ldp	x29, x30, [sp], #32
  4036fc:	ret
  403700:	bl	401680 <__errno_location@plt>
  403704:	ldr	w0, [x0]
  403708:	cmp	w0, #0xc
  40370c:	b.ne	4036f0 <ferror@plt+0x2020>  // b.any
  403710:	bl	403528 <ferror@plt+0x1e58>
  403714:	nop
  403718:	stp	x29, x30, [sp, #-32]!
  40371c:	mov	x29, sp
  403720:	str	x19, [sp, #16]
  403724:	bl	405260 <ferror@plt+0x3b90>
  403728:	mov	x19, x0
  40372c:	cbz	x0, 403740 <ferror@plt+0x2070>
  403730:	mov	x0, x19
  403734:	ldr	x19, [sp, #16]
  403738:	ldp	x29, x30, [sp], #32
  40373c:	ret
  403740:	bl	401680 <__errno_location@plt>
  403744:	ldr	w0, [x0]
  403748:	cmp	w0, #0xc
  40374c:	b.ne	403730 <ferror@plt+0x2060>  // b.any
  403750:	bl	403528 <ferror@plt+0x1e58>
  403754:	nop
  403758:	stp	x29, x30, [sp, #-32]!
  40375c:	mov	x29, sp
  403760:	str	x19, [sp, #16]
  403764:	bl	405428 <ferror@plt+0x3d58>
  403768:	mov	x19, x0
  40376c:	cbz	x0, 403780 <ferror@plt+0x20b0>
  403770:	mov	x0, x19
  403774:	ldr	x19, [sp, #16]
  403778:	ldp	x29, x30, [sp], #32
  40377c:	ret
  403780:	bl	401680 <__errno_location@plt>
  403784:	ldr	w0, [x0]
  403788:	cmp	w0, #0xc
  40378c:	b.ne	403770 <ferror@plt+0x20a0>  // b.any
  403790:	bl	403528 <ferror@plt+0x1e58>
  403794:	nop
  403798:	stp	x29, x30, [sp, #-64]!
  40379c:	cmp	x0, #0x0
  4037a0:	add	x4, sp, #0x3c
  4037a4:	mov	x29, sp
  4037a8:	stp	x19, x20, [sp, #16]
  4037ac:	csel	x19, x4, x0, eq  // eq = none
  4037b0:	mov	x20, x2
  4037b4:	mov	x0, x19
  4037b8:	str	x21, [sp, #32]
  4037bc:	mov	x21, x1
  4037c0:	bl	401370 <mbrtowc@plt>
  4037c4:	cmp	x20, #0x0
  4037c8:	mov	x20, x0
  4037cc:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4037d0:	b.hi	4037e8 <ferror@plt+0x2118>  // b.pmore
  4037d4:	mov	x0, x20
  4037d8:	ldp	x19, x20, [sp, #16]
  4037dc:	ldr	x21, [sp, #32]
  4037e0:	ldp	x29, x30, [sp], #64
  4037e4:	ret
  4037e8:	mov	w0, #0x0                   	// #0
  4037ec:	bl	403890 <ferror@plt+0x21c0>
  4037f0:	tst	w0, #0xff
  4037f4:	b.ne	4037d4 <ferror@plt+0x2104>  // b.any
  4037f8:	ldrb	w0, [x21]
  4037fc:	mov	x20, #0x1                   	// #1
  403800:	str	w0, [x19]
  403804:	mov	x0, x20
  403808:	ldp	x19, x20, [sp, #16]
  40380c:	ldr	x21, [sp, #32]
  403810:	ldp	x29, x30, [sp], #64
  403814:	ret
  403818:	cmp	x0, x1
  40381c:	b.eq	403884 <ferror@plt+0x21b4>  // b.none
  403820:	mov	x4, #0x0                   	// #0
  403824:	nop
  403828:	ldrb	w3, [x0, x4]
  40382c:	ldrb	w2, [x1, x4]
  403830:	sub	w6, w3, #0x41
  403834:	mov	w5, w3
  403838:	cmp	w6, #0x19
  40383c:	sub	w7, w2, #0x41
  403840:	mov	w6, w2
  403844:	b.hi	403878 <ferror@plt+0x21a8>  // b.pmore
  403848:	add	w5, w3, #0x20
  40384c:	cmp	w7, #0x19
  403850:	and	w3, w5, #0xff
  403854:	b.hi	403864 <ferror@plt+0x2194>  // b.pmore
  403858:	add	w6, w2, #0x20
  40385c:	and	w2, w6, #0xff
  403860:	cbz	w5, 403870 <ferror@plt+0x21a0>
  403864:	add	x4, x4, #0x1
  403868:	cmp	w3, w2
  40386c:	b.eq	403828 <ferror@plt+0x2158>  // b.none
  403870:	sub	w0, w5, w6
  403874:	ret
  403878:	cmp	w7, #0x19
  40387c:	b.hi	403860 <ferror@plt+0x2190>  // b.pmore
  403880:	b	403858 <ferror@plt+0x2188>
  403884:	mov	w0, #0x0                   	// #0
  403888:	ret
  40388c:	nop
  403890:	stp	x29, x30, [sp, #-16]!
  403894:	mov	x1, #0x0                   	// #0
  403898:	mov	x29, sp
  40389c:	bl	4016c0 <setlocale@plt>
  4038a0:	mov	w1, #0x1                   	// #1
  4038a4:	cbz	x0, 4038c8 <ferror@plt+0x21f8>
  4038a8:	ldrb	w1, [x0]
  4038ac:	cmp	w1, #0x43
  4038b0:	b.eq	4038d4 <ferror@plt+0x2204>  // b.none
  4038b4:	adrp	x1, 406000 <ferror@plt+0x4930>
  4038b8:	add	x1, x1, #0x168
  4038bc:	bl	401580 <strcmp@plt>
  4038c0:	cmp	w0, #0x0
  4038c4:	cset	w1, ne  // ne = any
  4038c8:	mov	w0, w1
  4038cc:	ldp	x29, x30, [sp], #16
  4038d0:	ret
  4038d4:	ldrb	w2, [x0, #1]
  4038d8:	mov	w1, #0x0                   	// #0
  4038dc:	cbnz	w2, 4038b4 <ferror@plt+0x21e4>
  4038e0:	mov	w0, w1
  4038e4:	ldp	x29, x30, [sp], #16
  4038e8:	ret
  4038ec:	nop
  4038f0:	stp	x29, x30, [sp, #-16]!
  4038f4:	mov	w0, #0xe                   	// #14
  4038f8:	mov	x29, sp
  4038fc:	bl	401470 <nl_langinfo@plt>
  403900:	cbz	x0, 403920 <ferror@plt+0x2250>
  403904:	ldrb	w2, [x0]
  403908:	adrp	x1, 406000 <ferror@plt+0x4930>
  40390c:	add	x1, x1, #0x170
  403910:	cmp	w2, #0x0
  403914:	csel	x0, x1, x0, eq  // eq = none
  403918:	ldp	x29, x30, [sp], #16
  40391c:	ret
  403920:	ldp	x29, x30, [sp], #16
  403924:	adrp	x0, 406000 <ferror@plt+0x4930>
  403928:	add	x0, x0, #0x170
  40392c:	ret
  403930:	stp	x29, x30, [sp, #-32]!
  403934:	mov	x29, sp
  403938:	str	x19, [sp, #16]
  40393c:	mov	w19, w0
  403940:	bl	401490 <wcwidth@plt>
  403944:	tbz	w0, #31, 403958 <ferror@plt+0x2288>
  403948:	mov	w0, w19
  40394c:	bl	401440 <iswcntrl@plt>
  403950:	cmp	w0, #0x0
  403954:	cset	w0, eq  // eq = none
  403958:	ldr	x19, [sp, #16]
  40395c:	ldp	x29, x30, [sp], #32
  403960:	ret
  403964:	nop
  403968:	stp	x29, x30, [sp, #-32]!
  40396c:	mov	x29, sp
  403970:	stp	x19, x20, [sp, #16]
  403974:	mov	x20, x0
  403978:	mov	x0, x1
  40397c:	mov	x19, x1
  403980:	ldr	x2, [x1, #8]
  403984:	ldr	x1, [x0], #24
  403988:	cmp	x1, x0
  40398c:	b.eq	4039b8 <ferror@plt+0x22e8>  // b.none
  403990:	str	x1, [x20]
  403994:	ldrb	w0, [x19, #16]
  403998:	str	x2, [x20, #8]
  40399c:	strb	w0, [x20, #16]
  4039a0:	cbz	w0, 4039ac <ferror@plt+0x22dc>
  4039a4:	ldr	w0, [x19, #20]
  4039a8:	str	w0, [x20, #20]
  4039ac:	ldp	x19, x20, [sp, #16]
  4039b0:	ldp	x29, x30, [sp], #32
  4039b4:	ret
  4039b8:	add	x3, x20, #0x18
  4039bc:	mov	x0, x3
  4039c0:	bl	401380 <memcpy@plt>
  4039c4:	ldr	x2, [x19, #8]
  4039c8:	str	x0, [x20]
  4039cc:	b	403994 <ferror@plt+0x22c4>
  4039d0:	ubfx	x2, x0, #5, #3
  4039d4:	adrp	x1, 406000 <ferror@plt+0x4930>
  4039d8:	add	x1, x1, #0x180
  4039dc:	ldr	w1, [x1, x2, lsl #2]
  4039e0:	lsr	w0, w1, w0
  4039e4:	and	w0, w0, #0x1
  4039e8:	ret
  4039ec:	nop
  4039f0:	stp	x29, x30, [sp, #-48]!
  4039f4:	cmp	xzr, x2, lsr #61
  4039f8:	mov	x29, sp
  4039fc:	stp	x19, x20, [sp, #16]
  403a00:	mov	x19, x1
  403a04:	cset	x1, ne  // ne = any
  403a08:	stp	x21, x22, [sp, #32]
  403a0c:	tbnz	x2, #60, 403b14 <ferror@plt+0x2444>
  403a10:	cbnz	x1, 403b14 <ferror@plt+0x2444>
  403a14:	mov	x20, x0
  403a18:	lsl	x0, x2, #3
  403a1c:	mov	x21, x2
  403a20:	mov	x22, x3
  403a24:	cmp	x0, #0xfa0
  403a28:	b.hi	403b0c <ferror@plt+0x243c>  // b.pmore
  403a2c:	add	x0, x0, #0x2e
  403a30:	and	x0, x0, #0xfffffffffffffff0
  403a34:	sub	sp, sp, x0
  403a38:	add	x1, sp, #0x1f
  403a3c:	and	x0, x1, #0xffffffffffffffe0
  403a40:	cbz	x0, 403b14 <ferror@plt+0x2444>
  403a44:	mov	x1, #0x1                   	// #1
  403a48:	str	x1, [x0, #8]
  403a4c:	cmp	x21, #0x2
  403a50:	b.ls	403aa0 <ferror@plt+0x23d0>  // b.plast
  403a54:	sub	x7, x19, #0x1
  403a58:	mov	x4, #0x0                   	// #0
  403a5c:	mov	x6, #0x2                   	// #2
  403a60:	ldrb	w1, [x7, x6]
  403a64:	ldrb	w2, [x19, x4]
  403a68:	cmp	w2, w1
  403a6c:	b.eq	403a88 <ferror@plt+0x23b8>  // b.none
  403a70:	cbz	x4, 403b38 <ferror@plt+0x2468>
  403a74:	ldr	x5, [x0, x4, lsl #3]
  403a78:	sub	x4, x4, x5
  403a7c:	ldrb	w5, [x19, x4]
  403a80:	cmp	w5, w1
  403a84:	b.ne	403a70 <ferror@plt+0x23a0>  // b.any
  403a88:	add	x4, x4, #0x1
  403a8c:	sub	x1, x6, x4
  403a90:	str	x1, [x0, x6, lsl #3]
  403a94:	add	x6, x6, #0x1
  403a98:	cmp	x21, x6
  403a9c:	b.ne	403a60 <ferror@plt+0x2390>  // b.any
  403aa0:	str	xzr, [x22]
  403aa4:	ldrb	w4, [x20]
  403aa8:	cbz	w4, 403af0 <ferror@plt+0x2420>
  403aac:	mov	x5, x20
  403ab0:	mov	x1, #0x0                   	// #0
  403ab4:	b	403ad0 <ferror@plt+0x2400>
  403ab8:	cbz	x1, 403b2c <ferror@plt+0x245c>
  403abc:	ldr	x2, [x0, x1, lsl #3]
  403ac0:	add	x20, x20, x2
  403ac4:	sub	x1, x1, x2
  403ac8:	ldrb	w4, [x5]
  403acc:	cbz	w4, 403af0 <ferror@plt+0x2420>
  403ad0:	ldrb	w6, [x19, x1]
  403ad4:	cmp	w6, w4
  403ad8:	b.ne	403ab8 <ferror@plt+0x23e8>  // b.any
  403adc:	add	x1, x1, #0x1
  403ae0:	add	x5, x5, #0x1
  403ae4:	cmp	x21, x1
  403ae8:	b.ne	403ac8 <ferror@plt+0x23f8>  // b.any
  403aec:	str	x20, [x22]
  403af0:	bl	405578 <ferror@plt+0x3ea8>
  403af4:	mov	sp, x29
  403af8:	mov	w0, #0x1                   	// #1
  403afc:	ldp	x19, x20, [sp, #16]
  403b00:	ldp	x21, x22, [sp, #32]
  403b04:	ldp	x29, x30, [sp], #48
  403b08:	ret
  403b0c:	bl	405530 <ferror@plt+0x3e60>
  403b10:	cbnz	x0, 403a44 <ferror@plt+0x2374>
  403b14:	mov	sp, x29
  403b18:	mov	w0, #0x0                   	// #0
  403b1c:	ldp	x19, x20, [sp, #16]
  403b20:	ldp	x21, x22, [sp, #32]
  403b24:	ldp	x29, x30, [sp], #48
  403b28:	ret
  403b2c:	add	x20, x20, #0x1
  403b30:	add	x5, x5, #0x1
  403b34:	b	403ac8 <ferror@plt+0x23f8>
  403b38:	mov	x4, #0x0                   	// #0
  403b3c:	str	x6, [x0, x6, lsl #3]
  403b40:	b	403a94 <ferror@plt+0x23c4>
  403b44:	nop
  403b48:	stp	x29, x30, [sp, #-16]!
  403b4c:	adrp	x3, 406000 <ferror@plt+0x4930>
  403b50:	adrp	x1, 406000 <ferror@plt+0x4930>
  403b54:	mov	x29, sp
  403b58:	adrp	x0, 406000 <ferror@plt+0x4930>
  403b5c:	add	x3, x3, #0x1a0
  403b60:	add	x1, x1, #0x98
  403b64:	add	x0, x0, #0xa8
  403b68:	mov	w2, #0xb3                  	// #179
  403b6c:	bl	401670 <__assert_fail@plt>
  403b70:	stp	x29, x30, [sp, #-304]!
  403b74:	mov	x29, sp
  403b78:	stp	x19, x20, [sp, #16]
  403b7c:	mov	x19, x1
  403b80:	stp	x21, x22, [sp, #32]
  403b84:	stp	x23, x24, [sp, #48]
  403b88:	mov	x24, x0
  403b8c:	mov	x0, x1
  403b90:	stp	x25, x26, [sp, #64]
  403b94:	stp	x27, x28, [sp, #80]
  403b98:	str	x2, [x29, #104]
  403b9c:	bl	4055a0 <ferror@plt+0x3ed0>
  403ba0:	mov	x1, #0x38                  	// #56
  403ba4:	mov	x22, x0
  403ba8:	umulh	x0, x0, x1
  403bac:	mul	x1, x22, x1
  403bb0:	cmp	x0, #0x0
  403bb4:	cset	x0, ne  // ne = any
  403bb8:	tbnz	x1, #63, 403f50 <ferror@plt+0x2880>
  403bbc:	cbnz	x0, 403f50 <ferror@plt+0x2880>
  403bc0:	lsl	x0, x22, #3
  403bc4:	sub	x0, x0, x22
  403bc8:	lsl	x0, x0, #3
  403bcc:	cmp	x0, #0xfa0
  403bd0:	b.hi	403f74 <ferror@plt+0x28a4>  // b.pmore
  403bd4:	add	x0, x0, #0x2e
  403bd8:	and	x0, x0, #0xfffffffffffffff0
  403bdc:	sub	sp, sp, x0
  403be0:	add	x20, sp, #0x1f
  403be4:	and	x20, x20, #0xffffffffffffffe0
  403be8:	cbz	x20, 403f50 <ferror@plt+0x2880>
  403bec:	strb	wzr, [x29, #112]
  403bf0:	add	x21, x22, x22, lsl #1
  403bf4:	stur	xzr, [x29, #116]
  403bf8:	adrp	x25, 406000 <ferror@plt+0x4930>
  403bfc:	ldrb	w0, [x29, #112]
  403c00:	add	x26, x29, #0x74
  403c04:	strb	wzr, [x29, #124]
  403c08:	add	x21, x20, x21, lsl #4
  403c0c:	str	x19, [x29, #128]
  403c10:	add	x25, x25, #0x180
  403c14:	mov	x27, x20
  403c18:	cbnz	w0, 403c9c <ferror@plt+0x25cc>
  403c1c:	nop
  403c20:	ldrb	w1, [x19]
  403c24:	ubfx	x0, x1, #5, #3
  403c28:	ldr	w0, [x25, x0, lsl #2]
  403c2c:	lsr	w0, w0, w1
  403c30:	tbz	w0, #0, 403f80 <ferror@plt+0x28b0>
  403c34:	mov	x0, #0x1                   	// #1
  403c38:	str	x0, [x29, #136]
  403c3c:	ldrb	w1, [x19]
  403c40:	strb	w0, [x29, #124]
  403c44:	strb	w0, [x29, #144]
  403c48:	mov	w19, w1
  403c4c:	str	w1, [x29, #148]
  403c50:	cbz	w19, 403d00 <ferror@plt+0x2630>
  403c54:	mov	w3, #0x1                   	// #1
  403c58:	ldp	x1, x2, [x29, #128]
  403c5c:	add	x0, x29, #0x98
  403c60:	cmp	x1, x0
  403c64:	b.eq	403f98 <ferror@plt+0x28c8>  // b.none
  403c68:	str	x1, [x27]
  403c6c:	str	x2, [x27, #8]
  403c70:	strb	w3, [x27, #16]
  403c74:	cbz	w3, 403c80 <ferror@plt+0x25b0>
  403c78:	ldr	w0, [x29, #148]
  403c7c:	str	w0, [x27, #20]
  403c80:	ldr	x19, [x29, #128]
  403c84:	strb	wzr, [x29, #124]
  403c88:	ldrb	w0, [x29, #112]
  403c8c:	add	x27, x27, #0x30
  403c90:	add	x19, x19, x2
  403c94:	str	x19, [x29, #128]
  403c98:	cbz	w0, 403c20 <ferror@plt+0x2550>
  403c9c:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  403ca0:	mov	x1, x0
  403ca4:	mov	x0, x19
  403ca8:	bl	402f90 <ferror@plt+0x18c0>
  403cac:	mov	x2, x0
  403cb0:	add	x0, x29, #0x70
  403cb4:	mov	x1, x19
  403cb8:	add	x3, x29, #0x74
  403cbc:	add	x0, x0, #0x24
  403cc0:	bl	403798 <ferror@plt+0x20c8>
  403cc4:	str	x0, [x29, #136]
  403cc8:	cmn	x0, #0x1
  403ccc:	b.eq	403fb4 <ferror@plt+0x28e4>  // b.none
  403cd0:	cmn	x0, #0x2
  403cd4:	b.eq	403fcc <ferror@plt+0x28fc>  // b.none
  403cd8:	cbz	x0, 403fec <ferror@plt+0x291c>
  403cdc:	ldr	w19, [x29, #148]
  403ce0:	mov	w28, #0x1                   	// #1
  403ce4:	add	x0, x29, #0x74
  403ce8:	strb	w28, [x29, #144]
  403cec:	bl	401540 <mbsinit@plt>
  403cf0:	cbz	w0, 403cf8 <ferror@plt+0x2628>
  403cf4:	strb	wzr, [x29, #112]
  403cf8:	strb	w28, [x29, #124]
  403cfc:	cbnz	w19, 403c54 <ferror@plt+0x2584>
  403d00:	mov	x0, #0x1                   	// #1
  403d04:	str	x0, [x21, #8]
  403d08:	cmp	x22, #0x2
  403d0c:	add	x25, x20, #0x30
  403d10:	mov	x19, #0x0                   	// #0
  403d14:	mov	x27, #0x2                   	// #2
  403d18:	b.ls	403d9c <ferror@plt+0x26cc>  // b.plast
  403d1c:	nop
  403d20:	ldrb	w0, [x25, #16]
  403d24:	cbnz	w0, 404038 <ferror@plt+0x2968>
  403d28:	add	x1, x19, x19, lsl #1
  403d2c:	ldr	x26, [x25, #8]
  403d30:	lsl	x1, x1, #4
  403d34:	add	x0, x20, x1
  403d38:	ldr	x0, [x0, #8]
  403d3c:	cmp	x26, x0
  403d40:	b.eq	403d6c <ferror@plt+0x269c>  // b.none
  403d44:	nop
  403d48:	cbz	x19, 404060 <ferror@plt+0x2990>
  403d4c:	ldr	x0, [x21, x19, lsl #3]
  403d50:	sub	x19, x19, x0
  403d54:	add	x1, x19, x19, lsl #1
  403d58:	lsl	x1, x1, #4
  403d5c:	add	x0, x20, x1
  403d60:	ldr	x0, [x0, #8]
  403d64:	cmp	x26, x0
  403d68:	b.ne	403d48 <ferror@plt+0x2678>  // b.any
  403d6c:	ldr	x1, [x20, x1]
  403d70:	mov	x2, x26
  403d74:	ldr	x0, [x25]
  403d78:	bl	401550 <memcmp@plt>
  403d7c:	cbnz	w0, 403d48 <ferror@plt+0x2678>
  403d80:	add	x19, x19, #0x1
  403d84:	sub	x0, x27, x19
  403d88:	str	x0, [x21, x27, lsl #3]
  403d8c:	add	x27, x27, #0x1
  403d90:	add	x25, x25, #0x30
  403d94:	cmp	x22, x27
  403d98:	b.ne	403d20 <ferror@plt+0x2650>  // b.any
  403d9c:	ldr	x1, [x29, #104]
  403da0:	strb	wzr, [x29, #176]
  403da4:	stur	xzr, [x29, #180]
  403da8:	add	x27, x29, #0xf4
  403dac:	strb	wzr, [x29, #188]
  403db0:	add	x26, x29, #0xb4
  403db4:	str	xzr, [x1]
  403db8:	mov	w0, #0x0                   	// #0
  403dbc:	str	x24, [x29, #192]
  403dc0:	mov	x23, #0x0                   	// #0
  403dc4:	strb	wzr, [x29, #240]
  403dc8:	mov	w25, #0x1                   	// #1
  403dcc:	stur	xzr, [x29, #244]
  403dd0:	strb	wzr, [x29, #252]
  403dd4:	str	x24, [x29, #256]
  403dd8:	cbz	w0, 404210 <ferror@plt+0x2b40>
  403ddc:	ldrb	w0, [x29, #272]
  403de0:	cbnz	w0, 404324 <ferror@plt+0x2c54>
  403de4:	add	x0, x23, x23, lsl #1
  403de8:	add	x0, x20, x0, lsl #4
  403dec:	ldr	x1, [x0, #8]
  403df0:	ldr	x19, [x29, #264]
  403df4:	cmp	x1, x19
  403df8:	b.eq	40406c <ferror@plt+0x299c>  // b.none
  403dfc:	cbnz	x23, 4040f4 <ferror@plt+0x2a24>
  403e00:	ldrb	w0, [x29, #188]
  403e04:	cbnz	w0, 404310 <ferror@plt+0x2c40>
  403e08:	ldrb	w0, [x29, #176]
  403e0c:	ldr	x19, [x29, #192]
  403e10:	cbnz	w0, 404274 <ferror@plt+0x2ba4>
  403e14:	ldrb	w1, [x19]
  403e18:	adrp	x0, 406000 <ferror@plt+0x4930>
  403e1c:	add	x0, x0, #0x180
  403e20:	ubfx	x2, x1, #5, #3
  403e24:	ldr	w0, [x0, x2, lsl #2]
  403e28:	lsr	w0, w0, w1
  403e2c:	tbz	w0, #0, 404264 <ferror@plt+0x2b94>
  403e30:	mov	x0, #0x1                   	// #1
  403e34:	str	x0, [x29, #200]
  403e38:	ldrb	w1, [x19]
  403e3c:	strb	w0, [x29, #188]
  403e40:	strb	w0, [x29, #208]
  403e44:	mov	w19, w1
  403e48:	str	w1, [x29, #212]
  403e4c:	cbz	w19, 404170 <ferror@plt+0x2aa0>
  403e50:	ldr	x19, [x29, #192]
  403e54:	strb	wzr, [x29, #188]
  403e58:	ldr	x0, [x29, #200]
  403e5c:	strb	wzr, [x29, #252]
  403e60:	ldr	x24, [x29, #256]
  403e64:	add	x19, x19, x0
  403e68:	ldr	x0, [x29, #264]
  403e6c:	str	x19, [x29, #192]
  403e70:	add	x24, x24, x0
  403e74:	ldrb	w0, [x29, #240]
  403e78:	str	x24, [x29, #256]
  403e7c:	cbz	w0, 4040a4 <ferror@plt+0x29d4>
  403e80:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  403e84:	mov	x1, x0
  403e88:	mov	x0, x24
  403e8c:	bl	402f90 <ferror@plt+0x18c0>
  403e90:	mov	x2, x0
  403e94:	add	x0, x29, #0xf0
  403e98:	mov	x1, x24
  403e9c:	add	x3, x29, #0xf4
  403ea0:	add	x0, x0, #0x24
  403ea4:	bl	403798 <ferror@plt+0x20c8>
  403ea8:	str	x0, [x29, #264]
  403eac:	cmn	x0, #0x1
  403eb0:	b.eq	404250 <ferror@plt+0x2b80>  // b.none
  403eb4:	cmn	x0, #0x2
  403eb8:	b.eq	4042d8 <ferror@plt+0x2c08>  // b.none
  403ebc:	cbz	x0, 4042f0 <ferror@plt+0x2c20>
  403ec0:	ldr	w19, [x29, #276]
  403ec4:	add	x0, x29, #0xf4
  403ec8:	strb	w25, [x29, #272]
  403ecc:	bl	401540 <mbsinit@plt>
  403ed0:	cbz	w0, 403ed8 <ferror@plt+0x2808>
  403ed4:	strb	wzr, [x29, #240]
  403ed8:	strb	w25, [x29, #252]
  403edc:	cbz	w19, 403f24 <ferror@plt+0x2854>
  403ee0:	add	x0, x23, x23, lsl #1
  403ee4:	add	x0, x20, x0, lsl #4
  403ee8:	ldrb	w1, [x0, #16]
  403eec:	cbz	w1, 403dec <ferror@plt+0x271c>
  403ef0:	ldr	w0, [x0, #20]
  403ef4:	cmp	w0, w19
  403ef8:	b.ne	403dfc <ferror@plt+0x272c>  // b.any
  403efc:	ldp	x24, x19, [x29, #256]
  403f00:	strb	wzr, [x29, #252]
  403f04:	add	x23, x23, #0x1
  403f08:	cmp	x22, x23
  403f0c:	add	x24, x24, x19
  403f10:	str	x24, [x29, #256]
  403f14:	b.ne	40409c <ferror@plt+0x29cc>  // b.any
  403f18:	ldr	x1, [x29, #104]
  403f1c:	ldr	x0, [x29, #192]
  403f20:	str	x0, [x1]
  403f24:	mov	x0, x20
  403f28:	bl	405578 <ferror@plt+0x3ea8>
  403f2c:	mov	sp, x29
  403f30:	mov	w0, #0x1                   	// #1
  403f34:	ldp	x19, x20, [sp, #16]
  403f38:	ldp	x21, x22, [sp, #32]
  403f3c:	ldp	x23, x24, [sp, #48]
  403f40:	ldp	x25, x26, [sp, #64]
  403f44:	ldp	x27, x28, [sp, #80]
  403f48:	ldp	x29, x30, [sp], #304
  403f4c:	ret
  403f50:	mov	sp, x29
  403f54:	mov	w0, #0x0                   	// #0
  403f58:	ldp	x19, x20, [sp, #16]
  403f5c:	ldp	x21, x22, [sp, #32]
  403f60:	ldp	x23, x24, [sp, #48]
  403f64:	ldp	x25, x26, [sp, #64]
  403f68:	ldp	x27, x28, [sp, #80]
  403f6c:	ldp	x29, x30, [sp], #304
  403f70:	ret
  403f74:	bl	405530 <ferror@plt+0x3e60>
  403f78:	mov	x20, x0
  403f7c:	b	403be8 <ferror@plt+0x2518>
  403f80:	mov	x0, x26
  403f84:	bl	401540 <mbsinit@plt>
  403f88:	cbz	w0, 404380 <ferror@plt+0x2cb0>
  403f8c:	mov	w0, #0x1                   	// #1
  403f90:	strb	w0, [x29, #112]
  403f94:	b	403c9c <ferror@plt+0x25cc>
  403f98:	add	x4, x27, #0x18
  403f9c:	mov	x0, x4
  403fa0:	bl	401380 <memcpy@plt>
  403fa4:	ldrb	w3, [x29, #144]
  403fa8:	ldr	x2, [x29, #136]
  403fac:	str	x0, [x27]
  403fb0:	b	403c6c <ferror@plt+0x259c>
  403fb4:	mov	x0, #0x1                   	// #1
  403fb8:	mov	w3, #0x0                   	// #0
  403fbc:	strb	w0, [x29, #124]
  403fc0:	str	x0, [x29, #136]
  403fc4:	strb	wzr, [x29, #144]
  403fc8:	b	403c58 <ferror@plt+0x2588>
  403fcc:	ldr	x0, [x29, #128]
  403fd0:	bl	4013b0 <strlen@plt>
  403fd4:	str	x0, [x29, #136]
  403fd8:	mov	w1, #0x1                   	// #1
  403fdc:	mov	w3, #0x0                   	// #0
  403fe0:	strb	w1, [x29, #124]
  403fe4:	strb	wzr, [x29, #144]
  403fe8:	b	403c58 <ferror@plt+0x2588>
  403fec:	ldr	x0, [x29, #128]
  403ff0:	mov	x1, #0x1                   	// #1
  403ff4:	str	x1, [x29, #136]
  403ff8:	ldrb	w0, [x0]
  403ffc:	cbnz	w0, 4043a0 <ferror@plt+0x2cd0>
  404000:	ldr	w19, [x29, #148]
  404004:	cbz	w19, 403ce0 <ferror@plt+0x2610>
  404008:	bl	403b48 <ferror@plt+0x2478>
  40400c:	ldr	x0, [x1, #8]
  404010:	ldr	x2, [x25, #8]
  404014:	cmp	x2, x0
  404018:	b.ne	40402c <ferror@plt+0x295c>  // b.any
  40401c:	ldr	x1, [x1]
  404020:	ldr	x0, [x25]
  404024:	bl	401550 <memcmp@plt>
  404028:	cbz	w0, 403d80 <ferror@plt+0x26b0>
  40402c:	cbz	x19, 404060 <ferror@plt+0x2990>
  404030:	ldr	x0, [x21, x19, lsl #3]
  404034:	sub	x19, x19, x0
  404038:	add	x1, x19, x19, lsl #1
  40403c:	add	x1, x20, x1, lsl #4
  404040:	ldrb	w0, [x1, #16]
  404044:	cbz	w0, 40400c <ferror@plt+0x293c>
  404048:	ldr	w0, [x1, #20]
  40404c:	ldr	w1, [x25, #20]
  404050:	cmp	w1, w0
  404054:	b.eq	403d80 <ferror@plt+0x26b0>  // b.none
  404058:	cbnz	x19, 404030 <ferror@plt+0x2960>
  40405c:	nop
  404060:	mov	x19, #0x0                   	// #0
  404064:	str	x27, [x21, x27, lsl #3]
  404068:	b	403d8c <ferror@plt+0x26bc>
  40406c:	ldr	x0, [x0]
  404070:	mov	x2, x19
  404074:	ldr	x24, [x29, #256]
  404078:	mov	x1, x24
  40407c:	bl	401550 <memcmp@plt>
  404080:	cbnz	w0, 403dfc <ferror@plt+0x272c>
  404084:	add	x24, x24, x19
  404088:	strb	wzr, [x29, #252]
  40408c:	str	x24, [x29, #256]
  404090:	add	x23, x23, #0x1
  404094:	cmp	x22, x23
  404098:	b.eq	403f18 <ferror@plt+0x2848>  // b.none
  40409c:	ldrb	w0, [x29, #240]
  4040a0:	cbnz	w0, 403e80 <ferror@plt+0x27b0>
  4040a4:	ldrb	w2, [x24]
  4040a8:	adrp	x1, 406000 <ferror@plt+0x4930>
  4040ac:	add	x1, x1, #0x180
  4040b0:	ubfx	x0, x2, #5, #3
  4040b4:	ldr	w0, [x1, x0, lsl #2]
  4040b8:	lsr	w0, w0, w2
  4040bc:	tbz	w0, #0, 4040e0 <ferror@plt+0x2a10>
  4040c0:	mov	x0, #0x1                   	// #1
  4040c4:	str	x0, [x29, #264]
  4040c8:	ldrb	w1, [x24]
  4040cc:	strb	w0, [x29, #252]
  4040d0:	mov	w19, w1
  4040d4:	strb	w0, [x29, #272]
  4040d8:	str	w1, [x29, #276]
  4040dc:	b	403edc <ferror@plt+0x280c>
  4040e0:	mov	x0, x27
  4040e4:	bl	401540 <mbsinit@plt>
  4040e8:	cbz	w0, 404380 <ferror@plt+0x2cb0>
  4040ec:	strb	w25, [x29, #240]
  4040f0:	b	403e80 <ferror@plt+0x27b0>
  4040f4:	ldr	x24, [x21, x23, lsl #3]
  4040f8:	sub	x28, x23, x24
  4040fc:	cbz	x24, 404208 <ferror@plt+0x2b38>
  404100:	ldrb	w0, [x29, #188]
  404104:	cbz	w0, 40432c <ferror@plt+0x2c5c>
  404108:	ldrb	w0, [x29, #208]
  40410c:	cbnz	w0, 404174 <ferror@plt+0x2aa4>
  404110:	ldr	x19, [x29, #192]
  404114:	strb	wzr, [x29, #188]
  404118:	ldr	x0, [x29, #200]
  40411c:	subs	x24, x24, #0x1
  404120:	add	x19, x19, x0
  404124:	str	x19, [x29, #192]
  404128:	b.eq	404204 <ferror@plt+0x2b34>  // b.none
  40412c:	ldrb	w0, [x29, #176]
  404130:	cbnz	w0, 404190 <ferror@plt+0x2ac0>
  404134:	ldrb	w2, [x19]
  404138:	adrp	x1, 406000 <ferror@plt+0x4930>
  40413c:	add	x1, x1, #0x180
  404140:	ubfx	x0, x2, #5, #3
  404144:	ldr	w0, [x1, x0, lsl #2]
  404148:	lsr	w0, w0, w2
  40414c:	tbz	w0, #0, 404180 <ferror@plt+0x2ab0>
  404150:	mov	x0, #0x1                   	// #1
  404154:	str	x0, [x29, #200]
  404158:	ldrb	w1, [x19]
  40415c:	strb	w0, [x29, #188]
  404160:	strb	w0, [x29, #208]
  404164:	mov	w19, w1
  404168:	str	w1, [x29, #212]
  40416c:	cbnz	w19, 404110 <ferror@plt+0x2a40>
  404170:	bl	401530 <abort@plt>
  404174:	ldr	w19, [x29, #212]
  404178:	cbnz	w19, 404110 <ferror@plt+0x2a40>
  40417c:	b	404170 <ferror@plt+0x2aa0>
  404180:	mov	x0, x26
  404184:	bl	401540 <mbsinit@plt>
  404188:	cbz	w0, 404380 <ferror@plt+0x2cb0>
  40418c:	strb	w25, [x29, #176]
  404190:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  404194:	mov	x1, x0
  404198:	mov	x0, x19
  40419c:	bl	402f90 <ferror@plt+0x18c0>
  4041a0:	mov	x2, x0
  4041a4:	add	x0, x29, #0xb0
  4041a8:	mov	x1, x19
  4041ac:	add	x3, x29, #0xb4
  4041b0:	add	x0, x0, #0x24
  4041b4:	bl	403798 <ferror@plt+0x20c8>
  4041b8:	str	x0, [x29, #200]
  4041bc:	cmn	x0, #0x1
  4041c0:	b.eq	4041f4 <ferror@plt+0x2b24>  // b.none
  4041c4:	cmn	x0, #0x2
  4041c8:	b.eq	404218 <ferror@plt+0x2b48>  // b.none
  4041cc:	cbz	x0, 404230 <ferror@plt+0x2b60>
  4041d0:	ldr	w19, [x29, #212]
  4041d4:	add	x0, x29, #0xb4
  4041d8:	strb	w25, [x29, #208]
  4041dc:	bl	401540 <mbsinit@plt>
  4041e0:	cbz	w0, 4041e8 <ferror@plt+0x2b18>
  4041e4:	strb	wzr, [x29, #176]
  4041e8:	strb	w25, [x29, #188]
  4041ec:	cbnz	w19, 404110 <ferror@plt+0x2a40>
  4041f0:	b	404170 <ferror@plt+0x2aa0>
  4041f4:	mov	x0, #0x1                   	// #1
  4041f8:	str	x0, [x29, #200]
  4041fc:	strb	wzr, [x29, #208]
  404200:	b	404110 <ferror@plt+0x2a40>
  404204:	mov	x23, x28
  404208:	ldrb	w0, [x29, #252]
  40420c:	cbnz	w0, 403ddc <ferror@plt+0x270c>
  404210:	ldr	x24, [x29, #256]
  404214:	b	40409c <ferror@plt+0x29cc>
  404218:	ldr	x19, [x29, #192]
  40421c:	mov	x0, x19
  404220:	bl	4013b0 <strlen@plt>
  404224:	str	x0, [x29, #200]
  404228:	strb	wzr, [x29, #208]
  40422c:	b	404114 <ferror@plt+0x2a44>
  404230:	ldr	x19, [x29, #192]
  404234:	mov	x0, #0x1                   	// #1
  404238:	str	x0, [x29, #200]
  40423c:	ldrb	w0, [x19]
  404240:	cbnz	w0, 4043a0 <ferror@plt+0x2cd0>
  404244:	ldr	w19, [x29, #212]
  404248:	cbz	w19, 4041d4 <ferror@plt+0x2b04>
  40424c:	bl	403b48 <ferror@plt+0x2478>
  404250:	mov	x0, #0x1                   	// #1
  404254:	strb	w0, [x29, #252]
  404258:	str	x0, [x29, #264]
  40425c:	strb	wzr, [x29, #272]
  404260:	b	403de4 <ferror@plt+0x2714>
  404264:	mov	x0, x26
  404268:	bl	401540 <mbsinit@plt>
  40426c:	cbz	w0, 404380 <ferror@plt+0x2cb0>
  404270:	strb	w25, [x29, #176]
  404274:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  404278:	mov	x1, x0
  40427c:	mov	x0, x19
  404280:	bl	402f90 <ferror@plt+0x18c0>
  404284:	mov	x2, x0
  404288:	add	x0, x29, #0xb0
  40428c:	mov	x1, x19
  404290:	add	x3, x29, #0xb4
  404294:	add	x0, x0, #0x24
  404298:	bl	403798 <ferror@plt+0x20c8>
  40429c:	str	x0, [x29, #200]
  4042a0:	cmn	x0, #0x1
  4042a4:	b.eq	404334 <ferror@plt+0x2c64>  // b.none
  4042a8:	cmn	x0, #0x2
  4042ac:	b.eq	404348 <ferror@plt+0x2c78>  // b.none
  4042b0:	cbz	x0, 404360 <ferror@plt+0x2c90>
  4042b4:	ldr	w19, [x29, #212]
  4042b8:	add	x0, x29, #0xb4
  4042bc:	strb	w25, [x29, #208]
  4042c0:	bl	401540 <mbsinit@plt>
  4042c4:	cbz	w0, 4042cc <ferror@plt+0x2bfc>
  4042c8:	strb	wzr, [x29, #176]
  4042cc:	strb	w25, [x29, #188]
  4042d0:	cbnz	w19, 403e50 <ferror@plt+0x2780>
  4042d4:	b	404170 <ferror@plt+0x2aa0>
  4042d8:	ldr	x0, [x29, #256]
  4042dc:	bl	4013b0 <strlen@plt>
  4042e0:	strb	w25, [x29, #252]
  4042e4:	str	x0, [x29, #264]
  4042e8:	strb	wzr, [x29, #272]
  4042ec:	b	403de4 <ferror@plt+0x2714>
  4042f0:	ldr	x24, [x29, #256]
  4042f4:	mov	x0, #0x1                   	// #1
  4042f8:	str	x0, [x29, #264]
  4042fc:	ldrb	w0, [x24]
  404300:	cbnz	w0, 4043a0 <ferror@plt+0x2cd0>
  404304:	ldr	w19, [x29, #276]
  404308:	cbz	w19, 403ec4 <ferror@plt+0x27f4>
  40430c:	bl	403b48 <ferror@plt+0x2478>
  404310:	ldrb	w0, [x29, #208]
  404314:	cbz	w0, 403e50 <ferror@plt+0x2780>
  404318:	ldr	w19, [x29, #212]
  40431c:	cbnz	w19, 403e50 <ferror@plt+0x2780>
  404320:	b	404170 <ferror@plt+0x2aa0>
  404324:	ldr	w19, [x29, #276]
  404328:	b	403edc <ferror@plt+0x280c>
  40432c:	ldr	x19, [x29, #192]
  404330:	b	40412c <ferror@plt+0x2a5c>
  404334:	mov	x0, #0x1                   	// #1
  404338:	str	x0, [x29, #200]
  40433c:	strb	wzr, [x29, #208]
  404340:	ldr	x19, [x29, #192]
  404344:	b	403e54 <ferror@plt+0x2784>
  404348:	ldr	x19, [x29, #192]
  40434c:	mov	x0, x19
  404350:	bl	4013b0 <strlen@plt>
  404354:	str	x0, [x29, #200]
  404358:	strb	wzr, [x29, #208]
  40435c:	b	403e54 <ferror@plt+0x2784>
  404360:	ldr	x19, [x29, #192]
  404364:	mov	x0, #0x1                   	// #1
  404368:	str	x0, [x29, #200]
  40436c:	ldrb	w0, [x19]
  404370:	cbnz	w0, 4043a0 <ferror@plt+0x2cd0>
  404374:	ldr	w19, [x29, #212]
  404378:	cbz	w19, 4042b8 <ferror@plt+0x2be8>
  40437c:	bl	403b48 <ferror@plt+0x2478>
  404380:	adrp	x3, 406000 <ferror@plt+0x4930>
  404384:	adrp	x1, 406000 <ferror@plt+0x4930>
  404388:	adrp	x0, 406000 <ferror@plt+0x4930>
  40438c:	add	x3, x3, #0x1a0
  404390:	add	x1, x1, #0x98
  404394:	add	x0, x0, #0xc0
  404398:	mov	w2, #0x96                  	// #150
  40439c:	bl	401670 <__assert_fail@plt>
  4043a0:	adrp	x3, 406000 <ferror@plt+0x4930>
  4043a4:	adrp	x1, 406000 <ferror@plt+0x4930>
  4043a8:	adrp	x0, 406000 <ferror@plt+0x4930>
  4043ac:	add	x3, x3, #0x1a0
  4043b0:	add	x1, x1, #0x98
  4043b4:	add	x0, x0, #0xd8
  4043b8:	mov	w2, #0xb2                  	// #178
  4043bc:	bl	401670 <__assert_fail@plt>
  4043c0:	stp	x29, x30, [sp, #-448]!
  4043c4:	mov	x29, sp
  4043c8:	stp	x21, x22, [sp, #32]
  4043cc:	mov	x21, x0
  4043d0:	stp	x23, x24, [sp, #48]
  4043d4:	mov	x24, x1
  4043d8:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4043dc:	cmp	x0, #0x1
  4043e0:	b.hi	404514 <ferror@plt+0x2e44>  // b.pmore
  4043e4:	ldrb	w23, [x24]
  4043e8:	mov	x0, x21
  4043ec:	cbz	w23, 4044b8 <ferror@plt+0x2de8>
  4043f0:	ldrb	w0, [x21]
  4043f4:	cbz	w0, 404500 <ferror@plt+0x2e30>
  4043f8:	mov	x22, #0x0                   	// #0
  4043fc:	mov	x2, #0x0                   	// #0
  404400:	mov	w0, #0x1                   	// #1
  404404:	stp	x19, x20, [sp, #16]
  404408:	stp	x25, x26, [sp, #64]
  40440c:	mov	x25, x24
  404410:	mov	x26, #0x0                   	// #0
  404414:	b	404468 <ferror@plt+0x2d98>
  404418:	cbz	x25, 404438 <ferror@plt+0x2d68>
  40441c:	mov	x0, x25
  404420:	sub	x1, x19, x26
  404424:	bl	4013f0 <strnlen@plt>
  404428:	add	x25, x25, x0
  40442c:	ldrb	w0, [x25]
  404430:	cbnz	w0, 404814 <ferror@plt+0x3144>
  404434:	mov	x26, x19
  404438:	mov	x0, x24
  40443c:	bl	4013b0 <strlen@plt>
  404440:	add	x3, sp, #0x180
  404444:	mov	x2, x0
  404448:	mov	x1, x24
  40444c:	mov	x0, x20
  404450:	bl	4039f0 <ferror@plt+0x2320>
  404454:	ands	w0, w0, #0xff
  404458:	b.ne	404fa8 <ferror@plt+0x38d8>  // b.any
  40445c:	mov	x25, #0x0                   	// #0
  404460:	mov	x21, x20
  404464:	mov	x2, x19
  404468:	mov	x20, x21
  40446c:	add	x22, x22, #0x1
  404470:	add	x19, x2, #0x1
  404474:	ldrb	w1, [x20], #1
  404478:	cmp	w1, w23
  40447c:	b.eq	4044c8 <ferror@plt+0x2df8>  // b.none
  404480:	ldrb	w1, [x20]
  404484:	cbz	w1, 4044f8 <ferror@plt+0x2e28>
  404488:	cmp	x22, #0x9
  40448c:	cset	w1, hi  // hi = pmore
  404490:	ands	w21, w0, w1
  404494:	b.eq	404460 <ferror@plt+0x2d90>  // b.none
  404498:	add	x0, x22, x22, lsl #2
  40449c:	cmp	x19, x0
  4044a0:	b.cs	404418 <ferror@plt+0x2d48>  // b.hs, b.nlast
  4044a4:	mov	w0, w21
  4044a8:	b	404460 <ferror@plt+0x2d90>
  4044ac:	ldp	x19, x20, [sp, #16]
  4044b0:	mov	x0, x21
  4044b4:	ldp	x25, x26, [sp, #64]
  4044b8:	ldp	x21, x22, [sp, #32]
  4044bc:	ldp	x23, x24, [sp, #48]
  4044c0:	ldp	x29, x30, [sp], #448
  4044c4:	ret
  4044c8:	ldrb	w1, [x24, #1]
  4044cc:	cbz	w1, 4044ac <ferror@plt+0x2ddc>
  4044d0:	sub	x4, x21, x2
  4044d4:	sub	x3, x24, x2
  4044d8:	b	4044f0 <ferror@plt+0x2e20>
  4044dc:	add	x19, x19, #0x1
  4044e0:	cmp	w2, w1
  4044e4:	b.ne	404480 <ferror@plt+0x2db0>  // b.any
  4044e8:	ldrb	w1, [x3, x19]
  4044ec:	cbz	w1, 4044ac <ferror@plt+0x2ddc>
  4044f0:	ldrb	w2, [x4, x19]
  4044f4:	cbnz	w2, 4044dc <ferror@plt+0x2e0c>
  4044f8:	ldp	x19, x20, [sp, #16]
  4044fc:	ldp	x25, x26, [sp, #64]
  404500:	mov	x0, #0x0                   	// #0
  404504:	ldp	x21, x22, [sp, #32]
  404508:	ldp	x23, x24, [sp, #48]
  40450c:	ldp	x29, x30, [sp], #448
  404510:	ret
  404514:	stp	x19, x20, [sp, #16]
  404518:	adrp	x23, 406000 <ferror@plt+0x4930>
  40451c:	add	x23, x23, #0x180
  404520:	ldrb	w1, [x24]
  404524:	add	x19, sp, #0x84
  404528:	strb	wzr, [sp, #128]
  40452c:	stur	xzr, [sp, #132]
  404530:	ubfx	x0, x1, #5, #3
  404534:	strb	wzr, [sp, #140]
  404538:	str	x24, [sp, #144]
  40453c:	ldr	w0, [x23, x0, lsl #2]
  404540:	lsr	w0, w0, w1
  404544:	tbz	w0, #0, 404de4 <ferror@plt+0x3714>
  404548:	mov	x0, #0x1                   	// #1
  40454c:	strb	w0, [sp, #140]
  404550:	str	x0, [sp, #152]
  404554:	mov	w19, w1
  404558:	strb	w0, [sp, #160]
  40455c:	str	w1, [sp, #164]
  404560:	cbz	w19, 404820 <ferror@plt+0x3150>
  404564:	stp	x25, x26, [sp, #64]
  404568:	stp	x27, x28, [sp, #80]
  40456c:	mov	w0, #0x1                   	// #1
  404570:	str	w0, [sp, #116]
  404574:	add	x0, sp, #0x200
  404578:	strb	wzr, [sp, #256]
  40457c:	add	x27, sp, #0x144
  404580:	str	xzr, [sp, #120]
  404584:	add	x25, sp, #0x184
  404588:	stur	xzr, [x0, #-252]
  40458c:	mov	x22, x21
  404590:	ldrb	w0, [sp, #256]
  404594:	add	x20, sp, #0x100
  404598:	strb	wzr, [sp, #192]
  40459c:	mov	x26, #0x0                   	// #0
  4045a0:	stur	xzr, [sp, #196]
  4045a4:	mov	x19, #0x0                   	// #0
  4045a8:	strb	wzr, [sp, #204]
  4045ac:	str	x24, [sp, #208]
  4045b0:	strb	wzr, [sp, #268]
  4045b4:	str	x21, [sp, #272]
  4045b8:	cbnz	w0, 404868 <ferror@plt+0x3198>
  4045bc:	nop
  4045c0:	ldrb	w1, [x22]
  4045c4:	ubfx	x0, x1, #5, #3
  4045c8:	ldr	w0, [x23, x0, lsl #2]
  4045cc:	lsr	w0, w0, w1
  4045d0:	tbz	w0, #0, 404a8c <ferror@plt+0x33bc>
  4045d4:	mov	x0, #0x1                   	// #1
  4045d8:	str	x0, [sp, #280]
  4045dc:	ldrb	w1, [x22]
  4045e0:	strb	w0, [sp, #268]
  4045e4:	mov	w22, w1
  4045e8:	strb	w0, [sp, #288]
  4045ec:	str	w1, [sp, #292]
  4045f0:	cbz	w22, 40494c <ferror@plt+0x327c>
  4045f4:	cmp	x26, #0x9
  4045f8:	ldr	w1, [sp, #116]
  4045fc:	cset	w0, hi  // hi = pmore
  404600:	ands	w0, w1, w0
  404604:	b.eq	404a84 <ferror@plt+0x33b4>  // b.none
  404608:	add	x1, x26, x26, lsl #2
  40460c:	cmp	x19, x1
  404610:	b.cs	404ab0 <ferror@plt+0x33e0>  // b.hs, b.nlast
  404614:	add	x19, x19, #0x1
  404618:	str	w0, [sp, #116]
  40461c:	ldrb	w0, [sp, #160]
  404620:	cbz	w0, 4049c8 <ferror@plt+0x32f8>
  404624:	ldr	w0, [sp, #164]
  404628:	ldr	w1, [sp, #292]
  40462c:	cmp	w1, w0
  404630:	b.ne	404848 <ferror@plt+0x3178>  // b.any
  404634:	ldrb	w6, [x24]
  404638:	ldp	x2, x0, [sp, #272]
  40463c:	str	x0, [sp, #344]
  404640:	ldp	x4, x5, [sp, #256]
  404644:	ubfx	x0, x6, #5, #3
  404648:	ldr	x1, [sp, #344]
  40464c:	stp	x4, x5, [sp, #320]
  404650:	ldr	w0, [x23, x0, lsl #2]
  404654:	add	x1, x1, x2
  404658:	strb	wzr, [sp, #384]
  40465c:	strb	wzr, [sp, #396]
  404660:	str	x24, [sp, #400]
  404664:	lsr	w0, w0, w6
  404668:	ldp	x4, x5, [sp, #288]
  40466c:	str	xzr, [x25]
  404670:	ldp	x2, x3, [sp, #304]
  404674:	strb	wzr, [sp, #332]
  404678:	str	x1, [sp, #336]
  40467c:	stp	x4, x5, [sp, #352]
  404680:	stp	x2, x3, [sp, #368]
  404684:	tbz	w0, #0, 404d6c <ferror@plt+0x369c>
  404688:	mov	x0, #0x1                   	// #1
  40468c:	mov	w28, w6
  404690:	mov	x22, x0
  404694:	strb	w0, [sp, #396]
  404698:	str	x0, [sp, #408]
  40469c:	strb	w0, [sp, #416]
  4046a0:	str	w6, [sp, #420]
  4046a4:	cbz	w28, 405028 <ferror@plt+0x3958>
  4046a8:	ldr	x20, [sp, #400]
  4046ac:	add	x0, sp, #0x1a4
  4046b0:	str	x0, [sp, #104]
  4046b4:	add	x28, x20, x22
  4046b8:	ldrb	w0, [sp, #384]
  4046bc:	add	x19, x19, #0x1
  4046c0:	strb	wzr, [sp, #396]
  4046c4:	mov	w22, #0x1                   	// #1
  4046c8:	str	x28, [sp, #400]
  4046cc:	mov	x20, #0x1                   	// #1
  4046d0:	cbnz	w0, 404798 <ferror@plt+0x30c8>
  4046d4:	nop
  4046d8:	ldrb	w1, [x28]
  4046dc:	ubfx	x0, x1, #5, #3
  4046e0:	ldr	w0, [x23, x0, lsl #2]
  4046e4:	lsr	w0, w0, w1
  4046e8:	tbz	w0, #0, 40497c <ferror@plt+0x32ac>
  4046ec:	str	x20, [sp, #408]
  4046f0:	ldrb	w0, [x28]
  4046f4:	strb	w20, [sp, #396]
  4046f8:	strb	w20, [sp, #416]
  4046fc:	mov	w28, w0
  404700:	str	w0, [sp, #420]
  404704:	cbz	w28, 4047f4 <ferror@plt+0x3124>
  404708:	ldrb	w0, [sp, #332]
  40470c:	cbnz	w0, 40496c <ferror@plt+0x329c>
  404710:	ldrb	w0, [sp, #320]
  404714:	ldr	x28, [sp, #336]
  404718:	cbnz	w0, 4048f0 <ferror@plt+0x3220>
  40471c:	ldrb	w1, [x28]
  404720:	ubfx	x0, x1, #5, #3
  404724:	ldr	w0, [x23, x0, lsl #2]
  404728:	lsr	w0, w0, w1
  40472c:	tbz	w0, #0, 4048e0 <ferror@plt+0x3210>
  404730:	str	x20, [sp, #344]
  404734:	ldrb	w0, [x28]
  404738:	strb	w20, [sp, #332]
  40473c:	mov	w28, w0
  404740:	strb	w20, [sp, #352]
  404744:	str	w0, [sp, #356]
  404748:	cbz	w28, 40494c <ferror@plt+0x327c>
  40474c:	ldrb	w0, [sp, #416]
  404750:	cbz	w0, 404838 <ferror@plt+0x3168>
  404754:	ldr	w0, [sp, #420]
  404758:	cmp	w0, w28
  40475c:	cset	w0, ne  // ne = any
  404760:	add	x1, x19, #0x1
  404764:	cbnz	w0, 404848 <ferror@plt+0x3178>
  404768:	mov	x19, x1
  40476c:	strb	wzr, [sp, #332]
  404770:	ldp	x0, x1, [sp, #336]
  404774:	strb	wzr, [sp, #396]
  404778:	ldr	x4, [sp, #400]
  40477c:	add	x0, x0, x1
  404780:	str	x0, [sp, #336]
  404784:	ldr	x1, [sp, #408]
  404788:	ldrb	w0, [sp, #384]
  40478c:	add	x28, x4, x1
  404790:	str	x28, [sp, #400]
  404794:	cbz	w0, 4046d8 <ferror@plt+0x3008>
  404798:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  40479c:	mov	x1, x0
  4047a0:	mov	x0, x28
  4047a4:	bl	402f90 <ferror@plt+0x18c0>
  4047a8:	mov	x2, x0
  4047ac:	mov	x3, x25
  4047b0:	ldr	x0, [sp, #104]
  4047b4:	mov	x1, x28
  4047b8:	bl	403798 <ferror@plt+0x20c8>
  4047bc:	str	x0, [sp, #408]
  4047c0:	cmn	x0, #0x1
  4047c4:	b.eq	4049e0 <ferror@plt+0x3310>  // b.none
  4047c8:	cmn	x0, #0x2
  4047cc:	b.eq	4049f0 <ferror@plt+0x3320>  // b.none
  4047d0:	cbz	x0, 404a30 <ferror@plt+0x3360>
  4047d4:	ldr	w28, [sp, #420]
  4047d8:	mov	x0, x25
  4047dc:	strb	w22, [sp, #416]
  4047e0:	bl	401540 <mbsinit@plt>
  4047e4:	cbz	w0, 4047ec <ferror@plt+0x311c>
  4047e8:	strb	wzr, [sp, #384]
  4047ec:	strb	w22, [sp, #396]
  4047f0:	cbnz	w28, 404708 <ferror@plt+0x3038>
  4047f4:	ldp	x19, x20, [sp, #16]
  4047f8:	ldp	x21, x22, [sp, #32]
  4047fc:	ldp	x23, x24, [sp, #48]
  404800:	ldp	x25, x26, [sp, #64]
  404804:	ldp	x27, x28, [sp, #80]
  404808:	ldr	x0, [sp, #272]
  40480c:	ldp	x29, x30, [sp], #448
  404810:	ret
  404814:	mov	w0, w21
  404818:	mov	x26, x19
  40481c:	b	404460 <ferror@plt+0x2d90>
  404820:	mov	x0, x21
  404824:	ldp	x19, x20, [sp, #16]
  404828:	b	4044b8 <ferror@plt+0x2de8>
  40482c:	strb	w20, [sp, #332]
  404830:	str	x20, [sp, #344]
  404834:	strb	wzr, [sp, #352]
  404838:	ldr	x2, [sp, #344]
  40483c:	ldr	x0, [sp, #408]
  404840:	cmp	x2, x0
  404844:	b.eq	4048c8 <ferror@plt+0x31f8>  // b.none
  404848:	ldp	x22, x20, [sp, #272]
  40484c:	add	x22, x22, x20
  404850:	ldrb	w0, [sp, #256]
  404854:	add	x26, x26, #0x1
  404858:	strb	wzr, [sp, #268]
  40485c:	add	x20, sp, #0x100
  404860:	str	x22, [sp, #272]
  404864:	cbz	w0, 4045c0 <ferror@plt+0x2ef0>
  404868:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  40486c:	mov	x1, x0
  404870:	mov	x0, x22
  404874:	bl	402f90 <ferror@plt+0x18c0>
  404878:	mov	x1, x22
  40487c:	mov	x2, x0
  404880:	add	x3, x20, #0x4
  404884:	add	x0, x20, #0x24
  404888:	bl	403798 <ferror@plt+0x20c8>
  40488c:	str	x0, [sp, #280]
  404890:	cmn	x0, #0x1
  404894:	b.eq	404990 <ferror@plt+0x32c0>  // b.none
  404898:	cmn	x0, #0x2
  40489c:	b.eq	404d30 <ferror@plt+0x3660>  // b.none
  4048a0:	cbz	x0, 404d4c <ferror@plt+0x367c>
  4048a4:	ldr	w22, [sp, #292]
  4048a8:	add	x0, x20, #0x4
  4048ac:	mov	w20, #0x1                   	// #1
  4048b0:	strb	w20, [sp, #288]
  4048b4:	bl	401540 <mbsinit@plt>
  4048b8:	cbz	w0, 4048c0 <ferror@plt+0x31f0>
  4048bc:	strb	wzr, [sp, #256]
  4048c0:	strb	w20, [sp, #268]
  4048c4:	b	4045f0 <ferror@plt+0x2f20>
  4048c8:	ldr	x0, [sp, #336]
  4048cc:	ldr	x1, [sp, #400]
  4048d0:	bl	401550 <memcmp@plt>
  4048d4:	cmp	w0, #0x0
  4048d8:	cset	w0, ne  // ne = any
  4048dc:	b	404760 <ferror@plt+0x3090>
  4048e0:	mov	x0, x27
  4048e4:	bl	401540 <mbsinit@plt>
  4048e8:	cbz	w0, 404fc0 <ferror@plt+0x38f0>
  4048ec:	strb	w22, [sp, #320]
  4048f0:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4048f4:	mov	x1, x0
  4048f8:	mov	x0, x28
  4048fc:	bl	402f90 <ferror@plt+0x18c0>
  404900:	mov	x3, x27
  404904:	mov	x2, x0
  404908:	mov	x1, x28
  40490c:	add	x0, sp, #0x164
  404910:	bl	403798 <ferror@plt+0x20c8>
  404914:	str	x0, [sp, #344]
  404918:	cmn	x0, #0x1
  40491c:	b.eq	40482c <ferror@plt+0x315c>  // b.none
  404920:	cmn	x0, #0x2
  404924:	b.eq	404a08 <ferror@plt+0x3338>  // b.none
  404928:	cbz	x0, 404a4c <ferror@plt+0x337c>
  40492c:	ldr	w28, [sp, #356]
  404930:	mov	x0, x27
  404934:	strb	w22, [sp, #352]
  404938:	bl	401540 <mbsinit@plt>
  40493c:	cbz	w0, 404944 <ferror@plt+0x3274>
  404940:	strb	wzr, [sp, #320]
  404944:	strb	w22, [sp, #332]
  404948:	cbnz	w28, 40474c <ferror@plt+0x307c>
  40494c:	mov	x0, #0x0                   	// #0
  404950:	ldp	x19, x20, [sp, #16]
  404954:	ldp	x21, x22, [sp, #32]
  404958:	ldp	x23, x24, [sp, #48]
  40495c:	ldp	x25, x26, [sp, #64]
  404960:	ldp	x27, x28, [sp, #80]
  404964:	ldp	x29, x30, [sp], #448
  404968:	ret
  40496c:	ldrb	w0, [sp, #352]
  404970:	cbz	w0, 404838 <ferror@plt+0x3168>
  404974:	ldr	w28, [sp, #356]
  404978:	b	404748 <ferror@plt+0x3078>
  40497c:	mov	x0, x25
  404980:	bl	401540 <mbsinit@plt>
  404984:	cbz	w0, 404fc0 <ferror@plt+0x38f0>
  404988:	strb	w22, [sp, #384]
  40498c:	b	404798 <ferror@plt+0x30c8>
  404990:	mov	x0, #0x1                   	// #1
  404994:	strb	w0, [sp, #268]
  404998:	str	x0, [sp, #280]
  40499c:	strb	wzr, [sp, #288]
  4049a0:	cmp	x26, #0x9
  4049a4:	ldr	w1, [sp, #116]
  4049a8:	cset	w0, hi  // hi = pmore
  4049ac:	ands	w0, w1, w0
  4049b0:	b.eq	404aa8 <ferror@plt+0x33d8>  // b.none
  4049b4:	add	x1, x26, x26, lsl #2
  4049b8:	cmp	x19, x1
  4049bc:	b.cs	404ab0 <ferror@plt+0x33e0>  // b.hs, b.nlast
  4049c0:	add	x19, x19, #0x1
  4049c4:	str	w0, [sp, #116]
  4049c8:	ldr	x0, [sp, #152]
  4049cc:	ldr	x20, [sp, #280]
  4049d0:	cmp	x20, x0
  4049d4:	b.eq	404a68 <ferror@plt+0x3398>  // b.none
  4049d8:	ldr	x22, [sp, #272]
  4049dc:	b	40484c <ferror@plt+0x317c>
  4049e0:	strb	w20, [sp, #396]
  4049e4:	str	x20, [sp, #408]
  4049e8:	strb	wzr, [sp, #416]
  4049ec:	b	404708 <ferror@plt+0x3038>
  4049f0:	ldr	x0, [sp, #400]
  4049f4:	bl	4013b0 <strlen@plt>
  4049f8:	strb	w22, [sp, #396]
  4049fc:	str	x0, [sp, #408]
  404a00:	strb	wzr, [sp, #416]
  404a04:	b	404708 <ferror@plt+0x3038>
  404a08:	ldr	x0, [sp, #336]
  404a0c:	bl	4013b0 <strlen@plt>
  404a10:	str	x0, [sp, #344]
  404a14:	ldr	x0, [sp, #408]
  404a18:	strb	w22, [sp, #332]
  404a1c:	ldr	x2, [sp, #344]
  404a20:	strb	wzr, [sp, #352]
  404a24:	cmp	x2, x0
  404a28:	b.ne	404848 <ferror@plt+0x3178>  // b.any
  404a2c:	b	4048c8 <ferror@plt+0x31f8>
  404a30:	ldr	x0, [sp, #400]
  404a34:	str	x20, [sp, #408]
  404a38:	ldrb	w0, [x0]
  404a3c:	cbnz	w0, 404ff4 <ferror@plt+0x3924>
  404a40:	ldr	w28, [sp, #420]
  404a44:	cbz	w28, 4047d8 <ferror@plt+0x3108>
  404a48:	bl	403b48 <ferror@plt+0x2478>
  404a4c:	ldr	x0, [sp, #336]
  404a50:	str	x20, [sp, #344]
  404a54:	ldrb	w0, [x0]
  404a58:	cbnz	w0, 404ff4 <ferror@plt+0x3924>
  404a5c:	ldr	w28, [sp, #356]
  404a60:	cbz	w28, 404930 <ferror@plt+0x3260>
  404a64:	bl	403b48 <ferror@plt+0x2478>
  404a68:	ldr	x1, [sp, #144]
  404a6c:	mov	x2, x20
  404a70:	ldr	x22, [sp, #272]
  404a74:	mov	x0, x22
  404a78:	bl	401550 <memcmp@plt>
  404a7c:	cbnz	w0, 40484c <ferror@plt+0x317c>
  404a80:	b	404634 <ferror@plt+0x2f64>
  404a84:	add	x19, x19, #0x1
  404a88:	b	40461c <ferror@plt+0x2f4c>
  404a8c:	add	x20, sp, #0x100
  404a90:	add	x0, x20, #0x4
  404a94:	bl	401540 <mbsinit@plt>
  404a98:	cbz	w0, 404fc0 <ferror@plt+0x38f0>
  404a9c:	mov	w0, #0x1                   	// #1
  404aa0:	strb	w0, [sp, #256]
  404aa4:	b	404868 <ferror@plt+0x3198>
  404aa8:	add	x19, x19, #0x1
  404aac:	b	4049c8 <ferror@plt+0x32f8>
  404ab0:	ldr	x0, [sp, #120]
  404ab4:	subs	x22, x19, x0
  404ab8:	ldrb	w0, [sp, #204]
  404abc:	b.eq	404f94 <ferror@plt+0x38c4>  // b.none
  404ac0:	cbz	w0, 404e74 <ferror@plt+0x37a4>
  404ac4:	ldrb	w0, [sp, #224]
  404ac8:	cbnz	w0, 404d24 <ferror@plt+0x3654>
  404acc:	ldrb	w1, [sp, #192]
  404ad0:	ldr	x20, [sp, #208]
  404ad4:	strb	wzr, [sp, #204]
  404ad8:	ldr	x0, [sp, #216]
  404adc:	subs	x22, x22, #0x1
  404ae0:	add	x20, x20, x0
  404ae4:	str	x20, [sp, #208]
  404ae8:	mov	x3, x20
  404aec:	b.eq	404c00 <ferror@plt+0x3530>  // b.none
  404af0:	add	x28, sp, #0xc0
  404af4:	cbnz	w1, 404b64 <ferror@plt+0x3494>
  404af8:	ldrb	w2, [x20]
  404afc:	ubfx	x0, x2, #5, #3
  404b00:	ldr	w0, [x23, x0, lsl #2]
  404b04:	lsr	w0, w0, w2
  404b08:	tbz	w0, #0, 404b4c <ferror@plt+0x347c>
  404b0c:	mov	x0, #0x1                   	// #1
  404b10:	str	x0, [sp, #216]
  404b14:	ldrb	w2, [x20]
  404b18:	strb	w0, [sp, #204]
  404b1c:	strb	w0, [sp, #224]
  404b20:	str	w2, [sp, #228]
  404b24:	cbnz	w2, 404ad4 <ferror@plt+0x3404>
  404b28:	add	x2, sp, #0x180
  404b2c:	mov	x1, x24
  404b30:	mov	x0, x21
  404b34:	bl	403b70 <ferror@plt+0x24a0>
  404b38:	ands	w0, w0, #0xff
  404b3c:	str	w0, [sp, #116]
  404b40:	b.ne	405014 <ferror@plt+0x3944>  // b.any
  404b44:	ldrb	w1, [sp, #288]
  404b48:	b	404cbc <ferror@plt+0x35ec>
  404b4c:	add	x28, sp, #0xc0
  404b50:	add	x0, x28, #0x4
  404b54:	bl	401540 <mbsinit@plt>
  404b58:	cbz	w0, 404fc0 <ferror@plt+0x38f0>
  404b5c:	mov	w0, #0x1                   	// #1
  404b60:	strb	w0, [sp, #192]
  404b64:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  404b68:	mov	x1, x0
  404b6c:	mov	x0, x20
  404b70:	bl	402f90 <ferror@plt+0x18c0>
  404b74:	mov	x1, x20
  404b78:	mov	x2, x0
  404b7c:	add	x3, x28, #0x4
  404b80:	add	x0, x28, #0x24
  404b84:	bl	403798 <ferror@plt+0x20c8>
  404b88:	str	x0, [sp, #216]
  404b8c:	cmn	x0, #0x1
  404b90:	b.eq	404bcc <ferror@plt+0x34fc>  // b.none
  404b94:	cmn	x0, #0x2
  404b98:	b.eq	404cd0 <ferror@plt+0x3600>  // b.none
  404b9c:	cbz	x0, 404d04 <ferror@plt+0x3634>
  404ba0:	ldr	w1, [sp, #228]
  404ba4:	add	x0, x28, #0x4
  404ba8:	mov	w20, #0x1                   	// #1
  404bac:	str	w1, [sp, #104]
  404bb0:	strb	w20, [sp, #224]
  404bb4:	bl	401540 <mbsinit@plt>
  404bb8:	ldr	w1, [sp, #104]
  404bbc:	cbnz	w0, 404cec <ferror@plt+0x361c>
  404bc0:	strb	w20, [sp, #204]
  404bc4:	cbnz	w1, 404acc <ferror@plt+0x33fc>
  404bc8:	b	404b28 <ferror@plt+0x3458>
  404bcc:	mov	x0, #0x1                   	// #1
  404bd0:	str	x0, [sp, #216]
  404bd4:	ldr	x20, [sp, #208]
  404bd8:	strb	wzr, [sp, #204]
  404bdc:	ldr	x0, [sp, #216]
  404be0:	strb	wzr, [sp, #224]
  404be4:	ldrb	w1, [sp, #192]
  404be8:	subs	x22, x22, #0x1
  404bec:	add	x20, x20, x0
  404bf0:	str	x20, [sp, #208]
  404bf4:	mov	x3, x20
  404bf8:	b.ne	404af0 <ferror@plt+0x3420>  // b.any
  404bfc:	nop
  404c00:	add	x28, sp, #0xc0
  404c04:	cbnz	w1, 404c3c <ferror@plt+0x356c>
  404c08:	ldrb	w1, [x3]
  404c0c:	ubfx	x0, x1, #5, #3
  404c10:	ldr	w0, [x23, x0, lsl #2]
  404c14:	lsr	w0, w0, w1
  404c18:	tbnz	w0, #0, 404edc <ferror@plt+0x380c>
  404c1c:	add	x28, sp, #0xc0
  404c20:	str	x3, [sp, #104]
  404c24:	add	x0, x28, #0x4
  404c28:	bl	401540 <mbsinit@plt>
  404c2c:	cbz	w0, 404fc0 <ferror@plt+0x38f0>
  404c30:	ldr	x3, [sp, #104]
  404c34:	mov	w0, #0x1                   	// #1
  404c38:	strb	w0, [sp, #192]
  404c3c:	str	x3, [sp, #104]
  404c40:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  404c44:	ldr	x3, [sp, #104]
  404c48:	mov	x1, x0
  404c4c:	mov	x0, x3
  404c50:	bl	402f90 <ferror@plt+0x18c0>
  404c54:	mov	x2, x0
  404c58:	ldr	x3, [sp, #104]
  404c5c:	add	x0, x28, #0x24
  404c60:	mov	x1, x3
  404c64:	add	x3, x28, #0x4
  404c68:	bl	403798 <ferror@plt+0x20c8>
  404c6c:	str	x0, [sp, #216]
  404c70:	cmn	x0, #0x1
  404c74:	b.eq	404f60 <ferror@plt+0x3890>  // b.none
  404c78:	cmn	x0, #0x2
  404c7c:	b.eq	404f24 <ferror@plt+0x3854>  // b.none
  404c80:	cbz	x0, 404f74 <ferror@plt+0x38a4>
  404c84:	ldr	w1, [sp, #228]
  404c88:	add	x0, x28, #0x4
  404c8c:	mov	w20, #0x1                   	// #1
  404c90:	str	w1, [sp, #104]
  404c94:	strb	w20, [sp, #224]
  404c98:	bl	401540 <mbsinit@plt>
  404c9c:	ldr	w1, [sp, #104]
  404ca0:	cbz	w0, 404ca8 <ferror@plt+0x35d8>
  404ca4:	strb	wzr, [sp, #192]
  404ca8:	strb	w20, [sp, #204]
  404cac:	cbz	w1, 404b28 <ferror@plt+0x3458>
  404cb0:	ldrb	w1, [sp, #288]
  404cb4:	mov	w0, #0x1                   	// #1
  404cb8:	str	w0, [sp, #116]
  404cbc:	str	x19, [sp, #120]
  404cc0:	add	x0, x19, #0x1
  404cc4:	mov	x19, x0
  404cc8:	cbnz	w1, 40461c <ferror@plt+0x2f4c>
  404ccc:	b	4049c8 <ferror@plt+0x32f8>
  404cd0:	ldr	x20, [sp, #208]
  404cd4:	mov	x0, x20
  404cd8:	bl	4013b0 <strlen@plt>
  404cdc:	ldrb	w1, [sp, #192]
  404ce0:	str	x0, [sp, #216]
  404ce4:	strb	wzr, [sp, #224]
  404ce8:	b	404ad4 <ferror@plt+0x3404>
  404cec:	strb	wzr, [sp, #192]
  404cf0:	strb	w20, [sp, #204]
  404cf4:	cbz	w1, 404b28 <ferror@plt+0x3458>
  404cf8:	mov	w1, #0x0                   	// #0
  404cfc:	ldr	x20, [sp, #208]
  404d00:	b	404ad4 <ferror@plt+0x3404>
  404d04:	ldr	x20, [sp, #208]
  404d08:	mov	x0, #0x1                   	// #1
  404d0c:	str	x0, [sp, #216]
  404d10:	ldrb	w0, [x20]
  404d14:	cbnz	w0, 404ff4 <ferror@plt+0x3924>
  404d18:	ldr	w1, [sp, #228]
  404d1c:	cbz	w1, 404ba4 <ferror@plt+0x34d4>
  404d20:	bl	403b48 <ferror@plt+0x2478>
  404d24:	ldr	w0, [sp, #228]
  404d28:	cbnz	w0, 404acc <ferror@plt+0x33fc>
  404d2c:	b	404b28 <ferror@plt+0x3458>
  404d30:	ldr	x0, [sp, #272]
  404d34:	bl	4013b0 <strlen@plt>
  404d38:	str	x0, [sp, #280]
  404d3c:	mov	w1, #0x1                   	// #1
  404d40:	strb	w1, [sp, #268]
  404d44:	strb	wzr, [sp, #288]
  404d48:	b	4049a0 <ferror@plt+0x32d0>
  404d4c:	ldr	x22, [sp, #272]
  404d50:	mov	x0, #0x1                   	// #1
  404d54:	str	x0, [sp, #280]
  404d58:	ldrb	w0, [x22]
  404d5c:	cbnz	w0, 404ff4 <ferror@plt+0x3924>
  404d60:	ldr	w22, [sp, #292]
  404d64:	cbz	w22, 4048a8 <ferror@plt+0x31d8>
  404d68:	bl	403b48 <ferror@plt+0x2478>
  404d6c:	mov	x0, x25
  404d70:	bl	401540 <mbsinit@plt>
  404d74:	cbz	w0, 404fc0 <ferror@plt+0x38f0>
  404d78:	mov	w0, #0x1                   	// #1
  404d7c:	strb	w0, [sp, #384]
  404d80:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  404d84:	mov	x1, x0
  404d88:	mov	x0, x24
  404d8c:	bl	402f90 <ferror@plt+0x18c0>
  404d90:	mov	x3, x25
  404d94:	mov	x2, x0
  404d98:	mov	x1, x24
  404d9c:	add	x0, sp, #0x1a4
  404da0:	bl	403798 <ferror@plt+0x20c8>
  404da4:	str	x0, [sp, #408]
  404da8:	mov	x22, x0
  404dac:	cmn	x0, #0x1
  404db0:	b.eq	404e5c <ferror@plt+0x378c>  // b.none
  404db4:	cmn	x0, #0x2
  404db8:	b.eq	404e9c <ferror@plt+0x37cc>  // b.none
  404dbc:	cbz	x0, 404eb8 <ferror@plt+0x37e8>
  404dc0:	ldr	w28, [sp, #420]
  404dc4:	mov	w20, #0x1                   	// #1
  404dc8:	mov	x0, x25
  404dcc:	strb	w20, [sp, #416]
  404dd0:	bl	401540 <mbsinit@plt>
  404dd4:	cbz	w0, 404ddc <ferror@plt+0x370c>
  404dd8:	strb	wzr, [sp, #384]
  404ddc:	strb	w20, [sp, #396]
  404de0:	b	4046a4 <ferror@plt+0x2fd4>
  404de4:	mov	x0, x19
  404de8:	bl	401540 <mbsinit@plt>
  404dec:	cbz	w0, 404fb8 <ferror@plt+0x38e8>
  404df0:	mov	w20, #0x1                   	// #1
  404df4:	strb	w20, [sp, #128]
  404df8:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  404dfc:	mov	x1, x0
  404e00:	mov	x0, x24
  404e04:	bl	402f90 <ferror@plt+0x18c0>
  404e08:	mov	x3, x19
  404e0c:	mov	x2, x0
  404e10:	mov	x1, x24
  404e14:	add	x0, sp, #0xa4
  404e18:	bl	403798 <ferror@plt+0x20c8>
  404e1c:	str	x0, [sp, #152]
  404e20:	cmn	x0, #0x1
  404e24:	b.eq	404e80 <ferror@plt+0x37b0>  // b.none
  404e28:	cmn	x0, #0x2
  404e2c:	b.eq	404f40 <ferror@plt+0x3870>  // b.none
  404e30:	cbnz	x0, 404efc <ferror@plt+0x382c>
  404e34:	ldr	x0, [sp, #144]
  404e38:	mov	x1, #0x1                   	// #1
  404e3c:	str	x1, [sp, #152]
  404e40:	ldrb	w0, [x0]
  404e44:	cbnz	w0, 404fec <ferror@plt+0x391c>
  404e48:	ldr	w19, [sp, #164]
  404e4c:	cbz	w19, 404f00 <ferror@plt+0x3830>
  404e50:	stp	x25, x26, [sp, #64]
  404e54:	stp	x27, x28, [sp, #80]
  404e58:	bl	403b48 <ferror@plt+0x2478>
  404e5c:	mov	x0, #0x1                   	// #1
  404e60:	mov	x22, x0
  404e64:	str	x0, [sp, #408]
  404e68:	strb	wzr, [sp, #416]
  404e6c:	ldr	x20, [sp, #400]
  404e70:	b	4046ac <ferror@plt+0x2fdc>
  404e74:	ldrb	w1, [sp, #192]
  404e78:	ldr	x20, [sp, #208]
  404e7c:	b	404af0 <ferror@plt+0x3420>
  404e80:	mov	x0, #0x1                   	// #1
  404e84:	stp	x25, x26, [sp, #64]
  404e88:	stp	x27, x28, [sp, #80]
  404e8c:	strb	w0, [sp, #140]
  404e90:	str	x0, [sp, #152]
  404e94:	strb	wzr, [sp, #160]
  404e98:	b	40456c <ferror@plt+0x2e9c>
  404e9c:	ldr	x20, [sp, #400]
  404ea0:	mov	x0, x20
  404ea4:	bl	4013b0 <strlen@plt>
  404ea8:	mov	x22, x0
  404eac:	str	x0, [sp, #408]
  404eb0:	strb	wzr, [sp, #416]
  404eb4:	b	4046ac <ferror@plt+0x2fdc>
  404eb8:	ldr	x20, [sp, #400]
  404ebc:	mov	x4, #0x1                   	// #1
  404ec0:	str	x4, [sp, #408]
  404ec4:	ldrb	w0, [x20]
  404ec8:	cbnz	w0, 404ff4 <ferror@plt+0x3924>
  404ecc:	ldr	w28, [sp, #420]
  404ed0:	cbnz	w28, 404a48 <ferror@plt+0x3378>
  404ed4:	mov	x22, x4
  404ed8:	b	404dc4 <ferror@plt+0x36f4>
  404edc:	mov	x0, #0x1                   	// #1
  404ee0:	str	x0, [sp, #216]
  404ee4:	ldrb	w2, [x3]
  404ee8:	strb	w0, [sp, #204]
  404eec:	mov	w1, w2
  404ef0:	strb	w0, [sp, #224]
  404ef4:	str	w2, [sp, #228]
  404ef8:	b	404cac <ferror@plt+0x35dc>
  404efc:	ldr	w19, [sp, #164]
  404f00:	mov	w20, #0x1                   	// #1
  404f04:	add	x0, sp, #0x84
  404f08:	strb	w20, [sp, #160]
  404f0c:	bl	401540 <mbsinit@plt>
  404f10:	cbz	w0, 404f18 <ferror@plt+0x3848>
  404f14:	strb	wzr, [sp, #128]
  404f18:	strb	w20, [sp, #140]
  404f1c:	cbnz	w19, 404564 <ferror@plt+0x2e94>
  404f20:	b	404820 <ferror@plt+0x3150>
  404f24:	ldr	x0, [sp, #208]
  404f28:	bl	4013b0 <strlen@plt>
  404f2c:	str	x0, [sp, #216]
  404f30:	mov	w1, #0x1                   	// #1
  404f34:	strb	w1, [sp, #204]
  404f38:	strb	wzr, [sp, #224]
  404f3c:	b	404cb0 <ferror@plt+0x35e0>
  404f40:	ldr	x0, [sp, #144]
  404f44:	stp	x25, x26, [sp, #64]
  404f48:	stp	x27, x28, [sp, #80]
  404f4c:	bl	4013b0 <strlen@plt>
  404f50:	strb	w20, [sp, #140]
  404f54:	str	x0, [sp, #152]
  404f58:	strb	wzr, [sp, #160]
  404f5c:	b	40456c <ferror@plt+0x2e9c>
  404f60:	mov	x0, #0x1                   	// #1
  404f64:	strb	w0, [sp, #204]
  404f68:	str	x0, [sp, #216]
  404f6c:	strb	wzr, [sp, #224]
  404f70:	b	404cb0 <ferror@plt+0x35e0>
  404f74:	ldr	x20, [sp, #208]
  404f78:	mov	x0, #0x1                   	// #1
  404f7c:	str	x0, [sp, #216]
  404f80:	ldrb	w0, [x20]
  404f84:	cbnz	w0, 404ff4 <ferror@plt+0x3924>
  404f88:	ldr	w1, [sp, #228]
  404f8c:	cbz	w1, 404c88 <ferror@plt+0x35b8>
  404f90:	bl	403b48 <ferror@plt+0x2478>
  404f94:	cbz	w0, 404fe0 <ferror@plt+0x3910>
  404f98:	ldrb	w0, [sp, #224]
  404f9c:	ldr	w1, [sp, #228]
  404fa0:	cbz	w0, 404cb0 <ferror@plt+0x35e0>
  404fa4:	b	404cac <ferror@plt+0x35dc>
  404fa8:	ldp	x19, x20, [sp, #16]
  404fac:	ldp	x25, x26, [sp, #64]
  404fb0:	ldr	x0, [sp, #384]
  404fb4:	b	4044b8 <ferror@plt+0x2de8>
  404fb8:	stp	x25, x26, [sp, #64]
  404fbc:	stp	x27, x28, [sp, #80]
  404fc0:	adrp	x3, 406000 <ferror@plt+0x4930>
  404fc4:	adrp	x1, 406000 <ferror@plt+0x4930>
  404fc8:	adrp	x0, 406000 <ferror@plt+0x4930>
  404fcc:	add	x3, x3, #0x1a0
  404fd0:	add	x1, x1, #0x98
  404fd4:	add	x0, x0, #0xc0
  404fd8:	mov	w2, #0x96                  	// #150
  404fdc:	bl	401670 <__assert_fail@plt>
  404fe0:	ldrb	w1, [sp, #192]
  404fe4:	ldr	x3, [sp, #208]
  404fe8:	b	404c00 <ferror@plt+0x3530>
  404fec:	stp	x25, x26, [sp, #64]
  404ff0:	stp	x27, x28, [sp, #80]
  404ff4:	adrp	x3, 406000 <ferror@plt+0x4930>
  404ff8:	adrp	x1, 406000 <ferror@plt+0x4930>
  404ffc:	adrp	x0, 406000 <ferror@plt+0x4930>
  405000:	add	x3, x3, #0x1a0
  405004:	add	x1, x1, #0x98
  405008:	add	x0, x0, #0xd8
  40500c:	mov	w2, #0xb2                  	// #178
  405010:	bl	401670 <__assert_fail@plt>
  405014:	ldp	x19, x20, [sp, #16]
  405018:	ldp	x25, x26, [sp, #64]
  40501c:	ldp	x27, x28, [sp, #80]
  405020:	ldr	x0, [sp, #384]
  405024:	b	4044b8 <ferror@plt+0x2de8>
  405028:	bl	401530 <abort@plt>
  40502c:	nop
  405030:	mov	x12, #0x1080                	// #4224
  405034:	sub	sp, sp, x12
  405038:	stp	x29, x30, [sp]
  40503c:	mov	x29, sp
  405040:	stp	x19, x20, [sp, #16]
  405044:	add	x19, sp, #0x80
  405048:	mov	x20, #0x0                   	// #0
  40504c:	stp	x21, x22, [sp, #32]
  405050:	mov	x21, x2
  405054:	add	x22, sp, #0x78
  405058:	stp	x23, x24, [sp, #48]
  40505c:	mov	x24, x1
  405060:	mov	x1, #0x0                   	// #0
  405064:	stp	x25, x26, [sp, #64]
  405068:	mov	x26, x0
  40506c:	mov	x0, x2
  405070:	mov	x2, #0x0                   	// #0
  405074:	stp	x27, x28, [sp, #80]
  405078:	mov	x27, x3
  40507c:	mov	x28, x4
  405080:	mov	x3, #0x0                   	// #0
  405084:	mov	x4, #0x0                   	// #0
  405088:	bl	4015a0 <iconv@plt>
  40508c:	stp	x26, x24, [sp, #96]
  405090:	add	x23, sp, #0x70
  405094:	cbz	x24, 4050ec <ferror@plt+0x3a1c>
  405098:	mov	x25, #0x1000                	// #4096
  40509c:	b	4050b0 <ferror@plt+0x39e0>
  4050a0:	ldp	x1, x0, [sp, #104]
  4050a4:	sub	x0, x0, x19
  4050a8:	add	x20, x20, x0
  4050ac:	cbz	x1, 4050ec <ferror@plt+0x3a1c>
  4050b0:	mov	x4, x22
  4050b4:	mov	x3, x23
  4050b8:	add	x2, sp, #0x68
  4050bc:	add	x1, sp, #0x60
  4050c0:	mov	x0, x21
  4050c4:	stp	x19, x25, [sp, #112]
  4050c8:	bl	4015a0 <iconv@plt>
  4050cc:	cmn	x0, #0x1
  4050d0:	b.ne	4050a0 <ferror@plt+0x39d0>  // b.any
  4050d4:	bl	401680 <__errno_location@plt>
  4050d8:	ldr	w0, [x0]
  4050dc:	cmp	w0, #0x7
  4050e0:	b.eq	4050a0 <ferror@plt+0x39d0>  // b.none
  4050e4:	cmp	w0, #0x16
  4050e8:	b.ne	405250 <ferror@plt+0x3b80>  // b.any
  4050ec:	mov	x5, #0x1000                	// #4096
  4050f0:	mov	x4, x22
  4050f4:	mov	x3, x23
  4050f8:	mov	x0, x21
  4050fc:	mov	x2, #0x0                   	// #0
  405100:	mov	x1, #0x0                   	// #0
  405104:	stp	x19, x5, [sp, #112]
  405108:	bl	4015a0 <iconv@plt>
  40510c:	cmn	x0, #0x1
  405110:	b.eq	405250 <ferror@plt+0x3b80>  // b.none
  405114:	ldr	x0, [sp, #112]
  405118:	sub	x0, x0, x19
  40511c:	adds	x20, x0, x20
  405120:	b.eq	405208 <ferror@plt+0x3b38>  // b.none
  405124:	ldr	x25, [x27]
  405128:	cbz	x25, 4051e4 <ferror@plt+0x3b14>
  40512c:	ldr	x0, [x28]
  405130:	cmp	x0, x20
  405134:	b.cc	4051e4 <ferror@plt+0x3b14>  // b.lo, b.ul, b.last
  405138:	mov	x0, x21
  40513c:	mov	x4, #0x0                   	// #0
  405140:	mov	x3, #0x0                   	// #0
  405144:	mov	x2, #0x0                   	// #0
  405148:	mov	x1, #0x0                   	// #0
  40514c:	bl	4015a0 <iconv@plt>
  405150:	stp	x26, x24, [sp, #104]
  405154:	stp	x25, x20, [sp, #120]
  405158:	cbz	x24, 405188 <ferror@plt+0x3ab8>
  40515c:	nop
  405160:	mov	x4, x19
  405164:	mov	x3, x22
  405168:	mov	x2, x23
  40516c:	add	x1, sp, #0x68
  405170:	mov	x0, x21
  405174:	bl	4015a0 <iconv@plt>
  405178:	cmn	x0, #0x1
  40517c:	b.eq	405214 <ferror@plt+0x3b44>  // b.none
  405180:	ldr	x24, [sp, #112]
  405184:	cbnz	x24, 405160 <ferror@plt+0x3a90>
  405188:	mov	x4, x19
  40518c:	mov	x3, x22
  405190:	mov	x0, x21
  405194:	mov	x2, #0x0                   	// #0
  405198:	mov	x1, #0x0                   	// #0
  40519c:	bl	4015a0 <iconv@plt>
  4051a0:	cmn	x0, #0x1
  4051a4:	b.eq	405224 <ferror@plt+0x3b54>  // b.none
  4051a8:	ldr	x0, [sp, #128]
  4051ac:	cbnz	x0, 405258 <ferror@plt+0x3b88>
  4051b0:	str	x25, [x27]
  4051b4:	mov	w19, #0x0                   	// #0
  4051b8:	str	x20, [x28]
  4051bc:	mov	w0, w19
  4051c0:	mov	x12, #0x1080                	// #4224
  4051c4:	ldp	x29, x30, [sp]
  4051c8:	ldp	x19, x20, [sp, #16]
  4051cc:	ldp	x21, x22, [sp, #32]
  4051d0:	ldp	x23, x24, [sp, #48]
  4051d4:	ldp	x25, x26, [sp, #64]
  4051d8:	ldp	x27, x28, [sp, #80]
  4051dc:	add	sp, sp, x12
  4051e0:	ret
  4051e4:	mov	x0, x20
  4051e8:	bl	401480 <malloc@plt>
  4051ec:	mov	x25, x0
  4051f0:	cbnz	x0, 405138 <ferror@plt+0x3a68>
  4051f4:	bl	401680 <__errno_location@plt>
  4051f8:	mov	w19, #0xffffffff            	// #-1
  4051fc:	mov	w1, #0xc                   	// #12
  405200:	str	w1, [x0]
  405204:	b	4051bc <ferror@plt+0x3aec>
  405208:	mov	w19, #0x0                   	// #0
  40520c:	str	xzr, [x28]
  405210:	b	4051bc <ferror@plt+0x3aec>
  405214:	bl	401680 <__errno_location@plt>
  405218:	ldr	w0, [x0]
  40521c:	cmp	w0, #0x16
  405220:	b.eq	405188 <ferror@plt+0x3ab8>  // b.none
  405224:	ldr	x0, [x27]
  405228:	mov	w19, #0xffffffff            	// #-1
  40522c:	cmp	x0, x25
  405230:	b.eq	4051bc <ferror@plt+0x3aec>  // b.none
  405234:	bl	401680 <__errno_location@plt>
  405238:	mov	x20, x0
  40523c:	mov	x0, x25
  405240:	ldr	w21, [x20]
  405244:	bl	4015c0 <free@plt>
  405248:	str	w21, [x20]
  40524c:	b	4051bc <ferror@plt+0x3aec>
  405250:	mov	w19, #0xffffffff            	// #-1
  405254:	b	4051bc <ferror@plt+0x3aec>
  405258:	bl	401530 <abort@plt>
  40525c:	nop
  405260:	stp	x29, x30, [sp, #-96]!
  405264:	mov	x29, sp
  405268:	stp	x19, x20, [sp, #16]
  40526c:	stp	x21, x22, [sp, #32]
  405270:	stp	x23, x24, [sp, #48]
  405274:	mov	x23, x1
  405278:	str	x0, [sp, #64]
  40527c:	bl	4013b0 <strlen@plt>
  405280:	mov	x19, x0
  405284:	mov	x0, #0xfffffff             	// #268435455
  405288:	cmp	x19, x0
  40528c:	str	x19, [sp, #72]
  405290:	lsl	x0, x19, #4
  405294:	csel	x19, x0, x19, ls  // ls = plast
  405298:	add	x21, x19, #0x1
  40529c:	mov	x0, x21
  4052a0:	bl	401480 <malloc@plt>
  4052a4:	mov	x22, x0
  4052a8:	cbz	x0, 405418 <ferror@plt+0x3d48>
  4052ac:	mov	x0, x23
  4052b0:	mov	x4, #0x0                   	// #0
  4052b4:	mov	x3, #0x0                   	// #0
  4052b8:	mov	x2, #0x0                   	// #0
  4052bc:	mov	x1, #0x0                   	// #0
  4052c0:	bl	4015a0 <iconv@plt>
  4052c4:	stp	x22, x19, [sp, #80]
  4052c8:	b	405320 <ferror@plt+0x3c50>
  4052cc:	bl	401680 <__errno_location@plt>
  4052d0:	mov	x24, x0
  4052d4:	mov	x1, x19
  4052d8:	mov	x0, x22
  4052dc:	ldr	w2, [x24]
  4052e0:	cmp	w2, #0x16
  4052e4:	b.eq	405394 <ferror@plt+0x3cc4>  // b.none
  4052e8:	cmp	w2, #0x7
  4052ec:	b.ne	4053f4 <ferror@plt+0x3d24>  // b.any
  4052f0:	ldr	x20, [sp, #80]
  4052f4:	cmp	x21, x21, lsl #1
  4052f8:	mov	x21, x19
  4052fc:	sub	x20, x20, x22
  405300:	b.cs	4053ec <ferror@plt+0x3d1c>  // b.hs, b.nlast
  405304:	sub	x19, x19, #0x1
  405308:	bl	4014f0 <realloc@plt>
  40530c:	cbz	x0, 4053ec <ferror@plt+0x3d1c>
  405310:	mov	x22, x0
  405314:	sub	x19, x19, x20
  405318:	add	x20, x0, x20
  40531c:	stp	x20, x19, [sp, #80]
  405320:	add	x4, sp, #0x58
  405324:	add	x3, sp, #0x50
  405328:	add	x2, sp, #0x48
  40532c:	add	x1, sp, #0x40
  405330:	mov	x0, x23
  405334:	lsl	x19, x21, #1
  405338:	bl	4015a0 <iconv@plt>
  40533c:	cmn	x0, #0x1
  405340:	b.eq	4052cc <ferror@plt+0x3bfc>  // b.none
  405344:	b	405394 <ferror@plt+0x3cc4>
  405348:	bl	401680 <__errno_location@plt>
  40534c:	mov	x24, x0
  405350:	mov	x1, x19
  405354:	mov	x0, x22
  405358:	ldr	w2, [x24]
  40535c:	cmp	w2, #0x7
  405360:	b.ne	4053f4 <ferror@plt+0x3d24>  // b.any
  405364:	ldr	x20, [sp, #80]
  405368:	cmp	x21, x21, lsl #1
  40536c:	mov	x21, x19
  405370:	sub	x20, x20, x22
  405374:	b.cs	4053ec <ferror@plt+0x3d1c>  // b.hs, b.nlast
  405378:	sub	x19, x19, #0x1
  40537c:	bl	4014f0 <realloc@plt>
  405380:	cbz	x0, 4053ec <ferror@plt+0x3d1c>
  405384:	mov	x22, x0
  405388:	sub	x19, x19, x20
  40538c:	add	x20, x0, x20
  405390:	stp	x20, x19, [sp, #80]
  405394:	add	x4, sp, #0x58
  405398:	add	x3, sp, #0x50
  40539c:	mov	x0, x23
  4053a0:	mov	x2, #0x0                   	// #0
  4053a4:	mov	x1, #0x0                   	// #0
  4053a8:	lsl	x19, x21, #1
  4053ac:	bl	4015a0 <iconv@plt>
  4053b0:	cmn	x0, #0x1
  4053b4:	b.eq	405348 <ferror@plt+0x3c78>  // b.none
  4053b8:	ldr	x0, [sp, #80]
  4053bc:	add	x1, x0, #0x1
  4053c0:	str	x1, [sp, #80]
  4053c4:	strb	wzr, [x0]
  4053c8:	ldr	x1, [sp, #80]
  4053cc:	sub	x1, x1, x22
  4053d0:	cmp	x21, x1
  4053d4:	b.ls	405400 <ferror@plt+0x3d30>  // b.plast
  4053d8:	mov	x0, x22
  4053dc:	bl	4014f0 <realloc@plt>
  4053e0:	cmp	x0, #0x0
  4053e4:	csel	x22, x22, x0, eq  // eq = none
  4053e8:	b	405400 <ferror@plt+0x3d30>
  4053ec:	mov	w0, #0xc                   	// #12
  4053f0:	str	w0, [x24]
  4053f4:	mov	x0, x22
  4053f8:	mov	x22, #0x0                   	// #0
  4053fc:	bl	4015c0 <free@plt>
  405400:	mov	x0, x22
  405404:	ldp	x19, x20, [sp, #16]
  405408:	ldp	x21, x22, [sp, #32]
  40540c:	ldp	x23, x24, [sp, #48]
  405410:	ldp	x29, x30, [sp], #96
  405414:	ret
  405418:	bl	401680 <__errno_location@plt>
  40541c:	mov	w1, #0xc                   	// #12
  405420:	str	w1, [x0]
  405424:	b	405400 <ferror@plt+0x3d30>
  405428:	stp	x29, x30, [sp, #-48]!
  40542c:	mov	x29, sp
  405430:	stp	x19, x20, [sp, #16]
  405434:	mov	x19, x0
  405438:	ldrb	w0, [x0]
  40543c:	cbz	w0, 405460 <ferror@plt+0x3d90>
  405440:	str	x21, [sp, #32]
  405444:	mov	x21, x1
  405448:	mov	x20, x2
  40544c:	mov	x1, x2
  405450:	mov	x0, x21
  405454:	bl	403818 <ferror@plt+0x2148>
  405458:	cbnz	w0, 405480 <ferror@plt+0x3db0>
  40545c:	ldr	x21, [sp, #32]
  405460:	mov	x0, x19
  405464:	bl	401500 <strdup@plt>
  405468:	mov	x19, x0
  40546c:	cbz	x0, 40551c <ferror@plt+0x3e4c>
  405470:	mov	x0, x19
  405474:	ldp	x19, x20, [sp, #16]
  405478:	ldp	x29, x30, [sp], #48
  40547c:	ret
  405480:	mov	x0, x20
  405484:	mov	x1, x21
  405488:	bl	401620 <iconv_open@plt>
  40548c:	mov	x20, x0
  405490:	cmn	x0, #0x1
  405494:	b.eq	4054cc <ferror@plt+0x3dfc>  // b.none
  405498:	mov	x0, x19
  40549c:	mov	x1, x20
  4054a0:	bl	405260 <ferror@plt+0x3b90>
  4054a4:	mov	x19, x0
  4054a8:	cbz	x0, 4054d8 <ferror@plt+0x3e08>
  4054ac:	mov	x0, x20
  4054b0:	bl	401400 <iconv_close@plt>
  4054b4:	tbnz	w0, #31, 4054f8 <ferror@plt+0x3e28>
  4054b8:	mov	x0, x19
  4054bc:	ldp	x19, x20, [sp, #16]
  4054c0:	ldr	x21, [sp, #32]
  4054c4:	ldp	x29, x30, [sp], #48
  4054c8:	ret
  4054cc:	mov	x19, #0x0                   	// #0
  4054d0:	ldr	x21, [sp, #32]
  4054d4:	b	405470 <ferror@plt+0x3da0>
  4054d8:	bl	401680 <__errno_location@plt>
  4054dc:	mov	x21, x0
  4054e0:	mov	x0, x20
  4054e4:	ldr	w20, [x21]
  4054e8:	bl	401400 <iconv_close@plt>
  4054ec:	str	w20, [x21]
  4054f0:	ldr	x21, [sp, #32]
  4054f4:	b	405470 <ferror@plt+0x3da0>
  4054f8:	bl	401680 <__errno_location@plt>
  4054fc:	mov	x20, x0
  405500:	mov	x0, x19
  405504:	mov	x19, #0x0                   	// #0
  405508:	ldr	w21, [x20]
  40550c:	bl	4015c0 <free@plt>
  405510:	str	w21, [x20]
  405514:	ldr	x21, [sp, #32]
  405518:	b	405470 <ferror@plt+0x3da0>
  40551c:	bl	401680 <__errno_location@plt>
  405520:	mov	w1, #0xc                   	// #12
  405524:	str	w1, [x0]
  405528:	b	405470 <ferror@plt+0x3da0>
  40552c:	nop
  405530:	adds	x0, x0, #0x20
  405534:	b.cs	40556c <ferror@plt+0x3e9c>  // b.hs, b.nlast
  405538:	stp	x29, x30, [sp, #-16]!
  40553c:	mov	x29, sp
  405540:	bl	401480 <malloc@plt>
  405544:	mov	x1, x0
  405548:	mov	x0, #0x0                   	// #0
  40554c:	cbz	x1, 405564 <ferror@plt+0x3e94>
  405550:	add	x0, x1, #0x10
  405554:	and	x0, x0, #0xffffffffffffffe0
  405558:	add	x0, x0, #0x10
  40555c:	sub	x1, x0, x1
  405560:	sturb	w1, [x0, #-1]
  405564:	ldp	x29, x30, [sp], #16
  405568:	ret
  40556c:	mov	x0, #0x0                   	// #0
  405570:	ret
  405574:	nop
  405578:	tst	x0, #0xf
  40557c:	b.ne	405594 <ferror@plt+0x3ec4>  // b.any
  405580:	tbnz	w0, #4, 405588 <ferror@plt+0x3eb8>
  405584:	ret
  405588:	ldurb	w1, [x0, #-1]
  40558c:	sub	x0, x0, x1
  405590:	b	4015c0 <free@plt>
  405594:	stp	x29, x30, [sp, #-16]!
  405598:	mov	x29, sp
  40559c:	bl	401530 <abort@plt>
  4055a0:	stp	x29, x30, [sp, #-128]!
  4055a4:	mov	x29, sp
  4055a8:	stp	x19, x20, [sp, #16]
  4055ac:	mov	x19, x0
  4055b0:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4055b4:	cmp	x0, #0x1
  4055b8:	b.hi	4055d8 <ferror@plt+0x3f08>  // b.pmore
  4055bc:	mov	x0, x19
  4055c0:	bl	4013b0 <strlen@plt>
  4055c4:	mov	x20, x0
  4055c8:	mov	x0, x20
  4055cc:	ldp	x19, x20, [sp, #16]
  4055d0:	ldp	x29, x30, [sp], #128
  4055d4:	ret
  4055d8:	strb	wzr, [sp, #64]
  4055dc:	mov	x20, #0x0                   	// #0
  4055e0:	stp	x21, x22, [sp, #32]
  4055e4:	adrp	x21, 406000 <ferror@plt+0x4930>
  4055e8:	ldrb	w0, [sp, #64]
  4055ec:	str	x23, [sp, #48]
  4055f0:	add	x21, x21, #0x180
  4055f4:	stur	xzr, [sp, #68]
  4055f8:	add	x23, sp, #0x44
  4055fc:	strb	wzr, [sp, #76]
  405600:	mov	w22, #0x1                   	// #1
  405604:	str	x19, [sp, #80]
  405608:	cbnz	w0, 405660 <ferror@plt+0x3f90>
  40560c:	nop
  405610:	ldrb	w1, [x19]
  405614:	ubfx	x0, x1, #5, #3
  405618:	ldr	w0, [x21, x0, lsl #2]
  40561c:	lsr	w0, w0, w1
  405620:	tbz	w0, #0, 4056d4 <ferror@plt+0x4004>
  405624:	mov	x1, #0x1                   	// #1
  405628:	str	x1, [sp, #88]
  40562c:	ldrb	w0, [x19]
  405630:	strb	w1, [sp, #96]
  405634:	mov	w19, w0
  405638:	str	w0, [sp, #100]
  40563c:	cbz	w19, 4056bc <ferror@plt+0x3fec>
  405640:	ldr	x19, [sp, #80]
  405644:	strb	wzr, [sp, #76]
  405648:	ldr	x0, [sp, #88]
  40564c:	add	x20, x20, #0x1
  405650:	add	x19, x19, x0
  405654:	ldrb	w0, [sp, #64]
  405658:	str	x19, [sp, #80]
  40565c:	cbz	w0, 405610 <ferror@plt+0x3f40>
  405660:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  405664:	mov	x1, x0
  405668:	mov	x0, x19
  40566c:	bl	402f90 <ferror@plt+0x18c0>
  405670:	mov	x2, x0
  405674:	add	x0, sp, #0x40
  405678:	mov	x1, x19
  40567c:	add	x3, sp, #0x44
  405680:	add	x0, x0, #0x24
  405684:	bl	403798 <ferror@plt+0x20c8>
  405688:	str	x0, [sp, #88]
  40568c:	cmn	x0, #0x1
  405690:	b.eq	4056e8 <ferror@plt+0x4018>  // b.none
  405694:	cmn	x0, #0x2
  405698:	b.eq	4056fc <ferror@plt+0x402c>  // b.none
  40569c:	cbz	x0, 405714 <ferror@plt+0x4044>
  4056a0:	ldr	w19, [sp, #100]
  4056a4:	add	x0, sp, #0x44
  4056a8:	strb	w22, [sp, #96]
  4056ac:	bl	401540 <mbsinit@plt>
  4056b0:	cbz	w0, 40563c <ferror@plt+0x3f6c>
  4056b4:	strb	wzr, [sp, #64]
  4056b8:	cbnz	w19, 405640 <ferror@plt+0x3f70>
  4056bc:	mov	x0, x20
  4056c0:	ldp	x19, x20, [sp, #16]
  4056c4:	ldp	x21, x22, [sp, #32]
  4056c8:	ldr	x23, [sp, #48]
  4056cc:	ldp	x29, x30, [sp], #128
  4056d0:	ret
  4056d4:	mov	x0, x23
  4056d8:	bl	401540 <mbsinit@plt>
  4056dc:	cbz	w0, 405750 <ferror@plt+0x4080>
  4056e0:	strb	w22, [sp, #64]
  4056e4:	b	405660 <ferror@plt+0x3f90>
  4056e8:	mov	x0, #0x1                   	// #1
  4056ec:	str	x0, [sp, #88]
  4056f0:	strb	wzr, [sp, #96]
  4056f4:	ldr	x19, [sp, #80]
  4056f8:	b	405644 <ferror@plt+0x3f74>
  4056fc:	ldr	x19, [sp, #80]
  405700:	mov	x0, x19
  405704:	bl	4013b0 <strlen@plt>
  405708:	str	x0, [sp, #88]
  40570c:	strb	wzr, [sp, #96]
  405710:	b	405644 <ferror@plt+0x3f74>
  405714:	ldr	x19, [sp, #80]
  405718:	mov	x0, #0x1                   	// #1
  40571c:	str	x0, [sp, #88]
  405720:	ldrb	w0, [x19]
  405724:	cbnz	w0, 405770 <ferror@plt+0x40a0>
  405728:	ldr	w19, [sp, #100]
  40572c:	cbz	w19, 4056a4 <ferror@plt+0x3fd4>
  405730:	adrp	x3, 406000 <ferror@plt+0x4930>
  405734:	adrp	x1, 406000 <ferror@plt+0x4930>
  405738:	adrp	x0, 406000 <ferror@plt+0x4930>
  40573c:	add	x3, x3, #0x1b8
  405740:	add	x1, x1, #0x98
  405744:	add	x0, x0, #0xa8
  405748:	mov	w2, #0xb3                  	// #179
  40574c:	bl	401670 <__assert_fail@plt>
  405750:	adrp	x3, 406000 <ferror@plt+0x4930>
  405754:	adrp	x1, 406000 <ferror@plt+0x4930>
  405758:	adrp	x0, 406000 <ferror@plt+0x4930>
  40575c:	add	x3, x3, #0x1b8
  405760:	add	x1, x1, #0x98
  405764:	add	x0, x0, #0xc0
  405768:	mov	w2, #0x96                  	// #150
  40576c:	bl	401670 <__assert_fail@plt>
  405770:	adrp	x3, 406000 <ferror@plt+0x4930>
  405774:	adrp	x1, 406000 <ferror@plt+0x4930>
  405778:	adrp	x0, 406000 <ferror@plt+0x4930>
  40577c:	add	x3, x3, #0x1b8
  405780:	add	x1, x1, #0x98
  405784:	add	x0, x0, #0xd8
  405788:	mov	w2, #0xb2                  	// #178
  40578c:	bl	401670 <__assert_fail@plt>
  405790:	stp	x29, x30, [sp, #-64]!
  405794:	mov	x29, sp
  405798:	stp	x19, x20, [sp, #16]
  40579c:	adrp	x20, 417000 <ferror@plt+0x15930>
  4057a0:	add	x20, x20, #0xdf0
  4057a4:	stp	x21, x22, [sp, #32]
  4057a8:	adrp	x21, 417000 <ferror@plt+0x15930>
  4057ac:	add	x21, x21, #0xde8
  4057b0:	sub	x20, x20, x21
  4057b4:	mov	w22, w0
  4057b8:	stp	x23, x24, [sp, #48]
  4057bc:	mov	x23, x1
  4057c0:	mov	x24, x2
  4057c4:	bl	401330 <mbrtowc@plt-0x40>
  4057c8:	cmp	xzr, x20, asr #3
  4057cc:	b.eq	4057f8 <ferror@plt+0x4128>  // b.none
  4057d0:	asr	x20, x20, #3
  4057d4:	mov	x19, #0x0                   	// #0
  4057d8:	ldr	x3, [x21, x19, lsl #3]
  4057dc:	mov	x2, x24
  4057e0:	add	x19, x19, #0x1
  4057e4:	mov	x1, x23
  4057e8:	mov	w0, w22
  4057ec:	blr	x3
  4057f0:	cmp	x20, x19
  4057f4:	b.ne	4057d8 <ferror@plt+0x4108>  // b.any
  4057f8:	ldp	x19, x20, [sp, #16]
  4057fc:	ldp	x21, x22, [sp, #32]
  405800:	ldp	x23, x24, [sp, #48]
  405804:	ldp	x29, x30, [sp], #64
  405808:	ret
  40580c:	nop
  405810:	ret
  405814:	nop
  405818:	adrp	x2, 418000 <ferror@plt+0x16930>
  40581c:	mov	x1, #0x0                   	// #0
  405820:	ldr	x2, [x2, #448]
  405824:	b	401420 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405828 <.fini>:
  405828:	stp	x29, x30, [sp, #-16]!
  40582c:	mov	x29, sp
  405830:	ldp	x29, x30, [sp], #16
  405834:	ret
