Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: ARM_Execute.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ARM_Execute.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ARM_Execute"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ARM_Execute
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" into library work
Parsing module <ARM_Decode>.
Parsing module <ARM_Execute>.
Parsing module <ALU>.
Parsing module <DeMux64>.
Parsing module <Mux64>.
Parsing module <StagingMemory>.
Parsing module <RegisterMemory>.
Parsing module <ProgramCounter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ARM_Execute>.

Elaborating module <ALU>.
WARNING:HDLCompiler:817 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 249: System task monitor ignored for synthesis
WARNING:HDLCompiler:1127 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 143: Assignment to alu_to_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 147: Assignment to alu_to_z ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 162: Signal <mainALU_Z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 163: Signal <pcin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 166: Signal <pcin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 179: Signal <Ubranch> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 180: Signal <pcin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 182: Signal <Branch> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 183: Signal <reg2data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 184: Signal <ALUop> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 186: Signal <MemWrite> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 187: Signal <reg1data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 188: Signal <se> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 189: Signal <ALUop> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
"\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 192. $display Executed a Store operation
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 194: Signal <MemRead> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 195: Signal <reg1data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 196: Signal <se> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 197: Signal <ALUop> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 198: Signal <WBReg> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
"\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 203. $display Executed a Load operation
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 205: Signal <MemRead> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 206: Signal <reg1data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 207: Signal <reg2data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 208: Signal <ALUop> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 209: Signal <WBReg> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
"\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 213. $display Executed an R-Type operation.
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 214: Signal <reg1data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1625 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 214: Canot display values larger than 32 bits in h/d/o/x format
"\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 214. $display reg1data: < ??? >
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 215: Signal <reg2data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1625 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 215: Canot display values larger than 32 bits in h/d/o/x format
"\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 215. $display reg2data: < ??? >
WARNING:HDLCompiler:91 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 216: Signal <ALUop> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
"\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 216. $display ALUop: 0
WARNING:HDLCompiler:1625 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 217: Canot display values larger than 32 bits in h/d/o/x format
"\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 217. $display result: < ??? >
"\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 218. $display Writeback Reg: 0
ERROR:HDLCompiler:1401 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 165: Signal pcout[63] in unit ARM_Execute is connected to following multiple drivers:
Driver 0: output signal pcout[63] of instance Latch (pcout[63]).
Driver 1: output signal pcout[63] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[62] of instance Latch (pcout[62]).
Driver 1: output signal pcout[62] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[61] of instance Latch (pcout[61]).
Driver 1: output signal pcout[61] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[60] of instance Latch (pcout[60]).
Driver 1: output signal pcout[60] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[59] of instance Latch (pcout[59]).
Driver 1: output signal pcout[59] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[58] of instance Latch (pcout[58]).
Driver 1: output signal pcout[58] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[57] of instance Latch (pcout[57]).
Driver 1: output signal pcout[57] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[56] of instance Latch (pcout[56]).
Driver 1: output signal pcout[56] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[55] of instance Latch (pcout[55]).
Driver 1: output signal pcout[55] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[54] of instance Latch (pcout[54]).
Driver 1: output signal pcout[54] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[53] of instance Latch (pcout[53]).
Driver 1: output signal pcout[53] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[52] of instance Latch (pcout[52]).
Driver 1: output signal pcout[52] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[51] of instance Latch (pcout[51]).
Driver 1: output signal pcout[51] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[50] of instance Latch (pcout[50]).
Driver 1: output signal pcout[50] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[49] of instance Latch (pcout[49]).
Driver 1: output signal pcout[49] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[48] of instance Latch (pcout[48]).
Driver 1: output signal pcout[48] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[47] of instance Latch (pcout[47]).
Driver 1: output signal pcout[47] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[46] of instance Latch (pcout[46]).
Driver 1: output signal pcout[46] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[45] of instance Latch (pcout[45]).
Driver 1: output signal pcout[45] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[44] of instance Latch (pcout[44]).
Driver 1: output signal pcout[44] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[43] of instance Latch (pcout[43]).
Driver 1: output signal pcout[43] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[42] of instance Latch (pcout[42]).
Driver 1: output signal pcout[42] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[41] of instance Latch (pcout[41]).
Driver 1: output signal pcout[41] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[40] of instance Latch (pcout[40]).
Driver 1: output signal pcout[40] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[39] of instance Latch (pcout[39]).
Driver 1: output signal pcout[39] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[38] of instance Latch (pcout[38]).
Driver 1: output signal pcout[38] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[37] of instance Latch (pcout[37]).
Driver 1: output signal pcout[37] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[36] of instance Latch (pcout[36]).
Driver 1: output signal pcout[36] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[35] of instance Latch (pcout[35]).
Driver 1: output signal pcout[35] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[34] of instance Latch (pcout[34]).
Driver 1: output signal pcout[34] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[33] of instance Latch (pcout[33]).
Driver 1: output signal pcout[33] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[32] of instance Latch (pcout[32]).
Driver 1: output signal pcout[32] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[31] of instance Latch (pcout[31]).
Driver 1: output signal pcout[31] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[30] of instance Latch (pcout[30]).
Driver 1: output signal pcout[30] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[29] of instance Latch (pcout[29]).
Driver 1: output signal pcout[29] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[28] of instance Latch (pcout[28]).
Driver 1: output signal pcout[28] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[27] of instance Latch (pcout[27]).
Driver 1: output signal pcout[27] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[26] of instance Latch (pcout[26]).
Driver 1: output signal pcout[26] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[25] of instance Latch (pcout[25]).
Driver 1: output signal pcout[25] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[24] of instance Latch (pcout[24]).
Driver 1: output signal pcout[24] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[23] of instance Latch (pcout[23]).
Driver 1: output signal pcout[23] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[22] of instance Latch (pcout[22]).
Driver 1: output signal pcout[22] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[21] of instance Latch (pcout[21]).
Driver 1: output signal pcout[21] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[20] of instance Latch (pcout[20]).
Driver 1: output signal pcout[20] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[19] of instance Latch (pcout[19]).
Driver 1: output signal pcout[19] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[18] of instance Latch (pcout[18]).
Driver 1: output signal pcout[18] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[17] of instance Latch (pcout[17]).
Driver 1: output signal pcout[17] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[16] of instance Latch (pcout[16]).
Driver 1: output signal pcout[16] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[15] of instance Latch (pcout[15]).
Driver 1: output signal pcout[15] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[14] of instance Latch (pcout[14]).
Driver 1: output signal pcout[14] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[13] of instance Latch (pcout[13]).
Driver 1: output signal pcout[13] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[12] of instance Latch (pcout[12]).
Driver 1: output signal pcout[12] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[11] of instance Latch (pcout[11]).
Driver 1: output signal pcout[11] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[10] of instance Latch (pcout[10]).
Driver 1: output signal pcout[10] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[9] of instance Latch (pcout[9]).
Driver 1: output signal pcout[9] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[8] of instance Latch (pcout[8]).
Driver 1: output signal pcout[8] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[7] of instance Latch (pcout[7]).
Driver 1: output signal pcout[7] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[6] of instance Latch (pcout[6]).
Driver 1: output signal pcout[6] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[5] of instance Latch (pcout[5]).
Driver 1: output signal pcout[5] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[4] of instance Latch (pcout[4]).
Driver 1: output signal pcout[4] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[3] of instance Latch (pcout[3]).
Driver 1: output signal pcout[3] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[2] of instance Latch (pcout[2]).
Driver 1: output signal pcout[2] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[1] of instance Latch (pcout[1]).
Driver 1: output signal pcout[1] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
Driver 0: output signal pcout[0] of instance Latch (pcout[0]).
Driver 1: output signal pcout[0] of instance Multiplexer (pcin[63]_pcin[63]_mux_5).
ERROR:HDLCompiler:1401 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 158: Signal result[63] in unit ARM_Execute is connected to following multiple drivers:
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[63] driven by output signal C[63] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[62] driven by output signal C[62] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[61] driven by output signal C[61] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[60] driven by output signal C[60] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[59] driven by output signal C[59] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[58] driven by output signal C[58] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[57] driven by output signal C[57] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[56] driven by output signal C[56] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[55] driven by output signal C[55] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[54] driven by output signal C[54] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[53] driven by output signal C[53] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[52] driven by output signal C[52] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[51] driven by output signal C[51] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[50] driven by output signal C[50] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[49] driven by output signal C[49] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[48] driven by output signal C[48] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[47] driven by output signal C[47] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[46] driven by output signal C[46] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[45] driven by output signal C[45] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[44] driven by output signal C[44] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[43] driven by output signal C[43] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[42] driven by output signal C[42] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[41] driven by output signal C[41] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[40] driven by output signal C[40] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[39] driven by output signal C[39] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[38] driven by output signal C[38] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[37] driven by output signal C[37] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[36] driven by output signal C[36] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[35] driven by output signal C[35] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[34] driven by output signal C[34] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[33] driven by output signal C[33] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[32] driven by output signal C[32] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[31] driven by output signal C[31] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[30] driven by output signal C[30] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[29] driven by output signal C[29] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[28] driven by output signal C[28] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[27] driven by output signal C[27] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[26] driven by output signal C[26] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[25] driven by output signal C[25] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[24] driven by output signal C[24] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[23] driven by output signal C[23] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[22] driven by output signal C[22] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[21] driven by output signal C[21] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[20] driven by output signal C[20] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[19] driven by output signal C[19] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[18] driven by output signal C[18] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[17] driven by output signal C[17] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[16] driven by output signal C[16] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[15] driven by output signal C[15] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[14] driven by output signal C[14] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[13] driven by output signal C[13] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[12] driven by output signal C[12] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[11] driven by output signal C[11] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[10] driven by output signal C[10] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[9] driven by output signal C[9] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[8] driven by output signal C[8] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[7] driven by output signal C[7] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[6] driven by output signal C[6] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[5] driven by output signal C[5] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[4] driven by output signal C[4] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[3] driven by output signal C[3] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[2] driven by output signal C[2] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[1] driven by output signal C[1] of instance Latch (alu_to_out[63]_buf_6).
Driver 0: output signal of instance Ground (GND_1_o_buf_29).
Driver 1: alu_to_out[63]_buf_6/o[0] driven by output signal C[0] of instance Latch (alu_to_out[63]_buf_6).
WARNING:HDLCompiler:634 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 134: Net <mainALU_Z> does not have a driver.
Module ARM_Execute remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "\\lions.tcnj.edu\public\homest\sieberb1\363-ComputerEngineeringLab1\Lab4\CPU\CPU_Modules.v" Line 108: Empty module <ARM_Execute> remains a black box.
--> 

Total memory usage is 239608 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    0 (   0 filtered)

