INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pepi/Downloads/lab_vlsi.xpr (2)/lab_vlsi/lab_vlsi.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pepi/Downloads/lab_vlsi.xpr (2)/lab_vlsi/lab_vlsi.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pepi/Downloads/lab_vlsi.xpr (2)/lab_vlsi/lab_vlsi.srcs/sources_1/new/UC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pepi/Downloads/lab_vlsi.xpr (2)/lab_vlsi/lab_vlsi.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pepi/Downloads/lab_vlsi.xpr (2)/lab_vlsi/lab_vlsi.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pepi/Downloads/lab_vlsi.xpr (2)/lab_vlsi/lab_vlsi.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
