# async-fifo-formal-verification
This project focuses on designing a robust asynchronous FIFO (First-In-First-Out) memory buffer to handle safe data crossing between two unrelated clock domains (Clock Domain Crossing - CDC)
