<dec f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='652' type='void llvm::SMSchedule::orderDependence(llvm::SwingSchedulerDAG * SSD, llvm::SUnit * SU, std::deque&lt;SUnit *&gt; &amp; Insts)'/>
<def f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3485' ll='3603' type='void llvm::SMSchedule::orderDependence(llvm::SwingSchedulerDAG * SSD, llvm::SUnit * SU, std::deque&lt;SUnit *&gt; &amp; Insts)'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3592' u='c' c='_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3593' u='c' c='_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3594' u='c' c='_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3899' u='c' c='_ZN4llvm10SMSchedule16finalizeScheduleEPNS_17SwingSchedulerDAGE'/>
<doc f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3482'>/// Order the instructions within a cycle so that the definitions occur
/// before the uses. Returns true if the instruction is added to the start
/// of the list, or false if added to the end.</doc>
