$date
	Thu Feb 23 10:02:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ t $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#5
0!
1"
#10
0"
#15
1"
1#
#20
0"
#25
1"
#30
0"
1$
#35
1!
1"
#40
0"
#45
0!
1"
#50
0"
