INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Sumador/Sumador.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Sumador/Sumador.srcs/sources_1/new/carry_lookahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Sumador/Sumador.srcs/sim_1/new/carry_lookahead_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder_tb
