

================================================================
== Vitis HLS Report for 'shift_pattern_gen_top'
================================================================
* Date:           Sat Feb 24 10:59:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pattern_gen_frm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p_CIV-fsva3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.284 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      105|      105|  1.050 us|  1.050 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_shift_pattern_gen_top_Pipeline_VITIS_LOOP_76_1_fu_40  |shift_pattern_gen_top_Pipeline_VITIS_LOOP_76_1  |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
        |grp_shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1_fu_47  |shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1  |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       25|      152|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       26|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       31|      178|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |grp_shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1_fu_47  |shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1  |        0|   0|  11|  68|    0|
    |grp_shift_pattern_gen_top_Pipeline_VITIS_LOOP_76_1_fu_40  |shift_pattern_gen_top_Pipeline_VITIS_LOOP_76_1  |        0|   0|  14|  84|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |Total                                                     |                                                |        0|   0|  25| 152|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  26|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  26|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                 | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                              |  4|   0|    4|          0|
    |grp_shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1_fu_47_ap_start_reg  |  1|   0|    1|          0|
    |grp_shift_pattern_gen_top_Pipeline_VITIS_LOOP_76_1_fu_40_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                  |  6|   0|    6|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+--------------+-----------------------+--------------+
|  RTL Ports  | Dir | Bits|   Protocol   |     Source Object     |    C Type    |
+-------------+-----+-----+--------------+-----------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_none|  shift_pattern_gen_top|  return value|
|ap_rst       |   in|    1|  ap_ctrl_none|  shift_pattern_gen_top|  return value|
|top_led_o    |  out|    3|       ap_none|              top_led_o|       pointer|
|first_value  |   in|    3|       ap_none|            first_value|        scalar|
+-------------+-----+-----+--------------+-----------------------+--------------+

