<HdlAssembly Name="testwbr" Language="Verilog">
  <Property Name="hasDebugLogic" Parameter="true" Type="Bool" Default="true"/>
  <Instance Worker="sma.xml"/>
  <Instance Worker="bias.xml"/>
  <Instance Worker="sma.xml"/>
  <Instance Worker="splitter2x2.xml" Name="split0"/>
  <Instance Worker="wbr.xml"/>
  <Instance Worker="splitter2x2.xml" Name="split1"/>
  <Connection Name="FC" External="consumer">
    <Attach Instance="sma0" Interface="wmiM"/>
  </Connection>
  <Connection>
    <Attach Instance="sma0" Interface="wsiM1"/>
    <Attach Instance="split0" Interface="in0"/>
  </Connection>
  <Connection>
    <Attach Instance="split0" Interface="out0"/>
    <Attach Instance="bias" Interface="in"/>
  </Connection>
  <Connection>
    <Attach Instance="bias" Interface="out"/>
    <Attach Instance="split1" Interface="in0"/>
  </Connection>
  <Connection>
    <Attach Instance="split1" Interface="out0"/>
    <Attach Instance="sma1" Interface="wsiS1"/>
  </Connection>
  <Connection Name="FP" External="producer">
    <Attach Instance="sma1" Interface="wmiM"/>
  </Connection>
  <!-- Now alternate path for wbr -->
  <Connection>
    <Attach Instance="split0" Interface="out1"/>
    <Attach Instance="wbr" Interface="dif"/>
  </Connection>
  <Connection>
    <Attach Instance="wbr" Interface="chan"/>
    <Attach Instance="split1" Interface="in1"/>
  </Connection>
</HdlAssembly>

   
