
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c74  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000dfc  08000dfc  00002034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000dfc  08000dfc  00002034  2**0
                  CONTENTS
  4 .ARM          00000008  08000dfc  08000dfc  00001dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000e04  08000e04  00002034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e04  08000e04  00001e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000e08  08000e08  00001e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000034  20000000  08000e0c  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002034  2**0
                  CONTENTS
 10 .bss          00000044  20000034  20000034  00002034  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000078  20000078  00002034  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001ab5  00000000  00000000  0000205e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000066e  00000000  00000000  00003b13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001f0  00000000  00000000  00004188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000016c  00000000  00000000  00004378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002b15  00000000  00000000  000044e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000026d0  00000000  00000000  00006ff9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000ae88  00000000  00000000  000096c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00014551  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000072c  00000000  00000000  00014594  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  00014cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000034 	.word	0x20000034
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000de4 	.word	0x08000de4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000038 	.word	0x20000038
 80001c4:	08000de4 	.word	0x08000de4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <delay>:

#define MY_ADDR     0x61

#define SLAVE_ADDR  0x68    //read form slave
void delay(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 500000/2; i++);
 80001de:	2300      	movs	r3, #0
 80001e0:	607b      	str	r3, [r7, #4]
 80001e2:	e002      	b.n	80001ea <delay+0x12>
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	3301      	adds	r3, #1
 80001e8:	607b      	str	r3, [r7, #4]
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	4a04      	ldr	r2, [pc, #16]	@ (8000200 <delay+0x28>)
 80001ee:	4293      	cmp	r3, r2
 80001f0:	d9f8      	bls.n	80001e4 <delay+0xc>
}
 80001f2:	bf00      	nop
 80001f4:	bf00      	nop
 80001f6:	370c      	adds	r7, #12
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bc80      	pop	{r7}
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	0003d08f 	.word	0x0003d08f

08000204 <I2C_GPIOInits>:
 * PB9 -> SDA
 */


void I2C_GPIOInits(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b084      	sub	sp, #16
 8000208:	af00      	add	r7, sp, #0
	GPIO_Handle_t I2CPins ;
	I2CPins.pGPIOx = GPIOB;
 800020a:	4b0e      	ldr	r3, [pc, #56]	@ (8000244 <I2C_GPIOInits+0x40>)
 800020c:	607b      	str	r3, [r7, #4]
	I2CPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800020e:	2302      	movs	r3, #2
 8000210:	727b      	strb	r3, [r7, #9]
	I2CPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 8000212:	2301      	movs	r3, #1
 8000214:	733b      	strb	r3, [r7, #12]
	/*
	 * Note : In the below line use GPIO_NO_PUPD option if you want to use external pullup resistors, then you have to use 3.3K pull up resistors
	 * for both SDA and SCL lines
	*/
	I2CPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000216:	2301      	movs	r3, #1
 8000218:	72fb      	strb	r3, [r7, #11]
	I2CPins.GPIO_PinConfig.GPIO_PinAltFunMode = 4;
 800021a:	2304      	movs	r3, #4
 800021c:	737b      	strb	r3, [r7, #13]
	I2CPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800021e:	2302      	movs	r3, #2
 8000220:	72bb      	strb	r3, [r7, #10]

	//SCL
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 8000222:	2306      	movs	r3, #6
 8000224:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	4618      	mov	r0, r3
 800022a:	f000 f97f 	bl	800052c <GPIO_Init>

	//SDA
	//Note : since we found a glitch on PB9 , you can also try with PB7
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 800022e:	2307      	movs	r3, #7
 8000230:	723b      	strb	r3, [r7, #8]

	GPIO_Init(&I2CPins);
 8000232:	1d3b      	adds	r3, r7, #4
 8000234:	4618      	mov	r0, r3
 8000236:	f000 f979 	bl	800052c <GPIO_Init>




}
 800023a:	bf00      	nop
 800023c:	3710      	adds	r7, #16
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	bf00      	nop
 8000244:	40020400 	.word	0x40020400

08000248 <I2C1_Init>:

void I2C1_Init(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	af00      	add	r7, sp, #0
	I2C1Handle.pI2Cx = I2C1;
 800024c:	4b09      	ldr	r3, [pc, #36]	@ (8000274 <I2C1_Init+0x2c>)
 800024e:	4a0a      	ldr	r2, [pc, #40]	@ (8000278 <I2C1_Init+0x30>)
 8000250:	601a      	str	r2, [r3, #0]
	I2C1Handle.I2C_Config.I2C_ACKControl = I2C_ACK_ENABLE;
 8000252:	4b08      	ldr	r3, [pc, #32]	@ (8000274 <I2C1_Init+0x2c>)
 8000254:	2201      	movs	r2, #1
 8000256:	725a      	strb	r2, [r3, #9]
	I2C1Handle.I2C_Config.I2C_DeviceAddress =MY_ADDR;
 8000258:	4b06      	ldr	r3, [pc, #24]	@ (8000274 <I2C1_Init+0x2c>)
 800025a:	2261      	movs	r2, #97	@ 0x61
 800025c:	721a      	strb	r2, [r3, #8]
	I2C1Handle.I2C_Config.I2C_FMDutyCycle = I2C_FM_DUTY_2;
 800025e:	4b05      	ldr	r3, [pc, #20]	@ (8000274 <I2C1_Init+0x2c>)
 8000260:	2200      	movs	r2, #0
 8000262:	815a      	strh	r2, [r3, #10]
	I2C1Handle.I2C_Config.I2C_SCLSpeed = I2C_SCL_SPEED_SM;
 8000264:	4b03      	ldr	r3, [pc, #12]	@ (8000274 <I2C1_Init+0x2c>)
 8000266:	4a05      	ldr	r2, [pc, #20]	@ (800027c <I2C1_Init+0x34>)
 8000268:	605a      	str	r2, [r3, #4]

	I2C_Init(&I2C1Handle);
 800026a:	4802      	ldr	r0, [pc, #8]	@ (8000274 <I2C1_Init+0x2c>)
 800026c:	f000 fbc2 	bl	80009f4 <I2C_Init>

}
 8000270:	bf00      	nop
 8000272:	bd80      	pop	{r7, pc}
 8000274:	20000050 	.word	0x20000050
 8000278:	40005400 	.word	0x40005400
 800027c:	000186a0 	.word	0x000186a0

08000280 <GPIO_ButtonInit>:
void GPIO_ButtonInit(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOBtn;

	//this is btn gpio configuration
	GPIOBtn.pGPIOx = GPIOA;
 8000286:	4b09      	ldr	r3, [pc, #36]	@ (80002ac <GPIO_ButtonInit+0x2c>)
 8000288:	607b      	str	r3, [r7, #4]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 800028a:	2300      	movs	r3, #0
 800028c:	723b      	strb	r3, [r7, #8]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 800028e:	2300      	movs	r3, #0
 8000290:	727b      	strb	r3, [r7, #9]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000292:	2302      	movs	r3, #2
 8000294:	72bb      	strb	r3, [r7, #10]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000296:	2300      	movs	r3, #0
 8000298:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIOBtn);
 800029a:	1d3b      	adds	r3, r7, #4
 800029c:	4618      	mov	r0, r3
 800029e:	f000 f945 	bl	800052c <GPIO_Init>

}
 80002a2:	bf00      	nop
 80002a4:	3710      	adds	r7, #16
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	40020000 	.word	0x40020000

080002b0 <main>:

int main(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b082      	sub	sp, #8
 80002b4:	af02      	add	r7, sp, #8
	GPIO_ButtonInit();
 80002b6:	f7ff ffe3 	bl	8000280 <GPIO_ButtonInit>

	//i2c pin inits
	I2C_GPIOInits();
 80002ba:	f7ff ffa3 	bl	8000204 <I2C_GPIOInits>

	//i2c peripheral configuration
	I2C1_Init();
 80002be:	f7ff ffc3 	bl	8000248 <I2C1_Init>

	//enable the i2c peripheral
	I2C_PeripheralControl(I2C1,ENABLE);
 80002c2:	2101      	movs	r1, #1
 80002c4:	480c      	ldr	r0, [pc, #48]	@ (80002f8 <main+0x48>)
 80002c6:	f000 fcd4 	bl	8000c72 <I2C_PeripheralControl>

	while(1)
		{
			//wait till button is pressed
			while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 80002ca:	bf00      	nop
 80002cc:	2100      	movs	r1, #0
 80002ce:	480b      	ldr	r0, [pc, #44]	@ (80002fc <main+0x4c>)
 80002d0:	f000 fab8 	bl	8000844 <GPIO_ReadFromInputPin>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d0f8      	beq.n	80002cc <main+0x1c>

			//to avoid button de-bouncing related issues 200ms of delay
			delay();
 80002da:	f7ff ff7d 	bl	80001d8 <delay>

			//send some data to the slave
			I2C_MasterSendData(&I2C1Handle,some_data,strlen((char*)some_data),SLAVE_ADDR,0);
 80002de:	4808      	ldr	r0, [pc, #32]	@ (8000300 <main+0x50>)
 80002e0:	f7ff ff72 	bl	80001c8 <strlen>
 80002e4:	4602      	mov	r2, r0
 80002e6:	2300      	movs	r3, #0
 80002e8:	9300      	str	r3, [sp, #0]
 80002ea:	2368      	movs	r3, #104	@ 0x68
 80002ec:	4904      	ldr	r1, [pc, #16]	@ (8000300 <main+0x50>)
 80002ee:	4805      	ldr	r0, [pc, #20]	@ (8000304 <main+0x54>)
 80002f0:	f000 fc41 	bl	8000b76 <I2C_MasterSendData>
			while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 80002f4:	e7e9      	b.n	80002ca <main+0x1a>
 80002f6:	bf00      	nop
 80002f8:	40005400 	.word	0x40005400
 80002fc:	40020000 	.word	0x40020000
 8000300:	20000000 	.word	0x20000000
 8000304:	20000050 	.word	0x20000050

08000308 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000308:	480d      	ldr	r0, [pc, #52]	@ (8000340 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800030a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800030c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000310:	480c      	ldr	r0, [pc, #48]	@ (8000344 <LoopForever+0x6>)
  ldr r1, =_edata
 8000312:	490d      	ldr	r1, [pc, #52]	@ (8000348 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000314:	4a0d      	ldr	r2, [pc, #52]	@ (800034c <LoopForever+0xe>)
  movs r3, #0
 8000316:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000318:	e002      	b.n	8000320 <LoopCopyDataInit>

0800031a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800031a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800031c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800031e:	3304      	adds	r3, #4

08000320 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000320:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000322:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000324:	d3f9      	bcc.n	800031a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000326:	4a0a      	ldr	r2, [pc, #40]	@ (8000350 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000328:	4c0a      	ldr	r4, [pc, #40]	@ (8000354 <LoopForever+0x16>)
  movs r3, #0
 800032a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800032c:	e001      	b.n	8000332 <LoopFillZerobss>

0800032e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800032e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000330:	3204      	adds	r2, #4

08000332 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000332:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000334:	d3fb      	bcc.n	800032e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000336:	f000 fd31 	bl	8000d9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800033a:	f7ff ffb9 	bl	80002b0 <main>

0800033e <LoopForever>:

LoopForever:
  b LoopForever
 800033e:	e7fe      	b.n	800033e <LoopForever>
  ldr   r0, =_estack
 8000340:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000344:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000348:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 800034c:	08000e0c 	.word	0x08000e0c
  ldr r2, =_sbss
 8000350:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8000354:	20000078 	.word	0x20000078

08000358 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000358:	e7fe      	b.n	8000358 <ADC_IRQHandler>
	...

0800035c <GPIO_PeriClockControl>:
 *
 * @Note      - none
 */

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx ,uint8_t EnorDi)
{
 800035c:	b480      	push	{r7}
 800035e:	b083      	sub	sp, #12
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
 8000364:	460b      	mov	r3, r1
 8000366:	70fb      	strb	r3, [r7, #3]
	if (EnorDi== ENABLE)
 8000368:	78fb      	ldrb	r3, [r7, #3]
 800036a:	2b01      	cmp	r3, #1
 800036c:	d162      	bne.n	8000434 <GPIO_PeriClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	4a64      	ldr	r2, [pc, #400]	@ (8000504 <GPIO_PeriClockControl+0x1a8>)
 8000372:	4293      	cmp	r3, r2
 8000374:	d106      	bne.n	8000384 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN() ;
 8000376:	4b64      	ldr	r3, [pc, #400]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 8000378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800037a:	4a63      	ldr	r2, [pc, #396]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 800037c:	f043 0301 	orr.w	r3, r3, #1
 8000380:	6313      	str	r3, [r2, #48]	@ 0x30
		{
			GPIOI_PCLK_DI();
		}

	}
}
 8000382:	e0b9      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOB)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	4a61      	ldr	r2, [pc, #388]	@ (800050c <GPIO_PeriClockControl+0x1b0>)
 8000388:	4293      	cmp	r3, r2
 800038a:	d106      	bne.n	800039a <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 800038c:	4b5e      	ldr	r3, [pc, #376]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 800038e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000390:	4a5d      	ldr	r2, [pc, #372]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 8000392:	f043 0302 	orr.w	r3, r3, #2
 8000396:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000398:	e0ae      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOC)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	4a5c      	ldr	r2, [pc, #368]	@ (8000510 <GPIO_PeriClockControl+0x1b4>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d106      	bne.n	80003b0 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003a2:	4b59      	ldr	r3, [pc, #356]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80003a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003a6:	4a58      	ldr	r2, [pc, #352]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80003a8:	f043 0304 	orr.w	r3, r3, #4
 80003ac:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003ae:	e0a3      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOD)
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	4a58      	ldr	r2, [pc, #352]	@ (8000514 <GPIO_PeriClockControl+0x1b8>)
 80003b4:	4293      	cmp	r3, r2
 80003b6:	d106      	bne.n	80003c6 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80003b8:	4b53      	ldr	r3, [pc, #332]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80003ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003bc:	4a52      	ldr	r2, [pc, #328]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80003be:	f043 0308 	orr.w	r3, r3, #8
 80003c2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003c4:	e098      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOE)
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	4a53      	ldr	r2, [pc, #332]	@ (8000518 <GPIO_PeriClockControl+0x1bc>)
 80003ca:	4293      	cmp	r3, r2
 80003cc:	d106      	bne.n	80003dc <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80003ce:	4b4e      	ldr	r3, [pc, #312]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80003d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003d2:	4a4d      	ldr	r2, [pc, #308]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80003d4:	f043 0310 	orr.w	r3, r3, #16
 80003d8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003da:	e08d      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOF)
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	4a4f      	ldr	r2, [pc, #316]	@ (800051c <GPIO_PeriClockControl+0x1c0>)
 80003e0:	4293      	cmp	r3, r2
 80003e2:	d106      	bne.n	80003f2 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80003e4:	4b48      	ldr	r3, [pc, #288]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80003e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003e8:	4a47      	ldr	r2, [pc, #284]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80003ea:	f043 0320 	orr.w	r3, r3, #32
 80003ee:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003f0:	e082      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOG)
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	4a4a      	ldr	r2, [pc, #296]	@ (8000520 <GPIO_PeriClockControl+0x1c4>)
 80003f6:	4293      	cmp	r3, r2
 80003f8:	d106      	bne.n	8000408 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003fa:	4b43      	ldr	r3, [pc, #268]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80003fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003fe:	4a42      	ldr	r2, [pc, #264]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 8000400:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000404:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000406:	e077      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOH)
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	4a46      	ldr	r2, [pc, #280]	@ (8000524 <GPIO_PeriClockControl+0x1c8>)
 800040c:	4293      	cmp	r3, r2
 800040e:	d106      	bne.n	800041e <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000410:	4b3d      	ldr	r3, [pc, #244]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 8000412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000414:	4a3c      	ldr	r2, [pc, #240]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 8000416:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800041a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800041c:	e06c      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOI)
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	4a41      	ldr	r2, [pc, #260]	@ (8000528 <GPIO_PeriClockControl+0x1cc>)
 8000422:	4293      	cmp	r3, r2
 8000424:	d168      	bne.n	80004f8 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000426:	4b38      	ldr	r3, [pc, #224]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 8000428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800042a:	4a37      	ldr	r2, [pc, #220]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 800042c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000430:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000432:	e061      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	4a33      	ldr	r2, [pc, #204]	@ (8000504 <GPIO_PeriClockControl+0x1a8>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d106      	bne.n	800044a <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI() ;
 800043c:	4b32      	ldr	r3, [pc, #200]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 800043e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000440:	4a31      	ldr	r2, [pc, #196]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 8000442:	f023 0301 	bic.w	r3, r3, #1
 8000446:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000448:	e056      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOB)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	4a2f      	ldr	r2, [pc, #188]	@ (800050c <GPIO_PeriClockControl+0x1b0>)
 800044e:	4293      	cmp	r3, r2
 8000450:	d106      	bne.n	8000460 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 8000452:	4b2d      	ldr	r3, [pc, #180]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 8000454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000456:	4a2c      	ldr	r2, [pc, #176]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 8000458:	f023 0302 	bic.w	r3, r3, #2
 800045c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800045e:	e04b      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOC)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	4a2b      	ldr	r2, [pc, #172]	@ (8000510 <GPIO_PeriClockControl+0x1b4>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d106      	bne.n	8000476 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 8000468:	4b27      	ldr	r3, [pc, #156]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 800046a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800046c:	4a26      	ldr	r2, [pc, #152]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 800046e:	f023 0304 	bic.w	r3, r3, #4
 8000472:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000474:	e040      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOD)
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	4a26      	ldr	r2, [pc, #152]	@ (8000514 <GPIO_PeriClockControl+0x1b8>)
 800047a:	4293      	cmp	r3, r2
 800047c:	d106      	bne.n	800048c <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 800047e:	4b22      	ldr	r3, [pc, #136]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 8000480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000482:	4a21      	ldr	r2, [pc, #132]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 8000484:	f023 0308 	bic.w	r3, r3, #8
 8000488:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800048a:	e035      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOE)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	4a22      	ldr	r2, [pc, #136]	@ (8000518 <GPIO_PeriClockControl+0x1bc>)
 8000490:	4293      	cmp	r3, r2
 8000492:	d106      	bne.n	80004a2 <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 8000494:	4b1c      	ldr	r3, [pc, #112]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 8000496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000498:	4a1b      	ldr	r2, [pc, #108]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 800049a:	f023 0310 	bic.w	r3, r3, #16
 800049e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004a0:	e02a      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOF)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	4a1d      	ldr	r2, [pc, #116]	@ (800051c <GPIO_PeriClockControl+0x1c0>)
 80004a6:	4293      	cmp	r3, r2
 80004a8:	d106      	bne.n	80004b8 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 80004aa:	4b17      	ldr	r3, [pc, #92]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80004ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ae:	4a16      	ldr	r2, [pc, #88]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80004b0:	f023 0320 	bic.w	r3, r3, #32
 80004b4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004b6:	e01f      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOG)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	4a19      	ldr	r2, [pc, #100]	@ (8000520 <GPIO_PeriClockControl+0x1c4>)
 80004bc:	4293      	cmp	r3, r2
 80004be:	d106      	bne.n	80004ce <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 80004c0:	4b11      	ldr	r3, [pc, #68]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80004c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004c4:	4a10      	ldr	r2, [pc, #64]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80004c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80004ca:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004cc:	e014      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOH)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	4a14      	ldr	r2, [pc, #80]	@ (8000524 <GPIO_PeriClockControl+0x1c8>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d106      	bne.n	80004e4 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 80004d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80004d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004da:	4a0b      	ldr	r2, [pc, #44]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80004dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80004e0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004e2:	e009      	b.n	80004f8 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx ==GPIOI)
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	4a10      	ldr	r2, [pc, #64]	@ (8000528 <GPIO_PeriClockControl+0x1cc>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d105      	bne.n	80004f8 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 80004ec:	4b06      	ldr	r3, [pc, #24]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80004ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004f0:	4a05      	ldr	r2, [pc, #20]	@ (8000508 <GPIO_PeriClockControl+0x1ac>)
 80004f2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80004f6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004f8:	bf00      	nop
 80004fa:	370c      	adds	r7, #12
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bc80      	pop	{r7}
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop
 8000504:	40020000 	.word	0x40020000
 8000508:	40023800 	.word	0x40023800
 800050c:	40020400 	.word	0x40020400
 8000510:	40020800 	.word	0x40020800
 8000514:	40020c00 	.word	0x40020c00
 8000518:	40021000 	.word	0x40021000
 800051c:	40021400 	.word	0x40021400
 8000520:	40021800 	.word	0x40021800
 8000524:	40021c00 	.word	0x40021c00
 8000528:	40022000 	.word	0x40022000

0800052c <GPIO_Init>:
 *
 * @Note      - none
 */

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b086      	sub	sp, #24
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
	 uint32_t temp=0; //temp. register
 8000534:	2300      	movs	r3, #0
 8000536:	617b      	str	r3, [r7, #20]

	 //Enable the peripheral Clock
	 GPIO_PeriClockControl(pGPIOHandle->pGPIOx,ENABLE);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	2101      	movs	r1, #1
 800053e:	4618      	mov	r0, r3
 8000540:	f7ff ff0c 	bl	800035c <GPIO_PeriClockControl>

	//1. Configure the mode of GPIO pin

	 if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	795b      	ldrb	r3, [r3, #5]
 8000548:	2b03      	cmp	r3, #3
 800054a:	d820      	bhi.n	800058e <GPIO_Init+0x62>
		{
			//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	795b      	ldrb	r3, [r3, #5]
 8000550:	461a      	mov	r2, r3
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	791b      	ldrb	r3, [r3, #4]
 8000556:	005b      	lsls	r3, r3, #1
 8000558:	fa02 f303 	lsl.w	r3, r2, r3
 800055c:	617b      	str	r3, [r7, #20]
			pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	681a      	ldr	r2, [r3, #0]
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	791b      	ldrb	r3, [r3, #4]
 8000568:	005b      	lsls	r3, r3, #1
 800056a:	2103      	movs	r1, #3
 800056c:	fa01 f303 	lsl.w	r3, r1, r3
 8000570:	43db      	mvns	r3, r3
 8000572:	4619      	mov	r1, r3
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	400a      	ands	r2, r1
 800057a:	601a      	str	r2, [r3, #0]
			pGPIOHandle->pGPIOx->MODER |= temp; //setting
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	6819      	ldr	r1, [r3, #0]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	697a      	ldr	r2, [r7, #20]
 8000588:	430a      	orrs	r2, r1
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	e0b9      	b.n	8000702 <GPIO_Init+0x1d6>

		}else
	{

			// This part will code later .( interrupt mode)
			if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_FT )
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	795b      	ldrb	r3, [r3, #5]
 8000592:	2b04      	cmp	r3, #4
 8000594:	d117      	bne.n	80005c6 <GPIO_Init+0x9a>
			{
				//1. Configure the FTSR
				EXTI->FTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );//Set
 8000596:	4b44      	ldr	r3, [pc, #272]	@ (80006a8 <GPIO_Init+0x17c>)
 8000598:	68db      	ldr	r3, [r3, #12]
 800059a:	687a      	ldr	r2, [r7, #4]
 800059c:	7912      	ldrb	r2, [r2, #4]
 800059e:	4611      	mov	r1, r2
 80005a0:	2201      	movs	r2, #1
 80005a2:	408a      	lsls	r2, r1
 80005a4:	4611      	mov	r1, r2
 80005a6:	4a40      	ldr	r2, [pc, #256]	@ (80006a8 <GPIO_Init+0x17c>)
 80005a8:	430b      	orrs	r3, r1
 80005aa:	60d3      	str	r3, [r2, #12]

				EXTI->RTSR &=~(1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );//Clear the corresponding RTSR bit
 80005ac:	4b3e      	ldr	r3, [pc, #248]	@ (80006a8 <GPIO_Init+0x17c>)
 80005ae:	689b      	ldr	r3, [r3, #8]
 80005b0:	687a      	ldr	r2, [r7, #4]
 80005b2:	7912      	ldrb	r2, [r2, #4]
 80005b4:	4611      	mov	r1, r2
 80005b6:	2201      	movs	r2, #1
 80005b8:	408a      	lsls	r2, r1
 80005ba:	43d2      	mvns	r2, r2
 80005bc:	4611      	mov	r1, r2
 80005be:	4a3a      	ldr	r2, [pc, #232]	@ (80006a8 <GPIO_Init+0x17c>)
 80005c0:	400b      	ands	r3, r1
 80005c2:	6093      	str	r3, [r2, #8]
 80005c4:	e035      	b.n	8000632 <GPIO_Init+0x106>

			}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_RT)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	795b      	ldrb	r3, [r3, #5]
 80005ca:	2b05      	cmp	r3, #5
 80005cc:	d117      	bne.n	80005fe <GPIO_Init+0xd2>
			{
				//1. Configure the RTSR
				EXTI->RTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );//Set
 80005ce:	4b36      	ldr	r3, [pc, #216]	@ (80006a8 <GPIO_Init+0x17c>)
 80005d0:	689b      	ldr	r3, [r3, #8]
 80005d2:	687a      	ldr	r2, [r7, #4]
 80005d4:	7912      	ldrb	r2, [r2, #4]
 80005d6:	4611      	mov	r1, r2
 80005d8:	2201      	movs	r2, #1
 80005da:	408a      	lsls	r2, r1
 80005dc:	4611      	mov	r1, r2
 80005de:	4a32      	ldr	r2, [pc, #200]	@ (80006a8 <GPIO_Init+0x17c>)
 80005e0:	430b      	orrs	r3, r1
 80005e2:	6093      	str	r3, [r2, #8]

				EXTI->FTSR &=~ (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );//Clear the corresponding FTSR bit
 80005e4:	4b30      	ldr	r3, [pc, #192]	@ (80006a8 <GPIO_Init+0x17c>)
 80005e6:	68db      	ldr	r3, [r3, #12]
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	7912      	ldrb	r2, [r2, #4]
 80005ec:	4611      	mov	r1, r2
 80005ee:	2201      	movs	r2, #1
 80005f0:	408a      	lsls	r2, r1
 80005f2:	43d2      	mvns	r2, r2
 80005f4:	4611      	mov	r1, r2
 80005f6:	4a2c      	ldr	r2, [pc, #176]	@ (80006a8 <GPIO_Init+0x17c>)
 80005f8:	400b      	ands	r3, r1
 80005fa:	60d3      	str	r3, [r2, #12]
 80005fc:	e019      	b.n	8000632 <GPIO_Init+0x106>

			}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_RFT)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	795b      	ldrb	r3, [r3, #5]
 8000602:	2b06      	cmp	r3, #6
 8000604:	d115      	bne.n	8000632 <GPIO_Init+0x106>
			{
				EXTI->FTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );//Set
 8000606:	4b28      	ldr	r3, [pc, #160]	@ (80006a8 <GPIO_Init+0x17c>)
 8000608:	68db      	ldr	r3, [r3, #12]
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	7912      	ldrb	r2, [r2, #4]
 800060e:	4611      	mov	r1, r2
 8000610:	2201      	movs	r2, #1
 8000612:	408a      	lsls	r2, r1
 8000614:	4611      	mov	r1, r2
 8000616:	4a24      	ldr	r2, [pc, #144]	@ (80006a8 <GPIO_Init+0x17c>)
 8000618:	430b      	orrs	r3, r1
 800061a:	60d3      	str	r3, [r2, #12]
				EXTI->RTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );//Set
 800061c:	4b22      	ldr	r3, [pc, #136]	@ (80006a8 <GPIO_Init+0x17c>)
 800061e:	689b      	ldr	r3, [r3, #8]
 8000620:	687a      	ldr	r2, [r7, #4]
 8000622:	7912      	ldrb	r2, [r2, #4]
 8000624:	4611      	mov	r1, r2
 8000626:	2201      	movs	r2, #1
 8000628:	408a      	lsls	r2, r1
 800062a:	4611      	mov	r1, r2
 800062c:	4a1e      	ldr	r2, [pc, #120]	@ (80006a8 <GPIO_Init+0x17c>)
 800062e:	430b      	orrs	r3, r1
 8000630:	6093      	str	r3, [r2, #8]
			}

			//2. COnfigure the GPIO port selection in SYSCFG_EXTICR

			uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber /4 ;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	791b      	ldrb	r3, [r3, #4]
 8000636:	089b      	lsrs	r3, r3, #2
 8000638:	74fb      	strb	r3, [r7, #19]
			uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4 ;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	791b      	ldrb	r3, [r3, #4]
 800063e:	f003 0303 	and.w	r3, r3, #3
 8000642:	74bb      	strb	r3, [r7, #18]
			uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a18      	ldr	r2, [pc, #96]	@ (80006ac <GPIO_Init+0x180>)
 800064a:	4293      	cmp	r3, r2
 800064c:	d03c      	beq.n	80006c8 <GPIO_Init+0x19c>
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4a17      	ldr	r2, [pc, #92]	@ (80006b0 <GPIO_Init+0x184>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d024      	beq.n	80006a2 <GPIO_Init+0x176>
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a15      	ldr	r2, [pc, #84]	@ (80006b4 <GPIO_Init+0x188>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d01d      	beq.n	800069e <GPIO_Init+0x172>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4a14      	ldr	r2, [pc, #80]	@ (80006b8 <GPIO_Init+0x18c>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d016      	beq.n	800069a <GPIO_Init+0x16e>
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a12      	ldr	r2, [pc, #72]	@ (80006bc <GPIO_Init+0x190>)
 8000672:	4293      	cmp	r3, r2
 8000674:	d00f      	beq.n	8000696 <GPIO_Init+0x16a>
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4a11      	ldr	r2, [pc, #68]	@ (80006c0 <GPIO_Init+0x194>)
 800067c:	4293      	cmp	r3, r2
 800067e:	d008      	beq.n	8000692 <GPIO_Init+0x166>
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a0f      	ldr	r2, [pc, #60]	@ (80006c4 <GPIO_Init+0x198>)
 8000686:	4293      	cmp	r3, r2
 8000688:	d101      	bne.n	800068e <GPIO_Init+0x162>
 800068a:	2306      	movs	r3, #6
 800068c:	e01d      	b.n	80006ca <GPIO_Init+0x19e>
 800068e:	2300      	movs	r3, #0
 8000690:	e01b      	b.n	80006ca <GPIO_Init+0x19e>
 8000692:	2305      	movs	r3, #5
 8000694:	e019      	b.n	80006ca <GPIO_Init+0x19e>
 8000696:	2304      	movs	r3, #4
 8000698:	e017      	b.n	80006ca <GPIO_Init+0x19e>
 800069a:	2303      	movs	r3, #3
 800069c:	e015      	b.n	80006ca <GPIO_Init+0x19e>
 800069e:	2302      	movs	r3, #2
 80006a0:	e013      	b.n	80006ca <GPIO_Init+0x19e>
 80006a2:	2301      	movs	r3, #1
 80006a4:	e011      	b.n	80006ca <GPIO_Init+0x19e>
 80006a6:	bf00      	nop
 80006a8:	40013c00 	.word	0x40013c00
 80006ac:	40020000 	.word	0x40020000
 80006b0:	40020400 	.word	0x40020400
 80006b4:	40020800 	.word	0x40020800
 80006b8:	40020c00 	.word	0x40020c00
 80006bc:	40021000 	.word	0x40021000
 80006c0:	40021400 	.word	0x40021400
 80006c4:	40021800 	.word	0x40021800
 80006c8:	2300      	movs	r3, #0
 80006ca:	747b      	strb	r3, [r7, #17]
			SYSCFG_PCLK_EN();
 80006cc:	4b5a      	ldr	r3, [pc, #360]	@ (8000838 <GPIO_Init+0x30c>)
 80006ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006d0:	4a59      	ldr	r2, [pc, #356]	@ (8000838 <GPIO_Init+0x30c>)
 80006d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d6:	6453      	str	r3, [r2, #68]	@ 0x44
			SYSCFG->EXTICR[temp1]= portcode << (temp2 * 4);
 80006d8:	7c7a      	ldrb	r2, [r7, #17]
 80006da:	7cbb      	ldrb	r3, [r7, #18]
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	fa02 f103 	lsl.w	r1, r2, r3
 80006e2:	4a56      	ldr	r2, [pc, #344]	@ (800083c <GPIO_Init+0x310>)
 80006e4:	7cfb      	ldrb	r3, [r7, #19]
 80006e6:	3302      	adds	r3, #2
 80006e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


			//3. COnfigure the EXTI interrupt delivery using IMR
			EXTI ->IMR |=1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ;
 80006ec:	4b54      	ldr	r3, [pc, #336]	@ (8000840 <GPIO_Init+0x314>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	687a      	ldr	r2, [r7, #4]
 80006f2:	7912      	ldrb	r2, [r2, #4]
 80006f4:	4611      	mov	r1, r2
 80006f6:	2201      	movs	r2, #1
 80006f8:	408a      	lsls	r2, r1
 80006fa:	4611      	mov	r1, r2
 80006fc:	4a50      	ldr	r2, [pc, #320]	@ (8000840 <GPIO_Init+0x314>)
 80006fe:	430b      	orrs	r3, r1
 8000700:	6013      	str	r3, [r2, #0]




	}
	temp=0;
 8000702:	2300      	movs	r3, #0
 8000704:	617b      	str	r3, [r7, #20]

	//2. Configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	799b      	ldrb	r3, [r3, #6]
 800070a:	461a      	mov	r2, r3
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	791b      	ldrb	r3, [r3, #4]
 8000710:	005b      	lsls	r3, r3, #1
 8000712:	fa02 f303 	lsl.w	r3, r2, r3
 8000716:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	689a      	ldr	r2, [r3, #8]
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	791b      	ldrb	r3, [r3, #4]
 8000722:	005b      	lsls	r3, r3, #1
 8000724:	2103      	movs	r1, #3
 8000726:	fa01 f303 	lsl.w	r3, r1, r3
 800072a:	43db      	mvns	r3, r3
 800072c:	4619      	mov	r1, r3
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	400a      	ands	r2, r1
 8000734:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	6899      	ldr	r1, [r3, #8]
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	697a      	ldr	r2, [r7, #20]
 8000742:	430a      	orrs	r2, r1
 8000744:	609a      	str	r2, [r3, #8]

	//3. Configure the pupd setting
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	79db      	ldrb	r3, [r3, #7]
 800074a:	461a      	mov	r2, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	791b      	ldrb	r3, [r3, #4]
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	fa02 f303 	lsl.w	r3, r2, r3
 8000756:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	68da      	ldr	r2, [r3, #12]
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	791b      	ldrb	r3, [r3, #4]
 8000762:	005b      	lsls	r3, r3, #1
 8000764:	2103      	movs	r1, #3
 8000766:	fa01 f303 	lsl.w	r3, r1, r3
 800076a:	43db      	mvns	r3, r3
 800076c:	4619      	mov	r1, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	400a      	ands	r2, r1
 8000774:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	68d9      	ldr	r1, [r3, #12]
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	697a      	ldr	r2, [r7, #20]
 8000782:	430a      	orrs	r2, r1
 8000784:	60da      	str	r2, [r3, #12]

	//4. Configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	7a1b      	ldrb	r3, [r3, #8]
 800078a:	461a      	mov	r2, r3
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	791b      	ldrb	r3, [r3, #4]
 8000790:	fa02 f303 	lsl.w	r3, r2, r3
 8000794:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	685a      	ldr	r2, [r3, #4]
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	791b      	ldrb	r3, [r3, #4]
 80007a0:	4619      	mov	r1, r3
 80007a2:	2301      	movs	r3, #1
 80007a4:	408b      	lsls	r3, r1
 80007a6:	43db      	mvns	r3, r3
 80007a8:	4619      	mov	r1, r3
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	400a      	ands	r2, r1
 80007b0:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	6859      	ldr	r1, [r3, #4]
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	697a      	ldr	r2, [r7, #20]
 80007be:	430a      	orrs	r2, r1
 80007c0:	605a      	str	r2, [r3, #4]

	//5. Configure the alt functionality
    if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	795b      	ldrb	r3, [r3, #5]
 80007c6:	2b02      	cmp	r3, #2
 80007c8:	d131      	bne.n	800082e <GPIO_Init+0x302>
    	{
    		//configure the alt function registers.
    		uint8_t temp1, temp2;

    		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	791b      	ldrb	r3, [r3, #4]
 80007ce:	08db      	lsrs	r3, r3, #3
 80007d0:	743b      	strb	r3, [r7, #16]
    		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber  % 8;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	791b      	ldrb	r3, [r3, #4]
 80007d6:	f003 0307 	and.w	r3, r3, #7
 80007da:	73fb      	strb	r3, [r7, #15]
    		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 * temp2 ) ); //clearing
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	7c3a      	ldrb	r2, [r7, #16]
 80007e2:	3208      	adds	r2, #8
 80007e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007e8:	7bfb      	ldrb	r3, [r7, #15]
 80007ea:	009b      	lsls	r3, r3, #2
 80007ec:	220f      	movs	r2, #15
 80007ee:	fa02 f303 	lsl.w	r3, r2, r3
 80007f2:	43db      	mvns	r3, r3
 80007f4:	4618      	mov	r0, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	7c3a      	ldrb	r2, [r7, #16]
 80007fc:	4001      	ands	r1, r0
 80007fe:	3208      	adds	r2, #8
 8000800:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	7c3a      	ldrb	r2, [r7, #16]
 800080a:	3208      	adds	r2, #8
 800080c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	7a5b      	ldrb	r3, [r3, #9]
 8000814:	461a      	mov	r2, r3
 8000816:	7bfb      	ldrb	r3, [r7, #15]
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	fa02 f303 	lsl.w	r3, r2, r3
 800081e:	4618      	mov	r0, r3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	7c3a      	ldrb	r2, [r7, #16]
 8000826:	4301      	orrs	r1, r0
 8000828:	3208      	adds	r2, #8
 800082a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    	}
}
 800082e:	bf00      	nop
 8000830:	3718      	adds	r7, #24
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40023800 	.word	0x40023800
 800083c:	40013800 	.word	0x40013800
 8000840:	40013c00 	.word	0x40013c00

08000844 <GPIO_ReadFromInputPin>:
 *
 * @Note      - none
 */

uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx ,uint8_t PinNumber)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	460b      	mov	r3, r1
 800084e:	70fb      	strb	r3, [r7, #3]
	uint8_t value;

	value = (uint8_t)((pGPIOx->IDR >> PinNumber)& 0x00000001 );
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	691a      	ldr	r2, [r3, #16]
 8000854:	78fb      	ldrb	r3, [r7, #3]
 8000856:	fa22 f303 	lsr.w	r3, r2, r3
 800085a:	b2db      	uxtb	r3, r3
 800085c:	f003 0301 	and.w	r3, r3, #1
 8000860:	73fb      	strb	r3, [r7, #15]

	return value ;
 8000862:	7bfb      	ldrb	r3, [r7, #15]
}
 8000864:	4618      	mov	r0, r3
 8000866:	3714      	adds	r7, #20
 8000868:	46bd      	mov	sp, r7
 800086a:	bc80      	pop	{r7}
 800086c:	4770      	bx	lr

0800086e <I2C_GeneratesStartCondition>:
void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx);



static void I2C_GeneratesStartCondition(I2C_RegDef_t *pI2Cx)
{
 800086e:	b480      	push	{r7}
 8000870:	b083      	sub	sp, #12
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
	pI2Cx->I2C_CR1 |= ( 1 << I2C_CR1_START);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	601a      	str	r2, [r3, #0]

}
 8000882:	bf00      	nop
 8000884:	370c      	adds	r7, #12
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr

0800088c <I2C_ExecuteAddressPhaseWrite>:

static void I2C_ExecuteAddressPhaseWrite(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	460b      	mov	r3, r1
 8000896:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr << 1;
 8000898:	78fb      	ldrb	r3, [r7, #3]
 800089a:	005b      	lsls	r3, r3, #1
 800089c:	70fb      	strb	r3, [r7, #3]
	SlaveAddr &= ~(1); //SlaveAddr is Slave address + r/nw bit=0
 800089e:	78fb      	ldrb	r3, [r7, #3]
 80008a0:	f023 0301 	bic.w	r3, r3, #1
 80008a4:	70fb      	strb	r3, [r7, #3]
	pI2Cx->I2C_DR = SlaveAddr;
 80008a6:	78fa      	ldrb	r2, [r7, #3]
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	611a      	str	r2, [r3, #16]
}
 80008ac:	bf00      	nop
 80008ae:	370c      	adds	r7, #12
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bc80      	pop	{r7}
 80008b4:	4770      	bx	lr

080008b6 <I2C_ClearADDRFlag>:
	SlaveAddr |= 1; //SlaveAddr is Slave address + r/nw bit=1
	pI2Cx->I2C_DR = SlaveAddr;
}

static void I2C_ClearADDRFlag(I2C_Handle_t *pI2CHandle)
{
 80008b6:	b580      	push	{r7, lr}
 80008b8:	b084      	sub	sp, #16
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	6078      	str	r0, [r7, #4]
	// Check for device mode
	uint32_t dummy_read;
		//check for device mode
		if(pI2CHandle->pI2Cx->I2C_SR2 & ( 1 << I2C_SR2_MSL))
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	699b      	ldr	r3, [r3, #24]
 80008c4:	f003 0301 	and.w	r3, r3, #1
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d01f      	beq.n	800090c <I2C_ClearADDRFlag+0x56>
		{
			//device is in master mode
			if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	7f1b      	ldrb	r3, [r3, #28]
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d112      	bne.n	80008fa <I2C_ClearADDRFlag+0x44>
			{
				if(pI2CHandle->RxSize  == 1)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	6a1b      	ldr	r3, [r3, #32]
 80008d8:	2b01      	cmp	r3, #1
 80008da:	d11f      	bne.n	800091c <I2C_ClearADDRFlag+0x66>
				{
					//first disable the ack
					I2C_ManageAcking(pI2CHandle->pI2Cx,DISABLE);
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	2100      	movs	r1, #0
 80008e2:	4618      	mov	r0, r3
 80008e4:	f000 f9aa 	bl	8000c3c <I2C_ManageAcking>

					//clear the ADDR flag ( read SR1 , read SR2)
					dummy_read = pI2CHandle->pI2Cx->I2C_SR1;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	695b      	ldr	r3, [r3, #20]
 80008ee:	60fb      	str	r3, [r7, #12]
					dummy_read = pI2CHandle->pI2Cx->I2C_SR2;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	699b      	ldr	r3, [r3, #24]
 80008f6:	60fb      	str	r3, [r7, #12]
			//clear the ADDR flag ( read SR1 , read SR2)
			dummy_read = pI2CHandle->pI2Cx->I2C_SR1;
			dummy_read = pI2CHandle->pI2Cx->I2C_SR2;
			(void)dummy_read;
		}
}
 80008f8:	e010      	b.n	800091c <I2C_ClearADDRFlag+0x66>
				dummy_read = pI2CHandle->pI2Cx->I2C_SR1;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	695b      	ldr	r3, [r3, #20]
 8000900:	60fb      	str	r3, [r7, #12]
				dummy_read = pI2CHandle->pI2Cx->I2C_SR2;
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	699b      	ldr	r3, [r3, #24]
 8000908:	60fb      	str	r3, [r7, #12]
}
 800090a:	e007      	b.n	800091c <I2C_ClearADDRFlag+0x66>
			dummy_read = pI2CHandle->pI2Cx->I2C_SR1;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	695b      	ldr	r3, [r3, #20]
 8000912:	60fb      	str	r3, [r7, #12]
			dummy_read = pI2CHandle->pI2Cx->I2C_SR2;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	699b      	ldr	r3, [r3, #24]
 800091a:	60fb      	str	r3, [r7, #12]
}
 800091c:	bf00      	nop
 800091e:	3710      	adds	r7, #16
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}

08000924 <I2C_GenerateStopCondition>:

void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx)
{
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
	pI2Cx->I2C_CR1 |= (1<< I2C_CR1_STOP); //// Generate stop condition by setting the STOP bit in CR1 register
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	601a      	str	r2, [r3, #0]
}
 8000938:	bf00      	nop
 800093a:	370c      	adds	r7, #12
 800093c:	46bd      	mov	sp, r7
 800093e:	bc80      	pop	{r7}
 8000940:	4770      	bx	lr
	...

08000944 <I2C_PeriClockControl>:
 * @return            - None
 *
 * @Note              - None
 */
void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx ,uint8_t EnorDi)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	460b      	mov	r3, r1
 800094e:	70fb      	strb	r3, [r7, #3]
	if (EnorDi== ENABLE)
 8000950:	78fb      	ldrb	r3, [r7, #3]
 8000952:	2b01      	cmp	r3, #1
 8000954:	d120      	bne.n	8000998 <I2C_PeriClockControl+0x54>
			{
				if(pI2Cx == I2C1)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4a22      	ldr	r2, [pc, #136]	@ (80009e4 <I2C_PeriClockControl+0xa0>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d106      	bne.n	800096c <I2C_PeriClockControl+0x28>
				{
					I2C1_PCLK_EN() ;
 800095e:	4b22      	ldr	r3, [pc, #136]	@ (80009e8 <I2C_PeriClockControl+0xa4>)
 8000960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000962:	4a21      	ldr	r2, [pc, #132]	@ (80009e8 <I2C_PeriClockControl+0xa4>)
 8000964:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000968:	6413      	str	r3, [r2, #64]	@ 0x40
					I2C3_PCLK_DI() ;
				}


			}
}
 800096a:	e035      	b.n	80009d8 <I2C_PeriClockControl+0x94>
				}else if(pI2Cx == I2C2)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	4a1f      	ldr	r2, [pc, #124]	@ (80009ec <I2C_PeriClockControl+0xa8>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d106      	bne.n	8000982 <I2C_PeriClockControl+0x3e>
					I2C2_PCLK_EN();
 8000974:	4b1c      	ldr	r3, [pc, #112]	@ (80009e8 <I2C_PeriClockControl+0xa4>)
 8000976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000978:	4a1b      	ldr	r2, [pc, #108]	@ (80009e8 <I2C_PeriClockControl+0xa4>)
 800097a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800097e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000980:	e02a      	b.n	80009d8 <I2C_PeriClockControl+0x94>
				}else if(pI2Cx == I2C3)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4a1a      	ldr	r2, [pc, #104]	@ (80009f0 <I2C_PeriClockControl+0xac>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d126      	bne.n	80009d8 <I2C_PeriClockControl+0x94>
					I2C3_PCLK_EN();
 800098a:	4b17      	ldr	r3, [pc, #92]	@ (80009e8 <I2C_PeriClockControl+0xa4>)
 800098c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800098e:	4a16      	ldr	r2, [pc, #88]	@ (80009e8 <I2C_PeriClockControl+0xa4>)
 8000990:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000994:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000996:	e01f      	b.n	80009d8 <I2C_PeriClockControl+0x94>
				if(pI2Cx == I2C1)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4a12      	ldr	r2, [pc, #72]	@ (80009e4 <I2C_PeriClockControl+0xa0>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d106      	bne.n	80009ae <I2C_PeriClockControl+0x6a>
					I2C1_PCLK_DI() ;
 80009a0:	4b11      	ldr	r3, [pc, #68]	@ (80009e8 <I2C_PeriClockControl+0xa4>)
 80009a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a4:	4a10      	ldr	r2, [pc, #64]	@ (80009e8 <I2C_PeriClockControl+0xa4>)
 80009a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80009aa:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009ac:	e014      	b.n	80009d8 <I2C_PeriClockControl+0x94>
				}else if(pI2Cx == I2C2)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	4a0e      	ldr	r2, [pc, #56]	@ (80009ec <I2C_PeriClockControl+0xa8>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d106      	bne.n	80009c4 <I2C_PeriClockControl+0x80>
					I2C2_PCLK_DI() ;
 80009b6:	4b0c      	ldr	r3, [pc, #48]	@ (80009e8 <I2C_PeriClockControl+0xa4>)
 80009b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ba:	4a0b      	ldr	r2, [pc, #44]	@ (80009e8 <I2C_PeriClockControl+0xa4>)
 80009bc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80009c0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009c2:	e009      	b.n	80009d8 <I2C_PeriClockControl+0x94>
				}else if(pI2Cx == I2C3)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4a0a      	ldr	r2, [pc, #40]	@ (80009f0 <I2C_PeriClockControl+0xac>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d105      	bne.n	80009d8 <I2C_PeriClockControl+0x94>
					I2C3_PCLK_DI() ;
 80009cc:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <I2C_PeriClockControl+0xa4>)
 80009ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d0:	4a05      	ldr	r2, [pc, #20]	@ (80009e8 <I2C_PeriClockControl+0xa4>)
 80009d2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80009d6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009d8:	bf00      	nop
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	bc80      	pop	{r7}
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	40005400 	.word	0x40005400
 80009e8:	40023800 	.word	0x40023800
 80009ec:	40005800 	.word	0x40005800
 80009f0:	40005c00 	.word	0x40005c00

080009f4 <I2C_Init>:
 *
 * @Note              - None
 *
 */
void I2C_Init(I2C_Handle_t *pI2CHandle)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	uint32_t tempreg =0 ;
 80009fc:	2300      	movs	r3, #0
 80009fe:	60fb      	str	r3, [r7, #12]

	//enable the clock for the i2cx peripheral
	I2C_PeriClockControl(pI2CHandle->pI2Cx,ENABLE);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2101      	movs	r1, #1
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff ff9c 	bl	8000944 <I2C_PeriClockControl>

	//ack control bit
	tempreg |= pI2CHandle->I2C_Config.I2C_ACKControl << 10 ;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	7a5b      	ldrb	r3, [r3, #9]
 8000a10:	029b      	lsls	r3, r3, #10
 8000a12:	68fa      	ldr	r2, [r7, #12]
 8000a14:	4313      	orrs	r3, r2
 8000a16:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->I2C_CR1 = tempreg;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	68fa      	ldr	r2, [r7, #12]
 8000a1e:	601a      	str	r2, [r3, #0]

	//configure the FREQ feild of CR2
	tempreg=0;
 8000a20:	2300      	movs	r3, #0
 8000a22:	60fb      	str	r3, [r7, #12]
	tempreg |= RCC_GetPCLK1Value()/1000000;
 8000a24:	f000 f940 	bl	8000ca8 <RCC_GetPCLK1Value>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	4a46      	ldr	r2, [pc, #280]	@ (8000b44 <I2C_Init+0x150>)
 8000a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8000a30:	0c9b      	lsrs	r3, r3, #18
 8000a32:	68fa      	ldr	r2, [r7, #12]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->I2C_CR2 = (tempreg&0x3F);
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	68fa      	ldr	r2, [r7, #12]
 8000a3e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000a42:	605a      	str	r2, [r3, #4]

	//program the device own address
	tempreg |= pI2CHandle->I2C_Config.I2C_DeviceAddress << 1;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	7a1b      	ldrb	r3, [r3, #8]
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	68fa      	ldr	r2, [r7, #12]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	60fb      	str	r3, [r7, #12]
	tempreg |=(1<<14);
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a56:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->I2C_OAR1 = tempreg;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	68fa      	ldr	r2, [r7, #12]
 8000a5e:	609a      	str	r2, [r3, #8]

	// CCR Calculations
    uint16_t ccr_value = 0;
 8000a60:	2300      	movs	r3, #0
 8000a62:	817b      	strh	r3, [r7, #10]
    tempreg = 0;
 8000a64:	2300      	movs	r3, #0
 8000a66:	60fb      	str	r3, [r7, #12]
    if (pI2CHandle->I2C_Config.I2C_SCLSpeed == I2C_SCL_SPEED_SM)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	4a36      	ldr	r2, [pc, #216]	@ (8000b48 <I2C_Init+0x154>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d10f      	bne.n	8000a92 <I2C_Init+0x9e>
    {
        // Standard mode
        ccr_value = RCC_GetPCLK1Value() / (2 * pI2CHandle->I2C_Config.I2C_SCLSpeed);
 8000a72:	f000 f919 	bl	8000ca8 <RCC_GetPCLK1Value>
 8000a76:	4602      	mov	r2, r0
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	005b      	lsls	r3, r3, #1
 8000a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a82:	817b      	strh	r3, [r7, #10]
        tempreg |= (ccr_value & 0xFFF);
 8000a84:	897b      	ldrh	r3, [r7, #10]
 8000a86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a8a:	68fa      	ldr	r2, [r7, #12]
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	e02c      	b.n	8000aec <I2C_Init+0xf8>
    }
    else
    {
        // Fast mode
        tempreg |= (1 << 15);
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a98:	60fb      	str	r3, [r7, #12]
        tempreg |= (pI2CHandle->I2C_Config.I2C_FMDutyCycle << 14);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	895b      	ldrh	r3, [r3, #10]
 8000a9e:	039b      	lsls	r3, r3, #14
 8000aa0:	68fa      	ldr	r2, [r7, #12]
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	60fb      	str	r3, [r7, #12]
        if (pI2CHandle->I2C_Config.I2C_FMDutyCycle == I2C_FM_DUTY_2)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	895b      	ldrh	r3, [r3, #10]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d10b      	bne.n	8000ac6 <I2C_Init+0xd2>
        {
            ccr_value = RCC_GetPCLK1Value() / (3 * pI2CHandle->I2C_Config.I2C_SCLSpeed);
 8000aae:	f000 f8fb 	bl	8000ca8 <RCC_GetPCLK1Value>
 8000ab2:	4601      	mov	r1, r0
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	685a      	ldr	r2, [r3, #4]
 8000ab8:	4613      	mov	r3, r2
 8000aba:	005b      	lsls	r3, r3, #1
 8000abc:	4413      	add	r3, r2
 8000abe:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ac2:	817b      	strh	r3, [r7, #10]
 8000ac4:	e00c      	b.n	8000ae0 <I2C_Init+0xec>
        }
        else
        {
            ccr_value = RCC_GetPCLK1Value() / (25 * pI2CHandle->I2C_Config.I2C_SCLSpeed);
 8000ac6:	f000 f8ef 	bl	8000ca8 <RCC_GetPCLK1Value>
 8000aca:	4601      	mov	r1, r0
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	685a      	ldr	r2, [r3, #4]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	4413      	add	r3, r2
 8000ad6:	009a      	lsls	r2, r3, #2
 8000ad8:	4413      	add	r3, r2
 8000ada:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ade:	817b      	strh	r3, [r7, #10]
        }
        tempreg |= (ccr_value & 0xFFF);
 8000ae0:	897b      	ldrh	r3, [r7, #10]
 8000ae2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ae6:	68fa      	ldr	r2, [r7, #12]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	60fb      	str	r3, [r7, #12]
    }
	pI2CHandle->pI2Cx->I2C_CCR = tempreg ;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	68fa      	ldr	r2, [r7, #12]
 8000af2:	61da      	str	r2, [r3, #28]

	// TRISE configuration
	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	4a13      	ldr	r2, [pc, #76]	@ (8000b48 <I2C_Init+0x154>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d809      	bhi.n	8000b12 <I2C_Init+0x11e>
	{
		//Mode is standard mode

		tempreg = (RCC_GetPCLK1Value() /1000000U) + 1 ;
 8000afe:	f000 f8d3 	bl	8000ca8 <RCC_GetPCLK1Value>
 8000b02:	4603      	mov	r3, r0
 8000b04:	4a0f      	ldr	r2, [pc, #60]	@ (8000b44 <I2C_Init+0x150>)
 8000b06:	fba2 2303 	umull	r2, r3, r2, r3
 8000b0a:	0c9b      	lsrs	r3, r3, #18
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	e00d      	b.n	8000b2e <I2C_Init+0x13a>
	}else
	{
		//mode is fast mode
		tempreg = ( (RCC_GetPCLK1Value() * 300) / 1000000000U ) + 1;
 8000b12:	f000 f8c9 	bl	8000ca8 <RCC_GetPCLK1Value>
 8000b16:	4603      	mov	r3, r0
 8000b18:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000b1c:	fb02 f303 	mul.w	r3, r2, r3
 8000b20:	0a5b      	lsrs	r3, r3, #9
 8000b22:	4a0a      	ldr	r2, [pc, #40]	@ (8000b4c <I2C_Init+0x158>)
 8000b24:	fba2 2303 	umull	r2, r3, r2, r3
 8000b28:	09db      	lsrs	r3, r3, #7
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	60fb      	str	r3, [r7, #12]

	}

	pI2CHandle->pI2Cx->I2C_TRISE = (tempreg & 0x3F);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	68fa      	ldr	r2, [r7, #12]
 8000b34:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000b38:	621a      	str	r2, [r3, #32]

}
 8000b3a:	bf00      	nop
 8000b3c:	3710      	adds	r7, #16
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	431bde83 	.word	0x431bde83
 8000b48:	000186a0 	.word	0x000186a0
 8000b4c:	00044b83 	.word	0x00044b83

08000b50 <I2C_GetFlagStatus>:
        I2C3_REG_RESET();
    }
}

uint8_t I2C_GetFlagStatus(I2C_RegDef_t *pI2Cx , uint32_t FlagName)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	6039      	str	r1, [r7, #0]
	if (pI2Cx->I2C_SR1 & FlagName)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	695a      	ldr	r2, [r3, #20]
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	4013      	ands	r3, r2
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <I2C_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000b66:	2301      	movs	r3, #1
 8000b68:	e000      	b.n	8000b6c <I2C_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000b6a:	2300      	movs	r3, #0
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	370c      	adds	r7, #12
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bc80      	pop	{r7}
 8000b74:	4770      	bx	lr

08000b76 <I2C_MasterSendData>:
 *
 * @return            - None
 *
 * @Note              - None
 */
void I2C_MasterSendData(I2C_Handle_t *pI2CHandle, uint8_t *pTxBuffer, uint32_t Len, uint8_t SlaveAddr, uint8_t Sr) {
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b084      	sub	sp, #16
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	60f8      	str	r0, [r7, #12]
 8000b7e:	60b9      	str	r1, [r7, #8]
 8000b80:	607a      	str	r2, [r7, #4]
 8000b82:	70fb      	strb	r3, [r7, #3]
    // 1. Generate the START condition
    I2C_GeneratesStartCondition(pI2CHandle->pI2Cx);
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff fe70 	bl	800086e <I2C_GeneratesStartCondition>

    // 2. Confirm that start generation is completed by checking the SB flag in the SR1
    //    Note: Until SB is cleared SCL will be stretched (pulled to LOW)
    while (!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_SB));
 8000b8e:	bf00      	nop
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2101      	movs	r1, #1
 8000b96:	4618      	mov	r0, r3
 8000b98:	f7ff ffda 	bl	8000b50 <I2C_GetFlagStatus>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d0f6      	beq.n	8000b90 <I2C_MasterSendData+0x1a>

    // 3. Send the address of the slave with r/nw bit set to w(0) (total 8 bits)
    I2C_ExecuteAddressPhaseWrite(pI2CHandle->pI2Cx, SlaveAddr);
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	78fa      	ldrb	r2, [r7, #3]
 8000ba8:	4611      	mov	r1, r2
 8000baa:	4618      	mov	r0, r3
 8000bac:	f7ff fe6e 	bl	800088c <I2C_ExecuteAddressPhaseWrite>

    // 4. Confirm that address phase is completed by checking the ADDR flag in the SR1
    while (!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_ADDR));
 8000bb0:	bf00      	nop
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	2102      	movs	r1, #2
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff ffc9 	bl	8000b50 <I2C_GetFlagStatus>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d0f6      	beq.n	8000bb2 <I2C_MasterSendData+0x3c>

    // 5. Clear the ADDR flag according to its software sequence
    //    Note: Until ADDR is cleared SCL will be stretched (pulled to LOW)
    I2C_ClearADDRFlag(pI2CHandle);
 8000bc4:	68f8      	ldr	r0, [r7, #12]
 8000bc6:	f7ff fe76 	bl	80008b6 <I2C_ClearADDRFlag>

    // 6. Send the data until len becomes 0
    while (Len > 0) {
 8000bca:	e014      	b.n	8000bf6 <I2C_MasterSendData+0x80>
        while (!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_TXE)); // Wait till TXE is set
 8000bcc:	bf00      	nop
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2180      	movs	r1, #128	@ 0x80
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff ffbb 	bl	8000b50 <I2C_GetFlagStatus>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d0f6      	beq.n	8000bce <I2C_MasterSendData+0x58>
        pI2CHandle->pI2Cx->I2C_DR = *pTxBuffer;
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	781a      	ldrb	r2, [r3, #0]
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	611a      	str	r2, [r3, #16]
        pTxBuffer++;
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	3301      	adds	r3, #1
 8000bee:	60bb      	str	r3, [r7, #8]
        Len--;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	3b01      	subs	r3, #1
 8000bf4:	607b      	str	r3, [r7, #4]
    while (Len > 0) {
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d1e7      	bne.n	8000bcc <I2C_MasterSendData+0x56>
    }

    // 7. When Len becomes zero, wait for TXE=1 and BTF=1 before generating the STOP condition
    //    Note: TXE=1, BTF=1 means that both SR and DR are empty and next transmission should begin
    //    When BTF=1, SCL will be stretched (pulled to LOW)
    while (!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_TXE));
 8000bfc:	bf00      	nop
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	2180      	movs	r1, #128	@ 0x80
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff ffa3 	bl	8000b50 <I2C_GetFlagStatus>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d0f6      	beq.n	8000bfe <I2C_MasterSendData+0x88>
    while (!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_BTF));
 8000c10:	bf00      	nop
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	2104      	movs	r1, #4
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f7ff ff99 	bl	8000b50 <I2C_GetFlagStatus>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d0f6      	beq.n	8000c12 <I2C_MasterSendData+0x9c>

    // 8. Generate STOP condition and master need not wait for the completion of stop condition
    //    Note: generating STOP automatically clears the BTF
    if (Sr == I2C_DISABLE_SR) { // Sr is Stop condition
 8000c24:	7e3b      	ldrb	r3, [r7, #24]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d104      	bne.n	8000c34 <I2C_MasterSendData+0xbe>
        I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff fe78 	bl	8000924 <I2C_GenerateStopCondition>
    }
}
 8000c34:	bf00      	nop
 8000c36:	3710      	adds	r7, #16
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <I2C_ManageAcking>:
	}

}

void I2C_ManageAcking(I2C_RegDef_t *pI2Cx, uint8_t EnorDi )
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	460b      	mov	r3, r1
 8000c46:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == I2C_ACK_ENABLE)
 8000c48:	78fb      	ldrb	r3, [r7, #3]
 8000c4a:	2b01      	cmp	r3, #1
 8000c4c:	d106      	bne.n	8000c5c <I2C_ManageAcking+0x20>
	{
		//Enable the ACK
		pI2Cx->I2C_CR1 |=(1<<I2C_CR1_ACK);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	601a      	str	r2, [r3, #0]
	}else
	{
		//Disable the ACK
		pI2Cx->I2C_CR1 &=~ (1<<I2C_CR1_ACK);
	}
}
 8000c5a:	e005      	b.n	8000c68 <I2C_ManageAcking+0x2c>
		pI2Cx->I2C_CR1 &=~ (1<<I2C_CR1_ACK);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	601a      	str	r2, [r3, #0]
}
 8000c68:	bf00      	nop
 8000c6a:	370c      	adds	r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bc80      	pop	{r7}
 8000c70:	4770      	bx	lr

08000c72 <I2C_PeripheralControl>:
 * @return            - None
 *
 * @Note              - None
 */
void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 8000c72:	b480      	push	{r7}
 8000c74:	b083      	sub	sp, #12
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	6078      	str	r0, [r7, #4]
 8000c7a:	460b      	mov	r3, r1
 8000c7c:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE)
 8000c7e:	78fb      	ldrb	r3, [r7, #3]
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	d106      	bne.n	8000c92 <I2C_PeripheralControl+0x20>
	{
		pI2Cx->I2C_CR1 |= (1 << I2C_CR1_PE);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f043 0201 	orr.w	r2, r3, #1
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	601a      	str	r2, [r3, #0]
	}else
	{
		pI2Cx->I2C_CR1 &= ~(1 << I2C_CR1_PE);
	}
}
 8000c90:	e005      	b.n	8000c9e <I2C_PeripheralControl+0x2c>
		pI2Cx->I2C_CR1 &= ~(1 << I2C_CR1_PE);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f023 0201 	bic.w	r2, r3, #1
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	601a      	str	r2, [r3, #0]
}
 8000c9e:	bf00      	nop
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bc80      	pop	{r7}
 8000ca6:	4770      	bx	lr

08000ca8 <RCC_GetPCLK1Value>:
uint16_t AHB_PreScaler[8] = {2,4,8,16,128,256,512};
uint8_t APB1_PreScaler[4] = {2,4,8,16};


uint32_t RCC_GetPCLK1Value(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
    uint32_t pclk1, systemClk;
    uint8_t clksrc, temp, ahbp, apbp1;

    // Get clock source
    clksrc = ((RCC->CFGR >> 2) & 0x3);
 8000cae:	4b25      	ldr	r3, [pc, #148]	@ (8000d44 <RCC_GetPCLK1Value+0x9c>)
 8000cb0:	689b      	ldr	r3, [r3, #8]
 8000cb2:	089b      	lsrs	r3, r3, #2
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	f003 0303 	and.w	r3, r3, #3
 8000cba:	727b      	strb	r3, [r7, #9]

    // Determine system clock
    if (clksrc == 0)
 8000cbc:	7a7b      	ldrb	r3, [r7, #9]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d102      	bne.n	8000cc8 <RCC_GetPCLK1Value+0x20>
    {
        systemClk = 16000000; // HSI oscillator clock
 8000cc2:	4b21      	ldr	r3, [pc, #132]	@ (8000d48 <RCC_GetPCLK1Value+0xa0>)
 8000cc4:	60fb      	str	r3, [r7, #12]
 8000cc6:	e00b      	b.n	8000ce0 <RCC_GetPCLK1Value+0x38>
    }
    else if (clksrc == 1)
 8000cc8:	7a7b      	ldrb	r3, [r7, #9]
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d102      	bne.n	8000cd4 <RCC_GetPCLK1Value+0x2c>
    {
        systemClk = 8000000; // HSE oscillator clock
 8000cce:	4b1f      	ldr	r3, [pc, #124]	@ (8000d4c <RCC_GetPCLK1Value+0xa4>)
 8000cd0:	60fb      	str	r3, [r7, #12]
 8000cd2:	e005      	b.n	8000ce0 <RCC_GetPCLK1Value+0x38>
    }
    else if (clksrc == 2)
 8000cd4:	7a7b      	ldrb	r3, [r7, #9]
 8000cd6:	2b02      	cmp	r3, #2
 8000cd8:	d102      	bne.n	8000ce0 <RCC_GetPCLK1Value+0x38>
    {
        systemClk = RCC_GetPLLOutputClock(); // PLL clock
 8000cda:	f000 f83d 	bl	8000d58 <RCC_GetPLLOutputClock>
 8000cde:	60f8      	str	r0, [r7, #12]
    }

    // Get AHB prescaler
    temp = ((RCC->CFGR >> 4) & 0xF);
 8000ce0:	4b18      	ldr	r3, [pc, #96]	@ (8000d44 <RCC_GetPCLK1Value+0x9c>)
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	091b      	lsrs	r3, r3, #4
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	f003 030f 	and.w	r3, r3, #15
 8000cec:	723b      	strb	r3, [r7, #8]
    if (temp < 8)
 8000cee:	7a3b      	ldrb	r3, [r7, #8]
 8000cf0:	2b07      	cmp	r3, #7
 8000cf2:	d802      	bhi.n	8000cfa <RCC_GetPCLK1Value+0x52>
    {
        ahbp = 1;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	72fb      	strb	r3, [r7, #11]
 8000cf8:	e005      	b.n	8000d06 <RCC_GetPCLK1Value+0x5e>
    }
    else
    {
        ahbp = AHB_PreScaler[temp - 8];
 8000cfa:	7a3b      	ldrb	r3, [r7, #8]
 8000cfc:	3b08      	subs	r3, #8
 8000cfe:	4a14      	ldr	r2, [pc, #80]	@ (8000d50 <RCC_GetPCLK1Value+0xa8>)
 8000d00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d04:	72fb      	strb	r3, [r7, #11]
    }

    // Get APB1 prescaler
    temp = ((RCC->CFGR >> 10) & 0x7);
 8000d06:	4b0f      	ldr	r3, [pc, #60]	@ (8000d44 <RCC_GetPCLK1Value+0x9c>)
 8000d08:	689b      	ldr	r3, [r3, #8]
 8000d0a:	0a9b      	lsrs	r3, r3, #10
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	f003 0307 	and.w	r3, r3, #7
 8000d12:	723b      	strb	r3, [r7, #8]
    if (temp < 4)
 8000d14:	7a3b      	ldrb	r3, [r7, #8]
 8000d16:	2b03      	cmp	r3, #3
 8000d18:	d802      	bhi.n	8000d20 <RCC_GetPCLK1Value+0x78>
    {
        apbp1 = 1;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	72bb      	strb	r3, [r7, #10]
 8000d1e:	e004      	b.n	8000d2a <RCC_GetPCLK1Value+0x82>
    }
    else
    {
        apbp1 = APB1_PreScaler[temp - 4];
 8000d20:	7a3b      	ldrb	r3, [r7, #8]
 8000d22:	3b04      	subs	r3, #4
 8000d24:	4a0b      	ldr	r2, [pc, #44]	@ (8000d54 <RCC_GetPCLK1Value+0xac>)
 8000d26:	5cd3      	ldrb	r3, [r2, r3]
 8000d28:	72bb      	strb	r3, [r7, #10]
    }

    // Calculate PCLK1
    pclk1 = (systemClk / ahbp) / apbp1;
 8000d2a:	7afb      	ldrb	r3, [r7, #11]
 8000d2c:	68fa      	ldr	r2, [r7, #12]
 8000d2e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d32:	7abb      	ldrb	r3, [r7, #10]
 8000d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d38:	607b      	str	r3, [r7, #4]

    return pclk1;
 8000d3a:	687b      	ldr	r3, [r7, #4]
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3710      	adds	r7, #16
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	40023800 	.word	0x40023800
 8000d48:	00f42400 	.word	0x00f42400
 8000d4c:	007a1200 	.word	0x007a1200
 8000d50:	20000020 	.word	0x20000020
 8000d54:	20000030 	.word	0x20000030

08000d58 <RCC_GetPLLOutputClock>:

		return pclk2;
    }

uint32_t RCC_GetPLLOutputClock(void)
        {
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
            uint32_t pllInputClock = 16000000; // Assuming HSI is used as PLL source
 8000d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d90 <RCC_GetPLLOutputClock+0x38>)
 8000d60:	607b      	str	r3, [r7, #4]
            uint32_t pllOutputClock;

            // Check if HSE is used as PLL source
            if ((RCC->PLLCFGR & (1 << 22)) != 0)
 8000d62:	4b0c      	ldr	r3, [pc, #48]	@ (8000d94 <RCC_GetPLLOutputClock+0x3c>)
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <RCC_GetPLLOutputClock+0x1a>
            {
                pllInputClock = 8000000; // HSE value, modify if different
 8000d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d98 <RCC_GetPLLOutputClock+0x40>)
 8000d70:	607b      	str	r3, [r7, #4]
            }

            // Calculate PLL output clock
            pllOutputClock = (pllInputClock / PLL_M) * PLL_N / PLL_P;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	08db      	lsrs	r3, r3, #3
 8000d76:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 8000d7a:	fb02 f303 	mul.w	r3, r2, r3
 8000d7e:	085b      	lsrs	r3, r3, #1
 8000d80:	603b      	str	r3, [r7, #0]

            return pllOutputClock;
 8000d82:	683b      	ldr	r3, [r7, #0]
        }
 8000d84:	4618      	mov	r0, r3
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bc80      	pop	{r7}
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	00f42400 	.word	0x00f42400
 8000d94:	40023800 	.word	0x40023800
 8000d98:	007a1200 	.word	0x007a1200

08000d9c <__libc_init_array>:
 8000d9c:	b570      	push	{r4, r5, r6, lr}
 8000d9e:	4d0d      	ldr	r5, [pc, #52]	@ (8000dd4 <__libc_init_array+0x38>)
 8000da0:	4c0d      	ldr	r4, [pc, #52]	@ (8000dd8 <__libc_init_array+0x3c>)
 8000da2:	1b64      	subs	r4, r4, r5
 8000da4:	10a4      	asrs	r4, r4, #2
 8000da6:	2600      	movs	r6, #0
 8000da8:	42a6      	cmp	r6, r4
 8000daa:	d109      	bne.n	8000dc0 <__libc_init_array+0x24>
 8000dac:	4d0b      	ldr	r5, [pc, #44]	@ (8000ddc <__libc_init_array+0x40>)
 8000dae:	4c0c      	ldr	r4, [pc, #48]	@ (8000de0 <__libc_init_array+0x44>)
 8000db0:	f000 f818 	bl	8000de4 <_init>
 8000db4:	1b64      	subs	r4, r4, r5
 8000db6:	10a4      	asrs	r4, r4, #2
 8000db8:	2600      	movs	r6, #0
 8000dba:	42a6      	cmp	r6, r4
 8000dbc:	d105      	bne.n	8000dca <__libc_init_array+0x2e>
 8000dbe:	bd70      	pop	{r4, r5, r6, pc}
 8000dc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8000dc4:	4798      	blx	r3
 8000dc6:	3601      	adds	r6, #1
 8000dc8:	e7ee      	b.n	8000da8 <__libc_init_array+0xc>
 8000dca:	f855 3b04 	ldr.w	r3, [r5], #4
 8000dce:	4798      	blx	r3
 8000dd0:	3601      	adds	r6, #1
 8000dd2:	e7f2      	b.n	8000dba <__libc_init_array+0x1e>
 8000dd4:	08000e04 	.word	0x08000e04
 8000dd8:	08000e04 	.word	0x08000e04
 8000ddc:	08000e04 	.word	0x08000e04
 8000de0:	08000e08 	.word	0x08000e08

08000de4 <_init>:
 8000de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000de6:	bf00      	nop
 8000de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dea:	bc08      	pop	{r3}
 8000dec:	469e      	mov	lr, r3
 8000dee:	4770      	bx	lr

08000df0 <_fini>:
 8000df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000df2:	bf00      	nop
 8000df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000df6:	bc08      	pop	{r3}
 8000df8:	469e      	mov	lr, r3
 8000dfa:	4770      	bx	lr
