Fitter report for pulpino_qsys_test
Tue Nov  4 14:50:10 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. PLL Usage Summary
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Tue Nov  4 14:50:10 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; pulpino_qsys_test                               ;
; Top-level Entity Name           ; pulpino_qsys_test                               ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 3,232 / 32,070 ( 10 % )                         ;
; Total registers                 ; 3979                                            ;
; Total pins                      ; 25 / 457 ( 5 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 262,656 / 4,065,280 ( 6 % )                     ;
; Total RAM Blocks                ; 33 / 397 ( 8 % )                                ;
; Total DSP Blocks                ; 1 / 87 ( 1 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.5%      ;
;     Processor 3            ;  11.0%      ;
;     Processor 4            ;  10.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ppl:clock_conversion|ppl_0002:ppl_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sys:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n3f:auto_generated|counter_reg_bit[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n3f:auto_generated|counter_reg_bit[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n3f:auto_generated|counter_reg_bit[2]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n3f:auto_generated|counter_reg_bit[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[3]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[0]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[0]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[3]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[5]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[5]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[0]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[0]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[5]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[5]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[4]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[4]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[7]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[7]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[6]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[7]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[6]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[3]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[6]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[7]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[3]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[2]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[3]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[3]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[6]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[7]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[0]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[7]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[0]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[7]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n3f:auto_generated|counter_reg_bit[2]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n3f:auto_generated|counter_reg_bit[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[3]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[7]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[7]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[5]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[5]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[3]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[7]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[6]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[6]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[0]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[3]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[7]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[2]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[2]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[0]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[7]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[7]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[3]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[0]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[5]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[5]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[2]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[6]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][4]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][4]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][16]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][16]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][20]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][20]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][24]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][24]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][29]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][29]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][30]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][30]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCER_q[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCER_q[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCMR_q[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCMR_q[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[2]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[2]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[12]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[12]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[14]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[14]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[17]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[17]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[19]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[19]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[27]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[27]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[30]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[30]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|rdata_sel_q.RD_NONE                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|rdata_sel_q.RD_NONE~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|settings_q[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|settings_q[0]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|stall_cs.HALT                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|stall_cs.HALT~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|stall_cs.RUNNING                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|stall_cs.RUNNING~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|div_counter_q[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|div_counter_q[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|div_counter_q[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|div_counter_q[2]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|div_counter_q[3]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|div_counter_q[3]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|divcurr_state_q.MD_CHANGE_SIGN                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|divcurr_state_q.MD_CHANGE_SIGN~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|divcurr_state_q.MD_LAST                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|divcurr_state_q.MD_LAST~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[2]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[2]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[4]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[4]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[5]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[5]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[7]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[7]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[8]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[8]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[9]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[9]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[10]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[10]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[15]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[15]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[18]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[18]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[23]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[23]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[24]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[24]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[31]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[31]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|op_denominator_q[11]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|op_denominator_q[11]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i|ctrl_fsm_cs.DECODE                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i|ctrl_fsm_cs.DECODE~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[2][21]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[2][21]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[6][4]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[6][4]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[8][28]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[8][28]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[10][19]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[10][19]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[10][28]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[10][28]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[12][10]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[12][10]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[12][31]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[12][31]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[13][31]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[13][31]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[16][0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[16][0]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[16][20]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[16][20]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[19][10]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[19][10]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[21][16]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[21][16]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[22][11]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[22][11]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[24][23]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[24][23]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[25][20]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[25][20]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[25][25]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|rf_reg_tmp[25][25]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|instr_rdata_id_o[6]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|instr_rdata_id_o[6]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[2]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[2]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[3]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[3]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[4]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[4]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[5]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[5]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[11]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[11]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[12]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[12]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[13]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[13]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[16]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[16]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[18]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[18]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[19]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[19]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[23]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[23]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[26]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[26]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[27]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|pc_id_o[27]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|CS.IDLE                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|CS.IDLE~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|CS.WAIT_ABORTED                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|CS.WAIT_ABORTED~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|CS.WAIT_GNT                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|CS.WAIT_GNT~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[2]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[2]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[5]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[5]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[6]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[6]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[7]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[7]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[9]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[9]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[26]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[26]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[28]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[28]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[29]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[29]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][4]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][4]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][7]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][7]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][10]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][10]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][13]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][13]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][15]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][15]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][16]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][16]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][17]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][17]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][18]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][18]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][20]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][20]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][21]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][21]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][22]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][22]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][24]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][24]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][29]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][29]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][31]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|addr_Q[0][31]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|rdata_Q[1][14]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|rdata_Q[1][14]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|CS.IDLE                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|CS.IDLE~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|CS.WAIT_RVALID                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|CS.WAIT_RVALID~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|CS.WAIT_RVALID_MIS                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|CS.WAIT_RVALID_MIS~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|rdata_q[18]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|rdata_q[18]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~DUPLICATE                                                                                                         ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                                                         ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]~DUPLICATE                                                                                                         ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                                                                                                      ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                                                                                             ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE                                                                                                                            ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                                                                            ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~DUPLICATE                                                                                                                            ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE                                                                                                                                             ;                  ;                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; sys:u0|sys_pio_in:pio_in|d1_data_in[1]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_pio_in:pio_in|d1_data_in[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; sys:u0|sys_pio_in:pio_in|d1_data_in[4]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_pio_in:pio_in|d1_data_in[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; sys:u0|sys_pio_in:pio_in|d1_data_in[5]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_pio_in:pio_in|d1_data_in[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; sys:u0|sys_pio_in:pio_in|d1_data_in[7]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_pio_in:pio_in|d1_data_in[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; sys:u0|sys_pio_in:pio_in|d1_data_in[12]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_pio_in:pio_in|d1_data_in[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; sys:u0|sys_pio_in:pio_in|edge_capture[8]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_pio_in:pio_in|edge_capture[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; sys:u0|sys_pio_out:pio_out|data_out[5]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_pio_out:pio_out|data_out[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[4]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_timer_0:timer_0|internal_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[7]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_timer_0:timer_0|internal_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_timer_0:timer_0|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[11]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_timer_0:timer_0|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[13]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_timer_0:timer_0|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[19]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_timer_0:timer_0|internal_counter[19]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[23]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_timer_0:timer_0|internal_counter[23]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[25]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_timer_0:timer_0|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[27]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_timer_0:timer_0|internal_counter[27]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sys:u0|sys_timer_0:timer_0|internal_counter[31]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_timer_0:timer_0|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sys:u0|sys_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_timer_0:timer_0|period_l_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sys:u0|sys_timer_0:timer_0|period_l_register[14]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sys:u0|sys_timer_0:timer_0|period_l_register[14]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+----------+----------------+--------------+----------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To     ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+----------------+---------------+----------------+
; Location ;                ;              ; ADC_CS_N       ; PIN_AJ4       ; QSF Assignment ;
; Location ;                ;              ; ADC_DIN        ; PIN_AK4       ; QSF Assignment ;
; Location ;                ;              ; ADC_DOUT       ; PIN_AK3       ; QSF Assignment ;
; Location ;                ;              ; ADC_SCLK       ; PIN_AK2       ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCDAT     ; PIN_K7        ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCLRCK    ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; AUD_BCLK       ; PIN_H7        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACDAT     ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACLRCK    ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; AUD_XCK        ; PIN_G7        ; QSF Assignment ;
; Location ;                ;              ; CLOCK2_50      ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; CLOCK3_50      ; PIN_Y26       ; QSF Assignment ;
; Location ;                ;              ; CLOCK4_50      ; PIN_K14       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]   ; PIN_AK14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10]  ; PIN_AG12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11]  ; PIN_AH13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12]  ; PIN_AJ14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]   ; PIN_AH14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]   ; PIN_AG15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]   ; PIN_AE14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]   ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]   ; PIN_AC14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]   ; PIN_AD14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]   ; PIN_AF15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]   ; PIN_AH15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]   ; PIN_AG13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]     ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]     ; PIN_AJ12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N     ; PIN_AF11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE       ; PIN_AK13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK       ; PIN_AH12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N      ; PIN_AG11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]     ; PIN_AK6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]    ; PIN_AJ9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]    ; PIN_AH9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]    ; PIN_AH8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]    ; PIN_AH7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]    ; PIN_AJ6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]    ; PIN_AJ5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]     ; PIN_AJ7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]     ; PIN_AK7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]     ; PIN_AK8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]     ; PIN_AK9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]     ; PIN_AG10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]     ; PIN_AK11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]     ; PIN_AJ11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]     ; PIN_AH10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]     ; PIN_AJ10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM      ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N     ; PIN_AE13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM      ; PIN_AK12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N      ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; FAN_CTRL       ; PIN_AA12      ; QSF Assignment ;
; Location ;                ;              ; FPGA_I2C_SCLK  ; PIN_J12       ; QSF Assignment ;
; Location ;                ;              ; FPGA_I2C_SDAT  ; PIN_K12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]      ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]     ; PIN_AH18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]     ; PIN_AH17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]     ; PIN_AG16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]     ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]     ; PIN_AF16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]     ; PIN_AG17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]     ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]     ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]     ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]     ; PIN_AC20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]      ; PIN_Y17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]     ; PIN_AH19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]     ; PIN_AJ20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]     ; PIN_AH20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]     ; PIN_AK21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]     ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]     ; PIN_AD20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]     ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]     ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]     ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]     ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]      ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]     ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]     ; PIN_AG21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]     ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]     ; PIN_AG20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]     ; PIN_AG18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]     ; PIN_AJ21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]      ; PIN_Y18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]      ; PIN_AK16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]      ; PIN_AK18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]      ; PIN_AK19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]      ; PIN_AJ19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]      ; PIN_AJ17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]      ; PIN_AJ16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]      ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10]     ; PIN_AG26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11]     ; PIN_AH24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12]     ; PIN_AH27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13]     ; PIN_AJ27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14]     ; PIN_AK29      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15]     ; PIN_AK28      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]     ; PIN_AK27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]     ; PIN_AJ26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]     ; PIN_AK26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]     ; PIN_AH25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]      ; PIN_AA21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]     ; PIN_AJ25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]     ; PIN_AJ24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]     ; PIN_AK24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]     ; PIN_AG23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]     ; PIN_AK23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]     ; PIN_AH23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]     ; PIN_AK22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]     ; PIN_AJ22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]     ; PIN_AH22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]     ; PIN_AG22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]      ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]     ; PIN_AF24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]     ; PIN_AF23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]     ; PIN_AE22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]     ; PIN_AD21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34]     ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35]     ; PIN_AC22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]      ; PIN_AC23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]      ; PIN_AD24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]      ; PIN_AE23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]      ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]      ; PIN_AF25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]      ; PIN_AF26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]      ; PIN_AG25      ; QSF Assignment ;
; Location ;                ;              ; HEX0[0]        ; PIN_AE26      ; QSF Assignment ;
; Location ;                ;              ; HEX0[1]        ; PIN_AE27      ; QSF Assignment ;
; Location ;                ;              ; HEX0[2]        ; PIN_AE28      ; QSF Assignment ;
; Location ;                ;              ; HEX0[3]        ; PIN_AG27      ; QSF Assignment ;
; Location ;                ;              ; HEX0[4]        ; PIN_AF28      ; QSF Assignment ;
; Location ;                ;              ; HEX0[5]        ; PIN_AG28      ; QSF Assignment ;
; Location ;                ;              ; HEX0[6]        ; PIN_AH28      ; QSF Assignment ;
; Location ;                ;              ; HEX1[0]        ; PIN_AJ29      ; QSF Assignment ;
; Location ;                ;              ; HEX1[1]        ; PIN_AH29      ; QSF Assignment ;
; Location ;                ;              ; HEX1[2]        ; PIN_AH30      ; QSF Assignment ;
; Location ;                ;              ; HEX1[3]        ; PIN_AG30      ; QSF Assignment ;
; Location ;                ;              ; HEX1[4]        ; PIN_AF29      ; QSF Assignment ;
; Location ;                ;              ; HEX1[5]        ; PIN_AF30      ; QSF Assignment ;
; Location ;                ;              ; HEX1[6]        ; PIN_AD27      ; QSF Assignment ;
; Location ;                ;              ; HEX2[0]        ; PIN_AB23      ; QSF Assignment ;
; Location ;                ;              ; HEX2[1]        ; PIN_AE29      ; QSF Assignment ;
; Location ;                ;              ; HEX2[2]        ; PIN_AD29      ; QSF Assignment ;
; Location ;                ;              ; HEX2[3]        ; PIN_AC28      ; QSF Assignment ;
; Location ;                ;              ; HEX2[4]        ; PIN_AD30      ; QSF Assignment ;
; Location ;                ;              ; HEX2[5]        ; PIN_AC29      ; QSF Assignment ;
; Location ;                ;              ; HEX2[6]        ; PIN_AC30      ; QSF Assignment ;
; Location ;                ;              ; HEX3[0]        ; PIN_AD26      ; QSF Assignment ;
; Location ;                ;              ; HEX3[1]        ; PIN_AC27      ; QSF Assignment ;
; Location ;                ;              ; HEX3[2]        ; PIN_AD25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[3]        ; PIN_AC25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[4]        ; PIN_AB28      ; QSF Assignment ;
; Location ;                ;              ; HEX3[5]        ; PIN_AB25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[6]        ; PIN_AB22      ; QSF Assignment ;
; Location ;                ;              ; HEX4[0]        ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; HEX4[1]        ; PIN_Y23       ; QSF Assignment ;
; Location ;                ;              ; HEX4[2]        ; PIN_Y24       ; QSF Assignment ;
; Location ;                ;              ; HEX4[3]        ; PIN_W22       ; QSF Assignment ;
; Location ;                ;              ; HEX4[4]        ; PIN_W24       ; QSF Assignment ;
; Location ;                ;              ; HEX4[5]        ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; HEX4[6]        ; PIN_W25       ; QSF Assignment ;
; Location ;                ;              ; HEX5[0]        ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; HEX5[1]        ; PIN_AA28      ; QSF Assignment ;
; Location ;                ;              ; HEX5[2]        ; PIN_Y27       ; QSF Assignment ;
; Location ;                ;              ; HEX5[3]        ; PIN_AB27      ; QSF Assignment ;
; Location ;                ;              ; HEX5[4]        ; PIN_AB26      ; QSF Assignment ;
; Location ;                ;              ; HEX5[5]        ; PIN_AA26      ; QSF Assignment ;
; Location ;                ;              ; HEX5[6]        ; PIN_AA25      ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD       ; PIN_AA30      ; QSF Assignment ;
; Location ;                ;              ; IRDA_TXD       ; PIN_AB30      ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK        ; PIN_AD7       ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK2       ; PIN_AD9       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT        ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT2       ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; TD_CLK27       ; PIN_H15       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]     ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]     ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]     ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]     ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]     ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]     ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]     ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]     ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; TD_HS          ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; TD_RESET_N     ; PIN_F6        ; QSF Assignment ;
; Location ;                ;              ; TD_VS          ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; USB_B2_CLK     ; PIN_AF4       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[0] ; PIN_AH4       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[1] ; PIN_AH3       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[2] ; PIN_AJ2       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[3] ; PIN_AJ1       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[4] ; PIN_AH2       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[5] ; PIN_AG3       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[6] ; PIN_AG2       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[7] ; PIN_AG1       ; QSF Assignment ;
; Location ;                ;              ; USB_EMPTY      ; PIN_AF5       ; QSF Assignment ;
; Location ;                ;              ; USB_FULL       ; PIN_AG5       ; QSF Assignment ;
; Location ;                ;              ; USB_OE_N       ; PIN_AF6       ; QSF Assignment ;
; Location ;                ;              ; USB_RD_N       ; PIN_AG6       ; QSF Assignment ;
; Location ;                ;              ; USB_RESET_N    ; PIN_AG7       ; QSF Assignment ;
; Location ;                ;              ; USB_SCL        ; PIN_AG8       ; QSF Assignment ;
; Location ;                ;              ; USB_SDA        ; PIN_AF8       ; QSF Assignment ;
; Location ;                ;              ; USB_WR_N       ; PIN_AH5       ; QSF Assignment ;
; Location ;                ;              ; VGA_BLANK_N    ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]       ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]       ; PIN_G13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]       ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]       ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[4]       ; PIN_H14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]       ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[6]       ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[7]       ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; VGA_CLK        ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]       ; PIN_J9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]       ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]       ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]       ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[4]       ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]       ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[6]       ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[7]       ; PIN_E11       ; QSF Assignment ;
; Location ;                ;              ; VGA_HS         ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]       ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]       ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]       ; PIN_E13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]       ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[4]       ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]       ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[6]       ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[7]       ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; VGA_SYNC_N     ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; VGA_VS         ; PIN_D11       ; QSF Assignment ;
+----------+----------------+--------------+----------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8294 ) ; 0.00 % ( 0 / 8294 )        ; 0.00 % ( 0 / 8294 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8294 ) ; 0.00 % ( 0 / 8294 )        ; 0.00 % ( 0 / 8294 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8078 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 200 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/jvctr/0/POLIno_qsys/quartus_project/output_files/pulpino_qsys_test.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,232 / 32,070        ; 10 %  ;
; ALMs needed [=A-B+C]                                        ; 3,232                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,807 / 32,070        ; 12 %  ;
;         [a] ALMs used for LUT logic and registers           ; 941                   ;       ;
;         [b] ALMs used for LUT logic                         ; 1,975                 ;       ;
;         [c] ALMs used for registers                         ; 891                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 610 / 32,070          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 35 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 34                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 495 / 3,207           ; 15 %  ;
;     -- Logic LABs                                           ; 495                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 4,477                 ;       ;
;     -- 7 input functions                                    ; 93                    ;       ;
;     -- 6 input functions                                    ; 1,716                 ;       ;
;     -- 5 input functions                                    ; 834                   ;       ;
;     -- 4 input functions                                    ; 619                   ;       ;
;     -- <=3 input functions                                  ; 1,215                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 552                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 3,979                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,664 / 64,140        ; 6 %   ;
;         -- Secondary logic registers                        ; 315 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,711                 ;       ;
;         -- Routing optimization registers                   ; 268                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 25 / 457              ; 5 %   ;
;     -- Clock pins                                           ; 2 / 8                 ; 25 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 33 / 397              ; 8 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 262,656 / 4,065,280   ; 6 %   ;
; Total block memory implementation bits                      ; 337,920 / 4,065,280   ; 8 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 1 / 87                ; 1 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 3.2% / 3.4% / 2.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 28.9% / 30.6% / 23.4% ;       ;
; Maximum fan-out                                             ; 3633                  ;       ;
; Highest non-global fan-out                                  ; 559                   ;       ;
; Total fan-out                                               ; 38320                 ;       ;
; Average fan-out                                             ; 4.21                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3163 / 32070 ( 10 % ) ; 70 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3163                  ; 70                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3727 / 32070 ( 12 % ) ; 81 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 915                   ; 27                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1937                  ; 38                   ; 0                              ;
;         [c] ALMs used for registers                         ; 875                   ; 16                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 599 / 32070 ( 2 % )   ; 11 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 35 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 34                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 486 / 3207 ( 15 % )   ; 13 / 3207 ( < 1 % )  ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 486                   ; 13                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 4362                  ; 115                  ; 0                              ;
;     -- 7 input functions                                    ; 92                    ; 1                    ; 0                              ;
;     -- 6 input functions                                    ; 1693                  ; 23                   ; 0                              ;
;     -- 5 input functions                                    ; 811                   ; 23                   ; 0                              ;
;     -- 4 input functions                                    ; 602                   ; 17                   ; 0                              ;
;     -- <=3 input functions                                  ; 1164                  ; 51                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 541                   ; 11                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 3579 / 64140 ( 6 % )  ; 85 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 306 / 64140 ( < 1 % ) ; 9 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 3626                  ; 85                   ; 0                              ;
;         -- Routing optimization registers                   ; 259                   ; 9                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 24                    ; 0                    ; 1                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ;
; Total block memory bits                                     ; 262656                ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 337920                ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 33 / 397 ( 8 % )      ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 1 / 87 ( 1 % )        ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )      ; 1 / 116 ( < 1 % )              ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 4238                  ; 137                  ; 2                              ;
;     -- Registered Input Connections                         ; 3945                  ; 102                  ; 0                              ;
;     -- Output Connections                                   ; 8                     ; 309                  ; 4060                           ;
;     -- Registered Output Connections                        ; 1                     ; 309                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 38569                 ; 1060                 ; 4102                           ;
;     -- Registered Connections                               ; 15836                 ; 826                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 0                     ; 314                  ; 3932                           ;
;     -- sld_hub:auto_hub                                     ; 314                   ; 2                    ; 130                            ;
;     -- hard_block:auto_generated_inst                       ; 3932                  ; 130                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 53                    ; 64                   ; 6                              ;
;     -- Output Ports                                         ; 17                    ; 81                   ; 10                             ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 41                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 5                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 30                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 48                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 53                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 61                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[0]   ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[1]   ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[2]   ; W15   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[3]   ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[0]    ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]    ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]    ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]    ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[4]    ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[5]    ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[6]    ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[7]    ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[8]    ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[9]    ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LEDR[0] ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1] ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2] ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3] ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4] ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5] ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6] ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7] ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8] ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9] ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 5 / 48 ( 10 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 7 / 80 ( 9 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 3 / 32 ( 9 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; LEDR[0]  ; Incomplete set of assignments ;
; LEDR[1]  ; Incomplete set of assignments ;
; LEDR[2]  ; Incomplete set of assignments ;
; LEDR[3]  ; Incomplete set of assignments ;
; LEDR[4]  ; Incomplete set of assignments ;
; LEDR[5]  ; Incomplete set of assignments ;
; LEDR[6]  ; Incomplete set of assignments ;
; LEDR[7]  ; Incomplete set of assignments ;
; LEDR[8]  ; Incomplete set of assignments ;
; LEDR[9]  ; Incomplete set of assignments ;
; CLOCK_50 ; Incomplete set of assignments ;
; KEY[0]   ; Incomplete set of assignments ;
; SW[4]    ; Incomplete set of assignments ;
; SW[3]    ; Incomplete set of assignments ;
; KEY[1]   ; Incomplete set of assignments ;
; SW[5]    ; Incomplete set of assignments ;
; KEY[2]   ; Incomplete set of assignments ;
; SW[6]    ; Incomplete set of assignments ;
; KEY[3]   ; Incomplete set of assignments ;
; SW[7]    ; Incomplete set of assignments ;
; SW[0]    ; Incomplete set of assignments ;
; SW[8]    ; Incomplete set of assignments ;
; SW[1]    ; Incomplete set of assignments ;
; SW[9]    ; Incomplete set of assignments ;
; SW[2]    ; Incomplete set of assignments ;
+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                              ;                           ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+
; ppl:clock_conversion|ppl_0002:ppl_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                              ; Integer PLL               ;
;     -- PLL Location                                                                                          ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                               ; none                      ;
;     -- PLL Bandwidth                                                                                         ; Auto                      ;
;         -- PLL Bandwidth Range                                                                               ; 2100000 to 1400000 Hz     ;
;     -- Reference Clock Frequency                                                                             ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                            ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                     ; 300.0 MHz                 ;
;     -- PLL Operation Mode                                                                                    ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                     ; 50.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                     ; 133.333333 MHz            ;
;     -- PLL Enable                                                                                            ; On                        ;
;     -- PLL Fractional Division                                                                               ; N/A                       ;
;     -- M Counter                                                                                             ; 12                        ;
;     -- N Counter                                                                                             ; 2                         ;
;     -- IOPLL Self RST                                                                                        ; Off                       ;
;     -- PLL Refclk Select                                                                                     ;                           ;
;             -- PLL Refclk Select Location                                                                    ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                            ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                            ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                               ; N/A                       ;
;             -- CORECLKIN source                                                                              ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                            ; N/A                       ;
;             -- PLLIQCLKIN source                                                                             ; N/A                       ;
;             -- RXIQCLKIN source                                                                              ; N/A                       ;
;             -- CLKIN(0) source                                                                               ; CLOCK_50~input            ;
;             -- CLKIN(1) source                                                                               ; N/A                       ;
;             -- CLKIN(2) source                                                                               ; N/A                       ;
;             -- CLKIN(3) source                                                                               ; N/A                       ;
;     -- PLL Output Counter                                                                                    ;                           ;
;         -- ppl:clock_conversion|ppl_0002:ppl_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                        ; 25.0 MHz                  ;
;             -- Output Clock Location                                                                         ; PLLOUTPUTCOUNTER_X0_Y4_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                        ; Off                       ;
;             -- Duty Cycle                                                                                    ; 50.0000                   ;
;             -- Phase Shift                                                                                   ; 0.000000 degrees          ;
;             -- C Counter                                                                                     ; 12                        ;
;             -- C Counter PH Mux PRST                                                                         ; 0                         ;
;             -- C Counter PRST                                                                                ; 1                         ;
;                                                                                                              ;                           ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |pulpino_qsys_test                                                                                                                      ; 3232.0 (1.3)         ; 3806.5 (1.3)                     ; 608.5 (0.0)                                       ; 34.0 (0.0)                       ; 0.0 (0.0)            ; 4477 (3)            ; 3979 (0)                  ; 0 (0)         ; 262656            ; 33    ; 1          ; 25   ; 0            ; |pulpino_qsys_test                                                                                                                                                                                                                                                                                                                                            ; pulpino_qsys_test                   ; work         ;
;    |ppl:clock_conversion|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|ppl:clock_conversion                                                                                                                                                                                                                                                                                                                       ; ppl                                 ; ppl          ;
;       |ppl_0002:ppl_inst|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|ppl:clock_conversion|ppl_0002:ppl_inst                                                                                                                                                                                                                                                                                                     ; ppl_0002                            ; ppl          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|ppl:clock_conversion|ppl_0002:ppl_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                             ; altera_pll                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 69.5 (0.5)           ; 80.5 (0.5)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (1)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 69.0 (0.0)           ; 80.0 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (0)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 69.0 (0.0)           ; 80.0 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (0)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 69.0 (1.7)           ; 80.0 (3.7)                       ; 11.0 (2.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (1)             ; 94 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 67.3 (0.0)           ; 76.3 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (0)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 67.3 (46.1)          ; 76.3 (52.5)                      ; 9.0 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (78)            ; 88 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 10.3 (10.3)          ; 11.3 (11.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.9 (10.9)          ; 12.5 (12.5)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                      ; altera_sld   ;
;    |sys:u0|                                                                                                                             ; 3161.2 (0.0)         ; 3724.7 (0.0)                     ; 597.5 (0.0)                                       ; 34.0 (0.0)                       ; 0.0 (0.0)            ; 4359 (0)            ; 3885 (0)                  ; 0 (0)         ; 262656            ; 33    ; 1          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0                                                                                                                                                                                                                                                                                                                                     ; sys                                 ; work         ;
;       |altera_avalon_jtag_uart:jtag_uart_0|                                                                                             ; 393.8 (17.8)         ; 617.4 (19.2)                     ; 223.8 (1.4)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 442 (40)            ; 1210 (14)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0                                                                                                                                                                                                                                                                                                 ; altera_avalon_jtag_uart             ; sys          ;
;          |alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|                                                                  ; 20.3 (20.3)          ; 39.0 (39.0)                      ; 18.7 (18.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                     ; alt_jtag_atlantic                   ; work         ;
;          |altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|                                                            ; 176.7 (0.0)          ; 277.8 (0.0)                      ; 101.1 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 184 (0)             ; 571 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r                                                                                                                                                                                                                               ; altera_avalon_jtag_uart_scfifo_r    ; sys          ;
;             |scfifo:rfifo|                                                                                                              ; 176.7 (0.0)          ; 277.8 (0.0)                      ; 101.1 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 184 (0)             ; 571 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                  ; scfifo                              ; work         ;
;                |a_fffifo:subfifo|                                                                                                       ; 176.7 (0.7)          ; 277.8 (0.7)                      ; 101.1 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 184 (1)             ; 571 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo                                                                                                                                                                                                 ; a_fffifo                            ; work         ;
;                   |a_fefifo:fifo_state|                                                                                                 ; 4.8 (4.8)            ; 5.0 (5.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                             ; a_fefifo                            ; work         ;
;                   |lpm_counter:rd_ptr|                                                                                                  ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                              ; lpm_counter                         ; work         ;
;                      |cntr_n3f:auto_generated|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n3f:auto_generated                                                                                                                                                      ; cntr_n3f                            ; work         ;
;                   |lpm_ff:last_data_node[0]|                                                                                            ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[10]|                                                                                           ; 1.1 (1.1)            ; 3.1 (3.1)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[11]|                                                                                           ; 1.0 (1.0)            ; 3.4 (3.4)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[12]|                                                                                           ; 0.8 (0.8)            ; 3.2 (3.2)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[13]|                                                                                           ; 1.2 (1.2)            ; 2.8 (2.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[14]|                                                                                           ; 0.9 (0.9)            ; 3.0 (3.0)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[15]|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[16]|                                                                                           ; 0.2 (0.2)            ; 2.9 (2.9)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[17]|                                                                                           ; 0.2 (0.2)            ; 2.9 (2.9)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[18]|                                                                                           ; 1.0 (1.0)            ; 2.7 (2.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[19]|                                                                                           ; 1.3 (1.3)            ; 2.4 (2.4)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[1]|                                                                                            ; 0.0 (0.0)            ; 3.7 (3.7)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[20]|                                                                                           ; 0.8 (0.8)            ; 2.8 (2.8)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[21]|                                                                                           ; 0.3 (0.3)            ; 4.3 (4.3)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[22]|                                                                                           ; 1.2 (1.2)            ; 2.9 (2.9)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[23]|                                                                                           ; 1.8 (1.8)            ; 2.9 (2.9)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[24]|                                                                                           ; 1.2 (1.2)            ; 2.8 (2.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[25]|                                                                                           ; 1.2 (1.2)            ; 3.0 (3.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[26]|                                                                                           ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[27]|                                                                                           ; 1.1 (1.1)            ; 3.2 (3.2)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[28]|                                                                                           ; 1.1 (1.1)            ; 2.5 (2.5)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[29]|                                                                                           ; 1.3 (1.3)            ; 2.8 (2.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[2]|                                                                                            ; 0.6 (0.6)            ; 3.9 (3.9)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[30]|                                                                                           ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[31]|                                                                                           ; 2.1 (2.1)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[32]|                                                                                           ; 0.8 (0.8)            ; 3.0 (3.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[33]|                                                                                           ; 1.6 (1.6)            ; 3.0 (3.0)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[34]|                                                                                           ; 1.0 (1.0)            ; 3.0 (3.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[35]|                                                                                           ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[36]|                                                                                           ; 1.3 (1.3)            ; 3.2 (3.2)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[37]|                                                                                           ; 1.5 (1.5)            ; 2.6 (2.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[38]|                                                                                           ; 1.0 (1.0)            ; 3.0 (3.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[39]|                                                                                           ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[3]|                                                                                            ; 1.2 (1.2)            ; 2.8 (2.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[40]|                                                                                           ; 0.5 (0.5)            ; 3.0 (3.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[41]|                                                                                           ; 1.3 (1.3)            ; 2.7 (2.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[42]|                                                                                           ; 0.8 (0.8)            ; 3.1 (3.1)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[43]|                                                                                           ; 1.2 (1.2)            ; 2.9 (2.9)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[44]|                                                                                           ; 0.5 (0.5)            ; 3.1 (3.1)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[45]|                                                                                           ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[46]|                                                                                           ; 0.5 (0.5)            ; 2.7 (2.7)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[47]|                                                                                           ; 1.8 (1.8)            ; 2.1 (2.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[48]|                                                                                           ; 1.2 (1.2)            ; 2.8 (2.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[49]|                                                                                           ; 0.5 (0.5)            ; 3.5 (3.5)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[4]|                                                                                            ; 0.2 (0.2)            ; 3.3 (3.3)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[50]|                                                                                           ; 1.0 (1.0)            ; 2.6 (2.6)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[51]|                                                                                           ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[52]|                                                                                           ; 1.2 (1.2)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[53]|                                                                                           ; 0.6 (0.6)            ; 3.2 (3.2)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[54]|                                                                                           ; 1.0 (1.0)            ; 2.7 (2.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[55]|                                                                                           ; 1.5 (1.5)            ; 1.9 (1.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[56]|                                                                                           ; 0.2 (0.2)            ; 3.3 (3.3)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[57]|                                                                                           ; 1.6 (1.6)            ; 2.5 (2.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[58]|                                                                                           ; 0.8 (0.8)            ; 3.2 (3.2)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[59]|                                                                                           ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[5]|                                                                                            ; 0.8 (0.8)            ; 3.1 (3.1)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[60]|                                                                                           ; 0.9 (0.9)            ; 3.0 (3.0)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[61]|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[62]|                                                                                           ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[63]|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[6]|                                                                                            ; 0.8 (0.8)            ; 3.2 (3.2)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[7]|                                                                                            ; 1.3 (1.3)            ; 2.9 (2.9)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[8]|                                                                                            ; 1.1 (1.1)            ; 3.3 (3.3)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[9]|                                                                                            ; 1.1 (1.1)            ; 3.5 (3.5)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:output_buffer|                                                                                                ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                            ; lpm_ff                              ; work         ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                       ; 87.2 (0.0)           ; 87.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                   ; lpm_mux                             ; work         ;
;                      |mux_tlc:auto_generated|                                                                                           ; 87.2 (87.2)          ; 87.2 (87.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 168 (168)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_tlc:auto_generated                                                                                                                                            ; mux_tlc                             ; work         ;
;          |altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|                                                            ; 178.9 (0.0)          ; 281.3 (0.0)                      ; 102.7 (0.0)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 183 (0)             ; 565 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w                                                                                                                                                                                                                               ; altera_avalon_jtag_uart_scfifo_w    ; sys          ;
;             |scfifo:wfifo|                                                                                                              ; 178.9 (0.0)          ; 281.3 (0.0)                      ; 102.7 (0.0)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 183 (0)             ; 565 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                  ; scfifo                              ; work         ;
;                |a_fffifo:subfifo|                                                                                                       ; 178.9 (0.5)          ; 281.3 (0.5)                      ; 102.7 (0.0)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 183 (1)             ; 565 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo                                                                                                                                                                                                 ; a_fffifo                            ; work         ;
;                   |a_fefifo:fifo_state|                                                                                                 ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                             ; a_fefifo                            ; work         ;
;                   |lpm_counter:rd_ptr|                                                                                                  ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                              ; lpm_counter                         ; work         ;
;                      |cntr_n3f:auto_generated|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n3f:auto_generated                                                                                                                                                      ; cntr_n3f                            ; work         ;
;                   |lpm_ff:last_data_node[0]|                                                                                            ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[10]|                                                                                           ; 1.1 (1.1)            ; 3.2 (3.2)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[11]|                                                                                           ; 1.0 (1.0)            ; 3.2 (3.2)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[12]|                                                                                           ; 0.3 (0.3)            ; 3.1 (3.1)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[13]|                                                                                           ; 1.2 (1.2)            ; 2.8 (2.8)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[14]|                                                                                           ; 1.0 (1.0)            ; 3.6 (3.6)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[15]|                                                                                           ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[16]|                                                                                           ; 0.8 (0.8)            ; 3.1 (3.1)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[17]|                                                                                           ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[18]|                                                                                           ; 1.2 (1.2)            ; 3.7 (3.7)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[19]|                                                                                           ; 0.0 (0.0)            ; 3.6 (3.6)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[1]|                                                                                            ; 2.9 (2.9)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[20]|                                                                                           ; 1.5 (1.5)            ; 2.2 (2.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[21]|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[22]|                                                                                           ; 1.0 (1.0)            ; 3.1 (3.1)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[23]|                                                                                           ; 0.5 (0.5)            ; 3.5 (3.5)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[24]|                                                                                           ; 0.5 (0.5)            ; 2.8 (2.8)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[25]|                                                                                           ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[26]|                                                                                           ; 0.8 (0.8)            ; 3.2 (3.2)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[27]|                                                                                           ; 0.8 (0.8)            ; 3.0 (3.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[28]|                                                                                           ; 0.2 (0.2)            ; 3.6 (3.6)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[29]|                                                                                           ; 1.1 (1.1)            ; 3.3 (3.3)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[2]|                                                                                            ; 1.2 (1.2)            ; 2.6 (2.6)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[30]|                                                                                           ; 1.3 (1.3)            ; 2.8 (2.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[31]|                                                                                           ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[32]|                                                                                           ; 0.8 (0.8)            ; 2.4 (2.4)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[33]|                                                                                           ; 1.8 (1.8)            ; 2.9 (2.9)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[34]|                                                                                           ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[35]|                                                                                           ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[36]|                                                                                           ; 0.6 (0.6)            ; 2.7 (2.7)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[37]|                                                                                           ; 0.5 (0.5)            ; 3.0 (3.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[38]|                                                                                           ; 1.2 (1.2)            ; 3.2 (3.2)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[39]|                                                                                           ; 1.2 (1.2)            ; 2.7 (2.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[3]|                                                                                            ; 0.8 (0.8)            ; 3.3 (3.3)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[40]|                                                                                           ; 0.2 (0.2)            ; 3.7 (3.7)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[41]|                                                                                           ; 0.5 (0.5)            ; 3.0 (3.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[42]|                                                                                           ; 0.8 (0.8)            ; 3.2 (3.2)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[43]|                                                                                           ; 1.3 (1.3)            ; 3.2 (3.2)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[44]|                                                                                           ; 0.8 (0.8)            ; 3.2 (3.2)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[45]|                                                                                           ; 0.8 (0.8)            ; 3.5 (3.5)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[46]|                                                                                           ; 0.8 (0.8)            ; 2.7 (2.7)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[47]|                                                                                           ; 1.8 (1.8)            ; 2.4 (2.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[48]|                                                                                           ; 1.0 (1.0)            ; 2.9 (2.9)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[49]|                                                                                           ; 1.3 (1.3)            ; 3.0 (3.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[4]|                                                                                            ; 0.5 (0.5)            ; 3.0 (3.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[50]|                                                                                           ; 1.2 (1.2)            ; 2.8 (2.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[51]|                                                                                           ; 1.2 (1.2)            ; 2.2 (2.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[52]|                                                                                           ; 1.2 (1.2)            ; 3.0 (3.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[53]|                                                                                           ; 1.6 (1.6)            ; 3.0 (3.0)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[54]|                                                                                           ; 1.6 (1.6)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[55]|                                                                                           ; 1.5 (1.5)            ; 2.7 (2.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[56]|                                                                                           ; 0.8 (0.8)            ; 2.9 (2.9)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[57]|                                                                                           ; 1.3 (1.3)            ; 3.0 (3.0)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[58]|                                                                                           ; 1.5 (1.5)            ; 2.7 (2.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[59]|                                                                                           ; 1.6 (1.6)            ; 2.3 (2.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[5]|                                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[60]|                                                                                           ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[61]|                                                                                           ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[62]|                                                                                           ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[63]|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]                                                                                                                                                                       ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[6]|                                                                                            ; 1.6 (1.6)            ; 2.5 (2.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[7]|                                                                                            ; 1.2 (1.2)            ; 3.8 (3.8)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[8]|                                                                                            ; 0.6 (0.6)            ; 3.5 (3.5)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:last_data_node[9]|                                                                                            ; 2.1 (2.1)            ; 2.6 (2.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]                                                                                                                                                                        ; lpm_ff                              ; work         ;
;                   |lpm_ff:output_buffer|                                                                                                ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                            ; lpm_ff                              ; work         ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                       ; 88.8 (0.0)           ; 88.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                   ; lpm_mux                             ; work         ;
;                      |mux_tlc:auto_generated|                                                                                           ; 88.8 (88.8)          ; 88.8 (88.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 168 (168)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_tlc:auto_generated                                                                                                                                            ; mux_tlc                             ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.3 (2.8)            ; 8.0 (5.3)                        ; 4.7 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                              ; altera_reset_controller             ; sys          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                               ; altera_reset_synchronizer           ; sys          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                   ; altera_reset_synchronizer           ; sys          ;
;       |core_top:pulpino_0|                                                                                                              ; 2104.9 (1.6)         ; 2327.2 (1.8)                     ; 253.1 (0.2)                                       ; 30.8 (0.0)                       ; 0.0 (0.0)            ; 2830 (4)            ; 1704 (0)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0                                                                                                                                                                                                                                                                                                                  ; core_top                            ; sys          ;
;          |zeroriscy_core:RISCV_CORE|                                                                                                    ; 2103.3 (13.9)        ; 2325.4 (12.8)                    ; 252.9 (0.0)                                       ; 30.8 (1.1)                       ; 0.0 (0.0)            ; 2826 (44)           ; 1704 (1)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE                                                                                                                                                                                                                                                                                        ; zeroriscy_core                      ; sys          ;
;             |zeroriscy_cs_registers:cs_registers_i|                                                                                     ; 155.2 (155.2)        ; 167.9 (167.9)                    ; 13.1 (13.1)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 237 (237)           ; 101 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i                                                                                                                                                                                                                                                  ; zeroriscy_cs_registers              ; sys          ;
;             |zeroriscy_debug_unit:debug_unit_i|                                                                                         ; 37.9 (37.9)          ; 38.5 (38.5)                      ; 2.2 (2.2)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 43 (43)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i                                                                                                                                                                                                                                                      ; zeroriscy_debug_unit                ; sys          ;
;             |zeroriscy_ex_block:ex_block_i|                                                                                             ; 439.2 (1.2)          ; 454.8 (1.5)                      ; 30.5 (0.3)                                        ; 14.8 (0.0)                       ; 0.0 (0.0)            ; 625 (2)             ; 164 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i                                                                                                                                                                                                                                                          ; zeroriscy_ex_block                  ; sys          ;
;                |zeroriscy_alu:alu_i|                                                                                                    ; 205.1 (205.1)        ; 214.0 (214.0)                    ; 22.8 (22.8)                                       ; 13.9 (13.9)                      ; 0.0 (0.0)            ; 291 (291)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_alu:alu_i                                                                                                                                                                                                                                      ; zeroriscy_alu                       ; sys          ;
;                |zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|                                                                          ; 232.9 (232.9)        ; 239.3 (239.3)                    ; 7.3 (7.3)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 332 (332)           ; 164 (164)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i                                                                                                                                                                                                            ; zeroriscy_multdiv_fast              ; sys          ;
;             |zeroriscy_id_stage:id_stage_i|                                                                                             ; 1047.5 (210.4)       ; 1211.9 (242.3)                   ; 172.1 (36.5)                                      ; 7.6 (4.5)                        ; 0.0 (0.0)            ; 1274 (327)          ; 1026 (2)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i                                                                                                                                                                                                                                                          ; zeroriscy_id_stage                  ; sys          ;
;                |zeroriscy_controller:controller_i|                                                                                      ; 41.3 (41.3)          ; 42.5 (42.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (66)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i                                                                                                                                                                                                                        ; zeroriscy_controller                ; sys          ;
;                |zeroriscy_decoder:decoder_i|                                                                                            ; 70.3 (70.3)          ; 73.2 (73.2)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (118)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_decoder:decoder_i                                                                                                                                                                                                                              ; zeroriscy_decoder                   ; sys          ;
;                |zeroriscy_int_controller:int_controller_i|                                                                              ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_int_controller:int_controller_i                                                                                                                                                                                                                ; zeroriscy_int_controller            ; sys          ;
;                |zeroriscy_register_file:registers_i|                                                                                    ; 723.3 (723.3)        ; 851.7 (851.7)                    ; 131.5 (131.5)                                     ; 3.1 (3.1)                        ; 0.0 (0.0)            ; 760 (760)           ; 1008 (1008)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i                                                                                                                                                                                                                      ; zeroriscy_register_file             ; sys          ;
;             |zeroriscy_if_stage:if_stage_i|                                                                                             ; 303.0 (27.6)         ; 322.6 (30.5)                     ; 21.6 (3.0)                                        ; 2.0 (0.1)                        ; 0.0 (0.0)            ; 466 (9)             ; 271 (80)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i                                                                                                                                                                                                                                                          ; zeroriscy_if_stage                  ; sys          ;
;                |zeroriscy_compressed_decoder:compressed_decoder_i|                                                                      ; 82.2 (82.2)          ; 83.0 (83.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 139 (139)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_compressed_decoder:compressed_decoder_i                                                                                                                                                                                                        ; zeroriscy_compressed_decoder        ; sys          ;
;                |zeroriscy_prefetch_buffer:prefetch_buffer_i|                                                                            ; 193.3 (65.6)         ; 209.1 (73.7)                     ; 17.7 (9.8)                                        ; 1.9 (1.8)                        ; 0.0 (0.0)            ; 318 (107)           ; 191 (46)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i                                                                                                                                                                                                              ; zeroriscy_prefetch_buffer           ; sys          ;
;                   |zeroriscy_fetch_fifo:fifo_i|                                                                                         ; 127.6 (127.6)        ; 135.4 (135.4)                    ; 7.9 (7.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 211 (211)           ; 145 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i                                                                                                                                                                                  ; zeroriscy_fetch_fifo                ; sys          ;
;             |zeroriscy_load_store_unit:load_store_unit_i|                                                                               ; 106.6 (106.6)        ; 116.8 (116.8)                    ; 13.6 (13.6)                                       ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 137 (137)           ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i                                                                                                                                                                                                                                            ; zeroriscy_load_store_unit           ; sys          ;
;       |sys_master_0:master_0|                                                                                                           ; 351.2 (0.0)          ; 411.7 (0.0)                      ; 60.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 553 (0)             ; 501 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0                                                                                                                                                                                                                                                                                                               ; sys_master_0                        ; sys          ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 131.0 (0.0)          ; 139.9 (0.0)                      ; 9.1 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 207 (0)             ; 159 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                     ; altera_avalon_packets_to_master     ; sys          ;
;             |packets_to_master:p2m|                                                                                                     ; 131.0 (131.0)        ; 139.9 (139.9)                    ; 9.1 (9.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 207 (207)           ; 159 (159)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                               ; packets_to_master                   ; sys          ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 13.8 (13.8)          ; 14.1 (14.1)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 19 (19)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo               ; sys          ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                               ; altsyncram                          ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                ; altsyncram_g0n1                     ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 8.0 (8.0)            ; 9.5 (9.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                         ; altera_avalon_st_bytes_to_packets   ; sys          ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 186.4 (0.0)          ; 234.2 (0.0)                      ; 47.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 283 (0)             ; 291 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                              ; altera_avalon_st_jtag_interface     ; sys          ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 185.1 (0.0)          ; 233.2 (0.0)                      ; 48.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 280 (0)             ; 291 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                            ; altera_jtag_dc_streaming            ; sys          ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 12.8 (3.0)           ; 23.8 (8.9)                       ; 10.9 (5.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 52 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                ; altera_avalon_st_clock_crosser      ; sys          ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 8.4 (8.4)            ; 10.5 (10.5)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                    ; altera_avalon_st_pipeline_base      ; sys          ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                           ; altera_std_synchronizer_nocut       ; sys          ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 1.0 (1.0)            ; 3.3 (3.3)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                           ; altera_std_synchronizer_nocut       ; sys          ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 0.3 (0.8)            ; 10.6 (6.2)                       ; 10.2 (5.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                     ; altera_jtag_src_crosser             ; sys          ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; -0.4 (0.3)           ; 4.3 (0.3)                        ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                          ; altera_jtag_control_signal_crosser  ; sys          ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; -1.0 (-1.0)          ; 4.0 (4.0)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                     ; altera_std_synchronizer             ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 171.9 (166.1)        ; 197.5 (186.2)                    ; 25.6 (20.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 269 (262)           ; 209 (190)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                       ; altera_jtag_streaming               ; sys          ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                          ; altera_avalon_st_idle_inserter      ; sys          ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 1.7 (1.7)            ; 2.9 (2.9)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                            ; altera_avalon_st_idle_remover       ; sys          ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                              ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                     ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                             ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                  ; altera_std_synchronizer             ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                       ; altera_std_synchronizer             ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                    ; altera_jtag_sld_node                ; sys          ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                  ; sld_virtual_jtag_basic              ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 11.9 (11.9)          ; 12.5 (12.5)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                         ; altera_avalon_st_packets_to_bytes   ; sys          ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                        ; altera_reset_controller             ; sys          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                             ; altera_reset_synchronizer           ; sys          ;
;       |sys_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; sys_mm_interconnect_0               ; sys          ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator      ; sys          ;
;       |sys_mm_interconnect_1:mm_interconnect_1|                                                                                         ; 190.5 (0.0)          ; 200.7 (0.0)                      ; 12.0 (0.0)                                        ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 325 (0)             ; 176 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                             ; sys_mm_interconnect_1               ; sys          ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|                                                                     ; 5.8 (5.8)            ; 6.0 (6.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|                                                                               ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|                                                                              ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo|                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pulpino_0_avalon_slave_debug_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo               ; sys          ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                                            ; altera_merlin_master_agent          ; sys          ;
;          |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                               ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s2_agent|                                                                          ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_agent:pio_in_s1_agent|                                                                                    ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_in_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_agent:pio_out_s1_agent|                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_out_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent|                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pulpino_0_avalon_slave_debug_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent           ; sys          ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 6.8 (6.8)            ; 7.5 (7.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator      ; sys          ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s2_translator|                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator      ; sys          ;
;          |altera_merlin_slave_translator:pio_in_s1_translator|                                                                          ; 11.5 (11.5)          ; 12.6 (12.6)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_in_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator      ; sys          ;
;          |altera_merlin_slave_translator:pio_out_s1_translator|                                                                         ; 11.0 (11.0)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_out_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator      ; sys          ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 5.7 (5.7)            ; 8.9 (8.9)                        ; 3.2 (3.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator      ; sys          ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                        ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter       ; sys          ;
;          |altera_merlin_traffic_limiter:pulpino_0_avalon_master_lsu_limiter|                                                            ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pulpino_0_avalon_master_lsu_limiter                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter       ; sys          ;
;          |sys_mm_interconnect_1_cmd_demux:cmd_demux|                                                                                    ; 9.3 (9.3)            ; 9.5 (9.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                   ; sys_mm_interconnect_1_cmd_demux     ; sys          ;
;          |sys_mm_interconnect_1_cmd_demux_001:cmd_demux_001|                                                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                           ; sys_mm_interconnect_1_cmd_demux_001 ; sys          ;
;          |sys_mm_interconnect_1_cmd_mux_004:cmd_mux_004|                                                                                ; 25.3 (22.6)          ; 27.3 (24.8)                      ; 2.1 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 64 (60)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                               ; sys_mm_interconnect_1_cmd_mux_004   ; sys          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator            ; sys          ;
;          |sys_mm_interconnect_1_router:router|                                                                                          ; 11.0 (11.0)          ; 12.3 (12.3)                      ; 1.8 (1.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_router:router                                                                                                                                                                                                                                                         ; sys_mm_interconnect_1_router        ; sys          ;
;          |sys_mm_interconnect_1_rsp_demux_004:rsp_demux_004|                                                                            ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                           ; sys_mm_interconnect_1_rsp_demux_004 ; sys          ;
;          |sys_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                        ; 33.4 (33.4)          ; 36.6 (36.6)                      ; 3.7 (3.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                       ; sys_mm_interconnect_1_rsp_mux       ; sys          ;
;          |sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|                                                                                ; 32.3 (32.3)          ; 32.1 (32.1)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 77 (77)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                               ; sys_mm_interconnect_1_rsp_mux_001   ; sys          ;
;       |sys_onchip_memory2_0:onchip_memory2_0|                                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                               ; sys_onchip_memory2_0                ; sys          ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ; altsyncram                          ; work         ;
;             |altsyncram_pra2:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pra2:auto_generated                                                                                                                                                                                                                                      ; altsyncram_pra2                     ; work         ;
;       |sys_pio_in:pio_in|                                                                                                               ; 37.7 (37.7)          ; 49.7 (49.7)                      ; 12.2 (12.2)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 60 (60)             ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_pio_in:pio_in                                                                                                                                                                                                                                                                                                                   ; sys_pio_in                          ; sys          ;
;       |sys_pio_out:pio_out|                                                                                                             ; 15.1 (15.1)          ; 25.8 (25.8)                      ; 11.1 (11.1)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 36 (36)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_pio_out:pio_out                                                                                                                                                                                                                                                                                                                 ; sys_pio_out                         ; sys          ;
;       |sys_timer_0:timer_0|                                                                                                             ; 63.3 (63.3)          ; 82.7 (82.7)                      ; 19.8 (19.8)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 105 (105)           ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |pulpino_qsys_test|sys:u0|sys_timer_0:timer_0                                                                                                                                                                                                                                                                                                                 ; sys_timer_0                         ; sys          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                     ;
+----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name     ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; LEDR[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50 ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]   ; Input    ; -- ; (7)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]    ; Input    ; -- ; --   ; (7)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]    ; Input    ; -- ; --   ; (7)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]   ; Input    ; -- ; --   ; (7)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]    ; Input    ; -- ; --   ; (7)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]   ; Input    ; -- ; (7)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]    ; Input    ; -- ; --   ; (7)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]   ; Input    ; -- ; (7)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]    ; Input    ; -- ; --   ; (7)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]    ; Input    ; -- ; --   ; (7)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]    ; Input    ; -- ; --   ; (7)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]    ; Input    ; -- ; (7)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]    ; Input    ; -- ; --   ; (7)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]    ; Input    ; -- ; --   ; (7)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                         ;
+----------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------+-------------------+---------+
; CLOCK_50                                                 ;                   ;         ;
; KEY[0]                                                   ;                   ;         ;
;      - reset_n                                           ; 0                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[0]~0        ; 0                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[0]            ; 0                 ; 7       ;
; SW[4]                                                    ;                   ;         ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[8]~1        ; 1                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[8]            ; 1                 ; 7       ;
; SW[3]                                                    ;                   ;         ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[7]            ; 1                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[7]~7        ; 1                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[7]~DUPLICATE  ; 1                 ; 7       ;
; KEY[1]                                                   ;                   ;         ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[1]~8        ; 1                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[1]~feeder     ; 1                 ; 7       ;
; SW[5]                                                    ;                   ;         ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[9]~9        ; 1                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[9]~feeder     ; 1                 ; 7       ;
; KEY[2]                                                   ;                   ;         ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[2]            ; 0                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[2]~12       ; 0                 ; 7       ;
; SW[6]                                                    ;                   ;         ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[10]           ; 1                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[10]~13      ; 1                 ; 7       ;
; KEY[3]                                                   ;                   ;         ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[3]~16       ; 0                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[3]~feeder     ; 0                 ; 7       ;
; SW[7]                                                    ;                   ;         ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[11]           ; 1                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[11]~17      ; 1                 ; 7       ;
; SW[0]                                                    ;                   ;         ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[4]            ; 1                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[4]~20       ; 1                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[4]~DUPLICATE  ; 1                 ; 7       ;
; SW[8]                                                    ;                   ;         ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[12]           ; 1                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[12]~21      ; 1                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[12]~DUPLICATE ; 1                 ; 7       ;
; SW[1]                                                    ;                   ;         ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[5]            ; 0                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[5]~24       ; 0                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[5]~DUPLICATE  ; 0                 ; 7       ;
; SW[9]                                                    ;                   ;         ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[13]           ; 1                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[13]~25      ; 1                 ; 7       ;
; SW[2]                                                    ;                   ;         ;
;      - sys:u0|sys_pio_in:pio_in|read_mux_out[6]~28       ; 1                 ; 7       ;
;      - sys:u0|sys_pio_in:pio_in|d1_data_in[6]~feeder     ; 1                 ; 7       ;
+----------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                  ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3             ; 379     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3             ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ppl:clock_conversion|ppl_0002:ppl_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y4_N1 ; 3633    ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; reset_n                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X3_Y4_N9         ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X3_Y2_N38              ; 60      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                      ; LABCELL_X1_Y5_N27         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; MLABCELL_X3_Y2_N48        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X1_Y5_N45         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4                           ; MLABCELL_X3_Y2_N0         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; LABCELL_X1_Y6_N12         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1              ; LABCELL_X1_Y5_N54         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; LABCELL_X2_Y6_N36         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                    ; MLABCELL_X3_Y6_N6         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2      ; LABCELL_X1_Y5_N30         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; LABCELL_X1_Y5_N33         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X3_Y2_N35              ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X6_Y4_N56              ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X2_Y6_N29              ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X3_Y2_N47              ; 103     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; MLABCELL_X6_Y6_N30        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X6_Y6_N26              ; 83      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X1_Y5_N42         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                             ; LABCELL_X9_Y2_N33         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                       ; MLABCELL_X8_Y2_N9         ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_valid~0                                                                                                                                                                                                                                       ; MLABCELL_X8_Y2_N12        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                             ; MLABCELL_X8_Y2_N15        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|_~0                                                                                                                                                                                                             ; LABCELL_X27_Y7_N6         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|_~0                                                                                                                                                                                                             ; LABCELL_X19_Y6_N39        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X27_Y7_N30        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                         ; FF_X27_Y7_N56             ; 557     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y7_N33        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y6_N54        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                          ; FF_X27_Y7_N26             ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y6_N57        ; 559     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                  ; FF_X27_Y4_N37             ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                   ; FF_X27_Y4_N4              ; 3329    ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sys:u0|core_top:pulpino_0|core_debug_req~0                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y9_N30       ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCCR_q[0][1]~0                                                                                                                                                                                                                                                   ; LABCELL_X23_Y15_N36       ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCER_q[0]~0                                                                                                                                                                                                                                                      ; LABCELL_X24_Y15_N24       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|PCMR_q[0]~0                                                                                                                                                                                                                                                      ; LABCELL_X24_Y15_N33       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mcause_q[3]~0                                                                                                                                                                                                                                                    ; LABCELL_X22_Y17_N15       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_cs_registers:cs_registers_i|mepc_q[31]~0                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y16_N21      ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|Selector47~1                                                                                                                                                                                                                                                         ; LABCELL_X30_Y13_N39       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|always6~0                                                                                                                                                                                                                                                            ; LABCELL_X24_Y17_N30       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_debug_unit:debug_unit_i|settings_q[4]~4                                                                                                                                                                                                                                                      ; LABCELL_X30_Y13_N42       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|multdiv_en~0                                                                                                                                                                                                                                                             ; LABCELL_X29_Y16_N30       ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|div_sign_a                                                                                                                                                                                                                 ; LABCELL_X30_Y20_N0        ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|div_sign_b                                                                                                                                                                                                                 ; LABCELL_X35_Y19_N39       ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|mac_res_q[11]~6                                                                                                                                                                                                            ; LABCELL_X36_Y21_N45       ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|op_denominator_q[0]~0                                                                                                                                                                                                      ; MLABCELL_X34_Y21_N51      ; 76      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|op_numerator_q[30]~0                                                                                                                                                                                                       ; MLABCELL_X34_Y18_N42      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_controller:controller_i|Selector7~6                                                                                                                                                                                                                            ; MLABCELL_X28_Y13_N30      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_decoder:decoder_i|div_int_en_o~0                                                                                                                                                                                                                               ; LABCELL_X31_Y15_N30       ; 154     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_decoder:decoder_i|mult_int_en_o~0                                                                                                                                                                                                                              ; LABCELL_X29_Y16_N33       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_int_controller:int_controller_i|Selector1~0                                                                                                                                                                                                                    ; MLABCELL_X25_Y13_N21      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[10]~42                                                                                                                                                                                                                      ; LABCELL_X50_Y20_N15       ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[11]~43                                                                                                                                                                                                                      ; LABCELL_X48_Y20_N48       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[12]~44                                                                                                                                                                                                                      ; LABCELL_X50_Y18_N0        ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[13]~45                                                                                                                                                                                                                      ; LABCELL_X50_Y20_N45       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[14]~46                                                                                                                                                                                                                      ; LABCELL_X50_Y20_N54       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[15]~47                                                                                                                                                                                                                      ; LABCELL_X50_Y20_N27       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[16]~3                                                                                                                                                                                                                       ; LABCELL_X53_Y19_N36       ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[17]~10                                                                                                                                                                                                                      ; LABCELL_X53_Y19_N9        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[18]~19                                                                                                                                                                                                                      ; LABCELL_X53_Y19_N18       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[19]~25                                                                                                                                                                                                                      ; LABCELL_X53_Y19_N33       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[1]~37                                                                                                                                                                                                                       ; LABCELL_X50_Y20_N21       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[20]~8                                                                                                                                                                                                                       ; LABCELL_X53_Y19_N12       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[21]~14                                                                                                                                                                                                                      ; MLABCELL_X52_Y16_N12      ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[22]~22                                                                                                                                                                                                                      ; LABCELL_X53_Y19_N27       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[23]~28                                                                                                                                                                                                                      ; LABCELL_X53_Y19_N30       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[24]~6                                                                                                                                                                                                                       ; LABCELL_X50_Y18_N12       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[25]~13                                                                                                                                                                                                                      ; LABCELL_X50_Y20_N36       ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[26]~20                                                                                                                                                                                                                      ; LABCELL_X50_Y18_N57       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[27]~27                                                                                                                                                                                                                      ; LABCELL_X50_Y20_N3        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[28]~9                                                                                                                                                                                                                       ; LABCELL_X50_Y18_N54       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[29]~17                                                                                                                                                                                                                      ; LABCELL_X50_Y20_N48       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[2]~38                                                                                                                                                                                                                       ; LABCELL_X53_Y19_N0        ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[30]~23                                                                                                                                                                                                                      ; LABCELL_X50_Y18_N15       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[31]~30                                                                                                                                                                                                                      ; LABCELL_X50_Y20_N24       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[3]~36                                                                                                                                                                                                                       ; LABCELL_X53_Y16_N39       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[4]~31                                                                                                                                                                                                                       ; LABCELL_X53_Y19_N15       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[5]~33                                                                                                                                                                                                                       ; LABCELL_X53_Y19_N54       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[6]~34                                                                                                                                                                                                                       ; LABCELL_X53_Y19_N48       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[7]~35                                                                                                                                                                                                                       ; LABCELL_X53_Y19_N42       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[8]~40                                                                                                                                                                                                                       ; LABCELL_X50_Y20_N12       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_id_stage:id_stage_i|zeroriscy_register_file:registers_i|we_a_dec[9]~41                                                                                                                                                                                                                       ; LABCELL_X48_Y20_N54       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|branch_req~0                                                                                                                                                                                                                                                             ; LABCELL_X23_Y13_N39       ; 138     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|if_valid_o                                                                                                                                                                                                                                                               ; LABCELL_X27_Y13_N48       ; 78      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|Selector33~0                                                                                                                                                                                                                 ; MLABCELL_X21_Y12_N18      ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|Selector37~3                                                                                                                                                                                                                 ; MLABCELL_X21_Y12_N6       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[16]~3                                                                                                                                                                                                           ; MLABCELL_X25_Y14_N45      ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|instr_addr_q[30]~2                                                                                                                                                                                                           ; LABCELL_X23_Y14_N6        ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|rdata_Q[0][17]~0                                                                                                                                                                                 ; LABCELL_X27_Y12_N42       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|zeroriscy_fetch_fifo:fifo_i|valid_n[2]~1                                                                                                                                                                                     ; LABCELL_X27_Y12_N54       ; 141     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|always7~0                                                                                                                                                                                                                                                  ; LABCELL_X31_Y8_N39        ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|always7~1                                                                                                                                                                                                                                                  ; LABCELL_X36_Y9_N42        ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_load_store_unit:load_store_unit_i|misaligned_addr_o[0]~1                                                                                                                                                                                                                                     ; LABCELL_X31_Y11_N42       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~3                                                                                                                                                                                                                                                  ; LABCELL_X24_Y10_N21       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~2                                                                                                                                                                                                                                                  ; LABCELL_X24_Y10_N45       ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y10_N57      ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~0                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y10_N45      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y10_N42      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~1                                                                                                                                                                                                                                             ; LABCELL_X22_Y10_N0        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]~3                                                                                                                                                                                                                                                 ; LABCELL_X19_Y10_N54       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                                                    ; LABCELL_X23_Y10_N57       ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                               ; FF_X21_Y10_N50            ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                          ; FF_X22_Y8_N50             ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~1                                                                                                                                                                                                                                     ; LABCELL_X22_Y10_N27       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~0                                                                                                                                                                                                                                                ; LABCELL_X19_Y10_N45       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]~3                                                                                                                                                                                                                                               ; LABCELL_X29_Y8_N18        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~1                                                                                                                                                                                                                                               ; LABCELL_X24_Y11_N39       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]~2                                                                                                                                                                                                                                               ; LABCELL_X27_Y9_N9         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                 ; LABCELL_X16_Y4_N51        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                              ; LABCELL_X12_Y2_N33        ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y4_N48        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y8_N15        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                              ; FF_X7_Y3_N56              ; 23      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                            ; MLABCELL_X8_Y3_N36        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                   ; LABCELL_X19_Y10_N21       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                    ; LABCELL_X12_Y2_N57        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                             ; LABCELL_X2_Y3_N15         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                             ; LABCELL_X1_Y3_N27         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                  ; LABCELL_X11_Y2_N18        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                      ; FF_X1_Y6_N46              ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]~1                                                                                                                                               ; LABCELL_X4_Y3_N57         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                  ; LABCELL_X4_Y4_N27         ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                   ; FF_X2_Y3_N1               ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                       ; LABCELL_X1_Y4_N27         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                       ; MLABCELL_X3_Y5_N18        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~7                                                                                                                                                      ; LABCELL_X7_Y3_N51         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                         ; LABCELL_X2_Y3_N24         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                          ; LABCELL_X2_Y3_N33         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                                       ; LABCELL_X2_Y2_N48         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                            ; LABCELL_X2_Y3_N3          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                           ; MLABCELL_X8_Y4_N24        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                           ; LABCELL_X2_Y3_N54         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                           ; LABCELL_X1_Y4_N6          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                               ; MLABCELL_X3_Y4_N39        ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                               ; MLABCELL_X3_Y4_N30        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                            ; LABCELL_X2_Y2_N39         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                                 ; LABCELL_X4_Y2_N3          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~1                                                                                                                                         ; MLABCELL_X3_Y3_N9         ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                                        ; MLABCELL_X3_Y3_N54        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                             ; LABCELL_X2_Y2_N9          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                             ; MLABCELL_X6_Y1_N36        ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                           ; LABCELL_X2_Y2_N54         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                                                ; LABCELL_X4_Y2_N6          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17                                                                                                                                                        ; LABCELL_X4_Y3_N45         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                               ; FF_X1_Y3_N29              ; 46      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y10_N15       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; FF_X27_Y4_N11             ; 247     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                ; LABCELL_X27_Y11_N6        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|always0~1                                                                                                                                                                                                                                          ; MLABCELL_X28_Y9_N21       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_in_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                    ; LABCELL_X29_Y9_N12        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_out_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X33_Y9_N30        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X30_Y11_N0        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_0_master_limiter|save_dest_id~0                                                                                                                                                                                                                                        ; LABCELL_X30_Y9_N39        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pulpino_0_avalon_master_lsu_limiter|nonposted_cmd_accepted                                                                                                                                                                                                                    ; LABCELL_X30_Y9_N12        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pulpino_0_avalon_master_lsu_limiter|save_dest_id~0                                                                                                                                                                                                                            ; MLABCELL_X28_Y11_N54      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X31_Y9_N12        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_mm_interconnect_1:mm_interconnect_1|sys_mm_interconnect_1_cmd_mux_004:cmd_mux_004|update_grant~1                                                                                                                                                                                                                                                ; LABCELL_X31_Y9_N36        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_onchip_memory2_0:onchip_memory2_0|wren2~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y9_N30        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_pio_in:pio_in|always1~4                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y9_N18        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_pio_out:pio_out|always0~2                                                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y9_N3         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y7_N57       ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y7_N15       ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                               ; MLABCELL_X39_Y6_N39       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y7_N27        ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y6_N48        ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys:u0|sys_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y7_N33        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                               ;
+-------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                          ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; ppl:clock_conversion|ppl_0002:ppl_inst|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y4_N1 ; 3633    ; Global Clock         ; GCLK0            ; --                        ;
; sys:u0|altera_reset_controller:rst_controller|r_sync_rst                      ; FF_X27_Y4_N4              ; 3329    ; Global Clock         ; GCLK6            ; --                        ;
+-------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------+
; Non-Global High Fan-Out Signals                               ;
+-----------------------------------------------------+---------+
; Name                                                ; Fan-Out ;
+-----------------------------------------------------+---------+
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|wr_rfifo ; 559     ;
; sys:u0|altera_avalon_jtag_uart:jtag_uart_0|fifo_wr  ; 557     ;
; ~GND                                                ; 519     ;
+-----------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                      ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; sys:u0|sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                     ; M10K_X14_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pra2:auto_generated|ALTSYNCRAM       ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 32          ; 0     ; sys_onchip_memory2_0.hex ; M10K_X38_Y12_N0, M10K_X26_Y5_N0, M10K_X41_Y8_N0, M10K_X26_Y12_N0, M10K_X14_Y7_N0, M10K_X14_Y11_N0, M10K_X41_Y7_N0, M10K_X41_Y11_N0, M10K_X38_Y8_N0, M10K_X14_Y9_N0, M10K_X26_Y10_N0, M10K_X26_Y11_N0, M10K_X14_Y8_N0, M10K_X26_Y13_N0, M10K_X26_Y7_N0, M10K_X14_Y12_N0, M10K_X26_Y8_N0, M10K_X26_Y9_N0, M10K_X26_Y6_N0, M10K_X14_Y10_N0, M10K_X41_Y6_N0, M10K_X38_Y10_N0, M10K_X38_Y5_N0, M10K_X38_Y9_N0, M10K_X38_Y11_N0, M10K_X41_Y12_N0, M10K_X41_Y9_N0, M10K_X41_Y10_N0, M10K_X38_Y6_N0, M10K_X41_Y13_N0, M10K_X38_Y7_N0, M10K_X38_Y13_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------+
; Fitter DSP Block Usage Summary              ;
+-------------------------------+-------------+
; Statistic                     ; Number Used ;
+-------------------------------+-------------+
; Independent 18x18 plus 36     ; 1           ;
; Total number of DSP blocks    ; 1           ;
;                               ;             ;
; Fixed Point Signed Multiplier ; 1           ;
+-------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                      ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_ex_block:ex_block_i|zeroriscy_multdiv_fast:multdiv_fast.multdiv_i|Mult0~mac ; Independent 18x18 plus 36 ; DSP_X32_Y20_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 12,521 / 289,320 ( 4 % )  ;
; C12 interconnects                           ; 48 / 13,420 ( < 1 % )     ;
; C2 interconnects                            ; 3,507 / 119,108 ( 3 % )   ;
; C4 interconnects                            ; 1,935 / 56,300 ( 3 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 1,231 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,861 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 256 / 12,676 ( 2 % )      ;
; R14/C12 interconnect drivers                ; 275 / 20,720 ( 1 % )      ;
; R3 interconnects                            ; 4,767 / 130,992 ( 4 % )   ;
; R6 interconnects                            ; 7,713 / 266,960 ( 3 % )   ;
; Spine clocks                                ; 12 / 360 ( 3 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 25           ; 25           ; 0            ; 0            ; 29        ; 25           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 10           ; 0            ; 0            ; 0            ; 0            ; 10           ; 0            ; 0            ; 0            ; 0            ; 10           ; 0            ; 29        ; 29        ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 29           ; 4            ; 4            ; 29           ; 29           ; 0         ; 4            ; 29           ; 29           ; 29           ; 29           ; 29           ; 29           ; 19           ; 29           ; 29           ; 29           ; 29           ; 19           ; 29           ; 29           ; 29           ; 29           ; 19           ; 29           ; 0         ; 0         ; 29           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[4]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[5]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[6]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[7]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[8]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[9]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                           ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                  ; Destination Clock(s)                                                             ; Delay Added in ns ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                              ; altera_reserved_tck                                                              ; 309.2             ;
; clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 226.3             ;
; I/O                                                                              ; clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 148.8             ;
; altera_reserved_tck,I/O                                                          ; altera_reserved_tck                                                              ; 23.7              ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; KEY[3]                                                                                                                                                                                                                                                                                                                                                   ; sys:u0|sys_pio_in:pio_in|d1_data_in[3]                                                                                                                                                                                                                                                                                                              ; 6.047             ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                   ; sys:u0|sys_pio_in:pio_in|readdata[2]                                                                                                                                                                                                                                                                                                                ; 5.876             ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                   ; sys:u0|sys_pio_in:pio_in|d1_data_in[0]                                                                                                                                                                                                                                                                                                              ; 5.833             ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                   ; sys:u0|sys_pio_in:pio_in|d1_data_in[1]                                                                                                                                                                                                                                                                                                              ; 5.814             ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                    ; sys:u0|sys_pio_in:pio_in|readdata[9]                                                                                                                                                                                                                                                                                                                ; 5.469             ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                    ; sys:u0|sys_pio_in:pio_in|readdata[12]                                                                                                                                                                                                                                                                                                               ; 5.347             ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                    ; sys:u0|sys_pio_in:pio_in|readdata[13]                                                                                                                                                                                                                                                                                                               ; 5.225             ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                    ; sys:u0|sys_pio_in:pio_in|readdata[5]                                                                                                                                                                                                                                                                                                                ; 5.220             ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                    ; sys:u0|sys_pio_in:pio_in|readdata[11]                                                                                                                                                                                                                                                                                                               ; 5.203             ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                    ; sys:u0|sys_pio_in:pio_in|readdata[4]                                                                                                                                                                                                                                                                                                                ; 5.111             ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                    ; sys:u0|sys_pio_in:pio_in|readdata[10]                                                                                                                                                                                                                                                                                                               ; 5.110             ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                    ; sys:u0|sys_pio_in:pio_in|readdata[7]                                                                                                                                                                                                                                                                                                                ; 4.976             ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                    ; sys:u0|sys_pio_in:pio_in|readdata[6]                                                                                                                                                                                                                                                                                                                ; 4.821             ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                    ; sys:u0|sys_pio_in:pio_in|readdata[8]                                                                                                                                                                                                                                                                                                                ; 4.777             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                                            ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 2.102             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                                            ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 2.096             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                                           ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.910             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                                                     ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.809             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                            ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.604             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                          ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.404             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                                                ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.374             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]         ; 1.327             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.326             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.322             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.304             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                                                                                                 ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.286             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                                                                                                 ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.268             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.247             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                                                                                                 ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.245             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]         ; 1.214             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.200             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|CS.WAIT_GNT                                                                                                                                                                                                                ; sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pra2:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                              ; 1.176             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                                                              ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.174             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                                                                                                   ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.174             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                                                                                                 ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.174             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                                                                                             ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.174             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                                               ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.174             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.166             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.164             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                                                                                                 ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.145             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                                                                                              ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.145             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                                                                                                 ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.145             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                                                 ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.145             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                                                                                              ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.145             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                                                             ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.145             ;
; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                                                                                                 ; sys:u0|sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                    ; 1.145             ;
; sys:u0|core_top:pulpino_0|zeroriscy_core:RISCV_CORE|zeroriscy_if_stage:if_stage_i|zeroriscy_prefetch_buffer:prefetch_buffer_i|CS.WAIT_ABORTED                                                                                                                                                                                                            ; sys:u0|sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pra2:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                              ; 1.132             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]               ; 1.115             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]               ; 1.109             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]                                                                                                                                                      ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                                                                                       ; 1.095             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.090             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 1.072             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                                           ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                            ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                     ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                                        ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                                        ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                                                        ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                                                        ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                                                        ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                                                        ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                                        ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                                         ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                                                        ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                                                        ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                                                 ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                                               ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                                                               ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                                                               ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                                                               ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                                               ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                           ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                           ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                                           ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                                           ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                                               ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                               ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                                               ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                                                               ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                                             ; sys:u0|sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                 ; 1.064             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; 1.058             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 1.050             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 1.028             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                        ; 1.025             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; 1.011             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 0.987             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; 0.980             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; 0.980             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; 0.975             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] ; 0.969             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; 0.969             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "pulpino_qsys_test"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "ppl:clock_conversion|ppl_0002:ppl_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): ppl:clock_conversion|ppl_0002:ppl_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3416 fanout uses global clock CLKCTRL_G0
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): sys:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 with 3125 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'pulpino_qsys_test.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 12 -duty_cycle 50.00 -name {clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at pulpino_qsys_test.sdc(24): HEX* could not be matched with a port File: /home/jvctr/0/POLIno_qsys/quartus_project/pulpino_qsys_test.sdc Line: 24
Warning (332049): Ignored set_false_path at pulpino_qsys_test.sdc(24): Argument <to> is an empty collection File: /home/jvctr/0/POLIno_qsys/quartus_project/pulpino_qsys_test.sdc Line: 24
    Info (332050): set_false_path -to [get_ports HEX*] File: /home/jvctr/0/POLIno_qsys/quartus_project/pulpino_qsys_test.sdc Line: 24
Info (332104): Reading SDC File: 'sys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: '/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: '/home/jvctr/0/POLIno_qsys/quartus_project/db/ip/sys/submodules/altera_reset_controller.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    3.333 clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.000 clock_conversion|ppl_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 system_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:08
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:09
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during the Fitter is 8.66 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:09
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/jvctr/0/POLIno_qsys/quartus_project/output_files/pulpino_qsys_test.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 241 warnings
    Info: Peak virtual memory: 2014 megabytes
    Info: Processing ended: Tue Nov  4 14:50:11 2025
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:02:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/jvctr/0/POLIno_qsys/quartus_project/output_files/pulpino_qsys_test.fit.smsg.


