#include "isr.h"
#include "idt.h"
#include "../drivers/video.h"
#include "../drivers/io.h"
#include "../drivers/utils.h"

/* Array de manejadores para cada interrupción (Callbacks) */
isr_t interrupt_handlers[256];

/* Registro de funciones callback para drivers */
void register_interrupt_handler(uint8_t n, isr_t handler) {
    interrupt_handlers[n] = handler;
}

/* Mensajes descriptivos de excepciones de la CPU */
char *exception_messages[] = {
    "Division By Zero", "Debug", "Non Maskable Interrupt", "Breakpoint",
    "Into Detected Overflow", "Out of Bounds", "Invalid Opcode", "No Coprocessor",
    "Double Fault", "Coprocessor Segment Overrun", "Bad TSS", "Segment Not Present",
    "Stack Fault", "General Protection Fault", "Page Fault", "Unknown Interrupt",
    "Coprocessor Fault", "Alignment Check", "Machine Check", "Reserved",
    "Reserved", "Reserved", "Reserved", "Reserved",
    "Reserved", "Reserved", "Reserved", "Reserved",
    "Reserved", "Reserved", "Reserved", "Reserved"
};

/* --- MANEJADOR DE EXCEPCIONES (ISR 0-31) --- */
void isr_handler(registers_t r) {
    print("\n----------------------------------\n");
    print("CRITICAL ERROR: EXCEPCION DE CPU RECIBIDA\n");
    
    print("INT: ");
    char s[3];
    int_to_ascii(r.int_no, s);
    print(s);
    print("\n");

    if (r.int_no < 32) {
        print("DESCRIPCION: ");
        print(exception_messages[r.int_no]);
    }
    print("\n----------------------------------\n");
    print("Sistema detenido (Kernel Panic).");

    while(1); // Detenemos la CPU
}

/* --- MANEJADOR DE HARDWARE (IRQ 32-47) --- */
void irq_handler(registers_t r) {
    /* Si la interrupción viene del esclavo, enviamos EOI al esclavo */
    if (r.int_no >= 40) {
        outb(0xA0, 0x20);
    }
    /* Siempre enviamos EOI al maestro */
    outb(0x20, 0x20);

    /* Ejecutamos el driver si está registrado */
    if (interrupt_handlers[r.int_no] != 0) {
        isr_t handler = interrupt_handlers[r.int_no];
        /* Pasamos el puntero a los registros */
        handler(&r);
    }
}

/* Prototipos de las funciones definidas en interrupt.asm */
extern void isr0();  extern void isr1();  extern void isr2();  extern void isr3();
extern void isr4();  extern void isr5();  extern void isr6();  extern void isr7();
extern void isr8();  extern void isr9();  extern void isr10(); extern void isr11();
extern void isr12(); extern void isr13(); extern void isr14(); extern void isr15();
extern void isr16(); extern void isr17(); extern void isr18(); extern void isr19();
extern void isr20(); extern void isr21(); extern void isr22(); extern void isr23();
extern void isr24(); extern void isr25(); extern void isr26(); extern void isr27();
extern void isr28(); extern void isr29(); extern void isr30(); extern void isr31();

/* Prototipos de las IRQs definidas en interrupt.asm */
extern void irq0();  extern void irq1();  extern void irq2();  extern void irq3();
extern void irq4();  extern void irq5();  extern void irq6();  extern void irq7();
extern void irq8();  extern void irq9();  extern void irq10(); extern void irq11();
extern void irq12(); extern void irq13(); extern void irq14(); extern void irq15();

void isr_install() {
    /* Depuración: Si no ves esto, el kernel no llega aquí */
    print("Instalando interrupciones...\n");

    /* 1. Remapear el PIC para evitar conflictos con excepciones */
    outb(0x20, 0x11);
    outb(0xA0, 0x11);
    outb(0x21, 0x20);
    outb(0xA1, 0x28);
    outb(0x21, 0x04);
    outb(0xA1, 0x02);
    outb(0x21, 0x01);
    outb(0xA1, 0x01);
    outb(0x21, 0x00);
    outb(0xA1, 0x00);

    /* 2. Instalar las 32 Excepciones */
    set_idt_gate(0, (uint32_t)isr0);   set_idt_gate(1, (uint32_t)isr1);
    set_idt_gate(2, (uint32_t)isr2);   set_idt_gate(3, (uint32_t)isr3);
    set_idt_gate(4, (uint32_t)isr4);   set_idt_gate(5, (uint32_t)isr5);
    set_idt_gate(6, (uint32_t)isr6);   set_idt_gate(7, (uint32_t)isr7);
    set_idt_gate(8, (uint32_t)isr8);   set_idt_gate(9, (uint32_t)isr9);
    set_idt_gate(10, (uint32_t)isr10); set_idt_gate(11, (uint32_t)isr11);
    set_idt_gate(12, (uint32_t)isr12); set_idt_gate(13, (uint32_t)isr13);
    set_idt_gate(14, (uint32_t)isr14); set_idt_gate(15, (uint32_t)isr15);
    set_idt_gate(16, (uint32_t)isr16); set_idt_gate(17, (uint32_t)isr17);
    set_idt_gate(18, (uint32_t)isr18); set_idt_gate(19, (uint32_t)isr19);
    set_idt_gate(20, (uint32_t)isr20); set_idt_gate(21, (uint32_t)isr21);
    set_idt_gate(22, (uint32_t)isr22); set_idt_gate(23, (uint32_t)isr23);
    set_idt_gate(24, (uint32_t)isr24); set_idt_gate(25, (uint32_t)isr25);
    set_idt_gate(26, (uint32_t)isr26); set_idt_gate(27, (uint32_t)isr27);
    set_idt_gate(28, (uint32_t)isr28); set_idt_gate(29, (uint32_t)isr29);
    set_idt_gate(30, (uint32_t)isr30); set_idt_gate(31, (uint32_t)isr31);

    /* 3. Instalar las 16 IRQs de Hardware */
    set_idt_gate(32, (uint32_t)irq0);  set_idt_gate(33, (uint32_t)irq1);
    set_idt_gate(34, (uint32_t)irq2);  set_idt_gate(35, (uint32_t)irq3);
    set_idt_gate(36, (uint32_t)irq4);  set_idt_gate(37, (uint32_t)irq5);
    set_idt_gate(38, (uint32_t)irq6);  set_idt_gate(39, (uint32_t)irq7);
    set_idt_gate(40, (uint32_t)irq8);  set_idt_gate(41, (uint32_t)irq9);
    set_idt_gate(42, (uint32_t)irq10); set_idt_gate(43, (uint32_t)irq11);
    set_idt_gate(44, (uint32_t)irq12); set_idt_gate(45, (uint32_t)irq13);
    set_idt_gate(46, (uint32_t)irq14); set_idt_gate(47, (uint32_t)irq15);

    /* 4. Cargar la IDT en la CPU */
    set_idt_register();
    print("IDT cargada correctamente.\n");
}
