// Seed: 2093553847
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  always @(1 or posedge 1 <-> 1) begin
    $display(1);
    id_1 <= (id_1);
  end
  module_0();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  wire id_4;
  wire id_5;
  module_2(
      id_4
  );
  wire id_6;
  assign id_4 = id_4;
endmodule
