

================================================================
== Vivado HLS Report for 'bitwise_and'
================================================================
* Date:           Wed Mar 18 11:36:27 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.258 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58141|    58141| 2.907 ms | 2.907 ms |  58141|  58141|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |    58140|    58140|       323|          -|          -|   180|    no    |
        | + colLoop  |      320|      320|         2|          1|          1|   320|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     70|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      32|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      32|    157|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln887_fu_117_p2               |     +    |      0|  0|  15|           9|           1|
    |i_V_fu_105_p2                     |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |p_dst_data_V_din                  |    and   |      0|  0|   8|           8|           8|
    |icmp_ln301_fu_111_p2              |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln887_fu_99_p2               |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  70|          47|          32|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |p_dst_data_V_blk_n       |   9|          2|    1|          2|
    |p_src1_data_V_blk_n      |   9|          2|    1|          2|
    |p_src2_data_V_blk_n      |   9|          2|    1|          2|
    |t_V_12_reg_77            |   9|          2|    8|         16|
    |t_V_reg_88               |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|   22|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_V_reg_138              |  8|   0|    8|          0|
    |icmp_ln301_reg_143       |  1|   0|    1|          0|
    |t_V_12_reg_77            |  8|   0|    8|          0|
    |t_V_reg_88               |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 32|   0|   32|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  bitwise_and  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  bitwise_and  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  bitwise_and  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  bitwise_and  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  bitwise_and  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  bitwise_and  | return value |
|p_src1_data_V_dout     |  in |    2|   ap_fifo  | p_src1_data_V |    pointer   |
|p_src1_data_V_empty_n  |  in |    1|   ap_fifo  | p_src1_data_V |    pointer   |
|p_src1_data_V_read     | out |    1|   ap_fifo  | p_src1_data_V |    pointer   |
|p_src2_data_V_dout     |  in |    8|   ap_fifo  | p_src2_data_V |    pointer   |
|p_src2_data_V_empty_n  |  in |    1|   ap_fifo  | p_src2_data_V |    pointer   |
|p_src2_data_V_read     | out |    1|   ap_fifo  | p_src2_data_V |    pointer   |
|p_dst_data_V_din       | out |    8|   ap_fifo  |  p_dst_data_V |    pointer   |
|p_dst_data_V_full_n    |  in |    1|   ap_fifo  |  p_dst_data_V |    pointer   |
|p_dst_data_V_write     | out |    1|   ap_fifo  |  p_dst_data_V |    pointer   |
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %p_src1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:295->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V_12 = phi i8 [ 0, %0 ], [ %i_V, %rowLoop_end ]"   --->   Operation 10 'phi' 't_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.55ns)   --->   "%icmp_ln887 = icmp ult i8 %t_V_12, -76" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:295->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 11 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.91ns)   --->   "%i_V = add i8 %t_V_12, 1" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:295->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 12 'add' 'i_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %rowLoop_begin, label %"xFBitwiseANDKernel<0, 180, 320, 1, 0, 1, 1, 1, 320>.exit"" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:295->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str57) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:296->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 14 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str57)" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:296->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 15 'specregionbegin' 'tmp_i' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 180, i32 180, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:297->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 16 'speclooptripcount' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %2" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 17 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:591]   --->   Operation 18 'ret' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %rowLoop_begin ], [ %add_ln887, %colLoop ]" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 19 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.66ns)   --->   "%icmp_ln301 = icmp eq i9 %t_V, -192" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 20 'icmp' 'icmp_ln301' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (1.82ns)   --->   "%add_ln887 = add i9 %t_V, 1" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 21 'add' 'add_ln887' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln301, label %rowLoop_end, label %colLoop" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.25>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str58) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:302->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_24_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str58)" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:302->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 24 'specregionbegin' 'tmp_24_i' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 320, i32 320, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:303->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 25 'speclooptripcount' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:304->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 26 'specpipeline' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (3.63ns)   --->   "%p_src1_data_V_read = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %p_src1_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:306->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 27 'read' 'p_src1_data_V_read' <Predicate = (!icmp_ln301)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%val_src1_V = sext i2 %p_src1_data_V_read to i8" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:306->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 28 'sext' 'val_src1_V' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (3.63ns)   --->   "%val_src2_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src2_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:307->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 29 'read' 'val_src2_V' <Predicate = (!icmp_ln301)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 30 [1/1] (0.99ns)   --->   "%and_ln1355 = and i8 %val_src2_V, %val_src1_V" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:316->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 30 'and' 'and_ln1355' <Predicate = (!icmp_ln301)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_V, i8 %and_ln1355)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:319->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 31 'write' <Predicate = (!icmp_ln301)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str58, i32 %tmp_24_i)" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:320->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 32 'specregionend' 'empty' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %2" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:301->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 33 'br' <Predicate = (!icmp_ln301)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%empty_205 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str57, i32 %tmp_i)" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:321->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 34 'specregionend' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:295->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:589]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src2_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
br_ln295                (br               ) [ 011111]
t_V_12                  (phi              ) [ 001000]
icmp_ln887              (icmp             ) [ 001111]
i_V                     (add              ) [ 011111]
br_ln295                (br               ) [ 000000]
specloopname_ln296      (specloopname     ) [ 000000]
tmp_i                   (specregionbegin  ) [ 000111]
speclooptripcount_ln297 (speclooptripcount) [ 000000]
br_ln301                (br               ) [ 001111]
ret_ln591               (ret              ) [ 000000]
t_V                     (phi              ) [ 000100]
icmp_ln301              (icmp             ) [ 001111]
add_ln887               (add              ) [ 001111]
br_ln301                (br               ) [ 000000]
specloopname_ln302      (specloopname     ) [ 000000]
tmp_24_i                (specregionbegin  ) [ 000000]
speclooptripcount_ln303 (speclooptripcount) [ 000000]
specpipeline_ln304      (specpipeline     ) [ 000000]
p_src1_data_V_read      (read             ) [ 000000]
val_src1_V              (sext             ) [ 000000]
val_src2_V              (read             ) [ 000000]
and_ln1355              (and              ) [ 000000]
write_ln651             (write            ) [ 000000]
empty                   (specregionend    ) [ 000000]
br_ln301                (br               ) [ 001111]
empty_205               (specregionend    ) [ 000000]
br_ln295                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src1_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src1_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src2_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src2_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_dst_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_src1_data_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="2" slack="0"/>
<pin id="60" dir="0" index="1" bw="2" slack="0"/>
<pin id="61" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src1_data_V_read/4 "/>
</bind>
</comp>

<comp id="64" class="1004" name="val_src2_V_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_src2_V/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln651_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln651/4 "/>
</bind>
</comp>

<comp id="77" class="1005" name="t_V_12_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="1"/>
<pin id="79" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V_12 (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="t_V_12_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_12/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="t_V_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="1"/>
<pin id="90" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="t_V_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="9" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln887_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_V_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln301_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="0" index="1" bw="9" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln301/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln887_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln887/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="val_src1_V_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="val_src1_V/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="and_ln1355_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="icmp_ln887_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_V_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="143" class="1005" name="icmp_ln301_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln301 "/>
</bind>
</comp>

<comp id="147" class="1005" name="add_ln887_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln887 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="50" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="52" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="81" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="81" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="92" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="92" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="58" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="64" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="123" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="127" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="137"><net_src comp="99" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="105" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="146"><net_src comp="111" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="117" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="92" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src1_data_V | {}
	Port: p_src2_data_V | {}
	Port: p_dst_data_V | {4 }
 - Input state : 
	Port: bitwise_and : p_src1_data_V | {4 }
	Port: bitwise_and : p_src2_data_V | {4 }
	Port: bitwise_and : p_dst_data_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln887 : 1
		i_V : 1
		br_ln295 : 2
	State 3
		icmp_ln301 : 1
		add_ln887 : 1
		br_ln301 : 2
	State 4
		and_ln1355 : 1
		write_ln651 : 1
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |           i_V_fu_105          |    0    |    15   |
|          |        add_ln887_fu_117       |    0    |    15   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln887_fu_99       |    0    |    11   |
|          |       icmp_ln301_fu_111       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    and   |       and_ln1355_fu_127       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|   read   | p_src1_data_V_read_read_fu_58 |    0    |    0    |
|          |     val_src2_V_read_fu_64     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln651_write_fu_70    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       val_src1_V_fu_123       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    62   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln887_reg_147|    9   |
|    i_V_reg_138   |    8   |
|icmp_ln301_reg_143|    1   |
|icmp_ln887_reg_134|    1   |
|   t_V_12_reg_77  |    8   |
|    t_V_reg_88    |    9   |
+------------------+--------+
|       Total      |   36   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   62   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   36   |    -   |
+-----------+--------+--------+
|   Total   |   36   |   62   |
+-----------+--------+--------+
