module MUX_5to1 (sel, a, b, c, d, e, out);
    
   input [2:0] sel;
   input a, b, c, d, e;
   output reg out;
   
   always @ (a or b or c or d or e or sel)
   begin
      case(sel)
         2'b000: out = a;
         2'b001: out = b;
         2'b010: out = c;
         2'b011: out = d;
         2'b100: out = e;
         default: out = 1'bx;
      endcase   
   end
endmodule