# Loading project CPU
do latercpu.do
vsim work.CPU
# vsim work.CPU 
# Start time: 21:04:01 on Nov 18,2021
# Loading work.CPU
# Loading work.mux_alu_src_A
# Loading work.mux_alu_src_B
# Loading work.ctrl_unit
# Loading work.sign_extend_16
# Loading work.shift_left_2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'shift_left_2'.  Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/shift_left_2 File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 222
# ** Warning: (vsim-3015) [PCDPC] - Port size (26) does not match connection size (32) for port 'entrada'. The port definition is at: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/shift_left_2 File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 222
# ** Warning: (vsim-3722) /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v(222): [TFMPC] - Missing connection for port 'saida_conc'.
# Error opening /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/(vsim-3722) /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v
# Path name '/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/(vsim-3722) /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v' doesn't exist.
# A time value could not be extracted from the current line
do latercpu.do
# Compile of shift_left_2_conc.v was successful.
do latercpu.do
vsim work.CPU
# End time: 21:07:11 on Nov 18,2021, Elapsed time: 0:03:10
# Errors: 0, Warnings: 5
# vsim work.CPU 
# Start time: 21:07:11 on Nov 18,2021
# Loading work.CPU
# Loading work.mux_alu_src_A
# Loading work.mux_alu_src_B
# Loading work.ctrl_unit
# Loading work.sign_extend_16
# Loading work.shift_left_2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'shift_left_2'.  Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/shift_left_2 File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 222
# ** Warning: (vsim-3015) [PCDPC] - Port size (26) does not match connection size (32) for port 'entrada'. The port definition is at: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/shift_left_2 File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 222
# ** Warning: (vsim-3722) /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v(222): [TFMPC] - Missing connection for port 'saida_conc'.
vsim work.CPU
# End time: 21:07:53 on Nov 18,2021, Elapsed time: 0:00:42
# Errors: 0, Warnings: 4
# vsim work.CPU 
# Start time: 21:07:53 on Nov 18,2021
# Loading work.CPU
# Loading work.mux_alu_src_A
# Loading work.mux_alu_src_B
# Loading work.ctrl_unit
# Loading work.sign_extend_16
# Loading work.shift_left_2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'shift_left_2'.  Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/shift_left_2 File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 222
# ** Warning: (vsim-3015) [PCDPC] - Port size (26) does not match connection size (32) for port 'entrada'. The port definition is at: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/shift_left_2 File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 222
# ** Warning: (vsim-3722) /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v(222): [TFMPC] - Missing connection for port 'saida_conc'.
# Compile of shift_left_2_conc.v was successful.
vsim work.CPU
# End time: 21:09:04 on Nov 18,2021, Elapsed time: 0:01:11
# Errors: 0, Warnings: 5
# vsim work.CPU 
# Start time: 21:09:04 on Nov 18,2021
# Loading work.CPU
# Loading work.mux_alu_src_A
# Loading work.mux_alu_src_B
# Loading work.ctrl_unit
# Loading work.sign_extend_16
# Loading work.shift_left_2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'shift_left_2'.  Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/shift_left_2 File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 222
# ** Warning: (vsim-3015) [PCDPC] - Port size (26) does not match connection size (32) for port 'entrada'. The port definition is at: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/shift_left_2 File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 222
# ** Warning: (vsim-3722) /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v(222): [TFMPC] - Missing connection for port 'saida_conc'.
vsim work.CPU
# End time: 21:09:30 on Nov 18,2021, Elapsed time: 0:00:26
# Errors: 0, Warnings: 4
# vsim work.CPU 
# Start time: 21:09:30 on Nov 18,2021
# Loading work.CPU
# Loading work.mux_alu_src_A
# Loading work.mux_alu_src_B
# Loading work.ctrl_unit
# Loading work.sign_extend_16
# Loading work.shift_left_2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'shift_left_2'.  Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/shift_left_2 File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 222
# ** Warning: (vsim-3015) [PCDPC] - Port size (26) does not match connection size (32) for port 'entrada'. The port definition is at: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/shift_left_2 File: /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v Line: 222
# ** Warning: (vsim-3722) /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v(222): [TFMPC] - Missing connection for port 'saida_conc'.
# End time: 21:10:30 on Nov 18,2021, Elapsed time: 0:01:00
# Errors: 0, Warnings: 4
# Closing project /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.mpf
# reading /home/ctxo/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
cd /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU
project open /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU
# Loading project CPU
# Compile of mux_alu_src_A.v was successful.
# Compile of mux_alu_src_B.v was successful.
# Compile of mux_shift_n.v was successful.
# Compile of shift_left_2.v was successful.
# Compile of sign_extend_16.v was successful.
# Compile of Banco_reg.vhd was successful.
# Compile of Instr_Reg.vhd was successful.
# Compile of Memoria.vhd was successful.
# Compile of RegDesloc.vhd was successful.
# Compile of Registrador.vhd was successful.
# Compile of ula32.vhd was successful.
# Compile of CPU.v was successful.
# Compile of ctrl_unit.v was successful.
# 13 compiles, 0 failed with no errors.
vsim work.CPU
# vsim work.CPU 
# Start time: 21:12:20 on Nov 18,2021
# Loading work.CPU
# Loading work.mux_alu_src_A
# Loading work.mux_alu_src_B
# Loading work.ctrl_unit
# Loading work.sign_extend_16
# Loading work.shift_left_2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
do latercpu.do
add wave -position 21  sim:/CPU/shift_left_2/entrada
add wave -position 21  sim:/CPU/shift_left_2/saida
add wave -position 20  sim:/CPU/sign_extend_16/entrada
add wave -position 20  sim:/CPU/sign_extend_16/saida
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/wave.do
force -freeze sim:/CPU/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/CPU/reset 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
force -freeze sim:/CPU/Regs/Cluster(11) 00000000000000000000000000001010 0
force -freeze sim:/CPU/Regs/Cluster(12) 000000000000000000000000000000110 0
# Value length (33) does not equal array index length (32).
# ** UI-Msg: (vsim-4011) Invalid force value: 000000000000000000000000000000110 0.
# 
force -freeze sim:/CPU/Regs/Cluster(11) 0000000000000000000000000000101 0
# Value length (31) does not equal array index length (32).
# ** UI-Msg: (vsim-4011) Invalid force value: 0000000000000000000000000000101 0.
# 
force -freeze sim:/CPU/Regs/Cluster(12) 000000000000000000000000000000000 0
# Value length (33) does not equal array index length (32).
# ** UI-Msg: (vsim-4011) Invalid force value: 000000000000000000000000000000000 0.
# 
force -freeze sim:/CPU/Regs/Cluster(12) 00000000000000000000000000000011 0
force -freeze sim:/CPU/reset 0 0
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/wave.do
# Load canceled
# Compile of mux_alu_src_A.v was successful.
# Compile of mux_alu_src_B.v was successful.
# Compile of mux_shift_n.v was successful.
# Compile of shift_left_2.v was successful.
# Compile of sign_extend_16.v was successful.
# Compile of Banco_reg.vhd was successful.
# Compile of Instr_Reg.vhd was successful.
# Compile of Memoria.vhd was successful.
# Compile of RegDesloc.vhd was successful.
# Compile of Registrador.vhd was successful.
# Compile of ula32.vhd was successful.
# Compile of CPU.v was successful.
# Compile of ctrl_unit.v was successful.
# 13 compiles, 0 failed with no errors.
vsim work.CPU
# End time: 21:24:19 on Nov 18,2021, Elapsed time: 0:11:59
# Errors: 0, Warnings: 2
# vsim work.CPU 
# Start time: 21:24:19 on Nov 18,2021
# Loading work.CPU
# Loading work.mux_alu_src_A
# Loading work.mux_alu_src_B
# Loading work.ctrl_unit
# Loading work.sign_extend_16
# Loading work.shift_left_2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
do latercpu.do
force -freeze sim:/CPU/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/CPU/reset 1 0 -cancel 1
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
run
force -freeze sim:/CPU/reset 1 0 -cancel 100
run
run
force -freeze sim:/CPU/Regs/Cluster(11) 0000000000000000000000000000000011111111111111111111111111110011 0
# Value length (64) does not equal array index length (32).
# ** UI-Msg: (vsim-4011) Invalid force value: 0000000000000000000000000000000011111111111111111111111111110011 0.
# 
force -freeze sim:/CPU/Regs/Cluster(11) 11111111111111111111111111110011 0
force -freeze sim:/CPU/Regs/Cluster(12) 00000000000000000000000001000000 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of mux_alu_src_A.v was successful.
# Compile of mux_alu_src_B.v was successful.
# Compile of mux_shift_n.v was successful.
# Compile of shift_left_2.v was successful.
# Compile of sign_extend_16.v was successful.
# Compile of Banco_reg.vhd was successful.
# Compile of Instr_Reg.vhd was successful.
# Compile of Memoria.vhd was successful.
# Compile of RegDesloc.vhd was successful.
# Compile of Registrador.vhd was successful.
# Compile of ula32.vhd was successful.
# Compile of CPU.v was successful.
# Compile of ctrl_unit.v was successful.
# 13 compiles, 0 failed with no errors.
vsim work.CPU
# End time: 21:36:36 on Nov 18,2021, Elapsed time: 0:12:17
# Errors: 11, Warnings: 16
# vsim work.CPU 
# Start time: 21:36:36 on Nov 18,2021
# Loading work.CPU
# Loading work.mux_alu_src_A
# Loading work.mux_alu_src_B
# Loading work.ctrl_unit
# Loading work.sign_extend_16
# Loading work.shift_left_2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
do latercpu.do
force -freeze sim:/CPU/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/CPU/reset 1 0 -cancel 200
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Regs
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Regs
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Mem
run
force -freeze sim:/CPU/Regs/Cluster(11) 11111111111111111111111111110011 0
force -freeze sim:/CPU/Regs/Cluster(12) 00000000000000000000000001000000 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 27  -autoscale 1 -format Literal -height 19
# Missing signal name or pattern.
add wave -position 46  -autoscale 1 -format Literal -height 19
# Missing signal name or pattern.
add wave -position 47  -autoscale 1 -format Literal -height 19
# Missing signal name or pattern.
add wave -position 47  -autoscale 1 -format Literal -height 19
# Missing signal name or pattern.
add wave -position 28 -autoscale 1 -format Literal -height 19 -group {Control Unit} -autoscale 1 -format Literal -height 19 -radix decimal -group {Control Unit}
add wave -position 28 -autoscale 1 -format Literal -height 19 -group {Control Unit} -autoscale 1 -format Literal -height 19 -radix unsigned -group {Control Unit}
add wave -position 28 -autoscale 1 -format Literal -height 19 -group {Control Unit} -format Logic -height 19 -group {Control Unit}
add wave -position 28 -format Logic -height 19 -group {Control Unit} -format Logic -height 19 -group {Control Unit}
add wave -position 28 -autoscale 1 -format Literal -height 19 -group {Control Unit} -format Logic -height 19 -group {Control Unit}
add wave -position 28 -format Logic -height 19 -group {Control Unit} -format Logic -height 19 -group {Control Unit}
add wave -position 28 -autoscale 1 -format Literal -height 19 -group {Control Unit} -autoscale 1 -format Literal -height 19 -radix decimal -group {Control Unit}
add wave -position 28 -autoscale 1 -format Literal -height 19 -group {Control Unit} -autoscale 1 -format Literal -height 19 -radix unsigned -group {Control Unit}
add wave -position 28 -autoscale 1 -format Literal -height 19 -group {Control Unit} -format Logic -height 19 -group {Control Unit}
add wave -position 28 -format Logic -height 19 -group {Control Unit} -format Logic -height 19 -group {Control Unit}
add wave -position 28 -autoscale 1 -format Literal -height 19 -group {Control Unit} -format Logic -height 19 -group {Control Unit}
add wave -position 28 -format Logic -height 19 -group {Control Unit} -format Logic -height 19 -group {Control Unit}
add wave -position 28  -format Default -height 19 -label {Control Unit} -group {Control Unit}
add wave -position 28 -autoscale 1 -format Literal -height 19 -group {Control Unit} -autoscale 1 -format Literal -height 19 -radix decimal -group {Control Unit}
add wave -position 28 -autoscale 1 -format Literal -height 19 -group {Control Unit} -autoscale 1 -format Literal -height 19 -radix unsigned -group {Control Unit}
add wave -position 28 -autoscale 1 -format Literal -height 19 -group {Control Unit} -format Logic -height 19 -group {Control Unit}
add wave -position 28 -format Logic -height 19 -group {Control Unit} -format Logic -height 19 -group {Control Unit}
add wave -position 28 -autoscale 1 -format Literal -height 19 -group {Control Unit} -format Logic -height 19 -group {Control Unit}
add wave -position 28 -format Logic -height 19 -group {Control Unit} -format Logic -height 19 -group {Control Unit}
add wave -position 28  -format Default -height 19 -label {Control Unit} -group {Control Unit}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/wave.do
