{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584478985737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584478985739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 18:03:05 2020 " "Processing started: Tue Mar 17 18:03:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584478985739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584478985739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584478985739 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584478986020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "/home/pedro/projetos_quartus/Processador/Memoria.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584479002312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584479002312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/pedro/projetos_quartus/Processador/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584479002313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584479002313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file Registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.v" "" { Text "/home/pedro/projetos_quartus/Processador/Registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584479002314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584479002314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlopD.v 1 1 " "Found 1 design units, including 1 entities, in source file FlipFlopD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.v" "" { Text "/home/pedro/projetos_quartus/Processador/FlipFlopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584479002315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584479002315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorInstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file DecodificadorInstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorInstrucoes " "Found entity 1: DecodificadorInstrucoes" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584479002316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584479002316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DecodificadorInstrucoes " "Elaborating entity \"DecodificadorInstrucoes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584479002405 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DecodificadorInstrucoes.v(28) " "Verilog HDL Case Statement warning at DecodificadorInstrucoes.v(28): incomplete case statement has no default case item" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1584479002406 "|DecodificadorInstrucoes"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operacao DecodificadorInstrucoes.v(27) " "Verilog HDL Always Construct warning at DecodificadorInstrucoes.v(27): inferring latch(es) for variable \"operacao\", which holds its previous value in one or more paths through the always construct" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584479002407 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[0\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[0\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002408 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[1\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[1\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002408 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[2\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[2\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002408 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[3\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[3\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002408 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[4\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[4\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002408 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[5\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[5\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002408 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[6\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[6\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002408 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[7\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[7\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002408 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[8\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[8\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002409 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[9\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[9\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002409 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[10\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[10\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002409 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[11\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[11\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002409 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[12\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[12\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002409 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[13\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[13\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002409 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[14\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[14\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002409 "|DecodificadorInstrucoes"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[15\] DecodificadorInstrucoes.v(27) " "Inferred latch for \"operacao\[15\]\" at DecodificadorInstrucoes.v(27)" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584479002409 "|DecodificadorInstrucoes"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1584479003086 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584479003709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584479003709 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[0\] " "No output dependent on input pin \"instrucao\[0\]\"" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584479003766 "|DecodificadorInstrucoes|instrucao[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[1\] " "No output dependent on input pin \"instrucao\[1\]\"" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584479003766 "|DecodificadorInstrucoes|instrucao[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[2\] " "No output dependent on input pin \"instrucao\[2\]\"" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584479003766 "|DecodificadorInstrucoes|instrucao[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[3\] " "No output dependent on input pin \"instrucao\[3\]\"" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584479003766 "|DecodificadorInstrucoes|instrucao[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[4\] " "No output dependent on input pin \"instrucao\[4\]\"" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584479003766 "|DecodificadorInstrucoes|instrucao[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[5\] " "No output dependent on input pin \"instrucao\[5\]\"" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584479003766 "|DecodificadorInstrucoes|instrucao[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[6\] " "No output dependent on input pin \"instrucao\[6\]\"" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584479003766 "|DecodificadorInstrucoes|instrucao[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[7\] " "No output dependent on input pin \"instrucao\[7\]\"" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584479003766 "|DecodificadorInstrucoes|instrucao[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrucao\[8\] " "No output dependent on input pin \"instrucao\[8\]\"" {  } { { "DecodificadorInstrucoes.v" "" { Text "/home/pedro/projetos_quartus/Processador/DecodificadorInstrucoes.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584479003766 "|DecodificadorInstrucoes|instrucao[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1584479003766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584479003767 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584479003767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584479003767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584479003767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1018 " "Peak virtual memory: 1018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584479003777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 18:03:23 2020 " "Processing ended: Tue Mar 17 18:03:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584479003777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584479003777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584479003777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584479003777 ""}
