// make frequancy devider from 50Mhz 
`timescale 1ns / 1ps
module moduleName (
    input clk, 
    output reg clk_out 
);
    reg [25:0] counter; // 

    always @(posedge clk) begin
        if (counter == 25000000) begin 
            clk_out <= ~clk_out; // toggle 
            counter <= 0; // reset the counter
        end else begin
            counter <= counter + 1; // increment the counter
        end
    end
endmodule
