/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [11:0] _04_;
  reg [19:0] _05_;
  wire [14:0] _06_;
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [33:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [9:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [9:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [4:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_67z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [20:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [13:0] _07_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _07_ <= 14'h0000;
    else _07_ <= _05_[14:1];
  assign { _02_, _06_[13:11], _03_[11:2] } = _07_;
  assign celloutsig_0_38z = _01_ ? _00_ : celloutsig_0_36z[1];
  assign celloutsig_0_6z = celloutsig_0_2z[32] ? in_data[69] : celloutsig_0_1z;
  assign celloutsig_0_69z = celloutsig_0_35z ? celloutsig_0_67z[7] : celloutsig_0_49z;
  assign celloutsig_1_1z = in_data[182] ? in_data[133] : in_data[105];
  assign celloutsig_0_12z = celloutsig_0_4z ? celloutsig_0_9z[3] : celloutsig_0_4z;
  assign celloutsig_0_14z = ~((celloutsig_0_10z[11] | celloutsig_0_13z) & in_data[75]);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[27]);
  assign celloutsig_0_22z = celloutsig_0_16z | ~(celloutsig_0_19z);
  assign celloutsig_0_31z = celloutsig_0_21z | celloutsig_0_23z;
  assign celloutsig_0_49z = celloutsig_0_36z[0] | celloutsig_0_34z;
  assign celloutsig_0_3z = in_data[64] ^ celloutsig_0_0z;
  assign celloutsig_0_54z = celloutsig_0_42z[7] ^ celloutsig_0_49z;
  assign celloutsig_0_70z = celloutsig_0_22z ^ celloutsig_0_39z;
  assign celloutsig_1_19z = celloutsig_1_7z[17] ^ celloutsig_1_12z;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _05_ <= 20'h00000;
    else _05_ <= celloutsig_0_2z[29:10];
  reg [11:0] _23_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _23_ <= 12'h000;
    else _23_ <= { _03_[11:2], celloutsig_0_6z, celloutsig_0_18z };
  assign { _04_[11:8], _01_, _00_, _04_[5:0] } = _23_;
  assign celloutsig_0_8z = { celloutsig_0_2z[32], celloutsig_0_5z[2:1], celloutsig_0_2z[33:32], celloutsig_0_5z[2:0] } && _05_[14:7];
  assign celloutsig_0_33z = ! { _02_, _06_[13:11] };
  assign celloutsig_0_40z = ! in_data[53:33];
  assign celloutsig_0_13z = ! in_data[21:0];
  assign celloutsig_0_43z = { celloutsig_0_21z, celloutsig_0_40z, _04_[11:8], _01_, _00_, _04_[5:0] } || { celloutsig_0_9z[9:0], celloutsig_0_34z, celloutsig_0_14z, celloutsig_0_38z, celloutsig_0_13z };
  assign celloutsig_0_19z = { celloutsig_0_2z[32], celloutsig_0_5z[2:0] } || celloutsig_0_2z[15:12];
  assign celloutsig_0_23z = { celloutsig_0_2z[32], celloutsig_0_5z[2:1], celloutsig_0_1z, celloutsig_0_3z } || { celloutsig_0_2z[22:20], celloutsig_0_4z, celloutsig_0_18z };
  assign celloutsig_0_42z = celloutsig_0_9z[5] ? { _00_, _04_[5], celloutsig_0_33z, celloutsig_0_0z, celloutsig_0_38z, celloutsig_0_24z } : { celloutsig_0_10z[13:12], celloutsig_0_35z, celloutsig_0_31z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_0_5z[2:0] = celloutsig_0_0z ? celloutsig_0_2z[31:29] : { celloutsig_0_4z, celloutsig_0_1z, 1'h0 };
  assign celloutsig_0_67z = celloutsig_0_6z ? { celloutsig_0_10z[14:6], celloutsig_0_54z } : { celloutsig_0_10z[12:4], celloutsig_0_43z };
  assign celloutsig_1_3z = celloutsig_1_1z ? in_data[170:164] : in_data[131:125];
  assign celloutsig_1_6z = celloutsig_1_4z[0] ? celloutsig_1_2z[10:7] : { in_data[148:147], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = _05_[16] ? { in_data[87:71], celloutsig_0_4z, celloutsig_0_8z } : { celloutsig_0_9z, celloutsig_0_2z[33:32], celloutsig_0_5z[2:0], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_15z = celloutsig_0_2z[33] ? { 1'h1, celloutsig_0_2z[32], celloutsig_0_5z[2:0], celloutsig_0_3z } : { in_data[14:11], celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_17z = celloutsig_0_0z ? { _05_[14:12], celloutsig_0_11z } : { celloutsig_0_15z[4:2], celloutsig_0_6z };
  assign celloutsig_0_2z = celloutsig_0_1z ? { in_data[82:52], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } : in_data[40:7];
  assign celloutsig_0_18z = & { celloutsig_0_17z, celloutsig_0_10z[5:0], celloutsig_0_6z, celloutsig_0_5z[2:0], celloutsig_0_2z[33:32], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[0] & in_data[34];
  assign celloutsig_1_5z = celloutsig_1_1z & celloutsig_1_3z[1];
  assign celloutsig_1_18z = celloutsig_1_3z[4] & celloutsig_1_4z[0];
  assign celloutsig_0_16z = celloutsig_0_15z[4] & celloutsig_0_2z[0];
  assign celloutsig_0_34z = ~^ celloutsig_0_2z[10:2];
  assign celloutsig_0_4z = ~^ { celloutsig_0_2z[17:10], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_0z = ~^ in_data[189:176];
  assign celloutsig_1_12z = ~^ celloutsig_1_10z[6:3];
  assign celloutsig_0_11z = ~^ in_data[41:37];
  assign celloutsig_0_21z = ^ in_data[47:42];
  assign celloutsig_1_7z = in_data[170:150] <<< { in_data[187:176], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_36z = celloutsig_0_2z[15:6] - { celloutsig_0_10z[14:12], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_2z[33:32], celloutsig_0_5z[2:0] };
  assign celloutsig_1_2z = in_data[141:119] - in_data[173:151];
  assign celloutsig_1_4z = { celloutsig_1_3z[1:0], celloutsig_1_0z } - in_data[139:137];
  assign celloutsig_1_10z = { in_data[120:116], celloutsig_1_4z, celloutsig_1_5z } - { in_data[140:136], celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_2z[16:15], celloutsig_0_2z[33:32], celloutsig_0_5z[2:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z } - { celloutsig_0_8z, celloutsig_0_2z[33:32], celloutsig_0_5z[2:0], celloutsig_0_2z[33:32], celloutsig_0_5z[2:0] };
  assign celloutsig_0_24z = _05_[13:9] - in_data[61:57];
  assign celloutsig_0_35z = ~((celloutsig_0_0z & celloutsig_0_22z) | celloutsig_0_16z);
  assign celloutsig_0_39z = ~((celloutsig_0_17z[1] & celloutsig_0_3z) | _04_[8]);
  assign _03_[1:0] = { celloutsig_0_6z, celloutsig_0_18z };
  assign _04_[7:6] = { _01_, _00_ };
  assign { _06_[14], _06_[10:0] } = { _02_, _03_[11:2], 1'h0 };
  assign celloutsig_0_5z[4:3] = celloutsig_0_2z[33:32];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
