################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2025/12/19 17:45:08)
# requested at line 3 in /home/IITBBS0125_10108/Capstone_Project__/nn_acc_ss/RTL/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

-uvm
+incdir+DMA/rtl/inc

### AUTOCONFIG ERROR: Unresolved includes
# The following includes could not be resolved:
#`include "rggen_rtl_macros.vh" in csr_dma.v (/home/IITBBS0125_10108/Capstone_Project__/nn_acc_ss/RTL/DMA/csr_out/csr_dma.v)
#`include "rggen_ral_macros.svh" in csr_dma_ral_pkg.sv (/home/IITBBS0125_10108/Capstone_Project__/nn_acc_ss/RTL/DMA/csr_out/csr_dma_ral_pkg.sv)

### AUTOCONFIG WARNING: Missing macro definitions
# The following macros are used but not defined:
# +define+AXI_ADDR_WIDTH
# +define+AXI_DATA_WIDTH
# +define+AXI_TXN_ID_WIDTH
# +define+rggen_ral_create_field
# +define+rggen_ral_create_reg
# +define+rggen_slice

# Available `ifdef / `ifndef controls:
# +define+NO_ASSERTIONS
# +define+VERILATOR

DMA/rtl/inc/dma_utils_pkg.sv
DMA/rtl/dma_streamer.sv
DMA/rtl/dma_axi_wrapper.sv
DMA/rtl/dma_axi_if.sv
DMA/rtl/dma_fifo.sv
DMA/csr_out/csr_dma_ral_pkg.sv
DMA/rtl/dma_fsm.sv
DMA/rtl/dma_func_wrapper.sv
DMA/rtl/tb_axi_dma.sv
DMA/csr_out/csr_dma.sv
DMA/csr_out/csr_dma.v
apb_csr.v
clauses_bram.v
nn_acc_ss.v
weights_bram.v

