==PROF== Connected to process 6292 (/home/dishapant/Desktop/llm-performance-optimization/sparse_matmul/gpu/spgemm_exec)
==PROF== Profiling "spgemm_count_kernel" - 0: 0%....50%....100% - 8 passes
==PROF== Profiling "spgemm_compute_kernel" - 1: 0%....50%....100% - 8 passes
Saved C matrix to C_indptr.txt, C_indices.txt, C_data.txt, C_shape.txt
==PROF== Disconnected from process 6292
[6292] spgemm_exec@127.0.0.1
  spgemm_count_kernel(const int *, const int *, const int *, const int *, int, int, int *, int *) (16, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.99
    SM Frequency                    Mhz        900.00
    Elapsed Cycles                cycle    28,744,137
    Memory Throughput                 %         38.11
    DRAM Throughput                   %         38.11
    Duration                         ms         31.94
    L1/TEX Cache Throughput           %         23.97
    L2 Cache Throughput               %         15.82
    SM Active Cycles              cycle 14,939,047.50
    Compute (SM) Throughput           %          3.52
    ----------------------- ----------- -------------

    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full      
          waves across all SMs. Look at Launch Statistics for more details.                                             

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                     16
    Registers Per Thread             register/thread              24
    Shared Memory Configuration Size           Kbyte           16.38
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              30
    Stack Size                                                 1,024
    Threads                                   thread           2,048
    # TPCs                                                        15
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                                0.04
    -------------------------------- --------------- ---------------

    OPT   Est. Speedup: 46.67%                                                                                          
          The grid for this launch is configured to execute only 16 blocks, which is less than the GPU's 30             
          multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel      
          concurrently with other workloads, consider reducing the block size to have at least one block per            
          multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the    
          Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model)            
          description for more details on launch configurations.                                                        

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block           21
    Block Limit Shared Mem                block           16
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %         8.27
    Achieved Active Warps Per SM           warp         3.97
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 91.73%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (8.3%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -------------
    Metric Name                Metric Unit  Metric Value
    -------------------------- ----------- -------------
    Average DRAM Active Cycles       cycle 83,253,789.33
    Total DRAM Elapsed Cycles        cycle 1,340,242,944
    Average L1 Active Cycles         cycle 14,939,047.50
    Total L1 Elapsed Cycles          cycle   863,255,280
    Average L2 Active Cycles         cycle 26,398,099.96
    Total L2 Elapsed Cycles          cycle   655,366,248
    Average SM Active Cycles         cycle 14,939,047.50
    Total SM Elapsed Cycles          cycle   863,255,280
    Average SMSP Active Cycles       cycle 14,825,546.67
    Total SMSP Elapsed Cycles        cycle 3,453,021,120
    -------------------------- ----------- -------------

    OPT   Est. Speedup: 25%                                                                                             
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 48.16% above the average, while the minimum instance value is 100.00% below the average.    
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 24.84%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 48.21% above the average, while the minimum instance value is 100.00% below the average.    
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 25%                                                                                             
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 48.16% above the average, while the minimum instance value is 100.00% below the     
          average.                                                                                                      

  spgemm_compute_kernel(const int *, const int *, const float *, const int *, const int *, const float *, const int *, int *, float *, int, int, float *, int *) (16, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.99
    SM Frequency                    Mhz        900.00
    Elapsed Cycles                cycle    69,817,662
    Memory Throughput                 %         29.44
    DRAM Throughput                   %         24.24
    Duration                         ms         77.58
    L1/TEX Cache Throughput           %         46.39
    L2 Cache Throughput               %         29.44
    SM Active Cycles              cycle 33,680,255.67
    Compute (SM) Throughput           %          1.85
    ----------------------- ----------- -------------

    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full      
          waves across all SMs. Look at Launch Statistics for more details.                                             

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                     16
    Registers Per Thread             register/thread              34
    Shared Memory Configuration Size           Kbyte           16.38
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              30
    Stack Size                                                 1,024
    Threads                                   thread           2,048
    # TPCs                                                        15
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                                0.04
    -------------------------------- --------------- ---------------

    OPT   Est. Speedup: 46.67%                                                                                          
          The grid for this launch is configured to execute only 16 blocks, which is less than the GPU's 30             
          multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel      
          concurrently with other workloads, consider reducing the block size to have at least one block per            
          multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the    
          Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model)            
          description for more details on launch configurations.                                                        

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           16
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %         8.23
    Achieved Active Warps Per SM           warp         3.95
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 91.77%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (8.2%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- --------------
    Metric Name                Metric Unit   Metric Value
    -------------------------- ----------- --------------
    Average DRAM Active Cycles       cycle 128,645,293.33
    Total DRAM Elapsed Cycles        cycle  3,255,365,632
    Average L1 Active Cycles         cycle  33,680,255.67
    Total L1 Elapsed Cycles          cycle  2,094,991,150
    Average L2 Active Cycles         cycle  63,129,595.17
    Total L2 Elapsed Cycles          cycle  1,591,842,456
    Average SM Active Cycles         cycle  33,680,255.67
    Total SM Elapsed Cycles          cycle  2,094,991,150
    Average SMSP Active Cycles       cycle  33,280,069.15
    Total SMSP Elapsed Cycles        cycle  8,379,964,600
    -------------------------- ----------- --------------

    OPT   Est. Speedup: 24.96%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 51.76% above the average, while the minimum instance value is 100.00% below the average.    
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 24.92%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 52.30% above the average, while the minimum instance value is 100.00% below the average.    
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 24.96%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 51.76% above the average, while the minimum instance value is 100.00% below the     
          average.                                                                                                      

