

================================================================
== Vitis HLS Report for 'krnl_LZW'
================================================================
* Date:           Fri Dec  8 11:43:58 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Final_Optimization
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dataflow_parent_loop_proc_fu_183  |dataflow_parent_loop_proc  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_336_1  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|      99|     67|    -|
|Instance         |       84|    -|    5058|  18294|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    667|    -|
|Register         |        -|    -|     566|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       84|    0|    5723|  19089|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       19|    0|       4|     27|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+------+-------+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------+---------------------------+---------+----+------+-------+-----+
    |aximm0_m_axi_U                        |aximm0_m_axi               |        4|   0|   566|    766|    0|
    |control_s_axi_U                       |control_s_axi              |        0|   0|   316|    552|    0|
    |grp_dataflow_parent_loop_proc_fu_183  |dataflow_parent_loop_proc  |       80|   0|  4176|  16976|    0|
    +--------------------------------------+---------------------------+---------+----+------+-------+-----+
    |Total                                 |                           |       84|   0|  5058|  18294|    0|
    +--------------------------------------+---------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |inStream_in_length_fifo_U  |        0|  99|   0|    -|     4|   16|       64|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |        0|  99|   0|    0|     4|   16|       64|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln336_fu_246_p2                                    |         +|   0|  0|  10|           3|           1|
    |num_chunks_1_fu_282_p2                                 |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001                              |       and|   0|  0|   2|           1|           1|
    |ap_block_state75_pp0_stage0_iter1                      |       and|   0|  0|   2|           1|           1|
    |icmp_ln336_fu_252_p2                                   |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln338_fu_276_p2                                   |      icmp|   0|  0|  13|          16|           1|
    |ap_block_state1                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_183_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_183_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                |       xor|   0|  0|   2|           2|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0|  61|          38|          15|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  408|         77|    1|         77|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   14|          3|    1|          3|
    |aximm0_ARADDR            |   14|          3|   64|        192|
    |aximm0_ARBURST           |    9|          2|    2|          4|
    |aximm0_ARCACHE           |    9|          2|    4|          8|
    |aximm0_ARID              |    9|          2|    1|          2|
    |aximm0_ARLEN             |   14|          3|   32|         96|
    |aximm0_ARLOCK            |    9|          2|    2|          4|
    |aximm0_ARPROT            |    9|          2|    3|          6|
    |aximm0_ARQOS             |    9|          2|    4|          8|
    |aximm0_ARREGION          |    9|          2|    4|          8|
    |aximm0_ARSIZE            |    9|          2|    3|          6|
    |aximm0_ARUSER            |    9|          2|    1|          2|
    |aximm0_ARVALID           |   14|          3|    1|          3|
    |aximm0_AWVALID           |    9|          2|    1|          2|
    |aximm0_BREADY            |    9|          2|    1|          2|
    |aximm0_RREADY            |   14|          3|    1|          3|
    |aximm0_WVALID            |    9|          2|    1|          2|
    |aximm0_blk_n_AR          |    9|          2|    1|          2|
    |aximm0_blk_n_R           |    9|          2|    1|          2|
    |i_reg_163                |    9|          2|    3|          6|
    |inStream_in_length_read  |    9|          2|    1|          2|
    |input_offset_constprop   |    9|          2|   32|         64|
    |num_chunks_fu_116        |    9|          2|    8|         16|
    |output_offset_constprop  |    9|          2|   32|         64|
    |shiftreg_i_i_reg_174     |    9|          2|   64|        128|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  667|        134|  270|        714|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  76|   0|   76|          0|
    |ap_done_reg                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                    |   1|   0|    1|          0|
    |ap_rst_n_inv                                               |   1|   0|    1|          0|
    |ap_rst_reg_1                                               |   1|   0|    1|          0|
    |ap_rst_reg_2                                               |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_183_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_183_ap_ready  |   1|   0|    1|          0|
    |aximm0_addr_read_reg_326                                   |  64|   0|   64|          0|
    |grp_dataflow_parent_loop_proc_fu_183_ap_start_reg          |   1|   0|    1|          0|
    |i_reg_163                                                  |   3|   0|    3|          0|
    |icmp_ln338_reg_350                                         |   1|   0|    1|          0|
    |input_offset_constprop                                     |  32|   0|   32|          0|
    |input_read_reg_310                                         |  64|   0|   64|          0|
    |num_chunks_fu_116                                          |   8|   0|    8|          0|
    |num_chunks_load_1_reg_354                                  |   8|   0|    8|          0|
    |output_length_read_reg_300                                 |  64|   0|   64|          0|
    |output_offset_constprop                                    |  32|   0|   32|          0|
    |send_data_read_reg_305                                     |  64|   0|   64|          0|
    |shiftreg_i_i_reg_174                                       |  64|   0|   64|          0|
    |trunc_ln338_reg_340                                        |  16|   0|   16|          0|
    |trunc_ln_reg_315                                           |  61|   0|   61|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 566|   0|  566|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|      krnl_LZW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|      krnl_LZW|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|      krnl_LZW|  return value|
|m_axi_aximm0_AWVALID   |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWREADY   |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWADDR    |  out|   64|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWID      |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWLEN     |  out|    8|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWSIZE    |  out|    3|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWBURST   |  out|    2|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWLOCK    |  out|    2|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWCACHE   |  out|    4|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWPROT    |  out|    3|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWQOS     |  out|    4|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWREGION  |  out|    4|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWUSER    |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WVALID    |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WREADY    |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WDATA     |  out|   64|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WSTRB     |  out|    8|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WLAST     |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WID       |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WUSER     |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARVALID   |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARREADY   |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARADDR    |  out|   64|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARID      |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARLEN     |  out|    8|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARSIZE    |  out|    3|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARBURST   |  out|    2|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARLOCK    |  out|    2|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARCACHE   |  out|    4|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARPROT    |  out|    3|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARQOS     |  out|    4|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARREGION  |  out|    4|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARUSER    |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RVALID    |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RREADY    |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RDATA     |   in|   64|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RLAST     |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RID       |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RUSER     |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RRESP     |   in|    2|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_BVALID    |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_BREADY    |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_BRESP     |   in|    2|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_BID       |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_BUSER     |   in|    1|          m_axi|        aximm0|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

