ARM GAS  /tmp/ccf7tiHl.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_timebase_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_InitTick,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_InitTick
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_InitTick:
  26              	.LFB123:
  27              		.file 1 "../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c"
   1:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** /**
   3:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   ******************************************************************************
   4:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @file    stm32l4xx_hal_timebase_TIM.c 
   5:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   ******************************************************************************
   7:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * This notice applies to any and all portions of this file
   8:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * USER CODE END. Other portions of this file, whether 
  10:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * inserted by the user or by software development tools
  11:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * are owned by their respective copyright owners.
  12:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *
  13:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * Copyright (c) 2019 STMicroelectronics International N.V. 
  14:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * All rights reserved.
  15:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *
  16:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * Redistribution and use in source and binary forms, with or without 
  17:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * modification, are permitted, provided that the following conditions are met:
  18:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *
  19:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *    this list of conditions and the following disclaimer.
  21:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *    and/or other materials provided with the distribution.
  24:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *    contributors to this software may be used to endorse or promote products 
  26:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *    derived from this software without specific written permission.
  27:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * 5. Redistribution and use of this software other than as permitted under 
  31:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *    this license is void and will automatically terminate your rights under 
ARM GAS  /tmp/ccf7tiHl.s 			page 2


  32:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *    this license. 
  33:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *
  34:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *
  47:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   ******************************************************************************
  48:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   */
  49:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** /* USER CODE END Header */
  50:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** 
  51:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  52:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** #include "stm32l4xx_hal.h"
  53:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** #include "stm32l4xx_hal_tim.h"
  54:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****  
  55:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  56:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  57:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  58:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  59:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim1; 
  60:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  61:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
  62:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** 
  63:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** /**
  64:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM1 as a time base source. 
  65:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated 
  66:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *         Tick interrupt priority. 
  67:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  68:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  69:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  70:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @retval HAL status
  71:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   */
  72:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  73:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** {
  28              		.loc 1 73 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
  40              	.LVL1:
  74:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  75:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   uint32_t              uwTimclock = 0;
ARM GAS  /tmp/ccf7tiHl.s 			page 3


  76:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0;
  77:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  78:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   
  79:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   /*Configure the TIM1 IRQ priority */
  80:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
  41              		.loc 1 80 0
  42 0004 0022     		movs	r2, #0
  43 0006 0146     		mov	r1, r0
  44 0008 1920     		movs	r0, #25
  45              	.LVL2:
  46 000a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  47              	.LVL3:
  81:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   
  82:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   /* Enable the TIM1 global Interrupt */
  83:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
  48              		.loc 1 83 0
  49 000e 1920     		movs	r0, #25
  50 0010 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  51              	.LVL4:
  52              	.LBB2:
  84:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   
  85:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   /* Enable TIM1 clock */
  86:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   __HAL_RCC_TIM1_CLK_ENABLE();
  53              		.loc 1 86 0
  54 0014 144B     		ldr	r3, .L6
  55 0016 1A6E     		ldr	r2, [r3, #96]
  56 0018 42F40062 		orr	r2, r2, #2048
  57 001c 1A66     		str	r2, [r3, #96]
  58 001e 1B6E     		ldr	r3, [r3, #96]
  59 0020 03F40063 		and	r3, r3, #2048
  60 0024 0193     		str	r3, [sp, #4]
  61 0026 019B     		ldr	r3, [sp, #4]
  62              	.LBE2:
  87:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   
  88:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   /* Get clock configuration */
  89:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  63              		.loc 1 89 0
  64 0028 02A9     		add	r1, sp, #8
  65 002a 03A8     		add	r0, sp, #12
  66 002c FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  67              	.LVL5:
  90:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   
  91:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   /* Compute TIM1 clock */
  92:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   uwTimclock = HAL_RCC_GetPCLK2Freq();
  68              		.loc 1 92 0
  69 0030 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
  70              	.LVL6:
  93:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****    
  94:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  95:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  71              		.loc 1 95 0
  72 0034 0D4B     		ldr	r3, .L6+4
  73 0036 A3FB0023 		umull	r2, r3, r3, r0
  74 003a 9B0C     		lsrs	r3, r3, #18
  75 003c 013B     		subs	r3, r3, #1
  76              	.LVL7:
  96:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   
ARM GAS  /tmp/ccf7tiHl.s 			page 4


  97:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   /* Initialize TIM1 */
  98:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   htim1.Instance = TIM1;
  77              		.loc 1 98 0
  78 003e 0C48     		ldr	r0, .L6+8
  79              	.LVL8:
  80 0040 0C4A     		ldr	r2, .L6+12
  81 0042 0260     		str	r2, [r0]
  99:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   
 100:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
 101:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
 102:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
 103:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   + ClockDivision = 0
 104:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   + Counter direction = Up
 105:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   */
 106:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   htim1.Init.Period = (1000000 / 1000) - 1;
  82              		.loc 1 106 0
  83 0044 40F2E732 		movw	r2, #999
  84 0048 C260     		str	r2, [r0, #12]
 107:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   htim1.Init.Prescaler = uwPrescalerValue;
  85              		.loc 1 107 0
  86 004a 4360     		str	r3, [r0, #4]
 108:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   htim1.Init.ClockDivision = 0;
  87              		.loc 1 108 0
  88 004c 0023     		movs	r3, #0
  89              	.LVL9:
  90 004e 0361     		str	r3, [r0, #16]
 109:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  91              		.loc 1 109 0
  92 0050 8360     		str	r3, [r0, #8]
 110:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
  93              		.loc 1 110 0
  94 0052 FFF7FEFF 		bl	HAL_TIM_Base_Init
  95              	.LVL10:
  96 0056 18B1     		cbz	r0, .L5
 111:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   {
 112:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
 113:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim1);
 114:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   }
 115:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   
 116:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   /* Return function status */
 117:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   return HAL_ERROR;
  97              		.loc 1 117 0
  98 0058 0120     		movs	r0, #1
  99              	.L2:
 118:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** }
 100              		.loc 1 118 0
 101 005a 09B0     		add	sp, sp, #36
 102              	.LCFI2:
 103              		.cfi_remember_state
 104              		.cfi_def_cfa_offset 4
 105              		@ sp needed
 106 005c 5DF804FB 		ldr	pc, [sp], #4
 107              	.L5:
 108              	.LCFI3:
 109              		.cfi_restore_state
 113:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   }
 110              		.loc 1 113 0
ARM GAS  /tmp/ccf7tiHl.s 			page 5


 111 0060 0348     		ldr	r0, .L6+8
 112 0062 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 113              	.LVL11:
 114 0066 F8E7     		b	.L2
 115              	.L7:
 116              		.align	2
 117              	.L6:
 118 0068 00100240 		.word	1073876992
 119 006c 83DE1B43 		.word	1125899907
 120 0070 00000000 		.word	htim1
 121 0074 002C0140 		.word	1073818624
 122              		.cfi_endproc
 123              	.LFE123:
 125              		.section	.text.HAL_SuspendTick,"ax",%progbits
 126              		.align	1
 127              		.global	HAL_SuspendTick
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 131              		.fpu fpv4-sp-d16
 133              	HAL_SuspendTick:
 134              	.LFB124:
 119:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** 
 120:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** /**
 121:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
 122:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM1 update interrupt.
 123:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @param  None
 124:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @retval None
 125:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   */
 126:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
 127:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** {
 135              		.loc 1 127 0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              		@ link register save eliminated.
 128:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   /* Disable TIM1 update Interrupt */
 129:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_UPDATE);                                                  
 140              		.loc 1 129 0
 141 0000 034B     		ldr	r3, .L9
 142 0002 1A68     		ldr	r2, [r3]
 143 0004 D368     		ldr	r3, [r2, #12]
 144 0006 23F00103 		bic	r3, r3, #1
 145 000a D360     		str	r3, [r2, #12]
 130:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** }
 146              		.loc 1 130 0
 147 000c 7047     		bx	lr
 148              	.L10:
 149 000e 00BF     		.align	2
 150              	.L9:
 151 0010 00000000 		.word	htim1
 152              		.cfi_endproc
 153              	.LFE124:
 155              		.section	.text.HAL_ResumeTick,"ax",%progbits
 156              		.align	1
 157              		.global	HAL_ResumeTick
 158              		.syntax unified
ARM GAS  /tmp/ccf7tiHl.s 			page 6


 159              		.thumb
 160              		.thumb_func
 161              		.fpu fpv4-sp-d16
 163              	HAL_ResumeTick:
 164              	.LFB125:
 131:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** 
 132:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** /**
 133:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 134:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM1 update interrupt.
 135:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @param  None
 136:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   * @retval None
 137:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   */
 138:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 139:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** {
 165              		.loc 1 139 0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		@ link register save eliminated.
 140:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   /* Enable TIM1 Update interrupt */
 141:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);
 170              		.loc 1 141 0
 171 0000 034B     		ldr	r3, .L12
 172 0002 1A68     		ldr	r2, [r3]
 173 0004 D368     		ldr	r3, [r2, #12]
 174 0006 43F00103 		orr	r3, r3, #1
 175 000a D360     		str	r3, [r2, #12]
 142:../../core/platform/octa/src/stm32l4xx_hal_timebase_tim.c **** }
 176              		.loc 1 142 0
 177 000c 7047     		bx	lr
 178              	.L13:
 179 000e 00BF     		.align	2
 180              	.L12:
 181 0010 00000000 		.word	htim1
 182              		.cfi_endproc
 183              	.LFE125:
 185              		.comm	htim1,64,4
 186              		.text
 187              	.Letext0:
 188              		.file 2 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_default_type
 189              		.file 3 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdint.h"
 190              		.file 4 "../../core/ST/CMSIS/Include/core_cm4.h"
 191              		.file 5 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 192              		.file 6 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 193              		.file 7 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 194              		.file 8 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 195              		.file 9 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 196              		.file 10 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 197              		.file 11 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 198              		.file 12 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  /tmp/ccf7tiHl.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_timebase_tim.c
     /tmp/ccf7tiHl.s:18     .text.HAL_InitTick:0000000000000000 $t
     /tmp/ccf7tiHl.s:25     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/ccf7tiHl.s:118    .text.HAL_InitTick:0000000000000068 $d
                            *COM*:0000000000000040 htim1
     /tmp/ccf7tiHl.s:126    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/ccf7tiHl.s:133    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/ccf7tiHl.s:151    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/ccf7tiHl.s:156    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/ccf7tiHl.s:163    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/ccf7tiHl.s:181    .text.HAL_ResumeTick:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK2Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
