

================================================================
== Vitis HLS Report for 'subFloat64Sigs'
================================================================
* Date:           Tue Jun 18 22:35:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dfsin_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.514 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|        8|  5.000 ns|  40.000 ns|    1|    8|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 9 2 27 10 13 20 21 29 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 27 
9 --> 22 11 27 
10 --> 11 
11 --> 12 
12 --> 23 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 27 
20 --> 27 
21 --> 22 
22 --> 12 
23 --> 24 
24 --> 25 
25 --> 26 28 
26 --> 27 
27 --> 
28 --> 27 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 27 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zSign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zSign"   --->   Operation 36 'read' 'zSign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b"   --->   Operation 37 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a"   --->   Operation 38 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty = trunc i64 %b_read"   --->   Operation 39 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_26 = trunc i64 %a_read"   --->   Operation 40 'trunc' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_27 = trunc i64 %b_read"   --->   Operation 41 'trunc' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_28 = trunc i64 %a_read"   --->   Operation 42 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%aExp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %a_read, i32 52, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:97->benchmarks/chstone/dfsin/src/softfloat.c:374]   --->   Operation 43 'partselect' 'aExp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i11 %aExp" [benchmarks/chstone/dfsin/src/softfloat.c:369]   --->   Operation 44 'zext' 'zext_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bExp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %b_read, i32 52, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:97->benchmarks/chstone/dfsin/src/softfloat.c:376]   --->   Operation 45 'partselect' 'bExp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln369_1 = zext i11 %bExp" [benchmarks/chstone/dfsin/src/softfloat.c:369]   --->   Operation 46 'zext' 'zext_ln369_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.96ns)   --->   "%expDiff = sub i12 %zext_ln369, i12 %zext_ln369_1" [benchmarks/chstone/dfsin/src/softfloat.c:377]   --->   Operation 47 'sub' 'expDiff' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i12 %expDiff" [benchmarks/chstone/dfsin/src/softfloat.c:371]   --->   Operation 48 'trunc' 'trunc_ln371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%aSig = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i52.i10, i52 %empty_28, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:378]   --->   Operation 49 'bitconcatenate' 'aSig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln370 = zext i62 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:370]   --->   Operation 50 'zext' 'zext_ln370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln370_1 = zext i62 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:370]   --->   Operation 51 'zext' 'zext_ln370_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%bSig = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i52.i10, i52 %empty_27, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:379]   --->   Operation 52 'bitconcatenate' 'bSig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln370_2 = zext i62 %bSig" [benchmarks/chstone/dfsin/src/softfloat.c:370]   --->   Operation 53 'zext' 'zext_ln370_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln370_3 = zext i62 %bSig" [benchmarks/chstone/dfsin/src/softfloat.c:370]   --->   Operation 54 'zext' 'zext_ln370_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.99ns)   --->   "%icmp_ln380 = icmp_sgt  i12 %expDiff, i12 0" [benchmarks/chstone/dfsin/src/softfloat.c:380]   --->   Operation 55 'icmp' 'icmp_ln380' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%float_exception_flags_load = load i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 56 'load' 'float_exception_flags_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln69 = or i32 %float_exception_flags_load, i32 16" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 57 'or' 'or_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln380 = br i1 %icmp_ln380, void %if.end, void %aExpBigger" [benchmarks/chstone/dfsin/src/softfloat.c:380]   --->   Operation 58 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %expDiff, i32 11" [benchmarks/chstone/dfsin/src/softfloat.c:382]   --->   Operation 59 'bitselect' 'tmp_4' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %tmp_4, void %if.end7, void %bExpBigger" [benchmarks/chstone/dfsin/src/softfloat.c:382]   --->   Operation 60 'br' 'br_ln382' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.91ns)   --->   "%switch_ln384 = switch i11 %aExp, void %if.end16, i11 2047, void %if.then9, i11 0, void %if.then15" [benchmarks/chstone/dfsin/src/softfloat.c:384]   --->   Operation 61 'switch' 'switch_ln384' <Predicate = (!icmp_ln380 & !tmp_4)> <Delay = 0.91>
ST_1 : Operation 62 [1/1] (0.46ns)   --->   "%br_ln395 = br void %if.end16" [benchmarks/chstone/dfsin/src/softfloat.c:395]   --->   Operation 62 'br' 'br_ln395' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 0)> <Delay = 0.46>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%or_ln386 = or i62 %bSig, i62 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:386]   --->   Operation 63 'or' 'or_ln386' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.35ns) (out node of the LUT)   --->   "%icmp_ln386 = icmp_eq  i62 %or_ln386, i62 0" [benchmarks/chstone/dfsin/src/softfloat.c:386]   --->   Operation 64 'icmp' 'icmp_ln386' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.75ns)   --->   "%br_ln386 = br i1 %icmp_ln386, void %if.then10, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:386]   --->   Operation 65 'br' 'br_ln386' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047)> <Delay = 0.75>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 66 'partselect' 'tmp_10' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047 & !icmp_ln386)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%and_ln100_8 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_10, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 67 'bitconcatenate' 'and_ln100_8' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047 & !icmp_ln386)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.35ns)   --->   "%icmp_ln100_8 = icmp_eq  i63 %and_ln100_8, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 68 'icmp' 'icmp_ln100_8' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047 & !icmp_ln386)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.31ns)   --->   "%icmp_ln100_9 = icmp_ne  i51 %empty_26, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 69 'icmp' 'icmp_ln100_9' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047 & !icmp_ln386)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.14ns)   --->   "%and_ln100_7 = and i1 %icmp_ln100_8, i1 %icmp_ln100_9" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 70 'and' 'and_ln100_7' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047 & !icmp_ln386)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.31ns)   --->   "%icmp_ln100_11 = icmp_ne  i51 %empty, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 71 'icmp' 'icmp_ln100_11' <Predicate = (!icmp_ln380 & !tmp_4 & aExp == 2047 & !icmp_ln386)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.96ns)   --->   "%icmp_ln402 = icmp_eq  i11 %bExp, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:402]   --->   Operation 72 'icmp' 'icmp_ln402' <Predicate = (!icmp_ln380 & tmp_4)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln402 = br i1 %icmp_ln402, void %if.end32, void %if.then26" [benchmarks/chstone/dfsin/src/softfloat.c:402]   --->   Operation 73 'br' 'br_ln402' <Predicate = (!icmp_ln380 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.96ns)   --->   "%icmp_ln408 = icmp_eq  i11 %aExp, i11 0" [benchmarks/chstone/dfsin/src/softfloat.c:408]   --->   Operation 74 'icmp' 'icmp_ln408' <Predicate = (!icmp_ln380 & tmp_4 & !icmp_ln402)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.99ns)   --->   "%expDiff_3 = add i12 %expDiff, i12 1" [benchmarks/chstone/dfsin/src/softfloat.c:409]   --->   Operation 75 'add' 'expDiff_3' <Predicate = (!icmp_ln380 & tmp_4 & !icmp_ln402)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%aSig_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i52.i10, i1 1, i52 %empty_28, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:411]   --->   Operation 76 'bitconcatenate' 'aSig_1' <Predicate = (!icmp_ln380 & tmp_4 & !icmp_ln402)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%select_ln408 = select i1 %icmp_ln408, i63 %zext_ln370_1, i63 %aSig_1" [benchmarks/chstone/dfsin/src/softfloat.c:408]   --->   Operation 77 'select' 'select_ln408' <Predicate = (!icmp_ln380 & tmp_4 & !icmp_ln402)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.36ns)   --->   "%expDiff_4 = select i1 %icmp_ln408, i12 %expDiff_3, i12 %expDiff" [benchmarks/chstone/dfsin/src/softfloat.c:408]   --->   Operation 78 'select' 'expDiff_4' <Predicate = (!icmp_ln380 & tmp_4 & !icmp_ln402)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln371_2 = trunc i12 %expDiff_4" [benchmarks/chstone/dfsin/src/softfloat.c:371]   --->   Operation 79 'trunc' 'trunc_ln371_2' <Predicate = (!icmp_ln380 & tmp_4 & !icmp_ln402)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.31ns)   --->   "%icmp_ln404 = icmp_eq  i52 %empty_27, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:404]   --->   Operation 80 'icmp' 'icmp_ln404' <Predicate = (!icmp_ln380 & tmp_4 & icmp_ln402)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln404 = br i1 %icmp_ln404, void %if.then28, void %if.end30" [benchmarks/chstone/dfsin/src/softfloat.c:404]   --->   Operation 81 'br' 'br_ln404' <Predicate = (!icmp_ln380 & tmp_4 & icmp_ln402)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.31ns)   --->   "%icmp_ln100_5 = icmp_ne  i51 %empty_26, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 82 'icmp' 'icmp_ln100_5' <Predicate = (!icmp_ln380 & tmp_4 & icmp_ln402 & !icmp_ln404)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.31ns)   --->   "%icmp_ln100_7 = icmp_ne  i51 %empty, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 83 'icmp' 'icmp_ln100_7' <Predicate = (!icmp_ln380 & tmp_4 & icmp_ln402 & !icmp_ln404)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.96ns)   --->   "%icmp_ln420 = icmp_eq  i11 %aExp, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:420]   --->   Operation 84 'icmp' 'icmp_ln420' <Predicate = (icmp_ln380)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln420 = br i1 %icmp_ln420, void %if.end47, void %if.then42" [benchmarks/chstone/dfsin/src/softfloat.c:420]   --->   Operation 85 'br' 'br_ln420' <Predicate = (icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.96ns)   --->   "%icmp_ln426 = icmp_eq  i11 %bExp, i11 0" [benchmarks/chstone/dfsin/src/softfloat.c:426]   --->   Operation 86 'icmp' 'icmp_ln426' <Predicate = (icmp_ln380 & !icmp_ln420)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.96ns)   --->   "%expDiff_1 = add i11 %trunc_ln371, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:427]   --->   Operation 87 'add' 'expDiff_1' <Predicate = (icmp_ln380 & !icmp_ln420)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.37ns)   --->   "%expDiff_2 = select i1 %icmp_ln426, i11 %expDiff_1, i11 %trunc_ln371" [benchmarks/chstone/dfsin/src/softfloat.c:426]   --->   Operation 88 'select' 'expDiff_2' <Predicate = (icmp_ln380 & !icmp_ln420)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln371_1 = trunc i11 %expDiff_2" [benchmarks/chstone/dfsin/src/softfloat.c:371]   --->   Operation 89 'trunc' 'trunc_ln371_1' <Predicate = (icmp_ln380 & !icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.31ns)   --->   "%icmp_ln422 = icmp_eq  i52 %empty_28, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:422]   --->   Operation 90 'icmp' 'icmp_ln422' <Predicate = (icmp_ln380 & icmp_ln420)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.75ns)   --->   "%br_ln422 = br i1 %icmp_ln422, void %if.then44, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:422]   --->   Operation 91 'br' 'br_ln422' <Predicate = (icmp_ln380 & icmp_ln420)> <Delay = 0.75>
ST_1 : Operation 92 [1/1] (1.31ns)   --->   "%icmp_ln100_1 = icmp_ne  i51 %empty_26, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 92 'icmp' 'icmp_ln100_1' <Predicate = (icmp_ln380 & icmp_ln420 & !icmp_ln422)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 93 'partselect' 'tmp_8' <Predicate = (icmp_ln380 & icmp_ln420 & !icmp_ln422)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%and_ln100_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_8, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 94 'bitconcatenate' 'and_ln100_2' <Predicate = (icmp_ln380 & icmp_ln420 & !icmp_ln422)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.35ns)   --->   "%icmp_ln100_2 = icmp_eq  i63 %and_ln100_2, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 95 'icmp' 'icmp_ln100_2' <Predicate = (icmp_ln380 & icmp_ln420 & !icmp_ln422)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.31ns)   --->   "%icmp_ln100_3 = icmp_ne  i51 %empty, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 96 'icmp' 'icmp_ln100_3' <Predicate = (icmp_ln380 & icmp_ln420 & !icmp_ln422)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.14ns)   --->   "%and_ln100_1 = and i1 %icmp_ln100_2, i1 %icmp_ln100_3" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 97 'and' 'and_ln100_1' <Predicate = (icmp_ln380 & icmp_ln420 & !icmp_ln422)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_2)   --->   "%shl_ln87_2 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 98 'shl' 'shl_ln87_2' <Predicate = (!and_ln100_7)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87_2 = icmp_ugt  i64 %shl_ln87_2, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 99 'icmp' 'icmp_ln87_2' <Predicate = (!and_ln100_7)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 100 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%and_ln100_s = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_11, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 101 'bitconcatenate' 'and_ln100_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (1.35ns)   --->   "%icmp_ln100_10 = icmp_eq  i63 %and_ln100_s, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 102 'icmp' 'icmp_ln100_10' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.14ns)   --->   "%and_ln100_9 = and i1 %icmp_ln100_10, i1 %icmp_ln100_11" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 103 'and' 'and_ln100_9' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln119_2 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 104 'or' 'or_ln119_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln120_2 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 105 'or' 'or_ln120_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.14ns)   --->   "%or_ln121_2 = or i1 %and_ln100_7, i1 %and_ln100_9" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 106 'or' 'or_ln121_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_9, void %cond.false.i, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 107 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_5)   --->   "%select_ln123_4 = select i1 %icmp_ln87_2, i64 %or_ln120_2, i64 %or_ln119_2" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 108 'select' 'select_ln123_4' <Predicate = (!and_ln100_9 & !and_ln100_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_5 = select i1 %and_ln100_7, i64 %or_ln119_2, i64 %select_ln123_4" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 109 'select' 'select_ln123_5' <Predicate = (!and_ln100_9)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 110 'br' 'br_ln123' <Predicate = (!and_ln100_9)> <Delay = 0.75>

State 9 <SV = 1> <Delay = 2.10>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%bExp_1 = phi i11 1, void %if.then15, i11 %bExp, void %if.end7"   --->   Operation 111 'phi' 'bExp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%aExp_1 = phi i11 1, void %if.then15, i11 %aExp, void %if.end7"   --->   Operation 112 'phi' 'aExp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (1.35ns)   --->   "%icmp_ln396 = icmp_ult  i62 %bSig, i62 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:396]   --->   Operation 113 'icmp' 'icmp_ln396' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.46ns)   --->   "%br_ln396 = br i1 %icmp_ln396, void %if.end19, void %aBigger" [benchmarks/chstone/dfsin/src/softfloat.c:396]   --->   Operation 114 'br' 'br_ln396' <Predicate = true> <Delay = 0.46>
ST_9 : Operation 115 [1/1] (1.35ns)   --->   "%icmp_ln398 = icmp_ult  i62 %aSig, i62 %bSig" [benchmarks/chstone/dfsin/src/softfloat.c:398]   --->   Operation 115 'icmp' 'icmp_ln398' <Predicate = (!icmp_ln396)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.75ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %cleanup, void %bBigger" [benchmarks/chstone/dfsin/src/softfloat.c:398]   --->   Operation 116 'br' 'br_ln398' <Predicate = (!icmp_ln396)> <Delay = 0.75>

State 10 <SV = 1> <Delay = 3.32>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln408 = zext i63 %select_ln408" [benchmarks/chstone/dfsin/src/softfloat.c:408]   --->   Operation 117 'zext' 'zext_ln408' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.99ns)   --->   "%sub_ln412 = sub i12 0, i12 %expDiff_4" [benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 118 'sub' 'sub_ln412' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.99ns)   --->   "%icmp_ln67_1 = icmp_eq  i12 %expDiff_4, i12 0" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 119 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.50ns)   --->   "%br_ln67 = br i1 %icmp_ln67_1, void %if.else.i, void %shift64RightJamming.exit" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 120 'br' 'br_ln67' <Predicate = true> <Delay = 0.50>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sub_ln412, i32 6, i32 11" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 121 'partselect' 'tmp_7' <Predicate = (!icmp_ln67_1)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.84ns)   --->   "%icmp_ln71_1 = icmp_slt  i6 %tmp_7, i6 1" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 122 'icmp' 'icmp_ln71_1' <Predicate = (!icmp_ln67_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_1, void %if.else5.i, void %if.then2.i" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 123 'br' 'br_ln71' <Predicate = (!icmp_ln67_1)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (1.35ns)   --->   "%z_4 = icmp_ne  i63 %select_ln408, i63 0" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 124 'icmp' 'z_4' <Predicate = (!icmp_ln67_1 & !icmp_ln71_1)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i1 %z_4" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 125 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln67_1 & !icmp_ln71_1)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.50ns)   --->   "%br_ln0 = br void %shift64RightJamming.exit"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!icmp_ln67_1 & !icmp_ln71_1)> <Delay = 0.50>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i12 %sub_ln412" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 127 'zext' 'zext_ln73_2' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (1.31ns)   --->   "%lshr_ln73_1 = lshr i64 %zext_ln408, i64 %zext_ln73_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 128 'lshr' 'lshr_ln73_1' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i6 %trunc_ln371_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 129 'zext' 'zext_ln73_3' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (1.31ns)   --->   "%shl_ln73_1 = shl i64 %zext_ln408, i64 %zext_ln73_3" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 130 'shl' 'shl_ln73_1' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (1.36ns)   --->   "%icmp_ln73_1 = icmp_ne  i64 %shl_ln73_1, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 131 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i64 %lshr_ln73_1" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 132 'trunc' 'trunc_ln73_1' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.14ns)   --->   "%or_ln73_1 = or i1 %trunc_ln73_1, i1 %icmp_ln73_1" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 133 'or' 'or_ln73_1' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73_1, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 134 'partselect' 'tmp_1' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%z_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_1, i1 %or_ln73_1" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 135 'bitconcatenate' 'z_3' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.50ns)   --->   "%br_ln74 = br void %shift64RightJamming.exit" [benchmarks/chstone/dfsin/src/softfloat-macros:74->benchmarks/chstone/dfsin/src/softfloat.c:412]   --->   Operation 136 'br' 'br_ln74' <Predicate = (!icmp_ln67_1 & icmp_ln71_1)> <Delay = 0.50>

State 11 <SV = 2> <Delay = 1.82>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%z_9 = phi i64 %z_3, void %if.then2.i, i64 %zext_ln77_1, void %if.else5.i, i64 %zext_ln408, void %if.end32"   --->   Operation 137 'phi' 'z_9' <Predicate = (tmp_4)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%bSig_4 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i52.i10, i1 1, i52 %empty_27, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:413]   --->   Operation 138 'bitconcatenate' 'bSig_4' <Predicate = (tmp_4)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.46ns)   --->   "%br_ln413 = br void %bBigger" [benchmarks/chstone/dfsin/src/softfloat.c:413]   --->   Operation 139 'br' 'br_ln413' <Predicate = (tmp_4)> <Delay = 0.46>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node zSig_1)   --->   "%aSig_4 = phi i64 %z_9, void %shift64RightJamming.exit, i64 %zext_ln370, void %if.end19"   --->   Operation 140 'phi' 'aSig_4' <Predicate = (icmp_ln398) | (tmp_4)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node zSig_1)   --->   "%empty_29 = phi i63 %bSig_4, void %shift64RightJamming.exit, i63 %zext_ln370_3, void %if.end19"   --->   Operation 141 'phi' 'empty_29' <Predicate = (icmp_ln398) | (tmp_4)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node zSig_1)   --->   "%zext_ln370_5 = zext i63 %empty_29" [benchmarks/chstone/dfsin/src/softfloat.c:370]   --->   Operation 142 'zext' 'zext_ln370_5' <Predicate = (icmp_ln398) | (tmp_4)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (1.36ns) (out node of the LUT)   --->   "%zSig_1 = sub i64 %zext_ln370_5, i64 %aSig_4" [benchmarks/chstone/dfsin/src/softfloat.c:415]   --->   Operation 143 'sub' 'zSig_1' <Predicate = (icmp_ln398) | (tmp_4)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 3> <Delay = 3.44>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%bExp_3 = phi i11 %bExp, void %shift64RightJamming.exit, i11 %bExp_1, void %if.end19"   --->   Operation 144 'phi' 'bExp_3' <Predicate = (!icmp_ln380 & !icmp_ln396 & icmp_ln398) | (!icmp_ln380 & tmp_4)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.14ns)   --->   "%xor_ln417 = xor i1 %zSign_read, i1 1" [benchmarks/chstone/dfsin/src/softfloat.c:417]   --->   Operation 145 'xor' 'xor_ln417' <Predicate = (!icmp_ln380 & !icmp_ln396 & icmp_ln398) | (!icmp_ln380 & tmp_4)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.46ns)   --->   "%br_ln418 = br void %normalizeRoundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:418]   --->   Operation 146 'br' 'br_ln418' <Predicate = (!icmp_ln380 & !icmp_ln396 & icmp_ln398) | (!icmp_ln380 & tmp_4)> <Delay = 0.46>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%aExp_3 = phi i11 %aExp, void %shift64RightJamming.exit83, i11 %aExp_1, void %if.end16"   --->   Operation 147 'phi' 'aExp_3' <Predicate = (!tmp_4 & icmp_ln396) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.46ns)   --->   "%br_ln434 = br void %normalizeRoundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:434]   --->   Operation 148 'br' 'br_ln434' <Predicate = (!tmp_4 & icmp_ln396) | (icmp_ln380)> <Delay = 0.46>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%zSig_2 = phi i64 %zSig, void %aBigger, i64 %zSig_1, void %bBigger"   --->   Operation 149 'phi' 'zSig_2' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %zSig_2, i32 32, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 150 'partselect' 'tmp_12' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (1.14ns)   --->   "%icmp_ln291 = icmp_eq  i32 %tmp_12, i32 0" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 151 'icmp' 'icmp_ln291' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln291 = trunc i64 %zSig_2" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 152 'trunc' 'trunc_ln291' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.28ns)   --->   "%select_ln291 = select i1 %icmp_ln291, i32 %trunc_ln291, i32 %tmp_12" [benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 153 'select' 'select_ln291' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %select_ln291, i32 16, i32 31" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 154 'partselect' 'tmp_13' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (1.12ns)   --->   "%icmp_ln265 = icmp_eq  i16 %tmp_13, i16 0" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 155 'icmp' 'icmp_ln265' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln265_1)   --->   "%shl_ln268 = shl i32 %select_ln291, i32 16" [benchmarks/chstone/dfsin/src/softfloat-macros:268->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 156 'shl' 'shl_ln268' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln265_1 = select i1 %icmp_ln265, i32 %shl_ln268, i32 %select_ln291" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 157 'select' 'select_ln265_1' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln265_1, i32 24, i32 31" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 158 'partselect' 'tmp_14' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln265_1, i32 16, i32 23" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 159 'partselect' 'tmp_15' <Predicate = (icmp_ln398) | (icmp_ln396) | (tmp_4) | (icmp_ln380)> <Delay = 0.00>

State 13 <SV = 1> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>

State 15 <SV = 3> <Delay = 0.00>

State 16 <SV = 4> <Delay = 0.00>

State 17 <SV = 5> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.00>

State 19 <SV = 7> <Delay = 2.69>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 160 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%and_ln100_4 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_9, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 161 'bitconcatenate' 'and_ln100_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 162 [1/1] (1.35ns)   --->   "%icmp_ln100_4 = icmp_eq  i63 %and_ln100_4, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 162 'icmp' 'icmp_ln100_4' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [1/1] (0.14ns)   --->   "%and_ln100_3 = and i1 %icmp_ln100_4, i1 %icmp_ln100_5" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 163 'and' 'and_ln100_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_1)   --->   "%shl_ln87_1 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 164 'shl' 'shl_ln87_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87_1 = icmp_ugt  i64 %shl_ln87_1, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 165 'icmp' 'icmp_ln87_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 166 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%and_ln100_6 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_s, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 167 'bitconcatenate' 'and_ln100_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (1.35ns)   --->   "%icmp_ln100_6 = icmp_eq  i63 %and_ln100_6, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 168 'icmp' 'icmp_ln100_6' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [1/1] (0.14ns)   --->   "%and_ln100_5 = and i1 %icmp_ln100_6, i1 %icmp_ln100_7" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 169 'and' 'and_ln100_5' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln119_1 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 170 'or' 'or_ln119_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%or_ln120_1 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 171 'or' 'or_ln120_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.14ns)   --->   "%or_ln121_1 = or i1 %and_ln100_3, i1 %and_ln100_5" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 172 'or' 'or_ln121_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_5, void %cond.false.i29, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 173 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_19 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_3)   --->   "%select_ln123_2 = select i1 %icmp_ln87_1, i64 %or_ln120_1, i64 %or_ln119_1" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 174 'select' 'select_ln123_2' <Predicate = (!and_ln100_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 175 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_3 = select i1 %and_ln100_3, i64 %or_ln119_1, i64 %select_ln123_2" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 175 'select' 'select_ln123_3' <Predicate = (!and_ln100_5)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 176 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:405]   --->   Operation 176 'br' 'br_ln123' <Predicate = (!and_ln100_5)> <Delay = 0.75>

State 20 <SV = 7> <Delay = 0.90>
ST_20 : Operation 177 [1/1] (0.14ns)   --->   "%xor_ln146 = xor i1 %zSign_read, i1 1" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:406]   --->   Operation 177 'xor' 'xor_ln146' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln146, i63 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:406]   --->   Operation 178 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%or_ln146 = or i64 %shl_ln1, i64 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:406]   --->   Operation 179 'or' 'or_ln146' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.75ns)   --->   "%br_ln406 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:406]   --->   Operation 180 'br' 'br_ln406' <Predicate = true> <Delay = 0.75>

State 21 <SV = 1> <Delay = 3.51>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%bSig_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i52.i10, i1 1, i52 %empty_27, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:429]   --->   Operation 181 'bitconcatenate' 'bSig_1' <Predicate = (!icmp_ln426)> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.42ns)   --->   "%select_ln426 = select i1 %icmp_ln426, i63 %zext_ln370_3, i63 %bSig_1" [benchmarks/chstone/dfsin/src/softfloat.c:426]   --->   Operation 182 'select' 'select_ln426' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln426 = zext i63 %select_ln426" [benchmarks/chstone/dfsin/src/softfloat.c:426]   --->   Operation 183 'zext' 'zext_ln426' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.96ns)   --->   "%icmp_ln67 = icmp_eq  i11 %expDiff_2, i11 0" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 184 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (0.50ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %if.else.i69, void %shift64RightJamming.exit83" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 185 'br' 'br_ln67' <Predicate = true> <Delay = 0.50>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %expDiff_2, i32 6, i32 10" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 186 'partselect' 'tmp_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.82ns)   --->   "%icmp_ln71 = icmp_eq  i5 %tmp_5, i5 0" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 187 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %if.else5.i81, void %if.then2.i78" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 188 'br' 'br_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_21 : Operation 189 [1/1] (1.35ns)   --->   "%z_1 = icmp_ne  i63 %select_ln426, i63 0" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 189 'icmp' 'z_1' <Predicate = (!icmp_ln67 & !icmp_ln71)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i1 %z_1" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 190 'zext' 'zext_ln77' <Predicate = (!icmp_ln67 & !icmp_ln71)> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.50ns)   --->   "%br_ln0 = br void %shift64RightJamming.exit83"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln67 & !icmp_ln71)> <Delay = 0.50>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i11 %expDiff_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 192 'zext' 'zext_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (1.31ns)   --->   "%lshr_ln73 = lshr i64 %zext_ln426, i64 %zext_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 193 'lshr' 'lshr_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (0.84ns)   --->   "%sub_ln73 = sub i6 0, i6 %trunc_ln371_1" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 194 'sub' 'sub_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i6 %sub_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 195 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (1.31ns)   --->   "%shl_ln73 = shl i64 %zext_ln426, i64 %zext_ln73_1" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 196 'shl' 'shl_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 197 [1/1] (1.36ns)   --->   "%icmp_ln73 = icmp_ne  i64 %shl_ln73, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 197 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i64 %lshr_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 198 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 199 'partselect' 'tmp' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>

State 22 <SV = 2> <Delay = 2.47>
ST_22 : Operation 200 [1/1] (0.14ns)   --->   "%or_ln73 = or i1 %trunc_ln73, i1 %icmp_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 200 'or' 'or_ln73' <Predicate = (icmp_ln380 & !icmp_ln67 & icmp_ln71)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%z = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp, i1 %or_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 201 'bitconcatenate' 'z' <Predicate = (icmp_ln380 & !icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (0.50ns)   --->   "%br_ln74 = br void %shift64RightJamming.exit83" [benchmarks/chstone/dfsin/src/softfloat-macros:74->benchmarks/chstone/dfsin/src/softfloat.c:430]   --->   Operation 202 'br' 'br_ln74' <Predicate = (icmp_ln380 & !icmp_ln67 & icmp_ln71)> <Delay = 0.50>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%z_10 = phi i64 %z, void %if.then2.i78, i64 %zext_ln77, void %if.else5.i81, i64 %zext_ln426, void %if.end47"   --->   Operation 203 'phi' 'z_10' <Predicate = (icmp_ln380)> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%aSig_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i52.i10, i1 1, i52 %empty_28, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:431]   --->   Operation 204 'bitconcatenate' 'aSig_2' <Predicate = (icmp_ln380)> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (0.46ns)   --->   "%br_ln431 = br void %aBigger" [benchmarks/chstone/dfsin/src/softfloat.c:431]   --->   Operation 205 'br' 'br_ln431' <Predicate = (icmp_ln380)> <Delay = 0.46>
ST_22 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node zSig)   --->   "%bSig_3 = phi i64 %z_10, void %shift64RightJamming.exit83, i64 %zext_ln370_2, void %if.end16"   --->   Operation 206 'phi' 'bSig_3' <Predicate = (icmp_ln396) | (icmp_ln380)> <Delay = 0.00>
ST_22 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node zSig)   --->   "%empty_30 = phi i63 %aSig_2, void %shift64RightJamming.exit83, i63 %zext_ln370_1, void %if.end16"   --->   Operation 207 'phi' 'empty_30' <Predicate = (icmp_ln396) | (icmp_ln380)> <Delay = 0.00>
ST_22 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node zSig)   --->   "%zext_ln370_4 = zext i63 %empty_30" [benchmarks/chstone/dfsin/src/softfloat.c:370]   --->   Operation 208 'zext' 'zext_ln370_4' <Predicate = (icmp_ln396) | (icmp_ln380)> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (1.36ns) (out node of the LUT)   --->   "%zSig = sub i64 %zext_ln370_4, i64 %bSig_3" [benchmarks/chstone/dfsin/src/softfloat.c:433]   --->   Operation 209 'sub' 'zSig' <Predicate = (icmp_ln396) | (icmp_ln380)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 4> <Delay = 2.56>
ST_23 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node zExp)   --->   "%zExp_2 = phi i11 %aExp_3, void %aBigger, i11 %bExp_3, void %bBigger"   --->   Operation 210 'phi' 'zExp_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node zExp)   --->   "%zext_ln367 = zext i11 %zExp_2" [benchmarks/chstone/dfsin/src/softfloat.c:367]   --->   Operation 211 'zext' 'zext_ln367' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (0.96ns) (out node of the LUT)   --->   "%zExp = add i12 %zext_ln367, i12 4095" [benchmarks/chstone/dfsin/src/softfloat.c:436]   --->   Operation 212 'add' 'zExp' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 213 [1/1] (0.87ns)   --->   "%icmp_ln270 = icmp_eq  i8 %tmp_14, i8 0" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 213 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 214 [1/1] (0.40ns)   --->   "%select_ln270 = select i1 %icmp_ln270, i8 %tmp_15, i8 %tmp_14" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 214 'select' 'select_ln270' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i8 %select_ln270" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 215 'zext' 'zext_ln275' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%countLeadingZerosHigh_addr = getelementptr i4 %countLeadingZerosHigh, i64 0, i64 %zext_ln275" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 216 'getelementptr' 'countLeadingZerosHigh_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 217 [2/2] (1.29ns)   --->   "%countLeadingZerosHigh_load = load i8 %countLeadingZerosHigh_addr" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 217 'load' 'countLeadingZerosHigh_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>

State 24 <SV = 5> <Delay = 3.49>
ST_24 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_2)   --->   "%shiftCount = select i1 %icmp_ln265, i5 16, i5 0" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 218 'select' 'shiftCount' <Predicate = (!icmp_ln270)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_2)   --->   "%shiftCount_1 = select i1 %icmp_ln265, i5 24, i5 8" [benchmarks/chstone/dfsin/src/softfloat-macros:272->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 219 'select' 'shiftCount_1' <Predicate = (icmp_ln270)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 220 [1/1] (0.34ns) (out node of the LUT)   --->   "%shiftCount_2 = select i1 %icmp_ln270, i5 %shiftCount_1, i5 %shiftCount" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 220 'select' 'shiftCount_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i5 %shiftCount_2" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 221 'zext' 'zext_ln270' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 222 [1/2] (1.29ns)   --->   "%countLeadingZerosHigh_load = load i8 %countLeadingZerosHigh_addr" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 222 'load' 'countLeadingZerosHigh_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_24 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i4 %countLeadingZerosHigh_load" [benchmarks/chstone/dfsin/src/softfloat-macros:262->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 223 'zext' 'zext_ln262' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 224 [1/1] (0.36ns)   --->   "%select_ln248 = select i1 %icmp_ln291, i7 31, i7 127" [benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 224 'select' 'select_ln248' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln248 = add i7 %select_ln248, i7 %zext_ln270" [benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 225 'add' 'add_ln248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 226 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%shiftCount_3 = add i7 %add_ln248, i7 %zext_ln262" [benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 226 'add' 'shiftCount_3' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln246 = sext i7 %shiftCount_3" [benchmarks/chstone/dfsin/src/softfloat.c:246->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 227 'sext' 'sext_ln246' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 228 [1/1] (0.99ns)   --->   "%sub_ln249 = sub i12 %zExp, i12 %sext_ln246" [benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 228 'sub' 'sub_ln249' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i12 %sub_ln249" [benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 229 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln249 = sext i7 %shiftCount_3" [benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 230 'sext' 'sext_ln249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i32 %sext_ln249" [benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 231 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 232 [1/1] (1.30ns)   --->   "%shl_ln249 = shl i64 %zSig_2, i64 %zext_ln249" [benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 232 'shl' 'shl_ln249' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "%roundBits = trunc i64 %shl_ln249" [benchmarks/chstone/dfsin/src/softfloat.c:203->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 233 'trunc' 'roundBits' <Predicate = true> <Delay = 0.00>

State 25 <SV = 6> <Delay = 3.32>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "%zSign_assign_1 = phi i1 %zSign_read, void %aBigger, i1 %xor_ln417, void %bBigger" [benchmarks/chstone/dfsin/src/softfloat.c:417]   --->   Operation 234 'phi' 'zSign_assign_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 235 [1/1] (0.99ns)   --->   "%icmp_ln204 = icmp_ugt  i12 %sub_ln249, i12 2044" [benchmarks/chstone/dfsin/src/softfloat.c:204->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 235 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 236 [1/1] (0.46ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %if.end41.i.i, void %if.then18.i.i" [benchmarks/chstone/dfsin/src/softfloat.c:204->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 236 'br' 'br_ln204' <Predicate = true> <Delay = 0.46>
ST_25 : Operation 237 [1/1] (0.99ns)   --->   "%icmp_ln206 = icmp_sgt  i12 %sub_ln249, i12 2045" [benchmarks/chstone/dfsin/src/softfloat.c:206->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 237 'icmp' 'icmp_ln206' <Predicate = (icmp_ln204)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln206, void %lor.lhs.false.i.i, void %if.then26.i.i" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 238 'br' 'br_ln207' <Predicate = (icmp_ln204)> <Delay = 0.00>
ST_25 : Operation 239 [1/1] (0.99ns)   --->   "%icmp_ln207 = icmp_eq  i12 %sub_ln249, i12 2045" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 239 'icmp' 'icmp_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 240 [1/1] (1.36ns)   --->   "%add_ln207 = add i64 %shl_ln249, i64 512" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 240 'add' 'add_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln207, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 241 'bitselect' 'tmp_16' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.00>
ST_25 : Operation 242 [1/1] (0.14ns)   --->   "%and_ln207 = and i1 %icmp_ln207, i1 %tmp_16" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 242 'and' 'and_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %and_ln207, void %if.end29.i.i, void %if.then26.i.i" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 243 'br' 'br_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sub_ln249, i32 11" [benchmarks/chstone/dfsin/src/softfloat.c:212->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 244 'bitselect' 'tmp_17' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207)> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (0.46ns)   --->   "%br_ln212 = br i1 %tmp_17, void %if.end41.i.i, void %if.then31.i.i" [benchmarks/chstone/dfsin/src/softfloat.c:212->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 245 'br' 'br_ln212' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207)> <Delay = 0.46>
ST_25 : Operation 246 [1/1] (0.99ns)   --->   "%sub_ln217 = sub i12 0, i12 %sub_ln249" [benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 246 'sub' 'sub_ln217' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 247 [1/1] (0.99ns)   --->   "%icmp_ln67_2 = icmp_eq  i12 %zExp, i12 %sext_ln246" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 247 'icmp' 'icmp_ln67_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [1/1] (0.50ns)   --->   "%br_ln67 = br i1 %icmp_ln67_2, void %if.else.i.i.i, void %shift64RightJamming.exit.i.i" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 248 'br' 'br_ln67' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17)> <Delay = 0.50>
ST_25 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %sub_ln217, i32 6, i32 7" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 249 'partselect' 'tmp_18' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2)> <Delay = 0.00>
ST_25 : Operation 250 [1/1] (0.62ns)   --->   "%icmp_ln71_2 = icmp_eq  i2 %tmp_18, i2 1" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 250 'icmp' 'icmp_ln71_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_2, void %if.then2.i.i.i, void %if.else5.i.i.i" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 251 'br' 'br_ln71' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2)> <Delay = 0.00>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i12 %sub_ln217" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 252 'zext' 'zext_ln73_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (1.30ns)   --->   "%lshr_ln73_2 = lshr i64 %shl_ln249, i64 %zext_ln73_4" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 253 'lshr' 'lshr_ln73_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i6 %trunc_ln249" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 254 'zext' 'zext_ln73_5' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.00>
ST_25 : Operation 255 [1/1] (1.30ns)   --->   "%shl_ln73_2 = shl i64 %shl_ln249, i64 %zext_ln73_5" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 255 'shl' 'shl_ln73_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 256 [1/1] (1.36ns)   --->   "%icmp_ln73_2 = icmp_ne  i64 %shl_ln73_2, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 256 'icmp' 'icmp_ln73_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln73_2 = trunc i64 %lshr_ln73_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 257 'trunc' 'trunc_ln73_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.00>
ST_25 : Operation 258 [1/1] (0.14ns)   --->   "%or_ln73_2 = or i1 %trunc_ln73_2, i1 %icmp_ln73_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 258 'or' 'or_ln73_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73_2, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 259 'partselect' 'tmp_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.00>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%z_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_2, i1 %or_ln73_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 260 'bitconcatenate' 'z_6' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.50ns)   --->   "%br_ln74 = br void %shift64RightJamming.exit.i.i" [benchmarks/chstone/dfsin/src/softfloat-macros:74->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 261 'br' 'br_ln74' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & !icmp_ln71_2)> <Delay = 0.50>
ST_25 : Operation 262 [1/1] (1.36ns)   --->   "%z_7 = icmp_ne  i64 %shl_ln249, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 262 'icmp' 'z_7' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & icmp_ln71_2)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i1 %z_7" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 263 'zext' 'zext_ln77_2' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & icmp_ln71_2)> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.50ns)   --->   "%br_ln0 = br void %shift64RightJamming.exit.i.i"   --->   Operation 264 'br' 'br_ln0' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_17 & !icmp_ln67_2 & icmp_ln71_2)> <Delay = 0.50>

State 26 <SV = 7> <Delay = 3.41>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%z_8 = phi i64 %z_6, void %if.then2.i.i.i, i64 %zext_ln77_2, void %if.else5.i.i.i, i64 %shl_ln249, void %if.then31.i.i"   --->   Operation 265 'phi' 'z_8' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%roundBits_1 = trunc i64 %z_8" [benchmarks/chstone/dfsin/src/softfloat.c:219->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 266 'trunc' 'roundBits_1' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (0.93ns)   --->   "%icmp_ln220 = icmp_eq  i10 %roundBits_1, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 267 'icmp' 'icmp_ln220' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln220)   --->   "%or_ln69_2 = or i32 %float_exception_flags_load, i32 4" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:221->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 268 'or' 'or_ln69_2' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (0.14ns)   --->   "%xor_ln220 = xor i1 %icmp_ln220, i1 1" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 269 'xor' 'xor_ln220' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 270 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln220 = select i1 %icmp_ln220, i32 %float_exception_flags_load, i32 %or_ln69_2" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 270 'select' 'select_ln220' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 271 [1/1] (0.46ns)   --->   "%br_ln222 = br void %if.end41.i.i" [benchmarks/chstone/dfsin/src/softfloat.c:222->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 271 'br' 'br_ln222' <Predicate = (icmp_ln204 & tmp_17)> <Delay = 0.46>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%empty_31 = phi i64 %z_8, void %shift64RightJamming.exit.i.i, i64 %shl_ln249, void %if.end29.i.i, i64 %shl_ln249, void %normalizeRoundAndPack"   --->   Operation 272 'phi' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "%roundBits_2 = phi i10 %roundBits_1, void %shift64RightJamming.exit.i.i, i10 %roundBits, void %if.end29.i.i, i10 %roundBits, void %normalizeRoundAndPack"   --->   Operation 273 'phi' 'roundBits_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 274 [1/1] (0.93ns)   --->   "%icmp_ln224 = icmp_ne  i10 %roundBits_2, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 274 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 275 [1/1] (1.36ns)   --->   "%add_ln226 = add i64 %empty_31, i64 512" [benchmarks/chstone/dfsin/src/softfloat.c:226->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 275 'add' 'add_ln226' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%trunc_ln5 = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln226, i32 10, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 276 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.93ns)   --->   "%icmp_ln227 = icmp_eq  i10 %roundBits_2, i10 512" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 277 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%zext_ln227 = zext i1 %icmp_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 278 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%xor_ln227 = xor i2 %zext_ln227, i2 3" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 279 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%sext_ln227 = sext i2 %xor_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 280 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln227 = and i54 %trunc_ln5, i54 %sext_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 281 'and' 'and_ln227' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 8> <Delay = 3.44>
ST_27 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node or_ln224)   --->   "%float_exception_flags_flag_4 = phi i1 %xor_ln220, void %shift64RightJamming.exit.i.i, i1 0, void %if.end29.i.i, i1 0, void %normalizeRoundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 282 'phi' 'float_exception_flags_flag_4' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.00ns)   --->   "%float_exception_flags_loc_1 = phi i32 %select_ln220, void %shift64RightJamming.exit.i.i, i32 %float_exception_flags_load, void %if.end29.i.i, i32 %float_exception_flags_load, void %normalizeRoundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 283 'phi' 'float_exception_flags_loc_1' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%zExp_assign_2 = phi i12 0, void %shift64RightJamming.exit.i.i, i12 %sub_ln249, void %if.end29.i.i, i12 %sub_ln249, void %normalizeRoundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 284 'phi' 'zExp_assign_2' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 285 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln224 = or i1 %float_exception_flags_flag_4, i1 %icmp_ln224" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 285 'or' 'or_ln224' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i32 %float_exception_flags_loc_1" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 286 'trunc' 'trunc_ln224' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 287 [1/1] (0.14ns)   --->   "%or_ln224_2 = or i1 %trunc_ln224, i1 %icmp_ln224" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 287 'or' 'or_ln224_2' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %float_exception_flags_loc_1, i32 1, i32 31" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 288 'partselect' 'tmp_3' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%or_ln224_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_3, i1 %or_ln224_2" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 289 'bitconcatenate' 'or_ln224_1' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (1.32ns)   --->   "%icmp_ln228 = icmp_eq  i54 %and_ln227, i54 0" [benchmarks/chstone/dfsin/src/softfloat.c:228->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 290 'icmp' 'icmp_ln228' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 1.32> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%select_ln146 = select i1 %icmp_ln228, i12 0, i12 %zExp_assign_2" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 291 'select' 'select_ln146' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%shl_ln146_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i12.i52, i12 %select_ln146, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 292 'bitconcatenate' 'shl_ln146_2' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%or_ln146_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i9.i54, i1 %zSign_assign_1, i9 0, i54 %and_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 293 'bitconcatenate' 'or_ln146_2' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.00>
ST_27 : Operation 294 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln146 = add i64 %shl_ln146_2, i64 %or_ln146_2" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 294 'add' 'add_ln146' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [1/1] (0.75ns)   --->   "%br_ln230 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 295 'br' 'br_ln230' <Predicate = (icmp_ln380 & !icmp_ln420 & !icmp_ln206 & !and_ln207) | (icmp_ln380 & !icmp_ln420 & !icmp_ln204) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & tmp_4 & !icmp_ln402 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln398 & !icmp_ln204) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln206 & !and_ln207) | (!icmp_ln380 & !tmp_4 & aExp != 2047 & icmp_ln396 & !icmp_ln204)> <Delay = 0.75>
ST_27 : Operation 296 [1/1] (0.00ns)   --->   "%float_exception_flags_flag_6 = phi i1 0, void %if.then42, i1 %or_ln121, void %if.then44, i1 %or_ln121, void %cond.false.i62, i1 1, void %if.then26.i.i, i1 %or_ln224, void %if.end41.i.i, i1 0, void %if.end30, i1 %or_ln121_1, void %if.then28, i1 %or_ln121_1, void %cond.false.i29, i1 0, void %if.end19, i1 %or_ln121_2, void %if.then10, i1 %or_ln121_2, void %cond.false.i, i1 1, void %if.then9" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 296 'phi' 'float_exception_flags_flag_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%float_exception_flags_new_6 = phi i32 0, void %if.then42, i32 %or_ln69, void %if.then44, i32 %or_ln69, void %cond.false.i62, i32 %or_ln69_1, void %if.then26.i.i, i32 %or_ln224_1, void %if.end41.i.i, i32 0, void %if.end30, i32 %or_ln69, void %if.then28, i32 %or_ln69, void %cond.false.i29, i32 0, void %if.end19, i32 %or_ln69, void %if.then10, i32 %or_ln69, void %cond.false.i, i32 %or_ln69, void %if.then9" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 297 'phi' 'float_exception_flags_new_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 298 [1/1] (0.00ns)   --->   "%retval_0 = phi i64 %a_read, void %if.then42, i64 %or_ln120, void %if.then44, i64 %select_ln123_1, void %cond.false.i62, i64 %or_ln146_1, void %if.then26.i.i, i64 %add_ln146, void %if.end41.i.i, i64 %or_ln146, void %if.end30, i64 %or_ln120_1, void %if.then28, i64 %select_ln123_3, void %cond.false.i29, i64 0, void %if.end19, i64 %or_ln120_2, void %if.then10, i64 %select_ln123_5, void %cond.false.i, i64 9223372036854775807, void %if.then9" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 298 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %float_exception_flags_flag_6, void %cleanup.new, void %mergeST" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 299 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %float_exception_flags_new_6, i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:387]   --->   Operation 300 'store' 'store_ln69' <Predicate = (float_exception_flags_flag_6)> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.new"   --->   Operation 301 'br' 'br_ln0' <Predicate = (float_exception_flags_flag_6)> <Delay = 0.00>
ST_27 : Operation 302 [1/1] (0.00ns)   --->   "%ret_ln439 = ret i64 %retval_0" [benchmarks/chstone/dfsin/src/softfloat.c:439]   --->   Operation 302 'ret' 'ret_ln439' <Predicate = true> <Delay = 0.00>

State 28 <SV = 7> <Delay = 0.75>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln69_1 = or i32 %float_exception_flags_load, i32 9" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:209->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 303 'or' 'or_ln69_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln146_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %zSign_assign_1, i63 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 304 'bitconcatenate' 'shl_ln146_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 305 [1/1] (0.00ns)   --->   "%or_ln146_1 = or i64 %shl_ln146_1, i64 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 305 'or' 'or_ln146_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 306 [1/1] (0.75ns)   --->   "%br_ln210 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437]   --->   Operation 306 'br' 'br_ln210' <Predicate = true> <Delay = 0.75>

State 29 <SV = 1> <Delay = 0.00>

State 30 <SV = 2> <Delay = 0.00>

State 31 <SV = 3> <Delay = 0.00>

State 32 <SV = 4> <Delay = 0.00>

State 33 <SV = 5> <Delay = 0.00>

State 34 <SV = 6> <Delay = 0.00>

State 35 <SV = 7> <Delay = 2.69>
ST_35 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 307 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 308 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_6, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 308 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 309 [1/1] (1.35ns)   --->   "%icmp_ln100 = icmp_eq  i63 %and_ln, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 309 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 310 [1/1] (0.14ns)   --->   "%and_ln100 = and i1 %icmp_ln100, i1 %icmp_ln100_1" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 310 'and' 'and_ln100' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87)   --->   "%shl_ln87 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 311 'shl' 'shl_ln87' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 312 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87 = icmp_ugt  i64 %shl_ln87, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 312 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln119 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 313 'or' 'or_ln119' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln120 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 314 'or' 'or_ln120' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 315 [1/1] (0.14ns)   --->   "%or_ln121 = or i1 %and_ln100, i1 %and_ln100_1" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 315 'or' 'or_ln121' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 316 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_1, void %cond.false.i62, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 316 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_35 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_1)   --->   "%select_ln123 = select i1 %icmp_ln87, i64 %or_ln120, i64 %or_ln119" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 317 'select' 'select_ln123' <Predicate = (!and_ln100_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 318 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_1 = select i1 %and_ln100, i64 %or_ln119, i64 %select_ln123" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 318 'select' 'select_ln123_1' <Predicate = (!and_ln100_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 319 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:423]   --->   Operation 319 'br' 'br_ln123' <Predicate = (!and_ln100_1)> <Delay = 0.75>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.330ns
The critical path consists of the following:
	wire read operation ('b') on port 'b' [7]  (0.000 ns)
	'sub' operation 12 bit ('expDiff', benchmarks/chstone/dfsin/src/softfloat.c:377) [17]  (0.965 ns)
	'add' operation 12 bit ('expDiff', benchmarks/chstone/dfsin/src/softfloat.c:409) [74]  (0.996 ns)
	'select' operation 12 bit ('expDiff', benchmarks/chstone/dfsin/src/softfloat.c:408) [78]  (0.369 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 2.555ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln100_10', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:387) [50]  (1.358 ns)
	'and' operation 1 bit ('and_ln100_9', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:387) [52]  (0.148 ns)
	'or' operation 1 bit ('or_ln121_2', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:387) [55]  (0.148 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423) with incoming values : ('or_ln121_2', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:387) ('or_ln121_1', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:405) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423) [323]  (0.755 ns)
	blocking operation 0.145875 ns on control path)

 <State 9>: 2.109ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln398', benchmarks/chstone/dfsin/src/softfloat.c:398) [67]  (1.354 ns)
	multiplexor before 'phi' operation 64 bit ('z') with incoming values : ('zext_ln370', benchmarks/chstone/dfsin/src/softfloat.c:370) ('zext_ln408', benchmarks/chstone/dfsin/src/softfloat.c:408) ('zext_ln77_1', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:412) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412) [107]  (0.755 ns)

 <State 10>: 3.325ns
The critical path consists of the following:
	'shl' operation 64 bit ('shl_ln73_1', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412) [95]  (1.312 ns)
	'icmp' operation 1 bit ('icmp_ln73_1', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412) [96]  (1.362 ns)
	'or' operation 1 bit ('or_ln73_1', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412) [98]  (0.148 ns)
	blocking operation 0.502143 ns on control path)

 <State 11>: 1.822ns
The critical path consists of the following:
	'phi' operation 64 bit ('z') with incoming values : ('zext_ln408', benchmarks/chstone/dfsin/src/softfloat.c:408) ('zext_ln77_1', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:412) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412) [103]  (0.000 ns)
	multiplexor before 'phi' operation 64 bit ('z') with incoming values : ('zext_ln370', benchmarks/chstone/dfsin/src/softfloat.c:370) ('zext_ln408', benchmarks/chstone/dfsin/src/softfloat.c:408) ('zext_ln77_1', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:412) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412) [107]  (0.460 ns)
	'phi' operation 64 bit ('z') with incoming values : ('zext_ln370', benchmarks/chstone/dfsin/src/softfloat.c:370) ('zext_ln408', benchmarks/chstone/dfsin/src/softfloat.c:408) ('zext_ln77_1', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:412) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:412) [107]  (0.000 ns)
	'sub' operation 64 bit ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:415) [111]  (1.362 ns)

 <State 12>: 3.443ns
The critical path consists of the following:
	'xor' operation 1 bit ('zSign', benchmarks/chstone/dfsin/src/softfloat.c:417) [112]  (0.148 ns)
	multiplexor before 'phi' operation 64 bit ('zSig') with incoming values : ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:415) ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:433) [188]  (0.460 ns)
	'phi' operation 64 bit ('zSig') with incoming values : ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:415) ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:433) [188]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln291', benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437) [194]  (1.142 ns)
	'select' operation 32 bit ('a', benchmarks/chstone/dfsin/src/softfloat-macros:291->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437) [196]  (0.286 ns)
	'icmp' operation 1 bit ('icmp_ln265', benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437) [198]  (1.121 ns)
	'select' operation 32 bit ('a', benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437) [201]  (0.286 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 2.699ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln100_4', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:405) [120]  (1.358 ns)
	'and' operation 1 bit ('and_ln100_3', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:405) [122]  (0.148 ns)
	'or' operation 1 bit ('or_ln121_1', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:405) [132]  (0.148 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423) with incoming values : ('or_ln121_2', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:387) ('or_ln121_1', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:405) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423) [323]  (0.755 ns)
	blocking operation 0.29 ns on control path)

 <State 20>: 0.903ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln146', benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:406) [139]  (0.148 ns)
	'or' operation 64 bit ('or_ln146', benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:406) [141]  (0.000 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423) with incoming values : ('or_ln121_2', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:387) ('or_ln121_1', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:405) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423) [323]  (0.755 ns)

 <State 21>: 3.514ns
The critical path consists of the following:
	'sub' operation 6 bit ('sub_ln73', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430) [167]  (0.840 ns)
	'shl' operation 64 bit ('shl_ln73', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430) [169]  (1.312 ns)
	'icmp' operation 1 bit ('icmp_ln73', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430) [170]  (1.362 ns)

 <State 22>: 2.472ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln73', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430) [172]  (0.148 ns)
	multiplexor before 'phi' operation 64 bit ('z') with incoming values : ('zext_ln426', benchmarks/chstone/dfsin/src/softfloat.c:426) ('zext_ln77', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:430) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430) [177]  (0.502 ns)
	'phi' operation 64 bit ('z') with incoming values : ('zext_ln426', benchmarks/chstone/dfsin/src/softfloat.c:426) ('zext_ln77', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:430) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430) [177]  (0.000 ns)
	multiplexor before 'phi' operation 64 bit ('z') with incoming values : ('zext_ln370_2', benchmarks/chstone/dfsin/src/softfloat.c:370) ('zext_ln426', benchmarks/chstone/dfsin/src/softfloat.c:426) ('zext_ln77', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:430) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430) [181]  (0.460 ns)
	'phi' operation 64 bit ('z') with incoming values : ('zext_ln370_2', benchmarks/chstone/dfsin/src/softfloat.c:370) ('zext_ln426', benchmarks/chstone/dfsin/src/softfloat.c:426) ('zext_ln77', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:430) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:430) [181]  (0.000 ns)
	'sub' operation 64 bit ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:433) [185]  (1.362 ns)

 <State 23>: 2.568ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln270', benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437) [203]  (0.871 ns)
	'select' operation 8 bit ('select_ln270', benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437) [208]  (0.400 ns)
	'getelementptr' operation 8 bit ('countLeadingZerosHigh_addr', benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437) [210]  (0.000 ns)
	'load' operation 4 bit ('countLeadingZerosHigh_load', benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437) on array 'countLeadingZerosHigh' [211]  (1.297 ns)

 <State 24>: 3.491ns
The critical path consists of the following:
	'load' operation 4 bit ('countLeadingZerosHigh_load', benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat-macros:299->benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437) on array 'countLeadingZerosHigh' [211]  (1.297 ns)
	'add' operation 7 bit ('shiftCount', benchmarks/chstone/dfsin/src/softfloat.c:248->benchmarks/chstone/dfsin/src/softfloat.c:437) [215]  (0.886 ns)
	'shl' operation 64 bit ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [221]  (1.308 ns)

 <State 25>: 3.320ns
The critical path consists of the following:
	'shl' operation 64 bit ('shl_ln73_2', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [249]  (1.308 ns)
	'icmp' operation 1 bit ('icmp_ln73_2', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [250]  (1.362 ns)
	'or' operation 1 bit ('or_ln73_2', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [252]  (0.148 ns)
	blocking operation 0.502143 ns on control path)

 <State 26>: 3.412ns
The critical path consists of the following:
	'phi' operation 64 bit ('z') with incoming values : ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) ('zext_ln77_2', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [261]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln220', benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [263]  (0.933 ns)
	'select' operation 32 bit ('select_ln220', benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [266]  (0.286 ns)
	multiplexor before 'phi' operation 64 bit ('z') with incoming values : ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) ('zext_ln77_2', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [271]  (0.460 ns)
	'phi' operation 64 bit ('z') with incoming values : ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) ('zext_ln77_2', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [271]  (0.000 ns)
	'add' operation 64 bit ('add_ln226', benchmarks/chstone/dfsin/src/softfloat.c:226->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [280]  (1.362 ns)
	'and' operation 54 bit ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [286]  (0.370 ns)

 <State 27>: 3.440ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln228', benchmarks/chstone/dfsin/src/softfloat.c:228->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [287]  (1.323 ns)
	'select' operation 12 bit ('select_ln146', benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [288]  (0.000 ns)
	'add' operation 64 bit ('add_ln146', benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [291]  (1.362 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423) with incoming values : ('or_ln121_2', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:387) ('or_ln121_1', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:405) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423) [323]  (0.755 ns)
	'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423) with incoming values : ('or_ln121_2', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:387) ('or_ln121_1', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:405) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423) [323]  (0.000 ns)

 <State 28>: 0.755ns
The critical path consists of the following:
	'or' operation 32 bit ('or_ln69_1', benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:209->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) [294]  (0.000 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423) with incoming values : ('or_ln121_2', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:387) ('or_ln121_1', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:405) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:249->benchmarks/chstone/dfsin/src/softfloat.c:437) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:423) [323]  (0.755 ns)

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 2.699ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln100', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:423) [304]  (1.358 ns)
	'and' operation 1 bit ('and_ln100', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:423) [306]  (0.148 ns)
	'select' operation 64 bit ('select_ln123_1', benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:423) [320]  (0.438 ns)
	blocking operation 0.755 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
