{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647637759290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647637759292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 15:09:19 2022 " "Processing started: Fri Mar 18 15:09:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647637759292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1647637759292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta deliverable2 -c deliverable2 " "Command: quartus_sta deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1647637759292 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1647637759316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1647637759395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1647637759395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637759419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637759419 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647637759751 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Rise) CLOCK_50 (Rise) setup and hold " "From clk_en:EN_CLK\|sys_clk (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637759763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Fall) CLOCK_50 (Rise) setup and hold " "From clk_en:EN_CLK\|sys_clk (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637759763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Rise) clk_en:EN_CLK\|sys_clk (Rise) setup and hold " "From clk_en:EN_CLK\|sys_clk (Rise) to clk_en:EN_CLK\|sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637759763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Fall) clk_en:EN_CLK\|sys_clk (Rise) setup and hold " "From clk_en:EN_CLK\|sys_clk (Fall) to clk_en:EN_CLK\|sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637759763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Rise) clk_en:EN_CLK\|sys_clk (Fall) setup and hold " "From clk_en:EN_CLK\|sys_clk (Rise) to clk_en:EN_CLK\|sys_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637759763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Fall) clk_en:EN_CLK\|sys_clk (Fall) setup and hold " "From clk_en:EN_CLK\|sys_clk (Fall) to clk_en:EN_CLK\|sys_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637759763 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1647637759763 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1647637759764 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647637759783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.695 " "Worst-case setup slack is 18.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.695               0.000 CLOCK_50  " "   18.695               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.171               0.000 clk_en:EN_CLK\|sys_clk  " "   25.171               0.000 clk_en:EN_CLK\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637759811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_en:EN_CLK\|sys_clk  " "    0.402               0.000 clk_en:EN_CLK\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 CLOCK_50  " "    0.730               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637759819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647637759825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647637759831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.723 " "Worst-case minimum pulse width slack is 9.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.723               0.000 CLOCK_50  " "    9.723               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749               0.000 clk_en:EN_CLK\|sys_clk  " "   19.749               0.000 clk_en:EN_CLK\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.790               0.000 sys_clk  " "   35.790               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  155.790               0.000 sam_clk_en  " "  155.790               0.000 sam_clk_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  635.790               0.000 sym_clk_en  " "  635.790               0.000 sym_clk_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637759837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637759837 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647637759883 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647637759894 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647637760092 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Rise) CLOCK_50 (Rise) setup and hold " "From clk_en:EN_CLK\|sys_clk (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637760142 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Fall) CLOCK_50 (Rise) setup and hold " "From clk_en:EN_CLK\|sys_clk (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637760142 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Rise) clk_en:EN_CLK\|sys_clk (Rise) setup and hold " "From clk_en:EN_CLK\|sys_clk (Rise) to clk_en:EN_CLK\|sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637760142 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Fall) clk_en:EN_CLK\|sys_clk (Rise) setup and hold " "From clk_en:EN_CLK\|sys_clk (Fall) to clk_en:EN_CLK\|sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637760142 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Rise) clk_en:EN_CLK\|sys_clk (Fall) setup and hold " "From clk_en:EN_CLK\|sys_clk (Rise) to clk_en:EN_CLK\|sys_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637760142 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Fall) clk_en:EN_CLK\|sys_clk (Fall) setup and hold " "From clk_en:EN_CLK\|sys_clk (Fall) to clk_en:EN_CLK\|sys_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637760142 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1647637760142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.836 " "Worst-case setup slack is 18.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.836               0.000 CLOCK_50  " "   18.836               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.565               0.000 clk_en:EN_CLK\|sys_clk  " "   26.565               0.000 clk_en:EN_CLK\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637760160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk_en:EN_CLK\|sys_clk  " "    0.353               0.000 clk_en:EN_CLK\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 CLOCK_50  " "    0.622               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637760167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647637760173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647637760179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.712 " "Worst-case minimum pulse width slack is 9.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.712               0.000 CLOCK_50  " "    9.712               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.694               0.000 clk_en:EN_CLK\|sys_clk  " "   19.694               0.000 clk_en:EN_CLK\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.790               0.000 sys_clk  " "   35.790               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  155.790               0.000 sam_clk_en  " "  155.790               0.000 sam_clk_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  635.790               0.000 sym_clk_en  " "  635.790               0.000 sym_clk_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637760186 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647637760233 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Rise) CLOCK_50 (Rise) setup and hold " "From clk_en:EN_CLK\|sys_clk (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637760301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Fall) CLOCK_50 (Rise) setup and hold " "From clk_en:EN_CLK\|sys_clk (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637760301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Rise) clk_en:EN_CLK\|sys_clk (Rise) setup and hold " "From clk_en:EN_CLK\|sys_clk (Rise) to clk_en:EN_CLK\|sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637760301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Fall) clk_en:EN_CLK\|sys_clk (Rise) setup and hold " "From clk_en:EN_CLK\|sys_clk (Fall) to clk_en:EN_CLK\|sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637760301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Rise) clk_en:EN_CLK\|sys_clk (Fall) setup and hold " "From clk_en:EN_CLK\|sys_clk (Rise) to clk_en:EN_CLK\|sys_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637760301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_en:EN_CLK\|sys_clk (Fall) clk_en:EN_CLK\|sys_clk (Fall) setup and hold " "From clk_en:EN_CLK\|sys_clk (Fall) to clk_en:EN_CLK\|sys_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637760301 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1647637760301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.425 " "Worst-case setup slack is 19.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.425               0.000 CLOCK_50  " "   19.425               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.654               0.000 clk_en:EN_CLK\|sys_clk  " "   32.654               0.000 clk_en:EN_CLK\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637760310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk_en:EN_CLK\|sys_clk  " "    0.181               0.000 clk_en:EN_CLK\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 CLOCK_50  " "    0.319               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637760318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647637760325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647637760332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.483 " "Worst-case minimum pulse width slack is 9.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.483               0.000 CLOCK_50  " "    9.483               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.690               0.000 clk_en:EN_CLK\|sys_clk  " "   19.690               0.000 clk_en:EN_CLK\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.000               0.000 sys_clk  " "   36.000               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  156.000               0.000 sam_clk_en  " "  156.000               0.000 sam_clk_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  636.000               0.000 sym_clk_en  " "  636.000               0.000 sym_clk_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637760339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637760339 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647637760676 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647637760676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "856 " "Peak virtual memory: 856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647637760751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 15:09:20 2022 " "Processing ended: Fri Mar 18 15:09:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647637760751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647637760751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647637760751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647637760751 ""}
