/**
 * This file is part of the Coyote <https://github.com/fpgasystems/Coyote>
 *
 * MIT Licence
 * Copyright (c) 2021-2026, Systems Group, ETH Zurich
 * All rights reserved.
 */

`timescale 1ns / 1ps

import lynxTypes::*;

`include "axi_macros.svh"

/**
 * NVMe-specific HBM stripe mapper.
 *
 * The address mapping and external register stages match axi_stripe, while the
 * read and write engines use AXI-compliant fragment bookkeeping suitable for
 * the PL-NVMe Root-Port bridge.
 */
module axi_stripe_nvme #(
    parameter integer N_STAGES = 1
) (
    input  logic        aclk,
    input  logic        aresetn,

    AXI4.s              s_axi,
    AXI4.m              m_axi
);

// Comment out this define to remove the post-BD NVMe card-path ILA.
// `define EN_ILA_NVME_STRIPE
`ifdef EN_ILA_NVME_STRIPE
ila_nvme_stripe inst_ila_nvme_stripe (
    .clk    (aclk),
    // AW: valid, ready, address, length, size, burst
    .probe0 (s_axi.awvalid),
    .probe1 (s_axi.awready),
    .probe2 (s_axi.awaddr),
    .probe3 (s_axi.awlen),
    .probe4 (s_axi.awsize),
    .probe5 (s_axi.awburst),
    // W: valid, ready, data, byte enables, last
    .probe6 (s_axi.wvalid),
    .probe7 (s_axi.wready),
    .probe8 (s_axi.wdata),
    .probe9 (s_axi.wstrb),
    .probe10(s_axi.wlast),
    // B: valid, ready, response
    .probe11(s_axi.bvalid),
    .probe12(s_axi.bready),
    .probe13(s_axi.bresp),
    // AR: valid, ready, address, length, size, burst
    .probe14(s_axi.arvalid),
    .probe15(s_axi.arready),
    .probe16(s_axi.araddr),
    .probe17(s_axi.arlen),
    .probe18(s_axi.arsize),
    .probe19(s_axi.arburst),
    // R: valid, ready, data, response, last
    .probe20(s_axi.rvalid),
    .probe21(s_axi.rready),
    .probe22(s_axi.rdata),
    .probe23(s_axi.rresp),
    .probe24(s_axi.rlast)
);
`endif

`ifdef EN_MEM_STRIPE

AXI4 s_axi_int();
axi_reg_array #(.N_STAGES(N_STAGES)) inst_s_reg_arr (
    .aclk   (aclk),
    .aresetn(aresetn),
    .s_axi  (s_axi),
    .m_axi  (s_axi_int)
);

AXI4 m_axi_int();
axi_reg_array #(.N_STAGES(N_STAGES)) inst_m_reg_arr (
    .aclk   (aclk),
    .aresetn(aresetn),
    .s_axi  (m_axi_int),
    .m_axi  (m_axi)
);

axi_stripe_nvme_rd inst_axi_stripe_nvme_rd (
    .aclk          (aclk),
    .aresetn       (aresetn),

    .s_axi_araddr  (s_axi_int.araddr),
    .s_axi_arburst (s_axi_int.arburst),
    .s_axi_arcache (s_axi_int.arcache),
    .s_axi_arid    (s_axi_int.arid),
    .s_axi_arlen   (s_axi_int.arlen),
    .s_axi_arlock  (s_axi_int.arlock),
    .s_axi_arprot  (s_axi_int.arprot),
    .s_axi_arqos   (s_axi_int.arqos),
    .s_axi_arregion(s_axi_int.arregion),
    .s_axi_arsize  (s_axi_int.arsize),
    .s_axi_arready (s_axi_int.arready),
    .s_axi_arvalid (s_axi_int.arvalid),

    .m_axi_araddr  (m_axi_int.araddr),
    .m_axi_arburst (m_axi_int.arburst),
    .m_axi_arcache (m_axi_int.arcache),
    .m_axi_arid    (m_axi_int.arid),
    .m_axi_arlen   (m_axi_int.arlen),
    .m_axi_arlock  (m_axi_int.arlock),
    .m_axi_arprot  (m_axi_int.arprot),
    .m_axi_arqos   (m_axi_int.arqos),
    .m_axi_arregion(m_axi_int.arregion),
    .m_axi_arsize  (m_axi_int.arsize),
    .m_axi_arready (m_axi_int.arready),
    .m_axi_arvalid (m_axi_int.arvalid),

    .s_axi_rdata   (s_axi_int.rdata),
    .s_axi_rid     (s_axi_int.rid),
    .s_axi_rlast   (s_axi_int.rlast),
    .s_axi_rresp   (s_axi_int.rresp),
    .s_axi_rready  (s_axi_int.rready),
    .s_axi_rvalid  (s_axi_int.rvalid),

    .m_axi_rdata   (m_axi_int.rdata),
    .m_axi_rid     (m_axi_int.rid),
    .m_axi_rlast   (m_axi_int.rlast),
    .m_axi_rresp   (m_axi_int.rresp),
    .m_axi_rready  (m_axi_int.rready),
    .m_axi_rvalid  (m_axi_int.rvalid)
);

axi_stripe_nvme_wr inst_axi_stripe_nvme_wr (
    .aclk          (aclk),
    .aresetn       (aresetn),

    .s_axi_awaddr  (s_axi_int.awaddr),
    .s_axi_awburst (s_axi_int.awburst),
    .s_axi_awcache (s_axi_int.awcache),
    .s_axi_awid    (s_axi_int.awid),
    .s_axi_awlen   (s_axi_int.awlen),
    .s_axi_awlock  (s_axi_int.awlock),
    .s_axi_awprot  (s_axi_int.awprot),
    .s_axi_awqos   (s_axi_int.awqos),
    .s_axi_awregion(s_axi_int.awregion),
    .s_axi_awsize  (s_axi_int.awsize),
    .s_axi_awready (s_axi_int.awready),
    .s_axi_awvalid (s_axi_int.awvalid),

    .m_axi_awaddr  (m_axi_int.awaddr),
    .m_axi_awburst (m_axi_int.awburst),
    .m_axi_awcache (m_axi_int.awcache),
    .m_axi_awid    (m_axi_int.awid),
    .m_axi_awlen   (m_axi_int.awlen),
    .m_axi_awlock  (m_axi_int.awlock),
    .m_axi_awprot  (m_axi_int.awprot),
    .m_axi_awqos   (m_axi_int.awqos),
    .m_axi_awregion(m_axi_int.awregion),
    .m_axi_awsize  (m_axi_int.awsize),
    .m_axi_awready (m_axi_int.awready),
    .m_axi_awvalid (m_axi_int.awvalid),

    .s_axi_bid     (s_axi_int.bid),
    .s_axi_bresp   (s_axi_int.bresp),
    .s_axi_bready  (s_axi_int.bready),
    .s_axi_bvalid  (s_axi_int.bvalid),

    .m_axi_bid     (m_axi_int.bid),
    .m_axi_bresp   (m_axi_int.bresp),
    .m_axi_bready  (m_axi_int.bready),
    .m_axi_bvalid  (m_axi_int.bvalid),

    .s_axi_wdata   (s_axi_int.wdata),
    .s_axi_wlast   (s_axi_int.wlast),
    .s_axi_wstrb   (s_axi_int.wstrb),
    .s_axi_wready  (s_axi_int.wready),
    .s_axi_wvalid  (s_axi_int.wvalid),

    .m_axi_wdata   (m_axi_int.wdata),
    .m_axi_wlast   (m_axi_int.wlast),
    .m_axi_wstrb   (m_axi_int.wstrb),
    .m_axi_wready  (m_axi_int.wready),
    .m_axi_wvalid  (m_axi_int.wvalid)
);

`else

`AXI_ASSIGN(s_axi, m_axi)

`endif

endmodule
