.. _systemverilog:

SystemVerilog HDL
=================

TODO

For further study see "Verilog" section on the :ref:`resources` page.
