vhdtdtfi -lib work g_drive_controller_shift_register.vhd -prj GD_N_C_RP -o g_drive_controller_shif_register.spl -module g_drive_controller_shif_register -template C:/Xilinx/14.6/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w g_drive_controller_shif_register.spl D:/FPGA_project/NEWVERSION/GD_N_C_RP/g_drive_controller_shif_register.sym 
vhdtdtfi -lib work g_drive_controller_shift_register.vhd -prj GD_N_C_RP -o g_drive_controller_shif_register.spl -module g_drive_controller_shif_register -template C:/Xilinx/14.6/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w g_drive_controller_shif_register.spl D:/FPGA_project/NEWVERSION/GD_N_C_RP/g_drive_controller_shif_register.sym 
vhdtdtfi -lib work g_drive_controller_shift_register.vhd -prj GD_N_C_RP -o g_drive_controller_shif_register.spl -module g_drive_controller_shif_register -template C:/Xilinx/14.6/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w g_drive_controller_shif_register.spl D:/FPGA_project/NEWVERSION/GD_N_C_RP/g_drive_controller_shif_register.sym 
vhdtdtfi -lib work g_drive_controller_shift_register.vhd -prj GD_N_C_RP -o g_drive_controller_shif_register.spl -module g_drive_controller_shif_register -template C:/Xilinx/14.6/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w g_drive_controller_shif_register.spl D:/FPGA_project/NEWVERSION/GD_N_C_RP/g_drive_controller_shif_register.sym 
vhdtdtfi -lib work g_drive_controller_shift_register.vhd -prj GD_N_C_RP -o g_drive_controller_shif_register.spl -module g_drive_controller_shif_register -template C:/Xilinx/14.6/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w g_drive_controller_shif_register.spl D:/FPGA_project/NEWVERSION/GD_N_C_RP/g_drive_controller_shif_register.sym 
vhdtdtfi -lib work g_drive_controller_shift_register.vhd -prj GD_N_C_RP -o g_drive_controller_shif_register.spl -module g_drive_controller_shif_register -template C:/Xilinx/14.2/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w g_drive_controller_shif_register.spl D:/FPGA_project/NEWVERSION/GD_N_C_RP/g_drive_controller_shif_register.sym 
vhdtdtfi -lib work g_drive_controller_shift_register.vhd -prj GD_N_C_RP -o g_drive_controller_shif_register.spl -module g_drive_controller_shif_register -template C:/Xilinx/14.6/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w g_drive_controller_shif_register.spl D:/FPGA_project/NEWVERSION_GEN4/G-drive/GD_N_C_RP/g_drive_controller_shif_register.sym 
vhdtdtfi -lib work g_drive_controller_shift_register.vhd -prj GD_N_C_RP -o g_drive_controller_shif_register.spl -module g_drive_controller_shif_register -template C:/Xilinx/14.6/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w g_drive_controller_shif_register.spl D:/FPGA_project/NEWVERSION_GEN4/G-drive/GD_N_C_RP/g_drive_controller_shif_register.sym 
vhdtdtfi -lib work g_drive_controller_shift_register.vhd -prj GD_N_C_RP -o g_drive_controller_shif_register.spl -module g_drive_controller_shif_register -template C:/Xilinx/14.6/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w g_drive_controller_shif_register.spl D:/FPGA_project/NEWVERSION_GEN4/G-drive/GD_N_C_RP/g_drive_controller_shif_register.sym 
vhdtdtfi -lib work g_drive_controller_shift_register.vhd -prj GD_N_C_RP -o g_drive_controller_shif_register.spl -module g_drive_controller_shif_register -template C:/Xilinx/14.6/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w g_drive_controller_shif_register.spl D:/FPGA_project/NEWVERSION_GEN4/G-drive/GD_N_C_RP/g_drive_controller_shif_register.sym 
vhdtdtfi -lib work g_drive_controller_shift_register.vhd -prj GD_N_C_RP -o g_drive_controller_shif_register.spl -module g_drive_controller_shif_register -template C:/Xilinx/14.6/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w g_drive_controller_shif_register.spl D:/FPGA_PROJECT_EDIT_FINAL/GD_N_C_RP_V1o/g_drive_controller_shif_register.sym 
