

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1'
================================================================
* Date:           Sat Oct 12 04:13:20 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.208 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       92|       92|  0.920 us|  0.920 us|   92|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1  |       90|       90|         1|          1|          1|    90|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     74|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_155_p2                |         +|   0|  0|  15|           8|           2|
    |ap_condition_141                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln53_fu_113_p2               |      icmp|   0|  0|  11|           8|           8|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln57_fu_144_p2                 |        or|   0|  0|   8|           8|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  38|          26|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2   |   9|          2|    8|         16|
    |i_fu_58                |   9|          2|    8|         16|
    |in_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|   18|         36|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_58      |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 10|   0|   10|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1|  return value|
|in_stream_TVALID      |   in|    1|        axis|                                 in_stream_V_data_V|       pointer|
|in_stream_TDATA       |   in|   32|        axis|                                 in_stream_V_data_V|       pointer|
|in_stream_TREADY      |  out|    1|        axis|                                 in_stream_V_dest_V|       pointer|
|in_stream_TDEST       |   in|    5|        axis|                                 in_stream_V_dest_V|       pointer|
|in_stream_TKEEP       |   in|    4|        axis|                                 in_stream_V_keep_V|       pointer|
|in_stream_TSTRB       |   in|    4|        axis|                                 in_stream_V_strb_V|       pointer|
|in_stream_TUSER       |   in|    4|        axis|                                 in_stream_V_user_V|       pointer|
|in_stream_TLAST       |   in|    1|        axis|                                 in_stream_V_last_V|       pointer|
|in_stream_TID         |   in|    5|        axis|                                   in_stream_V_id_V|       pointer|
|ref_pixel_V_address0  |  out|    8|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_ce0       |  out|    1|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_we0       |  out|    1|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_d0        |  out|   16|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_address1  |  out|    8|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_ce1       |  out|    1|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_we1       |  out|    1|   ap_memory|                                        ref_pixel_V|         array|
|ref_pixel_V_d1        |  out|   16|   ap_memory|                                        ref_pixel_V|         array|
+----------------------+-----+-----+------------+---------------------------------------------------+--------------+

