{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 01:32:54 2015 " "Info: Processing started: Mon Nov 09 01:32:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Alarme_de_casa -c TOP_ENTITY " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Alarme_de_casa -c TOP_ENTITY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk66 " "Info: Assuming node \"clk66\" is an undefined clock" {  } { { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk66" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 1 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk66 register FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[6\] register FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|controle1 46.57 MHz 21.475 ns Internal " "Info: Clock \"clk66\" has Internal fmax of 46.57 MHz between source register \"FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[6\]\" and destination register \"FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|controle1\" (period= 21.475 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.766 ns + Longest register register " "Info: + Longest register to register delay is 20.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[6\] 1 REG LC_X14_Y10_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y10_N5; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6] } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.747 ns) 2.717 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~2 2 COMB LC_X14_Y9_N0 2 " "Info: 2: + IC(1.970 ns) + CELL(0.747 ns) = 2.717 ns; Loc. = LC_X14_Y9_N0; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~2 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.840 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~7 3 COMB LC_X14_Y9_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.840 ns; Loc. = LC_X14_Y9_N1; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~2 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~7 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.963 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~12 4 COMB LC_X14_Y9_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.963 ns; Loc. = LC_X14_Y9_N2; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~12'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~7 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.086 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~17 5 COMB LC_X14_Y9_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 3.086 ns; Loc. = LC_X14_Y9_N3; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.347 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~102 6 COMB LC_X14_Y9_N4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 3.347 ns; Loc. = LC_X14_Y9_N4; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~102'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~102 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 3.696 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~87 7 COMB LC_X14_Y9_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.349 ns) = 3.696 ns; Loc. = LC_X14_Y9_N9; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~87'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~102 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~87 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 4.930 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~95 8 COMB LC_X15_Y9_N1 2 " "Info: 8: + IC(0.000 ns) + CELL(1.234 ns) = 4.930 ns; Loc. = LC_X15_Y9_N1; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~95'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~87 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~95 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.740 ns) 7.639 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan2~4 9 COMB LC_X15_Y8_N2 2 " "Info: 9: + IC(1.969 ns) + CELL(0.740 ns) = 7.639 ns; Loc. = LC_X15_Y8_N2; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan2~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~95 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~4 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.740 ns) 10.142 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Equal0~0 10 COMB LC_X16_Y9_N8 2 " "Info: 10: + IC(1.763 ns) + CELL(0.740 ns) = 10.142 ns; Loc. = LC_X16_Y9_N8; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Equal0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~0 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.049 ns) + CELL(0.200 ns) 13.391 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Equal0~7 11 COMB LC_X8_Y7_N4 1 " "Info: 11: + IC(3.049 ns) + CELL(0.200 ns) = 13.391 ns; Loc. = LC_X8_Y7_N4; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Equal0~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.249 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~7 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 14.125 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan7~0 12 COMB LC_X8_Y7_N5 3 " "Info: 12: + IC(0.534 ns) + CELL(0.200 ns) = 14.125 ns; Loc. = LC_X8_Y7_N5; Fanout = 3; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan7~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~7 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan7~0 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.511 ns) 16.537 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|A~34 13 COMB LC_X9_Y9_N3 9 " "Info: 13: + IC(1.901 ns) + CELL(0.511 ns) = 16.537 ns; Loc. = LC_X9_Y9_N3; Fanout = 9; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|A~34'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan7~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~34 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.986 ns) + CELL(1.243 ns) 20.766 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|controle1 14 REG LC_X10_Y8_N5 1 " "Info: 14: + IC(2.986 ns) + CELL(1.243 ns) = 20.766 ns; Loc. = LC_X10_Y8_N5; Fanout = 1; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|controle1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.229 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~34 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle1 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.594 ns ( 31.75 % ) " "Info: Total cell delay = 6.594 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.172 ns ( 68.25 % ) " "Info: Total interconnect delay = 14.172 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.766 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~2 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~7 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~102 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~87 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~95 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~7 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan7~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~34 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "20.766 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6] {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~2 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~7 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~102 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~87 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~95 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~4 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~0 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~7 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan7~0 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~34 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle1 {} } { 0.000ns 1.970ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.969ns 1.763ns 3.049ns 0.534ns 1.901ns 2.986ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.349ns 1.234ns 0.740ns 0.740ns 0.200ns 0.200ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk66\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 288 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 288; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|controle1 2 REG LC_X10_Y8_N5 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y8_N5; Fanout = 1; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|controle1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle1 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk66\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 288 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 288; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[6\] 2 REG LC_X14_Y10_N5 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X14_Y10_N5; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6] } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FOUR_DISPLAYS_TO_ONE.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.766 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~2 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~7 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~102 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~87 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~95 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~4 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~7 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan7~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~34 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "20.766 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6] {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~2 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~7 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~102 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~87 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~95 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan2~4 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~0 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Equal0~7 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan7~0 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~34 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle1 {} } { 0.000ns 1.970ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.969ns 1.763ns 3.049ns 0.534ns 1.901ns 2.986ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.349ns 1.234ns 0.740ns 0.740ns 0.200ns 0.200ns 0.511ns 1.243ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|controle1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FILTRO_BOTAO:FILTRO_B3\|shift_reg\[7\] botao3 clk66 1.730 ns register " "Info: tsu for register \"FILTRO_BOTAO:FILTRO_B3\|shift_reg\[7\]\" (data pin = \"botao3\", clock pin = \"clk66\") is 1.730 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.216 ns + Longest pin register " "Info: + Longest pin to register delay is 5.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns botao3 1 PIN PIN_G16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_G16; Fanout = 1; PIN Node = 'botao3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botao3 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.061 ns) 5.216 ns FILTRO_BOTAO:FILTRO_B3\|shift_reg\[7\] 2 REG LC_X12_Y6_N2 2 " "Info: 2: + IC(3.023 ns) + CELL(1.061 ns) = 5.216 ns; Loc. = LC_X12_Y6_N2; Fanout = 2; REG Node = 'FILTRO_BOTAO:FILTRO_B3\|shift_reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.084 ns" { botao3 FILTRO_BOTAO:FILTRO_B3|shift_reg[7] } "NODE_NAME" } } { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 42.04 % ) " "Info: Total cell delay = 2.193 ns ( 42.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.023 ns ( 57.96 % ) " "Info: Total interconnect delay = 3.023 ns ( 57.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { botao3 FILTRO_BOTAO:FILTRO_B3|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { botao3 {} botao3~combout {} FILTRO_BOTAO:FILTRO_B3|shift_reg[7] {} } { 0.000ns 0.000ns 3.023ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk66\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 288 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 288; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FILTRO_BOTAO:FILTRO_B3\|shift_reg\[7\] 2 REG LC_X12_Y6_N2 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y6_N2; Fanout = 2; REG Node = 'FILTRO_BOTAO:FILTRO_B3\|shift_reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FILTRO_BOTAO:FILTRO_B3|shift_reg[7] } "NODE_NAME" } } { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FILTRO_BOTAO:FILTRO_B3|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FILTRO_BOTAO:FILTRO_B3|shift_reg[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { botao3 FILTRO_BOTAO:FILTRO_B3|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { botao3 {} botao3~combout {} FILTRO_BOTAO:FILTRO_B3|shift_reg[7] {} } { 0.000ns 0.000ns 3.023ns } { 0.000ns 1.132ns 1.061ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FILTRO_BOTAO:FILTRO_B3|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FILTRO_BOTAO:FILTRO_B3|shift_reg[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk66 led_requerimento_senha VERIFICADOR_SENHA:VERIFICADOR_GERAL\|enable 9.971 ns register " "Info: tco from clock \"clk66\" to destination pin \"led_requerimento_senha\" through register \"VERIFICADOR_SENHA:VERIFICADOR_GERAL\|enable\" is 9.971 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 288 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 288; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns VERIFICADOR_SENHA:VERIFICADOR_GERAL\|enable 2 REG LC_X6_Y5_N7 21 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y5_N7; Fanout = 21; REG Node = 'VERIFICADOR_SENHA:VERIFICADOR_GERAL\|enable'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 VERIFICADOR_SENHA:VERIFICADOR_GERAL|enable } "NODE_NAME" } } { "VERIFICADOR_SENHA.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/VERIFICADOR_SENHA.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 VERIFICADOR_SENHA:VERIFICADOR_GERAL|enable } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} VERIFICADOR_SENHA:VERIFICADOR_GERAL|enable {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "VERIFICADOR_SENHA.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/VERIFICADOR_SENHA.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.776 ns + Longest register pin " "Info: + Longest register to pin delay is 5.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VERIFICADOR_SENHA:VERIFICADOR_GERAL\|enable 1 REG LC_X6_Y5_N7 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N7; Fanout = 21; REG Node = 'VERIFICADOR_SENHA:VERIFICADOR_GERAL\|enable'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VERIFICADOR_SENHA:VERIFICADOR_GERAL|enable } "NODE_NAME" } } { "VERIFICADOR_SENHA.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/VERIFICADOR_SENHA.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(0.200 ns) 1.597 ns SELETOR:DISPLAY_SELECT\|disp1~0 2 COMB LC_X5_Y5_N1 9 " "Info: 2: + IC(1.397 ns) + CELL(0.200 ns) = 1.597 ns; Loc. = LC_X5_Y5_N1; Fanout = 9; COMB Node = 'SELETOR:DISPLAY_SELECT\|disp1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { VERIFICADOR_SENHA:VERIFICADOR_GERAL|enable SELETOR:DISPLAY_SELECT|disp1~0 } "NODE_NAME" } } { "SELETOR.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/SELETOR.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(2.322 ns) 5.776 ns led_requerimento_senha 3 PIN PIN_M2 0 " "Info: 3: + IC(1.857 ns) + CELL(2.322 ns) = 5.776 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'led_requerimento_senha'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.179 ns" { SELETOR:DISPLAY_SELECT|disp1~0 led_requerimento_senha } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 43.66 % ) " "Info: Total cell delay = 2.522 ns ( 43.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.254 ns ( 56.34 % ) " "Info: Total interconnect delay = 3.254 ns ( 56.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.776 ns" { VERIFICADOR_SENHA:VERIFICADOR_GERAL|enable SELETOR:DISPLAY_SELECT|disp1~0 led_requerimento_senha } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.776 ns" { VERIFICADOR_SENHA:VERIFICADOR_GERAL|enable {} SELETOR:DISPLAY_SELECT|disp1~0 {} led_requerimento_senha {} } { 0.000ns 1.397ns 1.857ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 VERIFICADOR_SENHA:VERIFICADOR_GERAL|enable } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} VERIFICADOR_SENHA:VERIFICADOR_GERAL|enable {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.776 ns" { VERIFICADOR_SENHA:VERIFICADOR_GERAL|enable SELETOR:DISPLAY_SELECT|disp1~0 led_requerimento_senha } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.776 ns" { VERIFICADOR_SENHA:VERIFICADOR_GERAL|enable {} SELETOR:DISPLAY_SELECT|disp1~0 {} led_requerimento_senha {} } { 0.000ns 1.397ns 1.857ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\] botao4 clk66 -0.515 ns register " "Info: th for register \"FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\]\" (data pin = \"botao4\", clock pin = \"clk66\") is -0.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 288 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 288; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\] 2 REG LC_X1_Y7_N8 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N8; Fanout = 2; REG Node = 'FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FILTRO_BOTAO:FILTRO_B4|shift_reg[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.555 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns botao4 1 PIN PIN_J5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_J5; Fanout = 1; PIN Node = 'botao4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botao4 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/CIRCUITO_FINAL.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.112 ns) + CELL(0.280 ns) 4.555 ns FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\] 2 REG LC_X1_Y7_N8 2 " "Info: 2: + IC(3.112 ns) + CELL(0.280 ns) = 4.555 ns; Loc. = LC_X1_Y7_N8; Fanout = 2; REG Node = 'FILTRO_BOTAO:FILTRO_B4\|shift_reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.392 ns" { botao4 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/Alarme 2.0/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.443 ns ( 31.68 % ) " "Info: Total cell delay = 1.443 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.112 ns ( 68.32 % ) " "Info: Total interconnect delay = 3.112 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.555 ns" { botao4 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.555 ns" { botao4 {} botao4~combout {} FILTRO_BOTAO:FILTRO_B4|shift_reg[7] {} } { 0.000ns 0.000ns 3.112ns } { 0.000ns 1.163ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FILTRO_BOTAO:FILTRO_B4|shift_reg[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.555 ns" { botao4 FILTRO_BOTAO:FILTRO_B4|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.555 ns" { botao4 {} botao4~combout {} FILTRO_BOTAO:FILTRO_B4|shift_reg[7] {} } { 0.000ns 0.000ns 3.112ns } { 0.000ns 1.163ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Raul/Desktop/Alarme 2.0/TOP_ENTITY.tan.smsg " "Info: Generated suppressed messages file C:/Users/Raul/Desktop/Alarme 2.0/TOP_ENTITY.tan.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 01:32:58 2015 " "Info: Processing ended: Mon Nov 09 01:32:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
