
FC_SPI_NEW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bfe4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e3c  0800c198  0800c198  0001c198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cfd4  0800cfd4  000202e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cfd4  0800cfd4  0001cfd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cfdc  0800cfdc  000202e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cfdc  0800cfdc  0001cfdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cfe0  0800cfe0  0001cfe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e4  20000000  0800cfe4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000202e4  2**0
                  CONTENTS
 10 .bss          000019d0  200002e4  200002e4  000202e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001cb4  20001cb4  000202e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000202e4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020314  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015130  00000000  00000000  00020357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003a74  00000000  00000000  00035487  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000fc8  00000000  00000000  00038f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000be5  00000000  00000000  00039ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00028cf5  00000000  00000000  0003aaad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00017b12  00000000  00000000  000637a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000eaea4  00000000  00000000  0007b2b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004eb8  00000000  00000000  00166158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0016b010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200002e4 	.word	0x200002e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c17c 	.word	0x0800c17c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200002e8 	.word	0x200002e8
 80001ec:	0800c17c 	.word	0x0800c17c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b970 	b.w	8000fa0 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	460d      	mov	r5, r1
 8000ce0:	4604      	mov	r4, r0
 8000ce2:	460f      	mov	r7, r1
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d14a      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4694      	mov	ip, r2
 8000cec:	d965      	bls.n	8000dba <__udivmoddi4+0xe2>
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	b143      	cbz	r3, 8000d06 <__udivmoddi4+0x2e>
 8000cf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf8:	f1c3 0220 	rsb	r2, r3, #32
 8000cfc:	409f      	lsls	r7, r3
 8000cfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000d02:	4317      	orrs	r7, r2
 8000d04:	409c      	lsls	r4, r3
 8000d06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d0a:	fa1f f58c 	uxth.w	r5, ip
 8000d0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d12:	0c22      	lsrs	r2, r4, #16
 8000d14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d1c:	fb01 f005 	mul.w	r0, r1, r5
 8000d20:	4290      	cmp	r0, r2
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x62>
 8000d24:	eb1c 0202 	adds.w	r2, ip, r2
 8000d28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d2c:	f080 811c 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d30:	4290      	cmp	r0, r2
 8000d32:	f240 8119 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d36:	3902      	subs	r1, #2
 8000d38:	4462      	add	r2, ip
 8000d3a:	1a12      	subs	r2, r2, r0
 8000d3c:	b2a4      	uxth	r4, r4
 8000d3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4a:	fb00 f505 	mul.w	r5, r0, r5
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	d90a      	bls.n	8000d68 <__udivmoddi4+0x90>
 8000d52:	eb1c 0404 	adds.w	r4, ip, r4
 8000d56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5a:	f080 8107 	bcs.w	8000f6c <__udivmoddi4+0x294>
 8000d5e:	42a5      	cmp	r5, r4
 8000d60:	f240 8104 	bls.w	8000f6c <__udivmoddi4+0x294>
 8000d64:	4464      	add	r4, ip
 8000d66:	3802      	subs	r0, #2
 8000d68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d6c:	1b64      	subs	r4, r4, r5
 8000d6e:	2100      	movs	r1, #0
 8000d70:	b11e      	cbz	r6, 8000d7a <__udivmoddi4+0xa2>
 8000d72:	40dc      	lsrs	r4, r3
 8000d74:	2300      	movs	r3, #0
 8000d76:	e9c6 4300 	strd	r4, r3, [r6]
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0xbc>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80ed 	beq.w	8000f62 <__udivmoddi4+0x28a>
 8000d88:	2100      	movs	r1, #0
 8000d8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d94:	fab3 f183 	clz	r1, r3
 8000d98:	2900      	cmp	r1, #0
 8000d9a:	d149      	bne.n	8000e30 <__udivmoddi4+0x158>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	d302      	bcc.n	8000da6 <__udivmoddi4+0xce>
 8000da0:	4282      	cmp	r2, r0
 8000da2:	f200 80f8 	bhi.w	8000f96 <__udivmoddi4+0x2be>
 8000da6:	1a84      	subs	r4, r0, r2
 8000da8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dac:	2001      	movs	r0, #1
 8000dae:	4617      	mov	r7, r2
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d0e2      	beq.n	8000d7a <__udivmoddi4+0xa2>
 8000db4:	e9c6 4700 	strd	r4, r7, [r6]
 8000db8:	e7df      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000dba:	b902      	cbnz	r2, 8000dbe <__udivmoddi4+0xe6>
 8000dbc:	deff      	udf	#255	; 0xff
 8000dbe:	fab2 f382 	clz	r3, r2
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f040 8090 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dc8:	1a8a      	subs	r2, r1, r2
 8000dca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dce:	fa1f fe8c 	uxth.w	lr, ip
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000ddc:	0c22      	lsrs	r2, r4, #16
 8000dde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000de2:	fb0e f005 	mul.w	r0, lr, r5
 8000de6:	4290      	cmp	r0, r2
 8000de8:	d908      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dea:	eb1c 0202 	adds.w	r2, ip, r2
 8000dee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4290      	cmp	r0, r2
 8000df6:	f200 80cb 	bhi.w	8000f90 <__udivmoddi4+0x2b8>
 8000dfa:	4645      	mov	r5, r8
 8000dfc:	1a12      	subs	r2, r2, r0
 8000dfe:	b2a4      	uxth	r4, r4
 8000e00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e04:	fb07 2210 	mls	r2, r7, r0, r2
 8000e08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e10:	45a6      	cmp	lr, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x14e>
 8000e14:	eb1c 0404 	adds.w	r4, ip, r4
 8000e18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e1c:	d202      	bcs.n	8000e24 <__udivmoddi4+0x14c>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f200 80bb 	bhi.w	8000f9a <__udivmoddi4+0x2c2>
 8000e24:	4610      	mov	r0, r2
 8000e26:	eba4 040e 	sub.w	r4, r4, lr
 8000e2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e2e:	e79f      	b.n	8000d70 <__udivmoddi4+0x98>
 8000e30:	f1c1 0720 	rsb	r7, r1, #32
 8000e34:	408b      	lsls	r3, r1
 8000e36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e42:	fa20 f307 	lsr.w	r3, r0, r7
 8000e46:	40fd      	lsrs	r5, r7
 8000e48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e4c:	4323      	orrs	r3, r4
 8000e4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	fb09 5518 	mls	r5, r9, r8, r5
 8000e5a:	0c1c      	lsrs	r4, r3, #16
 8000e5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e60:	fb08 f50e 	mul.w	r5, r8, lr
 8000e64:	42a5      	cmp	r5, r4
 8000e66:	fa02 f201 	lsl.w	r2, r2, r1
 8000e6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e78:	f080 8088 	bcs.w	8000f8c <__udivmoddi4+0x2b4>
 8000e7c:	42a5      	cmp	r5, r4
 8000e7e:	f240 8085 	bls.w	8000f8c <__udivmoddi4+0x2b4>
 8000e82:	f1a8 0802 	sub.w	r8, r8, #2
 8000e86:	4464      	add	r4, ip
 8000e88:	1b64      	subs	r4, r4, r5
 8000e8a:	b29d      	uxth	r5, r3
 8000e8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e90:	fb09 4413 	mls	r4, r9, r3, r4
 8000e94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ea8:	d26c      	bcs.n	8000f84 <__udivmoddi4+0x2ac>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	d96a      	bls.n	8000f84 <__udivmoddi4+0x2ac>
 8000eae:	3b02      	subs	r3, #2
 8000eb0:	4464      	add	r4, ip
 8000eb2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eb6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	42ac      	cmp	r4, r5
 8000ec0:	46c8      	mov	r8, r9
 8000ec2:	46ae      	mov	lr, r5
 8000ec4:	d356      	bcc.n	8000f74 <__udivmoddi4+0x29c>
 8000ec6:	d053      	beq.n	8000f70 <__udivmoddi4+0x298>
 8000ec8:	b156      	cbz	r6, 8000ee0 <__udivmoddi4+0x208>
 8000eca:	ebb0 0208 	subs.w	r2, r0, r8
 8000ece:	eb64 040e 	sbc.w	r4, r4, lr
 8000ed2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed6:	40ca      	lsrs	r2, r1
 8000ed8:	40cc      	lsrs	r4, r1
 8000eda:	4317      	orrs	r7, r2
 8000edc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee8:	f1c3 0120 	rsb	r1, r3, #32
 8000eec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ef0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ef4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ef8:	409d      	lsls	r5, r3
 8000efa:	432a      	orrs	r2, r5
 8000efc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f00:	fa1f fe8c 	uxth.w	lr, ip
 8000f04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f08:	fb07 1510 	mls	r5, r7, r0, r1
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f12:	fb00 f50e 	mul.w	r5, r0, lr
 8000f16:	428d      	cmp	r5, r1
 8000f18:	fa04 f403 	lsl.w	r4, r4, r3
 8000f1c:	d908      	bls.n	8000f30 <__udivmoddi4+0x258>
 8000f1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f26:	d22f      	bcs.n	8000f88 <__udivmoddi4+0x2b0>
 8000f28:	428d      	cmp	r5, r1
 8000f2a:	d92d      	bls.n	8000f88 <__udivmoddi4+0x2b0>
 8000f2c:	3802      	subs	r0, #2
 8000f2e:	4461      	add	r1, ip
 8000f30:	1b49      	subs	r1, r1, r5
 8000f32:	b292      	uxth	r2, r2
 8000f34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f38:	fb07 1115 	mls	r1, r7, r5, r1
 8000f3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f40:	fb05 f10e 	mul.w	r1, r5, lr
 8000f44:	4291      	cmp	r1, r2
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x282>
 8000f48:	eb1c 0202 	adds.w	r2, ip, r2
 8000f4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f50:	d216      	bcs.n	8000f80 <__udivmoddi4+0x2a8>
 8000f52:	4291      	cmp	r1, r2
 8000f54:	d914      	bls.n	8000f80 <__udivmoddi4+0x2a8>
 8000f56:	3d02      	subs	r5, #2
 8000f58:	4462      	add	r2, ip
 8000f5a:	1a52      	subs	r2, r2, r1
 8000f5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f60:	e738      	b.n	8000dd4 <__udivmoddi4+0xfc>
 8000f62:	4631      	mov	r1, r6
 8000f64:	4630      	mov	r0, r6
 8000f66:	e708      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000f68:	4639      	mov	r1, r7
 8000f6a:	e6e6      	b.n	8000d3a <__udivmoddi4+0x62>
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	e6fb      	b.n	8000d68 <__udivmoddi4+0x90>
 8000f70:	4548      	cmp	r0, r9
 8000f72:	d2a9      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f74:	ebb9 0802 	subs.w	r8, r9, r2
 8000f78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	e7a3      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f80:	4645      	mov	r5, r8
 8000f82:	e7ea      	b.n	8000f5a <__udivmoddi4+0x282>
 8000f84:	462b      	mov	r3, r5
 8000f86:	e794      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f88:	4640      	mov	r0, r8
 8000f8a:	e7d1      	b.n	8000f30 <__udivmoddi4+0x258>
 8000f8c:	46d0      	mov	r8, sl
 8000f8e:	e77b      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f90:	3d02      	subs	r5, #2
 8000f92:	4462      	add	r2, ip
 8000f94:	e732      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f96:	4608      	mov	r0, r1
 8000f98:	e70a      	b.n	8000db0 <__udivmoddi4+0xd8>
 8000f9a:	4464      	add	r4, ip
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	e742      	b.n	8000e26 <__udivmoddi4+0x14e>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <IMU_UART_CB>:
#define IMU_DMA_TX hdma_usart3_tx


IMU imu;

void IMU_UART_CB(UART_HandleTypeDef *huart, uint16_t Size) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART3) {
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a1f      	ldr	r2, [pc, #124]	; (8001034 <IMU_UART_CB+0x90>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d11b      	bne.n	8000ff2 <IMU_UART_CB+0x4e>
		imu.IMU_got_data = true;
 8000fba:	4b1f      	ldr	r3, [pc, #124]	; (8001038 <IMU_UART_CB+0x94>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
		imu.IMU_data_Size = Size;
 8000fc2:	4a1d      	ldr	r2, [pc, #116]	; (8001038 <IMU_UART_CB+0x94>)
 8000fc4:	887b      	ldrh	r3, [r7, #2]
 8000fc6:	f8a2 3802 	strh.w	r3, [r2, #2050]	; 0x802
		imu.no_stuck=true;
 8000fca:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <IMU_UART_CB+0x94>)
 8000fcc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24


		HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, imu.IMU_buffer, IMU_BUFFER_SIZE);
 8000fd6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fda:	4917      	ldr	r1, [pc, #92]	; (8001038 <IMU_UART_CB+0x94>)
 8000fdc:	4817      	ldr	r0, [pc, #92]	; (800103c <IMU_UART_CB+0x98>)
 8000fde:	f007 f9f9 	bl	80083d4 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&IMU_DMA_RX, DMA_IT_HT);
 8000fe2:	4b17      	ldr	r3, [pc, #92]	; (8001040 <IMU_UART_CB+0x9c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b15      	ldr	r3, [pc, #84]	; (8001040 <IMU_UART_CB+0x9c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f022 0208 	bic.w	r2, r2, #8
 8000ff0:	601a      	str	r2, [r3, #0]
//		HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, IMU_dma_buffer, IMU_BUFFER_SIZE);
//		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);

	}
	//for uart data overflow safety
	if (Size >= 1024) {
 8000ff2:	887b      	ldrh	r3, [r7, #2]
 8000ff4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ff8:	d317      	bcc.n	800102a <IMU_UART_CB+0x86>
		memset(imu.IMU_buffer, 0, IMU_BUFFER_SIZE);
 8000ffa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ffe:	2100      	movs	r1, #0
 8001000:	480d      	ldr	r0, [pc, #52]	; (8001038 <IMU_UART_CB+0x94>)
 8001002:	f009 f9ff 	bl	800a404 <memset>
		imu.IMU_data_Size=0;
 8001006:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <IMU_UART_CB+0x94>)
 8001008:	2200      	movs	r2, #0
 800100a:	f8a3 2802 	strh.w	r2, [r3, #2050]	; 0x802
		HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, imu.IMU_buffer, IMU_BUFFER_SIZE);
 800100e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001012:	4909      	ldr	r1, [pc, #36]	; (8001038 <IMU_UART_CB+0x94>)
 8001014:	4809      	ldr	r0, [pc, #36]	; (800103c <IMU_UART_CB+0x98>)
 8001016:	f007 f9dd 	bl	80083d4 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&IMU_DMA_RX, DMA_IT_HT);
 800101a:	4b09      	ldr	r3, [pc, #36]	; (8001040 <IMU_UART_CB+0x9c>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	4b07      	ldr	r3, [pc, #28]	; (8001040 <IMU_UART_CB+0x9c>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f022 0208 	bic.w	r2, r2, #8
 8001028:	601a      	str	r2, [r3, #0]

	}
}
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40004800 	.word	0x40004800
 8001038:	20000300 	.word	0x20000300
 800103c:	200019a0 	.word	0x200019a0
 8001040:	20001aa4 	.word	0x20001aa4

08001044 <IMU_Init>:
void imu_callback( XsensEventFlag_t event, XsensEventData_t *mtdata );
void IMU_Init() {
 8001044:	b580      	push	{r7, lr}
 8001046:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
 800104a:	af00      	add	r7, sp, #0
	printf("IMU initializing......\n");
 800104c:	482c      	ldr	r0, [pc, #176]	; (8001100 <IMU_Init+0xbc>)
 800104e:	f009 f8f9 	bl	800a244 <puts>
	//setup DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, imu.IMU_buffer, IMU_BUFFER_SIZE);
 8001052:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001056:	492b      	ldr	r1, [pc, #172]	; (8001104 <IMU_Init+0xc0>)
 8001058:	482b      	ldr	r0, [pc, #172]	; (8001108 <IMU_Init+0xc4>)
 800105a:	f007 f9bb 	bl	80083d4 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&IMU_DMA_RX, DMA_IT_HT);
 800105e:	4b2b      	ldr	r3, [pc, #172]	; (800110c <IMU_Init+0xc8>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b29      	ldr	r3, [pc, #164]	; (800110c <IMU_Init+0xc8>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f022 0208 	bic.w	r2, r2, #8
 800106c:	601a      	str	r2, [r3, #0]

	// Setup custom handler callbacks to catch acknowledgements from IMU
	xsens_mti_override_id_handler(MT_ACK_GOTOCONFIG, 					&handle_ack_gotoconfig);
 800106e:	4928      	ldr	r1, [pc, #160]	; (8001110 <IMU_Init+0xcc>)
 8001070:	2031      	movs	r0, #49	; 0x31
 8001072:	f001 fa75 	bl	8002560 <xsens_mti_override_id_handler>
	xsens_mti_override_id_handler(MT_ACK_GOTOMEASUREMENT,			&handle_ack_gotomeasurement);
 8001076:	4927      	ldr	r1, [pc, #156]	; (8001114 <IMU_Init+0xd0>)
 8001078:	2011      	movs	r0, #17
 800107a:	f001 fa71 	bl	8002560 <xsens_mti_override_id_handler>
	xsens_mti_override_id_handler(MT_ACK_OUTPUTCONFIGURATION, &handle_ack_outputconfiguration);
 800107e:	4926      	ldr	r1, [pc, #152]	; (8001118 <IMU_Init+0xd4>)
 8001080:	20c1      	movs	r0, #193	; 0xc1
 8001082:	f001 fa6d 	bl	8002560 <xsens_mti_override_id_handler>
	xsens_mti_override_id_handler(MT_ACK_RESET, 							&myHandle_WAKEUP_cb);
 8001086:	4925      	ldr	r1, [pc, #148]	; (800111c <IMU_Init+0xd8>)
 8001088:	2041      	movs	r0, #65	; 0x41
 800108a:	f001 fa69 	bl	8002560 <xsens_mti_override_id_handler>

	xsens_interface_t imu_interface_S = XSENS_INTERFACE_RX_TX( &imu_callback, &imu_send_data );
 800108e:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8001092:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 8001096:	4a22      	ldr	r2, [pc, #136]	; (8001120 <IMU_Init+0xdc>)
 8001098:	4618      	mov	r0, r3
 800109a:	4611      	mov	r1, r2
 800109c:	f640 0314 	movw	r3, #2068	; 0x814
 80010a0:	461a      	mov	r2, r3
 80010a2:	f009 fa2d 	bl	800a500 <memcpy>
	imu.imu_interface = imu_interface_S;
 80010a6:	4a17      	ldr	r2, [pc, #92]	; (8001104 <IMU_Init+0xc0>)
 80010a8:	f607 0318 	addw	r3, r7, #2072	; 0x818
 80010ac:	f6a3 0114 	subw	r1, r3, #2068	; 0x814
 80010b0:	f602 0308 	addw	r3, r2, #2056	; 0x808
 80010b4:	f640 0214 	movw	r2, #2068	; 0x814
 80010b8:	4618      	mov	r0, r3
 80010ba:	f009 fa21 	bl	800a500 <memcpy>

	imu.ack_flag = ACK_NONE;
 80010be:	4b11      	ldr	r3, [pc, #68]	; (8001104 <IMU_Init+0xc0>)
 80010c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010c4:	2200      	movs	r2, #0
 80010c6:	771a      	strb	r2, [r3, #28]

	imu.output_Hz = 100;   // Hz acceleration message rate
 80010c8:	4b0e      	ldr	r3, [pc, #56]	; (8001104 <IMU_Init+0xc0>)
 80010ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010ce:	2264      	movs	r2, #100	; 0x64
 80010d0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	imu.imu_state = STATE_STARTUP;
 80010d4:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <IMU_Init+0xc0>)
 80010d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010da:	2200      	movs	r2, #0
 80010dc:	775a      	strb	r2, [r3, #29]
	imu.calided = false;
 80010de:	4b09      	ldr	r3, [pc, #36]	; (8001104 <IMU_Init+0xc0>)
 80010e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010e4:	2200      	movs	r2, #0
 80010e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	IMU_State_mechine();
 80010ea:	f000 f853 	bl	8001194 <IMU_State_mechine>
	printf("IMU:initialization finish.\n");
 80010ee:	480d      	ldr	r0, [pc, #52]	; (8001124 <IMU_Init+0xe0>)
 80010f0:	f009 f8a8 	bl	800a244 <puts>
}
 80010f4:	bf00      	nop
 80010f6:	f607 0718 	addw	r7, r7, #2072	; 0x818
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	0800c198 	.word	0x0800c198
 8001104:	20000300 	.word	0x20000300
 8001108:	200019a0 	.word	0x200019a0
 800110c:	20001aa4 	.word	0x20001aa4
 8001110:	080016d1 	.word	0x080016d1
 8001114:	080016f5 	.word	0x080016f5
 8001118:	08001719 	.word	0x08001719
 800111c:	0800173d 	.word	0x0800173d
 8001120:	0800c1cc 	.word	0x0800c1cc
 8001124:	0800c1b0 	.word	0x0800c1b0

08001128 <IMU_process_data>:

void IMU_process_data() {
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
	if (imu.IMU_got_data) {
 800112e:	4b17      	ldr	r3, [pc, #92]	; (800118c <IMU_process_data+0x64>)
 8001130:	f893 3800 	ldrb.w	r3, [r3, #2048]	; 0x800
 8001134:	2b00      	cmp	r3, #0
 8001136:	d025      	beq.n	8001184 <IMU_process_data+0x5c>
		for (int i = 0; i < imu.IMU_data_Size; i++) {
 8001138:	2300      	movs	r3, #0
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	e00a      	b.n	8001154 <IMU_process_data+0x2c>
			xsens_mti_parse(&imu.imu_interface, imu.IMU_buffer[i]);
 800113e:	4a13      	ldr	r2, [pc, #76]	; (800118c <IMU_process_data+0x64>)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	4413      	add	r3, r2
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	4619      	mov	r1, r3
 8001148:	4811      	ldr	r0, [pc, #68]	; (8001190 <IMU_process_data+0x68>)
 800114a:	f001 f92b 	bl	80023a4 <xsens_mti_parse>
		for (int i = 0; i < imu.IMU_data_Size; i++) {
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	3301      	adds	r3, #1
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	4b0d      	ldr	r3, [pc, #52]	; (800118c <IMU_process_data+0x64>)
 8001156:	f8b3 3802 	ldrh.w	r3, [r3, #2050]	; 0x802
 800115a:	461a      	mov	r2, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4293      	cmp	r3, r2
 8001160:	dbed      	blt.n	800113e <IMU_process_data+0x16>
		}
		//set
		memset(imu.IMU_buffer, imu.IMU_data_Size, IMU_BUFFER_SIZE);
 8001162:	4b0a      	ldr	r3, [pc, #40]	; (800118c <IMU_process_data+0x64>)
 8001164:	f8b3 3802 	ldrh.w	r3, [r3, #2050]	; 0x802
 8001168:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800116c:	4619      	mov	r1, r3
 800116e:	4807      	ldr	r0, [pc, #28]	; (800118c <IMU_process_data+0x64>)
 8001170:	f009 f948 	bl	800a404 <memset>
		imu.IMU_got_data = false;
 8001174:	4b05      	ldr	r3, [pc, #20]	; (800118c <IMU_process_data+0x64>)
 8001176:	2200      	movs	r2, #0
 8001178:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
		imu.IMU_data_Size = 0;
 800117c:	4b03      	ldr	r3, [pc, #12]	; (800118c <IMU_process_data+0x64>)
 800117e:	2200      	movs	r2, #0
 8001180:	f8a3 2802 	strh.w	r2, [r3, #2050]	; 0x802
	}
}
 8001184:	bf00      	nop
 8001186:	3708      	adds	r7, #8
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20000300 	.word	0x20000300
 8001190:	20000b08 	.word	0x20000b08

08001194 <IMU_State_mechine>:

void IMU_State_mechine(){
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0

	switch (imu.imu_state) {
 8001198:	4ba6      	ldr	r3, [pc, #664]	; (8001434 <IMU_State_mechine+0x2a0>)
 800119a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800119e:	7f5b      	ldrb	r3, [r3, #29]
 80011a0:	2b08      	cmp	r3, #8
 80011a2:	f200 8135 	bhi.w	8001410 <IMU_State_mechine+0x27c>
 80011a6:	a201      	add	r2, pc, #4	; (adr r2, 80011ac <IMU_State_mechine+0x18>)
 80011a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ac:	080011d1 	.word	0x080011d1
 80011b0:	080011ff 	.word	0x080011ff
 80011b4:	08001229 	.word	0x08001229
 80011b8:	08001251 	.word	0x08001251
 80011bc:	080012b1 	.word	0x080012b1
 80011c0:	080012e5 	.word	0x080012e5
 80011c4:	0800130f 	.word	0x0800130f
 80011c8:	08001329 	.word	0x08001329
 80011cc:	0800136b 	.word	0x0800136b
	case STATE_STARTUP:
		printf("IMU:Start up...\n");
 80011d0:	4899      	ldr	r0, [pc, #612]	; (8001438 <IMU_State_mechine+0x2a4>)
 80011d2:	f009 f837 	bl	800a244 <puts>
//		xsens_mti_request(&imu.imu_interface, MT_RESET);
		HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, imu.IMU_buffer, IMU_BUFFER_SIZE);
 80011d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011da:	4996      	ldr	r1, [pc, #600]	; (8001434 <IMU_State_mechine+0x2a0>)
 80011dc:	4897      	ldr	r0, [pc, #604]	; (800143c <IMU_State_mechine+0x2a8>)
 80011de:	f007 f8f9 	bl	80083d4 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&IMU_DMA_RX, DMA_IT_HT);
 80011e2:	4b97      	ldr	r3, [pc, #604]	; (8001440 <IMU_State_mechine+0x2ac>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	4b95      	ldr	r3, [pc, #596]	; (8001440 <IMU_State_mechine+0x2ac>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f022 0208 	bic.w	r2, r2, #8
 80011f0:	601a      	str	r2, [r3, #0]

		imu.imu_state = STATE_REQUEST_CONFIG_MODE;
 80011f2:	4b90      	ldr	r3, [pc, #576]	; (8001434 <IMU_State_mechine+0x2a0>)
 80011f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011f8:	2202      	movs	r2, #2
 80011fa:	775a      	strb	r2, [r3, #29]
//			imu.imu_state = STATE_ACK_WAKEUP;
	break;
 80011fc:	e117      	b.n	800142e <IMU_State_mechine+0x29a>

	case STATE_ACK_WAKEUP:
		// Read configuration packet response
		// TODO: MDATA2 odd input handling?

		if (imu.ack_flag == ACK_WAKEUP) {
 80011fe:	4b8d      	ldr	r3, [pc, #564]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001200:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001204:	7f1b      	ldrb	r3, [r3, #28]
 8001206:	2b04      	cmp	r3, #4
 8001208:	f040 8108 	bne.w	800141c <IMU_State_mechine+0x288>
			printf("IMU:IMU is wake...\n");
 800120c:	488d      	ldr	r0, [pc, #564]	; (8001444 <IMU_State_mechine+0x2b0>)
 800120e:	f009 f819 	bl	800a244 <puts>
			imu.ack_flag = ACK_NONE;
 8001212:	4b88      	ldr	r3, [pc, #544]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001214:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001218:	2200      	movs	r2, #0
 800121a:	771a      	strb	r2, [r3, #28]
			imu.imu_state = STATE_REQUEST_CONFIG_MODE;
 800121c:	4b85      	ldr	r3, [pc, #532]	; (8001434 <IMU_State_mechine+0x2a0>)
 800121e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001222:	2202      	movs	r2, #2
 8001224:	775a      	strb	r2, [r3, #29]
		}
	break;
 8001226:	e0f9      	b.n	800141c <IMU_State_mechine+0x288>

	case STATE_REQUEST_CONFIG_MODE:
		printf("IMU:Requesting config mode...\n");
 8001228:	4887      	ldr	r0, [pc, #540]	; (8001448 <IMU_State_mechine+0x2b4>)
 800122a:	f009 f80b 	bl	800a244 <puts>
		xsens_mti_request(&imu.imu_interface, MT_GOTOCONFIG);
 800122e:	2130      	movs	r1, #48	; 0x30
 8001230:	4886      	ldr	r0, [pc, #536]	; (800144c <IMU_State_mechine+0x2b8>)
 8001232:	f001 fafa 	bl	800282a <xsens_mti_request>
		imu.imu_state = STATE_ACK_CONFIG_MODE;
 8001236:	4b7f      	ldr	r3, [pc, #508]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001238:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800123c:	2203      	movs	r2, #3
 800123e:	775a      	strb	r2, [r3, #29]
//		HAL_Delay(100);
		imu.timer_timeOut = HAL_GetTick();
 8001240:	f003 fcf2 	bl	8004c28 <HAL_GetTick>
 8001244:	4603      	mov	r3, r0
 8001246:	4a7b      	ldr	r2, [pc, #492]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001248:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800124c:	6213      	str	r3, [r2, #32]
	break;
 800124e:	e0ee      	b.n	800142e <IMU_State_mechine+0x29a>

	case STATE_ACK_CONFIG_MODE:
		// Wait for GoToConfigAck to return
		// handle_gotoconfigack will fire when it does, and set our flag
		if (imu.ack_flag == ACK_CONFIG) {
 8001250:	4b78      	ldr	r3, [pc, #480]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001252:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001256:	7f1b      	ldrb	r3, [r3, #28]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d10d      	bne.n	8001278 <IMU_State_mechine+0xe4>
			printf("IMU:IMU in config mode\n");
 800125c:	487c      	ldr	r0, [pc, #496]	; (8001450 <IMU_State_mechine+0x2bc>)
 800125e:	f008 fff1 	bl	800a244 <puts>
			imu.ack_flag = ACK_NONE;
 8001262:	4b74      	ldr	r3, [pc, #464]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001264:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001268:	2200      	movs	r2, #0
 800126a:	771a      	strb	r2, [r3, #28]
			imu.imu_state = STATE_SET_OUTPUT_CONFIG;
 800126c:	4b71      	ldr	r3, [pc, #452]	; (8001434 <IMU_State_mechine+0x2a0>)
 800126e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001272:	2204      	movs	r2, #4
 8001274:	775a      	strb	r2, [r3, #29]
		} else if (HAL_GetTick() - imu.timer_timeOut > 2000) {
			imu.timer_timeOut = HAL_GetTick();
			imu.imu_state = STATE_STARTUP;
			printf("IMU:again: ");
		}
	break;
 8001276:	e0d3      	b.n	8001420 <IMU_State_mechine+0x28c>
		} else if (HAL_GetTick() - imu.timer_timeOut > 2000) {
 8001278:	f003 fcd6 	bl	8004c28 <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	4b6d      	ldr	r3, [pc, #436]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001280:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001284:	6a1b      	ldr	r3, [r3, #32]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800128c:	f240 80c8 	bls.w	8001420 <IMU_State_mechine+0x28c>
			imu.timer_timeOut = HAL_GetTick();
 8001290:	f003 fcca 	bl	8004c28 <HAL_GetTick>
 8001294:	4603      	mov	r3, r0
 8001296:	4a67      	ldr	r2, [pc, #412]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001298:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800129c:	6213      	str	r3, [r2, #32]
			imu.imu_state = STATE_STARTUP;
 800129e:	4b65      	ldr	r3, [pc, #404]	; (8001434 <IMU_State_mechine+0x2a0>)
 80012a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012a4:	2200      	movs	r2, #0
 80012a6:	775a      	strb	r2, [r3, #29]
			printf("IMU:again: ");
 80012a8:	486a      	ldr	r0, [pc, #424]	; (8001454 <IMU_State_mechine+0x2c0>)
 80012aa:	f008 ff65 	bl	800a178 <iprintf>
	break;
 80012ae:	e0b7      	b.n	8001420 <IMU_State_mechine+0x28c>

	case STATE_SET_OUTPUT_CONFIG:
		printf("IMU:change Rot Setting\n");
 80012b0:	4869      	ldr	r0, [pc, #420]	; (8001458 <IMU_State_mechine+0x2c4>)
 80012b2:	f008 ffc7 	bl	800a244 <puts>
//			changeRotMatrix(imu, bool Frame, float x, float y, float z);
//		changeRotMatrix(1, 0, 0, 0);
		}
//		changeRotMatrix(0, 0, 1.570795, 0);

		printf("IMU:Setting output rate to %d Hz\n", imu.output_Hz);
 80012b6:	4b5f      	ldr	r3, [pc, #380]	; (8001434 <IMU_State_mechine+0x2a0>)
 80012b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012bc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80012c0:	4619      	mov	r1, r3
 80012c2:	4866      	ldr	r0, [pc, #408]	; (800145c <IMU_State_mechine+0x2c8>)
 80012c4:	f008 ff58 	bl	800a178 <iprintf>
		changeOutputRate(imu.output_Hz);
 80012c8:	4b5a      	ldr	r3, [pc, #360]	; (8001434 <IMU_State_mechine+0x2a0>)
 80012ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012ce:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80012d2:	4618      	mov	r0, r3
 80012d4:	f000 fa58 	bl	8001788 <changeOutputRate>



		imu.imu_state = STATE_ACK_OUTPUT_CONFIG;
 80012d8:	4b56      	ldr	r3, [pc, #344]	; (8001434 <IMU_State_mechine+0x2a0>)
 80012da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012de:	2205      	movs	r2, #5
 80012e0:	775a      	strb	r2, [r3, #29]
	break;
 80012e2:	e0a4      	b.n	800142e <IMU_State_mechine+0x29a>

	case STATE_ACK_OUTPUT_CONFIG:
		// Read configuration packet response
		// TODO: MDATA2 odd input handling?

		if (imu.ack_flag == ACK_CONFIGURED) {
 80012e4:	4b53      	ldr	r3, [pc, #332]	; (8001434 <IMU_State_mechine+0x2a0>)
 80012e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012ea:	7f1b      	ldrb	r3, [r3, #28]
 80012ec:	2b03      	cmp	r3, #3
 80012ee:	f040 8099 	bne.w	8001424 <IMU_State_mechine+0x290>
			printf("IMU:IMU confirmed config...\n");
 80012f2:	485b      	ldr	r0, [pc, #364]	; (8001460 <IMU_State_mechine+0x2cc>)
 80012f4:	f008 ffa6 	bl	800a244 <puts>
			imu.imu_state = STATE_REQUEST_MEASUREMENT_MODE;
 80012f8:	4b4e      	ldr	r3, [pc, #312]	; (8001434 <IMU_State_mechine+0x2a0>)
 80012fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012fe:	2206      	movs	r2, #6
 8001300:	775a      	strb	r2, [r3, #29]
			imu.ack_flag = ACK_NONE;
 8001302:	4b4c      	ldr	r3, [pc, #304]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001304:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001308:	2200      	movs	r2, #0
 800130a:	771a      	strb	r2, [r3, #28]
		}
	break;
 800130c:	e08a      	b.n	8001424 <IMU_State_mechine+0x290>

	case STATE_REQUEST_MEASUREMENT_MODE:
		printf("IMU:Requesting measurement mode...\n");
 800130e:	4855      	ldr	r0, [pc, #340]	; (8001464 <IMU_State_mechine+0x2d0>)
 8001310:	f008 ff98 	bl	800a244 <puts>
		xsens_mti_request(&imu.imu_interface, MT_GOTOMEASUREMENT);
 8001314:	2110      	movs	r1, #16
 8001316:	484d      	ldr	r0, [pc, #308]	; (800144c <IMU_State_mechine+0x2b8>)
 8001318:	f001 fa87 	bl	800282a <xsens_mti_request>
		imu.imu_state = STATE_ACK_MEASUREMENT_MODE;
 800131c:	4b45      	ldr	r3, [pc, #276]	; (8001434 <IMU_State_mechine+0x2a0>)
 800131e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001322:	2207      	movs	r2, #7
 8001324:	775a      	strb	r2, [r3, #29]
		break;
 8001326:	e082      	b.n	800142e <IMU_State_mechine+0x29a>

	case STATE_ACK_MEASUREMENT_MODE:
		// Wait x in this mode before attempting to configure different settings

		if (imu.ack_flag == ACK_MEASUREMENT) {
 8001328:	4b42      	ldr	r3, [pc, #264]	; (8001434 <IMU_State_mechine+0x2a0>)
 800132a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800132e:	7f1b      	ldrb	r3, [r3, #28]
 8001330:	2b02      	cmp	r3, #2
 8001332:	d179      	bne.n	8001428 <IMU_State_mechine+0x294>
			// Go back to the start of the settings flow
			imu.imu_state = STATE_RUNNING;
 8001334:	4b3f      	ldr	r3, [pc, #252]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001336:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800133a:	2208      	movs	r2, #8
 800133c:	775a      	strb	r2, [r3, #29]
			imu.ack_flag = ACK_NONE;
 800133e:	4b3d      	ldr	r3, [pc, #244]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001340:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001344:	2200      	movs	r2, #0
 8001346:	771a      	strb	r2, [r3, #28]
			printf("start running\n");
 8001348:	4847      	ldr	r0, [pc, #284]	; (8001468 <IMU_State_mechine+0x2d4>)
 800134a:	f008 ff7b 	bl	800a244 <puts>
			imu.timer_timeOut = HAL_GetTick();
 800134e:	f003 fc6b 	bl	8004c28 <HAL_GetTick>
 8001352:	4603      	mov	r3, r0
 8001354:	4a37      	ldr	r2, [pc, #220]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001356:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800135a:	6213      	str	r3, [r2, #32]
			imu.no_stuck=true;
 800135c:	4b35      	ldr	r3, [pc, #212]	; (8001434 <IMU_State_mechine+0x2a0>)
 800135e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001362:	2201      	movs	r2, #1
 8001364:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}
	break;
 8001368:	e05e      	b.n	8001428 <IMU_State_mechine+0x294>

	case STATE_RUNNING:
		if(imu.IMU_got_data == true){
 800136a:	4b32      	ldr	r3, [pc, #200]	; (8001434 <IMU_State_mechine+0x2a0>)
 800136c:	f893 3800 	ldrb.w	r3, [r3, #2048]	; 0x800
 8001370:	2b00      	cmp	r3, #0
 8001372:	d00d      	beq.n	8001390 <IMU_State_mechine+0x1fc>
			imu.timer_timeOut = HAL_GetTick();
 8001374:	f003 fc58 	bl	8004c28 <HAL_GetTick>
 8001378:	4603      	mov	r3, r0
 800137a:	4a2e      	ldr	r2, [pc, #184]	; (8001434 <IMU_State_mechine+0x2a0>)
 800137c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001380:	6213      	str	r3, [r2, #32]
			imu.no_stuck=true;
 8001382:	4b2c      	ldr	r3, [pc, #176]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001384:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001388:	2201      	movs	r2, #1
 800138a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800138e:	e02a      	b.n	80013e6 <IMU_State_mechine+0x252>
		}else if((imu.no_stuck == false) && (HAL_GetTick() - imu.timer_timeOut > 2000)){
 8001390:	4b28      	ldr	r3, [pc, #160]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001392:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001396:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800139a:	f083 0301 	eor.w	r3, r3, #1
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d01a      	beq.n	80013da <IMU_State_mechine+0x246>
 80013a4:	f003 fc40 	bl	8004c28 <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	4b22      	ldr	r3, [pc, #136]	; (8001434 <IMU_State_mechine+0x2a0>)
 80013ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013b0:	6a1b      	ldr	r3, [r3, #32]
 80013b2:	1ad3      	subs	r3, r2, r3
 80013b4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80013b8:	d90f      	bls.n	80013da <IMU_State_mechine+0x246>

			printf("recieve error\n");
 80013ba:	482c      	ldr	r0, [pc, #176]	; (800146c <IMU_State_mechine+0x2d8>)
 80013bc:	f008 ff42 	bl	800a244 <puts>
			imu.imu_state = STATE_REQUEST_CONFIG_MODE;
 80013c0:	4b1c      	ldr	r3, [pc, #112]	; (8001434 <IMU_State_mechine+0x2a0>)
 80013c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013c6:	2202      	movs	r2, #2
 80013c8:	775a      	strb	r2, [r3, #29]
			imu.timer_timeOut = HAL_GetTick();
 80013ca:	f003 fc2d 	bl	8004c28 <HAL_GetTick>
 80013ce:	4603      	mov	r3, r0
 80013d0:	4a18      	ldr	r2, [pc, #96]	; (8001434 <IMU_State_mechine+0x2a0>)
 80013d2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80013d6:	6213      	str	r3, [r2, #32]
 80013d8:	e005      	b.n	80013e6 <IMU_State_mechine+0x252>

		}else{
			imu.no_stuck=false;
 80013da:	4b16      	ldr	r3, [pc, #88]	; (8001434 <IMU_State_mechine+0x2a0>)
 80013dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}

		if(imu.calided == false){
 80013e6:	4b13      	ldr	r3, [pc, #76]	; (8001434 <IMU_State_mechine+0x2a0>)
 80013e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013ec:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80013f0:	f083 0301 	eor.w	r3, r3, #1
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d018      	beq.n	800142c <IMU_State_mechine+0x298>
			xsens_mti_reset_orientation(&imu.imu_interface, XSENS_ORIENTATION_ALIGNMENT_RESET);
 80013fa:	2104      	movs	r1, #4
 80013fc:	4813      	ldr	r0, [pc, #76]	; (800144c <IMU_State_mechine+0x2b8>)
 80013fe:	f001 fa53 	bl	80028a8 <xsens_mti_reset_orientation>
			imu.calided = true;
 8001402:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001404:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001408:	2201      	movs	r2, #1
 800140a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
//				imu.imu_state = STATE_REQUEST_CONFIG_MODE;
//			}
//

//		}
	break;
 800140e:	e00d      	b.n	800142c <IMU_State_mechine+0x298>
	default:
		// Oops!
		imu.imu_state = STATE_STARTUP;
 8001410:	4b08      	ldr	r3, [pc, #32]	; (8001434 <IMU_State_mechine+0x2a0>)
 8001412:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001416:	2200      	movs	r2, #0
 8001418:	775a      	strb	r2, [r3, #29]
		break;
 800141a:	e008      	b.n	800142e <IMU_State_mechine+0x29a>
	break;
 800141c:	bf00      	nop
 800141e:	e006      	b.n	800142e <IMU_State_mechine+0x29a>
	break;
 8001420:	bf00      	nop
 8001422:	e004      	b.n	800142e <IMU_State_mechine+0x29a>
	break;
 8001424:	bf00      	nop
 8001426:	e002      	b.n	800142e <IMU_State_mechine+0x29a>
	break;
 8001428:	bf00      	nop
 800142a:	e000      	b.n	800142e <IMU_State_mechine+0x29a>
	break;
 800142c:	bf00      	nop
	}
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000300 	.word	0x20000300
 8001438:	0800c9e0 	.word	0x0800c9e0
 800143c:	200019a0 	.word	0x200019a0
 8001440:	20001aa4 	.word	0x20001aa4
 8001444:	0800c9f0 	.word	0x0800c9f0
 8001448:	0800ca04 	.word	0x0800ca04
 800144c:	20000b08 	.word	0x20000b08
 8001450:	0800ca24 	.word	0x0800ca24
 8001454:	0800ca3c 	.word	0x0800ca3c
 8001458:	0800ca48 	.word	0x0800ca48
 800145c:	0800ca60 	.word	0x0800ca60
 8001460:	0800ca84 	.word	0x0800ca84
 8001464:	0800caa0 	.word	0x0800caa0
 8001468:	0800cac4 	.word	0x0800cac4
 800146c:	0800cad4 	.word	0x0800cad4

08001470 <imu_callback>:

void imu_callback(XsensEventFlag_t event, XsensEventData_t *mtdata) {
 8001470:	b590      	push	{r4, r7, lr}
 8001472:	b09b      	sub	sp, #108	; 0x6c
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	6639      	str	r1, [r7, #96]	; 0x60
 800147a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	switch (event) {
 800147e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001482:	2b1c      	cmp	r3, #28
 8001484:	f200 811e 	bhi.w	80016c4 <imu_callback+0x254>
 8001488:	a201      	add	r2, pc, #4	; (adr r2, 8001490 <imu_callback+0x20>)
 800148a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800148e:	bf00      	nop
 8001490:	08001505 	.word	0x08001505
 8001494:	080016c5 	.word	0x080016c5
 8001498:	080016c5 	.word	0x080016c5
 800149c:	080016c5 	.word	0x080016c5
 80014a0:	080016c5 	.word	0x080016c5
 80014a4:	0800151d 	.word	0x0800151d
 80014a8:	080016c5 	.word	0x080016c5
 80014ac:	080016c5 	.word	0x080016c5
 80014b0:	080016c5 	.word	0x080016c5
 80014b4:	080016c5 	.word	0x080016c5
 80014b8:	080016c5 	.word	0x080016c5
 80014bc:	080015b9 	.word	0x080015b9
 80014c0:	08001589 	.word	0x08001589
 80014c4:	080016c5 	.word	0x080016c5
 80014c8:	08001559 	.word	0x08001559
 80014cc:	080016c5 	.word	0x080016c5
 80014d0:	080016c5 	.word	0x080016c5
 80014d4:	080016c5 	.word	0x080016c5
 80014d8:	080016c5 	.word	0x080016c5
 80014dc:	080016c5 	.word	0x080016c5
 80014e0:	080016c5 	.word	0x080016c5
 80014e4:	08001615 	.word	0x08001615
 80014e8:	080016c5 	.word	0x080016c5
 80014ec:	080016c5 	.word	0x080016c5
 80014f0:	080016c5 	.word	0x080016c5
 80014f4:	0800162d 	.word	0x0800162d
 80014f8:	08001653 	.word	0x08001653
 80014fc:	0800166b 	.word	0x0800166b
 8001500:	080015e7 	.word	0x080015e7
	case XSENS_EVT_TEMPERATURE:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT) {
 8001504:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2b0a      	cmp	r3, #10
 800150a:	f040 80c8 	bne.w	800169e <imu_callback+0x22e>
			imu.temp = mtdata->data.f4;
 800150e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001510:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001512:	4a6e      	ldr	r2, [pc, #440]	; (80016cc <imu_callback+0x25c>)
 8001514:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001518:	6293      	str	r3, [r2, #40]	; 0x28
//			printf("get Temp\n");
		}
	break;
 800151a:	e0c0      	b.n	800169e <imu_callback+0x22e>

	case XSENS_EVT_QUATERNION:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT4) {
 800151c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	2b0d      	cmp	r3, #13
 8001522:	f040 80be 	bne.w	80016a2 <imu_callback+0x232>
			imu.quaternionWXYZ[0] = mtdata->data.f4x4[0];
 8001526:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001528:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800152a:	4a68      	ldr	r2, [pc, #416]	; (80016cc <imu_callback+0x25c>)
 800152c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001530:	62d3      	str	r3, [r2, #44]	; 0x2c
			imu.quaternionWXYZ[1] = mtdata->data.f4x4[1];
 8001532:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001534:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001536:	4a65      	ldr	r2, [pc, #404]	; (80016cc <imu_callback+0x25c>)
 8001538:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800153c:	6313      	str	r3, [r2, #48]	; 0x30
			imu.quaternionWXYZ[2] = mtdata->data.f4x4[2];
 800153e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001542:	4a62      	ldr	r2, [pc, #392]	; (80016cc <imu_callback+0x25c>)
 8001544:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001548:	6353      	str	r3, [r2, #52]	; 0x34
			imu.quaternionWXYZ[3] = mtdata->data.f4x4[3];
 800154a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800154c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800154e:	4a5f      	ldr	r2, [pc, #380]	; (80016cc <imu_callback+0x25c>)
 8001550:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001554:	6393      	str	r3, [r2, #56]	; 0x38
//			printf("get Quat\n");
		}
	break;
 8001556:	e0a4      	b.n	80016a2 <imu_callback+0x232>

	case XSENS_EVT_RATE_OF_TURN:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT3) {
 8001558:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b0c      	cmp	r3, #12
 800155e:	f040 80a2 	bne.w	80016a6 <imu_callback+0x236>
			imu.rateOfTurnXYZ[0] = mtdata->data.f4x3[0];
 8001562:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001564:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001566:	4a59      	ldr	r2, [pc, #356]	; (80016cc <imu_callback+0x25c>)
 8001568:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800156c:	63d3      	str	r3, [r2, #60]	; 0x3c
			imu.rateOfTurnXYZ[1] = mtdata->data.f4x3[1];
 800156e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001570:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001572:	4a56      	ldr	r2, [pc, #344]	; (80016cc <imu_callback+0x25c>)
 8001574:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001578:	6413      	str	r3, [r2, #64]	; 0x40
			imu.rateOfTurnXYZ[2] = mtdata->data.f4x3[2];
 800157a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800157c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800157e:	4a53      	ldr	r2, [pc, #332]	; (80016cc <imu_callback+0x25c>)
 8001580:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001584:	6453      	str	r3, [r2, #68]	; 0x44
//      printf("get Rot\n");
		}
	break;
 8001586:	e08e      	b.n	80016a6 <imu_callback+0x236>

	case XSENS_EVT_FREE_ACCELERATION:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT3) {
 8001588:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b0c      	cmp	r3, #12
 800158e:	f040 808c 	bne.w	80016aa <imu_callback+0x23a>
			imu.freeAccelerationXYZ[0] = mtdata->data.f4x3[0];
 8001592:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001594:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001596:	4a4d      	ldr	r2, [pc, #308]	; (80016cc <imu_callback+0x25c>)
 8001598:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800159c:	6493      	str	r3, [r2, #72]	; 0x48
			imu.freeAccelerationXYZ[1] = mtdata->data.f4x3[1];
 800159e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80015a2:	4a4a      	ldr	r2, [pc, #296]	; (80016cc <imu_callback+0x25c>)
 80015a4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015a8:	64d3      	str	r3, [r2, #76]	; 0x4c
			imu.freeAccelerationXYZ[2] = mtdata->data.f4x3[2];
 80015aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ae:	4a47      	ldr	r2, [pc, #284]	; (80016cc <imu_callback+0x25c>)
 80015b0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015b4:	6513      	str	r3, [r2, #80]	; 0x50
//      printf("get Facc\n");
		}
	break;
 80015b6:	e078      	b.n	80016aa <imu_callback+0x23a>

	case XSENS_EVT_ACCELERATION:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT3) {
 80015b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b0c      	cmp	r3, #12
 80015be:	d176      	bne.n	80016ae <imu_callback+0x23e>
			imu.accelerationXYZ[0] = mtdata->data.f4x3[0];
 80015c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80015c4:	4a41      	ldr	r2, [pc, #260]	; (80016cc <imu_callback+0x25c>)
 80015c6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015ca:	6553      	str	r3, [r2, #84]	; 0x54
			imu.accelerationXYZ[1] = mtdata->data.f4x3[1];
 80015cc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80015d0:	4a3e      	ldr	r2, [pc, #248]	; (80016cc <imu_callback+0x25c>)
 80015d2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015d6:	6593      	str	r3, [r2, #88]	; 0x58
			imu.accelerationXYZ[2] = mtdata->data.f4x3[2];
 80015d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015dc:	4a3b      	ldr	r2, [pc, #236]	; (80016cc <imu_callback+0x25c>)
 80015de:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015e2:	65d3      	str	r3, [r2, #92]	; 0x5c
//       printf("get Facc\n");
		}
	break;
 80015e4:	e063      	b.n	80016ae <imu_callback+0x23e>

	case XSENS_EVT_GNSS_PVT_DATA:
		if (mtdata->type == XSENS_EVT_TYPE_GNSS_DATA) {
 80015e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	2b2d      	cmp	r3, #45	; 0x2d
 80015ec:	d161      	bne.n	80016b2 <imu_callback+0x242>
			imu.myGnssData = gnssPvt_parse(mtdata->gnssPvtData);
 80015ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015f0:	1c9a      	adds	r2, r3, #2
 80015f2:	4b36      	ldr	r3, [pc, #216]	; (80016cc <imu_callback+0x25c>)
 80015f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80015f8:	461c      	mov	r4, r3
 80015fa:	463b      	mov	r3, r7
 80015fc:	4611      	mov	r1, r2
 80015fe:	4618      	mov	r0, r3
 8001600:	f000 f991 	bl	8001926 <gnssPvt_parse>
 8001604:	f104 0360 	add.w	r3, r4, #96	; 0x60
 8001608:	4639      	mov	r1, r7
 800160a:	2260      	movs	r2, #96	; 0x60
 800160c:	4618      	mov	r0, r3
 800160e:	f008 ff77 	bl	800a500 <memcpy>
//       printf("get Gnss data\n");
		}
	break;
 8001612:	e04e      	b.n	80016b2 <imu_callback+0x242>

	case XSENS_EVT_STATUS_WORD:
		if (mtdata->type == XSENS_EVT_TYPE_U32) {
 8001614:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b03      	cmp	r3, #3
 800161a:	d14c      	bne.n	80016b6 <imu_callback+0x246>
			imu.status = mtdata->data.u4;
 800161c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800161e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001620:	4a2a      	ldr	r2, [pc, #168]	; (80016cc <imu_callback+0x25c>)
 8001622:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001626:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
//			printf("get Sword\n");
		}
	break;
 800162a:	e044      	b.n	80016b6 <imu_callback+0x246>
//      printf("get Facc\n");
		}
	break;

	case XSENS_EVT_LAT_LON:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT2) {
 800162c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b0b      	cmp	r3, #11
 8001632:	d142      	bne.n	80016ba <imu_callback+0x24a>
			imu.latitude = mtdata->data.f4x2[0];
 8001634:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001636:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001638:	4a24      	ldr	r2, [pc, #144]	; (80016cc <imu_callback+0x25c>)
 800163a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800163e:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
			imu.longitude = mtdata->data.f4x2[1];
 8001642:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001644:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001646:	4a21      	ldr	r2, [pc, #132]	; (80016cc <imu_callback+0x25c>)
 8001648:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800164c:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
//			printf("get LatLon\n");
		}
	break;
 8001650:	e033      	b.n	80016ba <imu_callback+0x24a>

	case XSENS_EVT_ALTITUDE_ELLIPSOID:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT) {
 8001652:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	2b0a      	cmp	r3, #10
 8001658:	d131      	bne.n	80016be <imu_callback+0x24e>
			imu.altitudeEllip = mtdata->data.f4;
 800165a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800165c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800165e:	4a1b      	ldr	r2, [pc, #108]	; (80016cc <imu_callback+0x25c>)
 8001660:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001664:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
//			printf("get Alt\n");
		}
	break;
 8001668:	e029      	b.n	80016be <imu_callback+0x24e>

	case XSENS_EVT_VELOCITY_XYZ:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT3) {
 800166a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	2b0c      	cmp	r3, #12
 8001670:	d127      	bne.n	80016c2 <imu_callback+0x252>
			imu.velocityXYZ[0] = mtdata->data.f4x3[0];
 8001672:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001674:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001676:	4a15      	ldr	r2, [pc, #84]	; (80016cc <imu_callback+0x25c>)
 8001678:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800167c:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
			imu.velocityXYZ[1] = mtdata->data.f4x3[1];
 8001680:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001682:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001684:	4a11      	ldr	r2, [pc, #68]	; (80016cc <imu_callback+0x25c>)
 8001686:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800168a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
			imu.velocityXYZ[2] = mtdata->data.f4x3[2];
 800168e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001692:	4a0e      	ldr	r2, [pc, #56]	; (80016cc <imu_callback+0x25c>)
 8001694:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001698:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
//			printf("get Vel\n");
		}
	break;
 800169c:	e011      	b.n	80016c2 <imu_callback+0x252>
	break;
 800169e:	bf00      	nop
 80016a0:	e010      	b.n	80016c4 <imu_callback+0x254>
	break;
 80016a2:	bf00      	nop
 80016a4:	e00e      	b.n	80016c4 <imu_callback+0x254>
	break;
 80016a6:	bf00      	nop
 80016a8:	e00c      	b.n	80016c4 <imu_callback+0x254>
	break;
 80016aa:	bf00      	nop
 80016ac:	e00a      	b.n	80016c4 <imu_callback+0x254>
	break;
 80016ae:	bf00      	nop
 80016b0:	e008      	b.n	80016c4 <imu_callback+0x254>
	break;
 80016b2:	bf00      	nop
 80016b4:	e006      	b.n	80016c4 <imu_callback+0x254>
	break;
 80016b6:	bf00      	nop
 80016b8:	e004      	b.n	80016c4 <imu_callback+0x254>
	break;
 80016ba:	bf00      	nop
 80016bc:	e002      	b.n	80016c4 <imu_callback+0x254>
	break;
 80016be:	bf00      	nop
 80016c0:	e000      	b.n	80016c4 <imu_callback+0x254>
	break;
 80016c2:	bf00      	nop

	}
}
 80016c4:	bf00      	nop
 80016c6:	376c      	adds	r7, #108	; 0x6c
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd90      	pop	{r4, r7, pc}
 80016cc:	20000300 	.word	0x20000300

080016d0 <handle_ack_gotoconfig>:

// Command ACK callback functions
void handle_ack_gotoconfig(xsens_packet_buffer_t *packet) {
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
	imu.ack_flag = ACK_CONFIG;
 80016d8:	4b05      	ldr	r3, [pc, #20]	; (80016f0 <handle_ack_gotoconfig+0x20>)
 80016da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016de:	2201      	movs	r2, #1
 80016e0:	771a      	strb	r2, [r3, #28]
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	20000300 	.word	0x20000300

080016f4 <handle_ack_gotomeasurement>:

void handle_ack_gotomeasurement(xsens_packet_buffer_t *packet) {
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
	imu.ack_flag = ACK_MEASUREMENT;
 80016fc:	4b05      	ldr	r3, [pc, #20]	; (8001714 <handle_ack_gotomeasurement+0x20>)
 80016fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001702:	2202      	movs	r2, #2
 8001704:	771a      	strb	r2, [r3, #28]
}
 8001706:	bf00      	nop
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	20000300 	.word	0x20000300

08001718 <handle_ack_outputconfiguration>:

void handle_ack_outputconfiguration(xsens_packet_buffer_t *packet) {
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
	imu.ack_flag = ACK_CONFIGURED;
 8001720:	4b05      	ldr	r3, [pc, #20]	; (8001738 <handle_ack_outputconfiguration+0x20>)
 8001722:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001726:	2203      	movs	r2, #3
 8001728:	771a      	strb	r2, [r3, #28]
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	20000300 	.word	0x20000300

0800173c <myHandle_WAKEUP_cb>:

void myHandle_WAKEUP_cb(xsens_packet_buffer_t *packet) {
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	imu.ack_flag = ACK_WAKEUP;
 8001744:	4b05      	ldr	r3, [pc, #20]	; (800175c <myHandle_WAKEUP_cb+0x20>)
 8001746:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800174a:	2204      	movs	r2, #4
 800174c:	771a      	strb	r2, [r3, #28]
	printf("get Wake up\n");
 800174e:	4804      	ldr	r0, [pc, #16]	; (8001760 <myHandle_WAKEUP_cb+0x24>)
 8001750:	f008 fd78 	bl	800a244 <puts>
}
 8001754:	bf00      	nop
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000300 	.word	0x20000300
 8001760:	0800cae4 	.word	0x0800cae4

08001764 <imu_send_data>:

// The library calls this function to send packets to the IMU
void imu_send_data( uint8_t *data, uint16_t length ) {
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	460b      	mov	r3, r1
 800176e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit_DMA(&IMU_uart, data, length);
 8001770:	887b      	ldrh	r3, [r7, #2]
 8001772:	461a      	mov	r2, r3
 8001774:	6879      	ldr	r1, [r7, #4]
 8001776:	4803      	ldr	r0, [pc, #12]	; (8001784 <imu_send_data+0x20>)
 8001778:	f006 fdae 	bl	80082d8 <HAL_UART_Transmit_DMA>
}
 800177c:	bf00      	nop
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	200019a0 	.word	0x200019a0

08001788 <changeOutputRate>:
		rotPacket.payload[i + 3] = rotData.data.u4;
	}
	xsens_mti_send(&imu.imu_interface, &rotPacket);
}

void changeOutputRate(int output_rate){
 8001788:	b580      	push	{r7, lr}
 800178a:	b08e      	sub	sp, #56	; 0x38
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
	XsensFrequencyConfig_t settings[] = {
 8001790:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8001794:	81bb      	strh	r3, [r7, #12]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	b29b      	uxth	r3, r3
 800179a:	81fb      	strh	r3, [r7, #14]
 800179c:	f242 0310 	movw	r3, #8208	; 0x2010
 80017a0:	823b      	strh	r3, [r7, #16]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	827b      	strh	r3, [r7, #18]
 80017a8:	f248 0320 	movw	r3, #32800	; 0x8020
 80017ac:	82bb      	strh	r3, [r7, #20]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	82fb      	strh	r3, [r7, #22]
 80017b4:	f244 0330 	movw	r3, #16432	; 0x4030
 80017b8:	833b      	strh	r3, [r7, #24]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	b29b      	uxth	r3, r3
 80017be:	837b      	strh	r3, [r7, #26]
 80017c0:	f244 0320 	movw	r3, #16416	; 0x4020
 80017c4:	83bb      	strh	r3, [r7, #28]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	b29b      	uxth	r3, r3
 80017ca:	83fb      	strh	r3, [r7, #30]
 80017cc:	f247 0310 	movw	r3, #28688	; 0x7010
 80017d0:	843b      	strh	r3, [r7, #32]
 80017d2:	2304      	movs	r3, #4
 80017d4:	847b      	strh	r3, [r7, #34]	; 0x22
 80017d6:	f24e 0320 	movw	r3, #57376	; 0xe020
 80017da:	84bb      	strh	r3, [r7, #36]	; 0x24
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	b29b      	uxth	r3, r3
 80017e0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80017e2:	f245 0330 	movw	r3, #20528	; 0x5030
 80017e6:	853b      	strh	r3, [r7, #40]	; 0x28
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	857b      	strh	r3, [r7, #42]	; 0x2a
 80017ee:	f245 0340 	movw	r3, #20544	; 0x5040
 80017f2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80017f4:	2304      	movs	r3, #4
 80017f6:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80017f8:	f245 0320 	movw	r3, #20512	; 0x5020
 80017fc:	863b      	strh	r3, [r7, #48]	; 0x30
 80017fe:	2304      	movs	r3, #4
 8001800:	867b      	strh	r3, [r7, #50]	; 0x32
 8001802:	f24d 0310 	movw	r3, #53264	; 0xd010
 8001806:	86bb      	strh	r3, [r7, #52]	; 0x34
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	b29b      	uxth	r3, r3
 800180c:	86fb      	strh	r3, [r7, #54]	; 0x36
		{ .id = XDI_ALTITUDE_ELLIPSOID, .frequency = 4 },
		{ .id =	XDI_VELOCITY_XYZ, 			.frequency = output_rate },
//		  { .id = XSENS_IDENTIFIER_FORMAT(XDI_QUATERNION, XSENS_FLOAT_FIXED1220, XSENS_COORD_ENU), .frequency = 100 },
	};

	xsens_mti_set_configuration(&imu.imu_interface, settings, XSENS_ARR_ELEM(settings));
 800180e:	f107 030c 	add.w	r3, r7, #12
 8001812:	220b      	movs	r2, #11
 8001814:	4619      	mov	r1, r3
 8001816:	4803      	ldr	r0, [pc, #12]	; (8001824 <changeOutputRate+0x9c>)
 8001818:	f001 f88b 	bl	8002932 <xsens_mti_set_configuration>

}
 800181c:	bf00      	nop
 800181e:	3738      	adds	r7, #56	; 0x38
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20000b08 	.word	0x20000b08

08001828 <f32_to_f16>:
 *      Author: liu willy
 */

#include "IMU_rel/float16Tool.h"

void f32_to_f16(f32_t *fIn, f16_t *u){
 8001828:	b480      	push	{r7}
 800182a:	b08b      	sub	sp, #44	; 0x2c
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
    f32_t f32inf = { 255UL << 23 };
 8001832:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 8001836:	617b      	str	r3, [r7, #20]
    f32_t f16inf = { 31UL << 23 };
 8001838:	f04f 6378 	mov.w	r3, #260046848	; 0xf800000
 800183c:	613b      	str	r3, [r7, #16]
    f32_t magic = { 15UL << 23 };
 800183e:	f04f 63f0 	mov.w	r3, #125829120	; 0x7800000
 8001842:	60fb      	str	r3, [r7, #12]
    const uint32_t sign_mask = 0x80000000U;
 8001844:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001848:	623b      	str	r3, [r7, #32]
    const uint32_t round_mask = ~0xFFFU;
 800184a:	4b23      	ldr	r3, [pc, #140]	; (80018d8 <f32_to_f16+0xb0>)
 800184c:	61fb      	str	r3, [r7, #28]

    f32_t in;
    in.f = fIn->f;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	60bb      	str	r3, [r7, #8]
    uint32_t sign = in.u32 & sign_mask;
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	6a3a      	ldr	r2, [r7, #32]
 8001858:	4013      	ands	r3, r2
 800185a:	61bb      	str	r3, [r7, #24]
    in.u32 ^= sign;
 800185c:	68ba      	ldr	r2, [r7, #8]
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	4053      	eors	r3, r2
 8001862:	60bb      	str	r3, [r7, #8]

    uint16_t out = 0;
 8001864:	2300      	movs	r3, #0
 8001866:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (in.u32 >= f32inf.u32)
 8001868:	68ba      	ldr	r2, [r7, #8]
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	429a      	cmp	r2, r3
 800186e:	d30a      	bcc.n	8001886 <f32_to_f16+0x5e>
    {
        out = (in.u32 > f32inf.u32) ? (uint16_t)0x7FFFU : (uint16_t)0x7C00U;
 8001870:	68ba      	ldr	r2, [r7, #8]
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	429a      	cmp	r2, r3
 8001876:	d902      	bls.n	800187e <f32_to_f16+0x56>
 8001878:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800187c:	e001      	b.n	8001882 <f32_to_f16+0x5a>
 800187e:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8001882:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001884:	e018      	b.n	80018b8 <f32_to_f16+0x90>
    }
    else
    {
        in.u32 &= round_mask;
 8001886:	68ba      	ldr	r2, [r7, #8]
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	4013      	ands	r3, r2
 800188c:	60bb      	str	r3, [r7, #8]
        in.f *= magic.f;
 800188e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001892:	edd7 7a03 	vldr	s15, [r7, #12]
 8001896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800189a:	edc7 7a02 	vstr	s15, [r7, #8]
        in.u32 -= round_mask;
 800189e:	68ba      	ldr	r2, [r7, #8]
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	60bb      	str	r3, [r7, #8]
        if (in.u32 > f16inf.u32)
 80018a6:	68ba      	ldr	r2, [r7, #8]
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d901      	bls.n	80018b2 <f32_to_f16+0x8a>
        {
            in.u32 = f16inf.u32;
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	60bb      	str	r3, [r7, #8]
        }
        out = (uint16_t)(in.u32 >> 13);
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	0b5b      	lsrs	r3, r3, #13
 80018b6:	84fb      	strh	r3, [r7, #38]	; 0x26
    }

    out |= (uint16_t)(sign >> 16);
 80018b8:	69bb      	ldr	r3, [r7, #24]
 80018ba:	0c1b      	lsrs	r3, r3, #16
 80018bc:	b29a      	uxth	r2, r3
 80018be:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018c0:	4313      	orrs	r3, r2
 80018c2:	84fb      	strh	r3, [r7, #38]	; 0x26
    u->u16 = out;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80018c8:	801a      	strh	r2, [r3, #0]
}
 80018ca:	bf00      	nop
 80018cc:	372c      	adds	r7, #44	; 0x2c
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	fffff000 	.word	0xfffff000

080018dc <makeNum>:
 *      Author: liu willy
 */

#include "IMU_rel/gnssPvtDataParser.h"

uint32_t makeNum(const uint8_t pvtDataStr[], uint8_t num, uint8_t offset){
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	460b      	mov	r3, r1
 80018e6:	70fb      	strb	r3, [r7, #3]
 80018e8:	4613      	mov	r3, r2
 80018ea:	70bb      	strb	r3, [r7, #2]
    uint32_t result=0;
 80018ec:	2300      	movs	r3, #0
 80018ee:	60fb      	str	r3, [r7, #12]
    for (size_t i = 0; i < num; i++)
 80018f0:	2300      	movs	r3, #0
 80018f2:	60bb      	str	r3, [r7, #8]
 80018f4:	e00c      	b.n	8001910 <makeNum+0x34>
    {
        result = (result<<8) | pvtDataStr[i+offset];
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	021b      	lsls	r3, r3, #8
 80018fa:	78b9      	ldrb	r1, [r7, #2]
 80018fc:	68ba      	ldr	r2, [r7, #8]
 80018fe:	440a      	add	r2, r1
 8001900:	6879      	ldr	r1, [r7, #4]
 8001902:	440a      	add	r2, r1
 8001904:	7812      	ldrb	r2, [r2, #0]
 8001906:	4313      	orrs	r3, r2
 8001908:	60fb      	str	r3, [r7, #12]
    for (size_t i = 0; i < num; i++)
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	3301      	adds	r3, #1
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	78fb      	ldrb	r3, [r7, #3]
 8001912:	68ba      	ldr	r2, [r7, #8]
 8001914:	429a      	cmp	r2, r3
 8001916:	d3ee      	bcc.n	80018f6 <makeNum+0x1a>
    }
    return result;
 8001918:	68fb      	ldr	r3, [r7, #12]
}
 800191a:	4618      	mov	r0, r3
 800191c:	3714      	adds	r7, #20
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr

08001926 <gnssPvt_parse>:

GnssPvtData_t gnssPvt_parse(const uint8_t pvtDataStr[]){
 8001926:	b580      	push	{r7, lr}
 8001928:	b09a      	sub	sp, #104	; 0x68
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
 800192e:	6039      	str	r1, [r7, #0]
    GnssPvtData_t pvtDataOut={0};
 8001930:	f107 0308 	add.w	r3, r7, #8
 8001934:	2260      	movs	r2, #96	; 0x60
 8001936:	2100      	movs	r1, #0
 8001938:	4618      	mov	r0, r3
 800193a:	f008 fd63 	bl	800a404 <memset>
    pvtDataOut.itow         = (makeNum(pvtDataStr, 4, 0));
 800193e:	2200      	movs	r2, #0
 8001940:	2104      	movs	r1, #4
 8001942:	6838      	ldr	r0, [r7, #0]
 8001944:	f7ff ffca 	bl	80018dc <makeNum>
 8001948:	4603      	mov	r3, r0
 800194a:	60bb      	str	r3, [r7, #8]
    pvtDataOut.year         = (makeNum(pvtDataStr, 2, 4));
 800194c:	2204      	movs	r2, #4
 800194e:	2102      	movs	r1, #2
 8001950:	6838      	ldr	r0, [r7, #0]
 8001952:	f7ff ffc3 	bl	80018dc <makeNum>
 8001956:	4603      	mov	r3, r0
 8001958:	b29b      	uxth	r3, r3
 800195a:	81bb      	strh	r3, [r7, #12]
    pvtDataOut.month        = (makeNum(pvtDataStr, 1, 6));
 800195c:	2206      	movs	r2, #6
 800195e:	2101      	movs	r1, #1
 8001960:	6838      	ldr	r0, [r7, #0]
 8001962:	f7ff ffbb 	bl	80018dc <makeNum>
 8001966:	4603      	mov	r3, r0
 8001968:	b2db      	uxtb	r3, r3
 800196a:	73bb      	strb	r3, [r7, #14]
    pvtDataOut.day          = (makeNum(pvtDataStr, 1, 7));
 800196c:	2207      	movs	r2, #7
 800196e:	2101      	movs	r1, #1
 8001970:	6838      	ldr	r0, [r7, #0]
 8001972:	f7ff ffb3 	bl	80018dc <makeNum>
 8001976:	4603      	mov	r3, r0
 8001978:	b2db      	uxtb	r3, r3
 800197a:	73fb      	strb	r3, [r7, #15]
    pvtDataOut.hour         = (makeNum(pvtDataStr, 1, 8));
 800197c:	2208      	movs	r2, #8
 800197e:	2101      	movs	r1, #1
 8001980:	6838      	ldr	r0, [r7, #0]
 8001982:	f7ff ffab 	bl	80018dc <makeNum>
 8001986:	4603      	mov	r3, r0
 8001988:	b2db      	uxtb	r3, r3
 800198a:	743b      	strb	r3, [r7, #16]
    pvtDataOut.minute       = (makeNum(pvtDataStr, 1, 9));
 800198c:	2209      	movs	r2, #9
 800198e:	2101      	movs	r1, #1
 8001990:	6838      	ldr	r0, [r7, #0]
 8001992:	f7ff ffa3 	bl	80018dc <makeNum>
 8001996:	4603      	mov	r3, r0
 8001998:	b2db      	uxtb	r3, r3
 800199a:	747b      	strb	r3, [r7, #17]
    pvtDataOut.second       = (makeNum(pvtDataStr, 1, 10));
 800199c:	220a      	movs	r2, #10
 800199e:	2101      	movs	r1, #1
 80019a0:	6838      	ldr	r0, [r7, #0]
 80019a2:	f7ff ff9b 	bl	80018dc <makeNum>
 80019a6:	4603      	mov	r3, r0
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	74bb      	strb	r3, [r7, #18]
    pvtDataOut.valid        = (makeNum(pvtDataStr, 1, 11));
 80019ac:	220b      	movs	r2, #11
 80019ae:	2101      	movs	r1, #1
 80019b0:	6838      	ldr	r0, [r7, #0]
 80019b2:	f7ff ff93 	bl	80018dc <makeNum>
 80019b6:	4603      	mov	r3, r0
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	74fb      	strb	r3, [r7, #19]
    pvtDataOut.tAcc         = (makeNum(pvtDataStr, 4, 12));
 80019bc:	220c      	movs	r2, #12
 80019be:	2104      	movs	r1, #4
 80019c0:	6838      	ldr	r0, [r7, #0]
 80019c2:	f7ff ff8b 	bl	80018dc <makeNum>
 80019c6:	4603      	mov	r3, r0
 80019c8:	617b      	str	r3, [r7, #20]
    pvtDataOut.nano         = (makeNum(pvtDataStr, 4, 16));
 80019ca:	2210      	movs	r2, #16
 80019cc:	2104      	movs	r1, #4
 80019ce:	6838      	ldr	r0, [r7, #0]
 80019d0:	f7ff ff84 	bl	80018dc <makeNum>
 80019d4:	4603      	mov	r3, r0
 80019d6:	61bb      	str	r3, [r7, #24]
    pvtDataOut.fixtype      = (makeNum(pvtDataStr, 1, 20));
 80019d8:	2214      	movs	r2, #20
 80019da:	2101      	movs	r1, #1
 80019dc:	6838      	ldr	r0, [r7, #0]
 80019de:	f7ff ff7d 	bl	80018dc <makeNum>
 80019e2:	4603      	mov	r3, r0
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	773b      	strb	r3, [r7, #28]
    pvtDataOut.flags        = (makeNum(pvtDataStr, 1, 21));
 80019e8:	2215      	movs	r2, #21
 80019ea:	2101      	movs	r1, #1
 80019ec:	6838      	ldr	r0, [r7, #0]
 80019ee:	f7ff ff75 	bl	80018dc <makeNum>
 80019f2:	4603      	mov	r3, r0
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	777b      	strb	r3, [r7, #29]
    pvtDataOut.numSV        = (makeNum(pvtDataStr, 1, 22));
 80019f8:	2216      	movs	r2, #22
 80019fa:	2101      	movs	r1, #1
 80019fc:	6838      	ldr	r0, [r7, #0]
 80019fe:	f7ff ff6d 	bl	80018dc <makeNum>
 8001a02:	4603      	mov	r3, r0
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	77bb      	strb	r3, [r7, #30]
    pvtDataOut.Reserved1    = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	77fb      	strb	r3, [r7, #31]
    pvtDataOut.longitude    = (makeNum(pvtDataStr, 4, 24));
 8001a0c:	2218      	movs	r2, #24
 8001a0e:	2104      	movs	r1, #4
 8001a10:	6838      	ldr	r0, [r7, #0]
 8001a12:	f7ff ff63 	bl	80018dc <makeNum>
 8001a16:	4603      	mov	r3, r0
 8001a18:	623b      	str	r3, [r7, #32]
    pvtDataOut.latitude     = (makeNum(pvtDataStr, 4, 28));
 8001a1a:	221c      	movs	r2, #28
 8001a1c:	2104      	movs	r1, #4
 8001a1e:	6838      	ldr	r0, [r7, #0]
 8001a20:	f7ff ff5c 	bl	80018dc <makeNum>
 8001a24:	4603      	mov	r3, r0
 8001a26:	627b      	str	r3, [r7, #36]	; 0x24
    pvtDataOut.height       = (makeNum(pvtDataStr, 4, 32));
 8001a28:	2220      	movs	r2, #32
 8001a2a:	2104      	movs	r1, #4
 8001a2c:	6838      	ldr	r0, [r7, #0]
 8001a2e:	f7ff ff55 	bl	80018dc <makeNum>
 8001a32:	4603      	mov	r3, r0
 8001a34:	62bb      	str	r3, [r7, #40]	; 0x28
    pvtDataOut.hMSL         = (makeNum(pvtDataStr, 4, 36));
 8001a36:	2224      	movs	r2, #36	; 0x24
 8001a38:	2104      	movs	r1, #4
 8001a3a:	6838      	ldr	r0, [r7, #0]
 8001a3c:	f7ff ff4e 	bl	80018dc <makeNum>
 8001a40:	4603      	mov	r3, r0
 8001a42:	62fb      	str	r3, [r7, #44]	; 0x2c
    pvtDataOut.hAcc         = (makeNum(pvtDataStr, 4, 40));
 8001a44:	2228      	movs	r2, #40	; 0x28
 8001a46:	2104      	movs	r1, #4
 8001a48:	6838      	ldr	r0, [r7, #0]
 8001a4a:	f7ff ff47 	bl	80018dc <makeNum>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	633b      	str	r3, [r7, #48]	; 0x30
    pvtDataOut.vAcc         = (makeNum(pvtDataStr, 4, 44));
 8001a52:	222c      	movs	r2, #44	; 0x2c
 8001a54:	2104      	movs	r1, #4
 8001a56:	6838      	ldr	r0, [r7, #0]
 8001a58:	f7ff ff40 	bl	80018dc <makeNum>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	637b      	str	r3, [r7, #52]	; 0x34
    pvtDataOut.velN         = (makeNum(pvtDataStr, 4, 48));
 8001a60:	2230      	movs	r2, #48	; 0x30
 8001a62:	2104      	movs	r1, #4
 8001a64:	6838      	ldr	r0, [r7, #0]
 8001a66:	f7ff ff39 	bl	80018dc <makeNum>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	63bb      	str	r3, [r7, #56]	; 0x38
    pvtDataOut.velE         = (makeNum(pvtDataStr, 4, 52));
 8001a6e:	2234      	movs	r2, #52	; 0x34
 8001a70:	2104      	movs	r1, #4
 8001a72:	6838      	ldr	r0, [r7, #0]
 8001a74:	f7ff ff32 	bl	80018dc <makeNum>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
    pvtDataOut.velD         = (makeNum(pvtDataStr, 4, 56));
 8001a7c:	2238      	movs	r2, #56	; 0x38
 8001a7e:	2104      	movs	r1, #4
 8001a80:	6838      	ldr	r0, [r7, #0]
 8001a82:	f7ff ff2b 	bl	80018dc <makeNum>
 8001a86:	4603      	mov	r3, r0
 8001a88:	643b      	str	r3, [r7, #64]	; 0x40
    pvtDataOut.gSpeed       = (makeNum(pvtDataStr, 4, 60));
 8001a8a:	223c      	movs	r2, #60	; 0x3c
 8001a8c:	2104      	movs	r1, #4
 8001a8e:	6838      	ldr	r0, [r7, #0]
 8001a90:	f7ff ff24 	bl	80018dc <makeNum>
 8001a94:	4603      	mov	r3, r0
 8001a96:	647b      	str	r3, [r7, #68]	; 0x44
    pvtDataOut.headMot      = (makeNum(pvtDataStr, 4, 64));
 8001a98:	2240      	movs	r2, #64	; 0x40
 8001a9a:	2104      	movs	r1, #4
 8001a9c:	6838      	ldr	r0, [r7, #0]
 8001a9e:	f7ff ff1d 	bl	80018dc <makeNum>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	64bb      	str	r3, [r7, #72]	; 0x48
    pvtDataOut.sAcc         = (makeNum(pvtDataStr, 4, 68));
 8001aa6:	2244      	movs	r2, #68	; 0x44
 8001aa8:	2104      	movs	r1, #4
 8001aaa:	6838      	ldr	r0, [r7, #0]
 8001aac:	f7ff ff16 	bl	80018dc <makeNum>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	64fb      	str	r3, [r7, #76]	; 0x4c
    pvtDataOut.headAcc      = (makeNum(pvtDataStr, 4, 72));
 8001ab4:	2248      	movs	r2, #72	; 0x48
 8001ab6:	2104      	movs	r1, #4
 8001ab8:	6838      	ldr	r0, [r7, #0]
 8001aba:	f7ff ff0f 	bl	80018dc <makeNum>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	653b      	str	r3, [r7, #80]	; 0x50
    pvtDataOut.headVeh      = (makeNum(pvtDataStr, 4, 76));
 8001ac2:	224c      	movs	r2, #76	; 0x4c
 8001ac4:	2104      	movs	r1, #4
 8001ac6:	6838      	ldr	r0, [r7, #0]
 8001ac8:	f7ff ff08 	bl	80018dc <makeNum>
 8001acc:	4603      	mov	r3, r0
 8001ace:	657b      	str	r3, [r7, #84]	; 0x54
    pvtDataOut.gdop         = (makeNum(pvtDataStr, 2, 80));
 8001ad0:	2250      	movs	r2, #80	; 0x50
 8001ad2:	2102      	movs	r1, #2
 8001ad4:	6838      	ldr	r0, [r7, #0]
 8001ad6:	f7ff ff01 	bl	80018dc <makeNum>
 8001ada:	4603      	mov	r3, r0
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
    pvtDataOut.pdop         = (makeNum(pvtDataStr, 2, 82));
 8001ae2:	2252      	movs	r2, #82	; 0x52
 8001ae4:	2102      	movs	r1, #2
 8001ae6:	6838      	ldr	r0, [r7, #0]
 8001ae8:	f7ff fef8 	bl	80018dc <makeNum>
 8001aec:	4603      	mov	r3, r0
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
    pvtDataOut.tdop         = (makeNum(pvtDataStr, 2, 84));
 8001af4:	2254      	movs	r2, #84	; 0x54
 8001af6:	2102      	movs	r1, #2
 8001af8:	6838      	ldr	r0, [r7, #0]
 8001afa:	f7ff feef 	bl	80018dc <makeNum>
 8001afe:	4603      	mov	r3, r0
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
    pvtDataOut.vdop         = (makeNum(pvtDataStr, 2, 86));
 8001b06:	2256      	movs	r2, #86	; 0x56
 8001b08:	2102      	movs	r1, #2
 8001b0a:	6838      	ldr	r0, [r7, #0]
 8001b0c:	f7ff fee6 	bl	80018dc <makeNum>
 8001b10:	4603      	mov	r3, r0
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    pvtDataOut.hdop         = (makeNum(pvtDataStr, 2, 88));
 8001b18:	2258      	movs	r2, #88	; 0x58
 8001b1a:	2102      	movs	r1, #2
 8001b1c:	6838      	ldr	r0, [r7, #0]
 8001b1e:	f7ff fedd 	bl	80018dc <makeNum>
 8001b22:	4603      	mov	r3, r0
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
    pvtDataOut.ndop         = (makeNum(pvtDataStr, 2, 90));
 8001b2a:	225a      	movs	r2, #90	; 0x5a
 8001b2c:	2102      	movs	r1, #2
 8001b2e:	6838      	ldr	r0, [r7, #0]
 8001b30:	f7ff fed4 	bl	80018dc <makeNum>
 8001b34:	4603      	mov	r3, r0
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
    pvtDataOut.edop         = (makeNum(pvtDataStr, 2, 92));
 8001b3c:	225c      	movs	r2, #92	; 0x5c
 8001b3e:	2102      	movs	r1, #2
 8001b40:	6838      	ldr	r0, [r7, #0]
 8001b42:	f7ff fecb 	bl	80018dc <makeNum>
 8001b46:	4603      	mov	r3, r0
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

    return pvtDataOut;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f107 0308 	add.w	r3, r7, #8
 8001b56:	2260      	movs	r2, #96	; 0x60
 8001b58:	4619      	mov	r1, r3
 8001b5a:	f008 fcd1 	bl	800a500 <memcpy>
}
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	3768      	adds	r7, #104	; 0x68
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
	...

08001b68 <xsens_mdata2_process>:
// MData2 packets have a series of smaller structures of data
// This handler walks through the buffer, identifies the XDA type from two bytes
// Then applies relevant conversions back into native types/structures as necessary
// Packets don't have a fixed number of child elements
void xsens_mdata2_process( xsens_packet_buffer_t *packet, callback_event_t evt_cb )
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b0c4      	sub	sp, #272	; 0x110
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001b72:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001b76:	6018      	str	r0, [r3, #0]
 8001b78:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001b7c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001b80:	6019      	str	r1, [r3, #0]
    mdata2_parser_state_t md2_state      = XDI_PARSE_ID_B1;
 8001b82:	2300      	movs	r3, #0
 8001b84:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
    mdata2_packet_t       output         = { 0 };
 8001b88:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001b8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001b90:	4618      	mov	r0, r3
 8001b92:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001b96:	461a      	mov	r2, r3
 8001b98:	2100      	movs	r1, #0
 8001b9a:	f008 fc33 	bl	800a404 <memset>
    uint8_t               bytes_consumed = 0;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

    // Walk through the packet and run a tiny statemachine
    // to parse the sub-fields
    for( uint16_t i = 0; i < packet->length; i++ )
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
 8001baa:	e09e      	b.n	8001cea <xsens_mdata2_process+0x182>
    {
        switch( md2_state )
 8001bac:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001bb0:	2b03      	cmp	r3, #3
 8001bb2:	f200 8085 	bhi.w	8001cc0 <xsens_mdata2_process+0x158>
 8001bb6:	a201      	add	r2, pc, #4	; (adr r2, 8001bbc <xsens_mdata2_process+0x54>)
 8001bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bbc:	08001bcd 	.word	0x08001bcd
 8001bc0:	08001bf7 	.word	0x08001bf7
 8001bc4:	08001c2b 	.word	0x08001c2b
 8001bc8:	08001c4f 	.word	0x08001c4f
        {
            case XDI_PARSE_ID_B1:
                // High byte
                output.id = ( uint16_t )( (uint16_t)packet->payload[i] << 8u );
 8001bcc:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8001bd0:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001bd4:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001bd8:	6812      	ldr	r2, [r2, #0]
 8001bda:	4413      	add	r3, r2
 8001bdc:	791b      	ldrb	r3, [r3, #4]
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	021b      	lsls	r3, r3, #8
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001be8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001bec:	801a      	strh	r2, [r3, #0]
                md2_state = XDI_PARSE_ID_B2;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                break;
 8001bf4:	e074      	b.n	8001ce0 <xsens_mdata2_process+0x178>

            case XDI_PARSE_ID_B2:
                // Low byte
                output.id |= ( uint16_t )( (uint16_t)packet->payload[i] );
 8001bf6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001bfa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001bfe:	881a      	ldrh	r2, [r3, #0]
 8001c00:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8001c04:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8001c08:	f5a1 7186 	sub.w	r1, r1, #268	; 0x10c
 8001c0c:	6809      	ldr	r1, [r1, #0]
 8001c0e:	440b      	add	r3, r1
 8001c10:	791b      	ldrb	r3, [r3, #4]
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	4313      	orrs	r3, r2
 8001c16:	b29a      	uxth	r2, r3
 8001c18:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001c1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001c20:	801a      	strh	r2, [r3, #0]
                md2_state = XDI_PARSE_LENGTH;
 8001c22:	2302      	movs	r3, #2
 8001c24:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                break;
 8001c28:	e05a      	b.n	8001ce0 <xsens_mdata2_process+0x178>

            case XDI_PARSE_LENGTH:
                // Length is one byte
                output.length = packet->payload[i];
 8001c2a:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8001c2e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001c32:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001c36:	6812      	ldr	r2, [r2, #0]
 8001c38:	4413      	add	r3, r2
 8001c3a:	791a      	ldrb	r2, [r3, #4]
 8001c3c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001c40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001c44:	709a      	strb	r2, [r3, #2]
                md2_state     = XDI_PARSE_DATA;
 8001c46:	2303      	movs	r3, #3
 8001c48:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                break;
 8001c4c:	e048      	b.n	8001ce0 <xsens_mdata2_process+0x178>

            case XDI_PARSE_DATA:
                // Copy data across
                output.payload[bytes_consumed] = packet->payload[i];
 8001c4e:	f8b7 210c 	ldrh.w	r2, [r7, #268]	; 0x10c
 8001c52:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001c56:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8001c5a:	f5a1 7186 	sub.w	r1, r1, #268	; 0x10c
 8001c5e:	6809      	ldr	r1, [r1, #0]
 8001c60:	440a      	add	r2, r1
 8001c62:	7911      	ldrb	r1, [r2, #4]
 8001c64:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001c68:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8001c6c:	4413      	add	r3, r2
 8001c6e:	460a      	mov	r2, r1
 8001c70:	70da      	strb	r2, [r3, #3]
                bytes_consumed++;
 8001c72:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001c76:	3301      	adds	r3, #1
 8001c78:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

                // Once the field's data been copied to our sub-buffer,
                // handle it
                if( bytes_consumed >= output.length )
 8001c7c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001c80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001c84:	789b      	ldrb	r3, [r3, #2]
 8001c86:	f897 210e 	ldrb.w	r2, [r7, #270]	; 0x10e
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d327      	bcc.n	8001cde <xsens_mdata2_process+0x176>
                {
                    // Using the isolated field, search for matching XID
                    // and then convert payloads to LE & structured data
                    xsens_mdata2_decode_field( &output, evt_cb );
 8001c8e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001c92:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001c96:	f107 0208 	add.w	r2, r7, #8
 8001c9a:	6819      	ldr	r1, [r3, #0]
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	f000 f835 	bl	8001d0c <xsens_mdata2_decode_field>

                    // Cleanup our state before parsing remaining fields
                    md2_state      = XDI_PARSE_ID_B1;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                    bytes_consumed = 0;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
                    memset( &output, 0, sizeof( mdata2_packet_t ) );
 8001cae:	f107 0308 	add.w	r3, r7, #8
 8001cb2:	f44f 7281 	mov.w	r2, #258	; 0x102
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f008 fba3 	bl	800a404 <memset>
                }
                break;
 8001cbe:	e00e      	b.n	8001cde <xsens_mdata2_process+0x176>

            default:
                // Case switch should be an exhaustive match?
                // Reset state?
                md2_state      = XDI_PARSE_ID_B1;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                bytes_consumed = 0;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
                memset( &output, 0, sizeof( mdata2_packet_t ) );
 8001ccc:	f107 0308 	add.w	r3, r7, #8
 8001cd0:	f44f 7281 	mov.w	r2, #258	; 0x102
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f008 fb94 	bl	800a404 <memset>
                break;
 8001cdc:	e000      	b.n	8001ce0 <xsens_mdata2_process+0x178>
                break;
 8001cde:	bf00      	nop
    for( uint16_t i = 0; i < packet->length; i++ )
 8001ce0:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
 8001cea:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001cee:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	885b      	ldrh	r3, [r3, #2]
 8001cf6:	f8b7 210c 	ldrh.w	r2, [r7, #268]	; 0x10c
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	f4ff af56 	bcc.w	8001bac <xsens_mdata2_process+0x44>
        }
    }

    // Finished MData2 parsing in payload
}
 8001d00:	bf00      	nop
 8001d02:	bf00      	nop
 8001d04:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <xsens_mdata2_decode_field>:
};

// With the 'isolated' field from the rest of the payload,
// convert to LE and pass to user cb in a union
void xsens_mdata2_decode_field( mdata2_packet_t *output, callback_event_t evt_cb )
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b0b2      	sub	sp, #200	; 0xc8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
    XsensEventData_t             value       = { 0 };
 8001d16:	f107 0308 	add.w	r3, r7, #8
 8001d1a:	22b0      	movs	r2, #176	; 0xb0
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f008 fb70 	bl	800a404 <memset>
    const mdata2_decode_rules_t *decode_rule = 0;
 8001d24:	2300      	movs	r3, #0
 8001d26:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

    enum XSENS_FLOAT_TYPE number_precision = XSENS_IDENTIFIER_FORMAT_GET_PRECISION( output->id );
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	881b      	ldrh	r3, [r3, #0]
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	f003 0303 	and.w	r3, r3, #3
 8001d34:	f887 30c2 	strb.w	r3, [r7, #194]	; 0xc2
    enum XSENS_COORDINATE_SYSTEM coordinate_system = XSENS_IDENTIFIER_FORMAT_GET_COORD_SYSTEM( output->id );
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	f003 030c 	and.w	r3, r3, #12
 8001d42:	f887 30c1 	strb.w	r3, [r7, #193]	; 0xc1
    uint16_t id_simplifed = XSENS_IDENTIFIER_FORMAT_SIMPLIFY( output->id );
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	881b      	ldrh	r3, [r3, #0]
 8001d4a:	f023 030f 	bic.w	r3, r3, #15
 8001d4e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
    
    // Find the matching XID in the table
    uint8_t table_length = sizeof( xid_decode_table ) / sizeof( mdata2_decode_rules_t );
 8001d52:	231d      	movs	r3, #29
 8001d54:	f887 30bd 	strb.w	r3, [r7, #189]	; 0xbd
    for( uint8_t i = 0; i < table_length; i++ )
 8001d58:	2300      	movs	r3, #0
 8001d5a:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
 8001d5e:	e015      	b.n	8001d8c <xsens_mdata2_decode_field+0x80>
    {
        if( xid_decode_table[i].xid == id_simplifed )
 8001d60:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 8001d64:	4ad6      	ldr	r2, [pc, #856]	; (80020c0 <xsens_mdata2_decode_field+0x3b4>)
 8001d66:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001d6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d107      	bne.n	8001d82 <xsens_mdata2_decode_field+0x76>
        {
            decode_rule = &xid_decode_table[i];
 8001d72:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	4ad1      	ldr	r2, [pc, #836]	; (80020c0 <xsens_mdata2_decode_field+0x3b4>)
 8001d7a:	4413      	add	r3, r2
 8001d7c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            break;
 8001d80:	e00a      	b.n	8001d98 <xsens_mdata2_decode_field+0x8c>
    for( uint8_t i = 0; i < table_length; i++ )
 8001d82:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 8001d86:	3301      	adds	r3, #1
 8001d88:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
 8001d8c:	f897 20c3 	ldrb.w	r2, [r7, #195]	; 0xc3
 8001d90:	f897 30bd 	ldrb.w	r3, [r7, #189]	; 0xbd
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d3e3      	bcc.n	8001d60 <xsens_mdata2_decode_field+0x54>
        }
    }

    // Apply post-processing (BE->LE) strategy specific to the packet type
    if( decode_rule )
 8001d98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	f000 82fd 	beq.w	800239c <xsens_mdata2_decode_field+0x690>
    {


    	if(decode_rule->xid == XDI_GNSS_PVT_DATA){
 8001da2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001da6:	881b      	ldrh	r3, [r3, #0]
 8001da8:	f247 0210 	movw	r2, #28688	; 0x7010
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d11b      	bne.n	8001de8 <xsens_mdata2_decode_field+0xdc>
    		value.type = decode_rule->type;
 8001db0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001db4:	78db      	ldrb	r3, [r3, #3]
 8001db6:	723b      	strb	r3, [r7, #8]
				value.coord_ref = coordinate_system;
 8001db8:	f897 30c1 	ldrb.w	r3, [r7, #193]	; 0xc1
 8001dbc:	727b      	strb	r3, [r7, #9]
    		memcpy(value.gnssPvtData, output->payload, 94);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	1cd9      	adds	r1, r3, #3
 8001dc2:	f107 0308 	add.w	r3, r7, #8
 8001dc6:	3302      	adds	r3, #2
 8001dc8:	225e      	movs	r2, #94	; 0x5e
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f008 fb98 	bl	800a500 <memcpy>

				// Call the user-callback with the transformed data
				if( evt_cb )
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d008      	beq.n	8001de8 <xsens_mdata2_decode_field+0xdc>
				{
						evt_cb( decode_rule->event, &value );
 8001dd6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001dda:	789a      	ldrb	r2, [r3, #2]
 8001ddc:	f107 0108 	add.w	r1, r7, #8
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	4610      	mov	r0, r2
 8001de4:	4798      	blx	r3
 8001de6:	e2d9      	b.n	800239c <xsens_mdata2_decode_field+0x690>
						return;
				}
    	}

        // The structure describes the typical type
        value.type = decode_rule->type;
 8001de8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001dec:	78db      	ldrb	r3, [r3, #3]
 8001dee:	723b      	strb	r3, [r7, #8]

        //  For situations where non-single precision is used, apply an offset to the enum
        //  to correctly describe the type as fixed-precision or double, etc
        if( number_precision )
 8001df0:	f897 30c2 	ldrb.w	r3, [r7, #194]	; 0xc2
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d01c      	beq.n	8001e32 <xsens_mdata2_decode_field+0x126>
        {
            if( decode_rule->type < XSENS_EVT_TYPE_FLOAT )
 8001df8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001dfc:	78db      	ldrb	r3, [r3, #3]
 8001dfe:	2b09      	cmp	r3, #9
 8001e00:	d80a      	bhi.n	8001e18 <xsens_mdata2_decode_field+0x10c>
            {
                // Enum offset doesn't apply cleanly for non-float default values
                // So we 'zero' out the table's value, and use the precision offset to get
                // the single-value type field of that type
                value.type = XSENS_EVT_TYPE_FLOAT + ( number_precision * 10 );
 8001e02:	f897 30c2 	ldrb.w	r3, [r7, #194]	; 0xc2
 8001e06:	3301      	adds	r3, #1
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	0092      	lsls	r2, r2, #2
 8001e0e:	4413      	add	r3, r2
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	723b      	strb	r3, [r7, #8]
 8001e16:	e00c      	b.n	8001e32 <xsens_mdata2_decode_field+0x126>
            }
            else
            {
                value.type = decode_rule->type + ( number_precision * 10 );
 8001e18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e1c:	78da      	ldrb	r2, [r3, #3]
 8001e1e:	f897 30c2 	ldrb.w	r3, [r7, #194]	; 0xc2
 8001e22:	4619      	mov	r1, r3
 8001e24:	0089      	lsls	r1, r1, #2
 8001e26:	440b      	add	r3, r1
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	4413      	add	r3, r2
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	723b      	strb	r3, [r7, #8]
            }
        }

        // Provide the local tangent plane coordinate scheme in the callback
        value.coord_ref = coordinate_system;
 8001e32:	f897 30c1 	ldrb.w	r3, [r7, #193]	; 0xc1
 8001e36:	727b      	strb	r3, [r7, #9]

        // Convert BE data to LE, put it in the right union field
        switch( value.type )
 8001e38:	7a3b      	ldrb	r3, [r7, #8]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	2b2b      	cmp	r3, #43	; 0x2b
 8001e3e:	f200 829f 	bhi.w	8002380 <xsens_mdata2_decode_field+0x674>
 8001e42:	a201      	add	r2, pc, #4	; (adr r2, 8001e48 <xsens_mdata2_decode_field+0x13c>)
 8001e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e48:	08001ef9 	.word	0x08001ef9
 8001e4c:	08001f03 	.word	0x08001f03
 8001e50:	08001f15 	.word	0x08001f15
 8001e54:	08002381 	.word	0x08002381
 8001e58:	08002381 	.word	0x08002381
 8001e5c:	08002381 	.word	0x08002381
 8001e60:	08002381 	.word	0x08002381
 8001e64:	08002381 	.word	0x08002381
 8001e68:	08002381 	.word	0x08002381
 8001e6c:	08001f25 	.word	0x08001f25
 8001e70:	08001f39 	.word	0x08001f39
 8001e74:	08001f5f 	.word	0x08001f5f
 8001e78:	08001f97 	.word	0x08001f97
 8001e7c:	08001fe1 	.word	0x08001fe1
 8001e80:	08002381 	.word	0x08002381
 8001e84:	08002381 	.word	0x08002381
 8001e88:	08002381 	.word	0x08002381
 8001e8c:	08002381 	.word	0x08002381
 8001e90:	08002381 	.word	0x08002381
 8001e94:	08001f25 	.word	0x08001f25
 8001e98:	08001f39 	.word	0x08001f39
 8001e9c:	08001f5f 	.word	0x08001f5f
 8001ea0:	08001f97 	.word	0x08001f97
 8001ea4:	08001fe1 	.word	0x08001fe1
 8001ea8:	08002381 	.word	0x08002381
 8001eac:	08002381 	.word	0x08002381
 8001eb0:	08002381 	.word	0x08002381
 8001eb4:	08002381 	.word	0x08002381
 8001eb8:	08002381 	.word	0x08002381
 8001ebc:	08002085 	.word	0x08002085
 8001ec0:	08002099 	.word	0x08002099
 8001ec4:	080020c5 	.word	0x080020c5
 8001ec8:	08002101 	.word	0x08002101
 8001ecc:	08002151 	.word	0x08002151
 8001ed0:	08002381 	.word	0x08002381
 8001ed4:	08002381 	.word	0x08002381
 8001ed8:	08002381 	.word	0x08002381
 8001edc:	08002381 	.word	0x08002381
 8001ee0:	08002381 	.word	0x08002381
 8001ee4:	08002205 	.word	0x08002205
 8001ee8:	08002219 	.word	0x08002219
 8001eec:	08002241 	.word	0x08002241
 8001ef0:	0800227d 	.word	0x0800227d
 8001ef4:	080022cd 	.word	0x080022cd
        {
            case XSENS_EVT_TYPE_U8:
                value.data.u1 = output->payload[0];
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	78db      	ldrb	r3, [r3, #3]
 8001efc:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
                break;
 8001f00:	e241      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_U16:
                value.data.u2 = xsens_coalesce_16BE_16LE( &output->payload[0] );
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	3303      	adds	r3, #3
 8001f06:	4618      	mov	r0, r3
 8001f08:	f000 fe84 	bl	8002c14 <xsens_coalesce_16BE_16LE>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
                break;
 8001f12:	e238      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_U32:
                value.data.u4 = xsens_coalesce_32BE_32LE( &output->payload[0] );
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3303      	adds	r3, #3
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f000 fe90 	bl	8002c3e <xsens_coalesce_32BE_32LE>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	673b      	str	r3, [r7, #112]	; 0x70
                break;
 8001f22:	e230      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT:
            case XSENS_EVT_TYPE_1220FP:
                value.data.f4 = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3303      	adds	r3, #3
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f000 fea4 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8001f2e:	eef0 7a40 	vmov.f32	s15, s0
 8001f32:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                break;
 8001f36:	e226      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT2:
            case XSENS_EVT_TYPE_1220FP2:
                value.data.f4x2[0] = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	3303      	adds	r3, #3
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f000 fe9a 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8001f42:	eef0 7a40 	vmov.f32	s15, s0
 8001f46:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                value.data.f4x2[1] = xsens_coalesce_32BE_F32LE( &output->payload[4] );
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	3307      	adds	r3, #7
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f000 fe91 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8001f54:	eef0 7a40 	vmov.f32	s15, s0
 8001f58:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
                break;
 8001f5c:	e213      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT3:
            case XSENS_EVT_TYPE_1220FP3:
                value.data.f4x3[0] = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	3303      	adds	r3, #3
 8001f62:	4618      	mov	r0, r3
 8001f64:	f000 fe87 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8001f68:	eef0 7a40 	vmov.f32	s15, s0
 8001f6c:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                value.data.f4x3[1] = xsens_coalesce_32BE_F32LE( &output->payload[4] );
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3307      	adds	r3, #7
 8001f74:	4618      	mov	r0, r3
 8001f76:	f000 fe7e 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8001f7a:	eef0 7a40 	vmov.f32	s15, s0
 8001f7e:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
                value.data.f4x3[2] = xsens_coalesce_32BE_F32LE( &output->payload[8] );
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	330b      	adds	r3, #11
 8001f86:	4618      	mov	r0, r3
 8001f88:	f000 fe75 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8001f8c:	eef0 7a40 	vmov.f32	s15, s0
 8001f90:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
                break;
 8001f94:	e1f7      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT4:
            case XSENS_EVT_TYPE_1220FP4:
                value.data.f4x4[0] = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	3303      	adds	r3, #3
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f000 fe6b 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8001fa0:	eef0 7a40 	vmov.f32	s15, s0
 8001fa4:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                value.data.f4x4[1] = xsens_coalesce_32BE_F32LE( &output->payload[4] );
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3307      	adds	r3, #7
 8001fac:	4618      	mov	r0, r3
 8001fae:	f000 fe62 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8001fb2:	eef0 7a40 	vmov.f32	s15, s0
 8001fb6:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
                value.data.f4x4[2] = xsens_coalesce_32BE_F32LE( &output->payload[8] );
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	330b      	adds	r3, #11
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f000 fe59 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8001fc4:	eef0 7a40 	vmov.f32	s15, s0
 8001fc8:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
                value.data.f4x4[3] = xsens_coalesce_32BE_F32LE( &output->payload[12] );
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	330f      	adds	r3, #15
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f000 fe50 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8001fd6:	eef0 7a40 	vmov.f32	s15, s0
 8001fda:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
                break;
 8001fde:	e1d2      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT9:
            case XSENS_EVT_TYPE_1220FP9:
                value.data.f4x9[0] = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	3303      	adds	r3, #3
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f000 fe46 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8001fea:	eef0 7a40 	vmov.f32	s15, s0
 8001fee:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                value.data.f4x9[1] = xsens_coalesce_32BE_F32LE( &output->payload[4] );
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	3307      	adds	r3, #7
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f000 fe3d 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8001ffc:	eef0 7a40 	vmov.f32	s15, s0
 8002000:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
                value.data.f4x9[2] = xsens_coalesce_32BE_F32LE( &output->payload[8] );
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	330b      	adds	r3, #11
 8002008:	4618      	mov	r0, r3
 800200a:	f000 fe34 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 800200e:	eef0 7a40 	vmov.f32	s15, s0
 8002012:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
                value.data.f4x9[3] = xsens_coalesce_32BE_F32LE( &output->payload[12] );
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	330f      	adds	r3, #15
 800201a:	4618      	mov	r0, r3
 800201c:	f000 fe2b 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8002020:	eef0 7a40 	vmov.f32	s15, s0
 8002024:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
                value.data.f4x9[4] = xsens_coalesce_32BE_F32LE( &output->payload[16] );
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3313      	adds	r3, #19
 800202c:	4618      	mov	r0, r3
 800202e:	f000 fe22 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8002032:	eef0 7a40 	vmov.f32	s15, s0
 8002036:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
                value.data.f4x9[5] = xsens_coalesce_32BE_F32LE( &output->payload[20] );
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	3317      	adds	r3, #23
 800203e:	4618      	mov	r0, r3
 8002040:	f000 fe19 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8002044:	eef0 7a40 	vmov.f32	s15, s0
 8002048:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
                value.data.f4x9[6] = xsens_coalesce_32BE_F32LE( &output->payload[24] );
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	331b      	adds	r3, #27
 8002050:	4618      	mov	r0, r3
 8002052:	f000 fe10 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8002056:	eef0 7a40 	vmov.f32	s15, s0
 800205a:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
                value.data.f4x9[7] = xsens_coalesce_32BE_F32LE( &output->payload[28] );
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	331f      	adds	r3, #31
 8002062:	4618      	mov	r0, r3
 8002064:	f000 fe07 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 8002068:	eef0 7a40 	vmov.f32	s15, s0
 800206c:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
                value.data.f4x9[8] = xsens_coalesce_32BE_F32LE( &output->payload[32] );
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	3323      	adds	r3, #35	; 0x23
 8002074:	4618      	mov	r0, r3
 8002076:	f000 fdfe 	bl	8002c76 <xsens_coalesce_32BE_F32LE>
 800207a:	eef0 7a40 	vmov.f32	s15, s0
 800207e:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
                break;
 8002082:	e180      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_1632FP:
                xsens_coalesce_48BE_48LE( &value.data.fp1632, &output->payload[0] );
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	1cda      	adds	r2, r3, #3
 8002088:	f107 0308 	add.w	r3, r7, #8
 800208c:	3368      	adds	r3, #104	; 0x68
 800208e:	4611      	mov	r1, r2
 8002090:	4618      	mov	r0, r3
 8002092:	f000 fe14 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                break;
 8002096:	e176      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_1632FP2:
                xsens_coalesce_48BE_48LE( &value.data.fp1632x2[0], &output->payload[0] );
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	1cda      	adds	r2, r3, #3
 800209c:	f107 0308 	add.w	r3, r7, #8
 80020a0:	3368      	adds	r3, #104	; 0x68
 80020a2:	4611      	mov	r1, r2
 80020a4:	4618      	mov	r0, r3
 80020a6:	f000 fe0a 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x2[1], &output->payload[6] );
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f103 0209 	add.w	r2, r3, #9
 80020b0:	f107 0308 	add.w	r3, r7, #8
 80020b4:	3370      	adds	r3, #112	; 0x70
 80020b6:	4611      	mov	r1, r2
 80020b8:	4618      	mov	r0, r3
 80020ba:	f000 fe00 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                break;
 80020be:	e162      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>
 80020c0:	0800cbd0 	.word	0x0800cbd0

            case XSENS_EVT_TYPE_1632FP3:
                xsens_coalesce_48BE_48LE( &value.data.fp1632x3[0], &output->payload[0] );
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	1cda      	adds	r2, r3, #3
 80020c8:	f107 0308 	add.w	r3, r7, #8
 80020cc:	3368      	adds	r3, #104	; 0x68
 80020ce:	4611      	mov	r1, r2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f000 fdf4 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x3[1], &output->payload[6] );
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f103 0209 	add.w	r2, r3, #9
 80020dc:	f107 0308 	add.w	r3, r7, #8
 80020e0:	3370      	adds	r3, #112	; 0x70
 80020e2:	4611      	mov	r1, r2
 80020e4:	4618      	mov	r0, r3
 80020e6:	f000 fdea 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x3[2], &output->payload[12] );
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f103 020f 	add.w	r2, r3, #15
 80020f0:	f107 0308 	add.w	r3, r7, #8
 80020f4:	3378      	adds	r3, #120	; 0x78
 80020f6:	4611      	mov	r1, r2
 80020f8:	4618      	mov	r0, r3
 80020fa:	f000 fde0 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                break;
 80020fe:	e142      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_1632FP4:
                xsens_coalesce_48BE_48LE( &value.data.fp1632x4[0], &output->payload[0] );
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	1cda      	adds	r2, r3, #3
 8002104:	f107 0308 	add.w	r3, r7, #8
 8002108:	3368      	adds	r3, #104	; 0x68
 800210a:	4611      	mov	r1, r2
 800210c:	4618      	mov	r0, r3
 800210e:	f000 fdd6 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x4[1], &output->payload[6] );
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f103 0209 	add.w	r2, r3, #9
 8002118:	f107 0308 	add.w	r3, r7, #8
 800211c:	3370      	adds	r3, #112	; 0x70
 800211e:	4611      	mov	r1, r2
 8002120:	4618      	mov	r0, r3
 8002122:	f000 fdcc 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x4[2], &output->payload[12] );
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f103 020f 	add.w	r2, r3, #15
 800212c:	f107 0308 	add.w	r3, r7, #8
 8002130:	3378      	adds	r3, #120	; 0x78
 8002132:	4611      	mov	r1, r2
 8002134:	4618      	mov	r0, r3
 8002136:	f000 fdc2 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x4[3], &output->payload[18] );
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f103 0215 	add.w	r2, r3, #21
 8002140:	f107 0308 	add.w	r3, r7, #8
 8002144:	3380      	adds	r3, #128	; 0x80
 8002146:	4611      	mov	r1, r2
 8002148:	4618      	mov	r0, r3
 800214a:	f000 fdb8 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                break;
 800214e:	e11a      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_1632FP9:
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[0], &output->payload[0] );
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	1cda      	adds	r2, r3, #3
 8002154:	f107 0308 	add.w	r3, r7, #8
 8002158:	3368      	adds	r3, #104	; 0x68
 800215a:	4611      	mov	r1, r2
 800215c:	4618      	mov	r0, r3
 800215e:	f000 fdae 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[1], &output->payload[6] );
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f103 0209 	add.w	r2, r3, #9
 8002168:	f107 0308 	add.w	r3, r7, #8
 800216c:	3370      	adds	r3, #112	; 0x70
 800216e:	4611      	mov	r1, r2
 8002170:	4618      	mov	r0, r3
 8002172:	f000 fda4 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[2], &output->payload[12] );
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f103 020f 	add.w	r2, r3, #15
 800217c:	f107 0308 	add.w	r3, r7, #8
 8002180:	3378      	adds	r3, #120	; 0x78
 8002182:	4611      	mov	r1, r2
 8002184:	4618      	mov	r0, r3
 8002186:	f000 fd9a 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[3], &output->payload[18] );
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f103 0215 	add.w	r2, r3, #21
 8002190:	f107 0308 	add.w	r3, r7, #8
 8002194:	3380      	adds	r3, #128	; 0x80
 8002196:	4611      	mov	r1, r2
 8002198:	4618      	mov	r0, r3
 800219a:	f000 fd90 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[4], &output->payload[24] );
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f103 021b 	add.w	r2, r3, #27
 80021a4:	f107 0308 	add.w	r3, r7, #8
 80021a8:	3388      	adds	r3, #136	; 0x88
 80021aa:	4611      	mov	r1, r2
 80021ac:	4618      	mov	r0, r3
 80021ae:	f000 fd86 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[5], &output->payload[30] );
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f103 0221 	add.w	r2, r3, #33	; 0x21
 80021b8:	f107 0308 	add.w	r3, r7, #8
 80021bc:	3390      	adds	r3, #144	; 0x90
 80021be:	4611      	mov	r1, r2
 80021c0:	4618      	mov	r0, r3
 80021c2:	f000 fd7c 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[6], &output->payload[36] );
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f103 0227 	add.w	r2, r3, #39	; 0x27
 80021cc:	f107 0308 	add.w	r3, r7, #8
 80021d0:	3398      	adds	r3, #152	; 0x98
 80021d2:	4611      	mov	r1, r2
 80021d4:	4618      	mov	r0, r3
 80021d6:	f000 fd72 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[7], &output->payload[42] );
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f103 022d 	add.w	r2, r3, #45	; 0x2d
 80021e0:	f107 0308 	add.w	r3, r7, #8
 80021e4:	33a0      	adds	r3, #160	; 0xa0
 80021e6:	4611      	mov	r1, r2
 80021e8:	4618      	mov	r0, r3
 80021ea:	f000 fd68 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[8], &output->payload[48] );
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f103 0233 	add.w	r2, r3, #51	; 0x33
 80021f4:	f107 0308 	add.w	r3, r7, #8
 80021f8:	33a8      	adds	r3, #168	; 0xa8
 80021fa:	4611      	mov	r1, r2
 80021fc:	4618      	mov	r0, r3
 80021fe:	f000 fd5e 	bl	8002cbe <xsens_coalesce_48BE_48LE>
                break;
 8002202:	e0c0      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE:
                xsens_swap_endian_u64( &value.data.f8, &output->payload[0] );
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	1cda      	adds	r2, r3, #3
 8002208:	f107 0308 	add.w	r3, r7, #8
 800220c:	3368      	adds	r3, #104	; 0x68
 800220e:	4611      	mov	r1, r2
 8002210:	4618      	mov	r0, r3
 8002212:	f000 fccd 	bl	8002bb0 <xsens_swap_endian_u64>
                break;
 8002216:	e0b6      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE2:
                xsens_swap_endian_u64( &value.data.f8x2[0], &output->payload[0] );
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	1cda      	adds	r2, r3, #3
 800221c:	f107 0308 	add.w	r3, r7, #8
 8002220:	3368      	adds	r3, #104	; 0x68
 8002222:	4611      	mov	r1, r2
 8002224:	4618      	mov	r0, r3
 8002226:	f000 fcc3 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x2[1], &output->payload[8] );
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f103 020b 	add.w	r2, r3, #11
 8002230:	f107 0308 	add.w	r3, r7, #8
 8002234:	3370      	adds	r3, #112	; 0x70
 8002236:	4611      	mov	r1, r2
 8002238:	4618      	mov	r0, r3
 800223a:	f000 fcb9 	bl	8002bb0 <xsens_swap_endian_u64>
                break;
 800223e:	e0a2      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE3:
                xsens_swap_endian_u64( &value.data.f8x3[0], &output->payload[0] );
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	1cda      	adds	r2, r3, #3
 8002244:	f107 0308 	add.w	r3, r7, #8
 8002248:	3368      	adds	r3, #104	; 0x68
 800224a:	4611      	mov	r1, r2
 800224c:	4618      	mov	r0, r3
 800224e:	f000 fcaf 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x3[1], &output->payload[8] );
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f103 020b 	add.w	r2, r3, #11
 8002258:	f107 0308 	add.w	r3, r7, #8
 800225c:	3370      	adds	r3, #112	; 0x70
 800225e:	4611      	mov	r1, r2
 8002260:	4618      	mov	r0, r3
 8002262:	f000 fca5 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x3[2], &output->payload[16] );
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f103 0213 	add.w	r2, r3, #19
 800226c:	f107 0308 	add.w	r3, r7, #8
 8002270:	3378      	adds	r3, #120	; 0x78
 8002272:	4611      	mov	r1, r2
 8002274:	4618      	mov	r0, r3
 8002276:	f000 fc9b 	bl	8002bb0 <xsens_swap_endian_u64>
                break;
 800227a:	e084      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE4:
                xsens_swap_endian_u64( &value.data.f8x4[0], &output->payload[0] );
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	1cda      	adds	r2, r3, #3
 8002280:	f107 0308 	add.w	r3, r7, #8
 8002284:	3368      	adds	r3, #104	; 0x68
 8002286:	4611      	mov	r1, r2
 8002288:	4618      	mov	r0, r3
 800228a:	f000 fc91 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x4[1], &output->payload[8] );
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f103 020b 	add.w	r2, r3, #11
 8002294:	f107 0308 	add.w	r3, r7, #8
 8002298:	3370      	adds	r3, #112	; 0x70
 800229a:	4611      	mov	r1, r2
 800229c:	4618      	mov	r0, r3
 800229e:	f000 fc87 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x4[2], &output->payload[16] );
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f103 0213 	add.w	r2, r3, #19
 80022a8:	f107 0308 	add.w	r3, r7, #8
 80022ac:	3378      	adds	r3, #120	; 0x78
 80022ae:	4611      	mov	r1, r2
 80022b0:	4618      	mov	r0, r3
 80022b2:	f000 fc7d 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x4[3], &output->payload[24] );
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	f103 021b 	add.w	r2, r3, #27
 80022bc:	f107 0308 	add.w	r3, r7, #8
 80022c0:	3380      	adds	r3, #128	; 0x80
 80022c2:	4611      	mov	r1, r2
 80022c4:	4618      	mov	r0, r3
 80022c6:	f000 fc73 	bl	8002bb0 <xsens_swap_endian_u64>
                break;
 80022ca:	e05c      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE9:
                xsens_swap_endian_u64( &value.data.f8x9[0], &output->payload[0] );
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	1cda      	adds	r2, r3, #3
 80022d0:	f107 0308 	add.w	r3, r7, #8
 80022d4:	3368      	adds	r3, #104	; 0x68
 80022d6:	4611      	mov	r1, r2
 80022d8:	4618      	mov	r0, r3
 80022da:	f000 fc69 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[1], &output->payload[8] );
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f103 020b 	add.w	r2, r3, #11
 80022e4:	f107 0308 	add.w	r3, r7, #8
 80022e8:	3370      	adds	r3, #112	; 0x70
 80022ea:	4611      	mov	r1, r2
 80022ec:	4618      	mov	r0, r3
 80022ee:	f000 fc5f 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[2], &output->payload[16] );
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f103 0213 	add.w	r2, r3, #19
 80022f8:	f107 0308 	add.w	r3, r7, #8
 80022fc:	3378      	adds	r3, #120	; 0x78
 80022fe:	4611      	mov	r1, r2
 8002300:	4618      	mov	r0, r3
 8002302:	f000 fc55 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[3], &output->payload[24] );
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f103 021b 	add.w	r2, r3, #27
 800230c:	f107 0308 	add.w	r3, r7, #8
 8002310:	3380      	adds	r3, #128	; 0x80
 8002312:	4611      	mov	r1, r2
 8002314:	4618      	mov	r0, r3
 8002316:	f000 fc4b 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[4], &output->payload[32] );
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f103 0223 	add.w	r2, r3, #35	; 0x23
 8002320:	f107 0308 	add.w	r3, r7, #8
 8002324:	3388      	adds	r3, #136	; 0x88
 8002326:	4611      	mov	r1, r2
 8002328:	4618      	mov	r0, r3
 800232a:	f000 fc41 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[5], &output->payload[40] );
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f103 022b 	add.w	r2, r3, #43	; 0x2b
 8002334:	f107 0308 	add.w	r3, r7, #8
 8002338:	3390      	adds	r3, #144	; 0x90
 800233a:	4611      	mov	r1, r2
 800233c:	4618      	mov	r0, r3
 800233e:	f000 fc37 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[6], &output->payload[48] );
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f103 0233 	add.w	r2, r3, #51	; 0x33
 8002348:	f107 0308 	add.w	r3, r7, #8
 800234c:	3398      	adds	r3, #152	; 0x98
 800234e:	4611      	mov	r1, r2
 8002350:	4618      	mov	r0, r3
 8002352:	f000 fc2d 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[7], &output->payload[56] );
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f103 023b 	add.w	r2, r3, #59	; 0x3b
 800235c:	f107 0308 	add.w	r3, r7, #8
 8002360:	33a0      	adds	r3, #160	; 0xa0
 8002362:	4611      	mov	r1, r2
 8002364:	4618      	mov	r0, r3
 8002366:	f000 fc23 	bl	8002bb0 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[8], &output->payload[64] );
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f103 0243 	add.w	r2, r3, #67	; 0x43
 8002370:	f107 0308 	add.w	r3, r7, #8
 8002374:	33a8      	adds	r3, #168	; 0xa8
 8002376:	4611      	mov	r1, r2
 8002378:	4618      	mov	r0, r3
 800237a:	f000 fc19 	bl	8002bb0 <xsens_swap_endian_u64>
                break;
 800237e:	e002      	b.n	8002386 <xsens_mdata2_decode_field+0x67a>

            default:
                // There's an error or not supported, return a 'null' type?
                value.type = XSENS_EVT_TYPE_NONE;
 8002380:	2300      	movs	r3, #0
 8002382:	723b      	strb	r3, [r7, #8]
                break;
 8002384:	bf00      	nop
        }

        // Call the user-callback with the transformed data
        if( evt_cb )
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d007      	beq.n	800239c <xsens_mdata2_decode_field+0x690>
        {
            evt_cb( decode_rule->event, &value );
 800238c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002390:	789a      	ldrb	r2, [r3, #2]
 8002392:	f107 0108 	add.w	r1, r7, #8
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	4610      	mov	r0, r2
 800239a:	4798      	blx	r3
        }
    }
}
 800239c:	37c8      	adds	r7, #200	; 0xc8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop

080023a4 <xsens_mti_parse>:
    }
}

// Run each byte through the packet-level statemachine
void xsens_mti_parse( xsens_interface_t *interface, uint8_t byte )
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	460b      	mov	r3, r1
 80023ae:	70fb      	strb	r3, [r7, #3]
    // CRC is the sum of bytes including the CRC byte (ex PREAMBLE)
    if( interface->state != PARSER_PREAMBLE )
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d008      	beq.n	80023ca <xsens_mti_parse+0x26>
    {
        interface->crc += ( byte & 0xFF );
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f893 2808 	ldrb.w	r2, [r3, #2056]	; 0x808
 80023be:	78fb      	ldrb	r3, [r7, #3]
 80023c0:	4413      	add	r3, r2
 80023c2:	b2da      	uxtb	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
    }

    switch( interface->state )
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b07      	cmp	r3, #7
 80023d0:	f200 8087 	bhi.w	80024e2 <xsens_mti_parse+0x13e>
 80023d4:	a201      	add	r2, pc, #4	; (adr r2, 80023dc <xsens_mti_parse+0x38>)
 80023d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023da:	bf00      	nop
 80023dc:	080023fd 	.word	0x080023fd
 80023e0:	08002411 	.word	0x08002411
 80023e4:	0800241f 	.word	0x0800241f
 80023e8:	0800242d 	.word	0x0800242d
 80023ec:	0800245d 	.word	0x0800245d
 80023f0:	0800246d 	.word	0x0800246d
 80023f4:	0800248b 	.word	0x0800248b
 80023f8:	080024c1 	.word	0x080024c1
    {
        case PARSER_PREAMBLE:
            if( byte == PREAMBLE_BYTE )
 80023fc:	78fb      	ldrb	r3, [r7, #3]
 80023fe:	2bfa      	cmp	r3, #250	; 0xfa
 8002400:	d16a      	bne.n	80024d8 <xsens_mti_parse+0x134>
            {
                xsens_mti_reset_parser( interface );
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f000 f872 	bl	80024ec <xsens_mti_reset_parser>
                interface->state = PARSER_ADDRESS;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	701a      	strb	r2, [r3, #0]
            }
            break;
 800240e:	e063      	b.n	80024d8 <xsens_mti_parse+0x134>

        case PARSER_ADDRESS:
            if( byte == ADDRESS_BYTE )
 8002410:	78fb      	ldrb	r3, [r7, #3]
 8002412:	2bff      	cmp	r3, #255	; 0xff
 8002414:	d162      	bne.n	80024dc <xsens_mti_parse+0x138>
            {
                interface->state = PARSER_MESSAGE_ID;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2202      	movs	r2, #2
 800241a:	701a      	strb	r2, [r3, #0]
            }
            break;
 800241c:	e05e      	b.n	80024dc <xsens_mti_parse+0x138>

        case PARSER_MESSAGE_ID:
            interface->packet.message_id = byte;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	78fa      	ldrb	r2, [r7, #3]
 8002422:	709a      	strb	r2, [r3, #2]
            interface->state             = PARSER_LENGTH;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2203      	movs	r2, #3
 8002428:	701a      	strb	r2, [r3, #0]
            break;
 800242a:	e05a      	b.n	80024e2 <xsens_mti_parse+0x13e>

        case PARSER_LENGTH:
            if( byte == LENGTH_EXTENDED_MODE )
 800242c:	78fb      	ldrb	r3, [r7, #3]
 800242e:	2bff      	cmp	r3, #255	; 0xff
 8002430:	d102      	bne.n	8002438 <xsens_mti_parse+0x94>
            {
                interface->state = PARSER_LENGTH_EXTENDED_B1;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2204      	movs	r2, #4
 8002436:	701a      	strb	r2, [r3, #0]
            }
            if( byte == LENGTH_NONE )
 8002438:	78fb      	ldrb	r3, [r7, #3]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d106      	bne.n	800244c <xsens_mti_parse+0xa8>
            {
                interface->packet.length = 0;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	809a      	strh	r2, [r3, #4]
                interface->state         = PARSER_CRC;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2207      	movs	r2, #7
 8002448:	701a      	strb	r2, [r3, #0]
            else
            {
                interface->packet.length = byte;
                interface->state         = PARSER_PAYLOAD;
            }
            break;
 800244a:	e04a      	b.n	80024e2 <xsens_mti_parse+0x13e>
                interface->packet.length = byte;
 800244c:	78fb      	ldrb	r3, [r7, #3]
 800244e:	b29a      	uxth	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	809a      	strh	r2, [r3, #4]
                interface->state         = PARSER_PAYLOAD;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2206      	movs	r2, #6
 8002458:	701a      	strb	r2, [r3, #0]
            break;
 800245a:	e042      	b.n	80024e2 <xsens_mti_parse+0x13e>

        case PARSER_LENGTH_EXTENDED_B1:
            interface->packet.length = byte;
 800245c:	78fb      	ldrb	r3, [r7, #3]
 800245e:	b29a      	uxth	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	809a      	strh	r2, [r3, #4]
            // TODO decode long length packets
            interface->state = PARSER_LENGTH_EXTENDED_B2;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2205      	movs	r2, #5
 8002468:	701a      	strb	r2, [r3, #0]
            break;
 800246a:	e03a      	b.n	80024e2 <xsens_mti_parse+0x13e>

        case PARSER_LENGTH_EXTENDED_B2:
            // TODO decode long length packets
            interface->packet.length &= byte << 8;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	889b      	ldrh	r3, [r3, #4]
 8002470:	b21a      	sxth	r2, r3
 8002472:	78fb      	ldrb	r3, [r7, #3]
 8002474:	021b      	lsls	r3, r3, #8
 8002476:	b21b      	sxth	r3, r3
 8002478:	4013      	ands	r3, r2
 800247a:	b21b      	sxth	r3, r3
 800247c:	b29a      	uxth	r2, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	809a      	strh	r2, [r3, #4]
            interface->state = PARSER_PAYLOAD;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2206      	movs	r2, #6
 8002486:	701a      	strb	r2, [r3, #0]
            break;
 8002488:	e02b      	b.n	80024e2 <xsens_mti_parse+0x13e>

        case PARSER_PAYLOAD:
            interface->packet.payload[interface->payload_pos] = byte;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f8b3 3806 	ldrh.w	r3, [r3, #2054]	; 0x806
 8002490:	461a      	mov	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4413      	add	r3, r2
 8002496:	78fa      	ldrb	r2, [r7, #3]
 8002498:	719a      	strb	r2, [r3, #6]
            interface->payload_pos++;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f8b3 3806 	ldrh.w	r3, [r3, #2054]	; 0x806
 80024a0:	3301      	adds	r3, #1
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f8a3 2806 	strh.w	r2, [r3, #2054]	; 0x806

            // Once we've buffered the whole payload,
            // prepare to read the CRC
            if( interface->payload_pos >= interface->packet.length )
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f8b3 2806 	ldrh.w	r2, [r3, #2054]	; 0x806
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	889b      	ldrh	r3, [r3, #4]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d313      	bcc.n	80024e0 <xsens_mti_parse+0x13c>
            {
                interface->state = PARSER_CRC;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2207      	movs	r2, #7
 80024bc:	701a      	strb	r2, [r3, #0]
            }
            break;
 80024be:	e00f      	b.n	80024e0 <xsens_mti_parse+0x13c>

        case PARSER_CRC:
            // Check if CRC is valid
            if( interface->crc == 0x00 )
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f893 3808 	ldrb.w	r3, [r3, #2056]	; 0x808
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d102      	bne.n	80024d0 <xsens_mti_parse+0x12c>
            {
                // Packet was successfully recieved
                // Run the payload handling function
                xsens_mti_handle_payload( interface );
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 f826 	bl	800251c <xsens_mti_handle_payload>
            else
            {
                // TODO send CRC failed event to user?
            }

            interface->state = PARSER_PREAMBLE;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	701a      	strb	r2, [r3, #0]
            break;
 80024d6:	e004      	b.n	80024e2 <xsens_mti_parse+0x13e>
            break;
 80024d8:	bf00      	nop
 80024da:	e002      	b.n	80024e2 <xsens_mti_parse+0x13e>
            break;
 80024dc:	bf00      	nop
 80024de:	e000      	b.n	80024e2 <xsens_mti_parse+0x13e>
            break;
 80024e0:	bf00      	nop
    }
}
 80024e2:	bf00      	nop
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop

080024ec <xsens_mti_reset_parser>:

void xsens_mti_reset_parser( xsens_interface_t *interface )
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
    // Clear the parser state and buffers
    memset( &( interface->packet ), 0, sizeof( xsens_packet_buffer_t ) );
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	3302      	adds	r3, #2
 80024f8:	f640 0204 	movw	r2, #2052	; 0x804
 80024fc:	2100      	movs	r1, #0
 80024fe:	4618      	mov	r0, r3
 8002500:	f007 ff80 	bl	800a404 <memset>
    interface->payload_pos = 0;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	f8a3 2806 	strh.w	r2, [r3, #2054]	; 0x806
    interface->crc         = 0;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
}
 8002514:	bf00      	nop
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <xsens_mti_handle_payload>:

// With a valid packet, process the payload
void xsens_mti_handle_payload( xsens_interface_t *interface )
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b086      	sub	sp, #24
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
    xsens_packet_buffer_t *packet = &( interface->packet );
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	3302      	adds	r3, #2
 8002528:	617b      	str	r3, [r7, #20]

    // Search the inbound handler table for a match
    message_handler_ref_t *handler = xsens_mti_find_inbound_handler_entry( packet->message_id );
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	781b      	ldrb	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f000 f832 	bl	8002598 <xsens_mti_find_inbound_handler_entry>
 8002534:	6138      	str	r0, [r7, #16]

    // If the ID is recognised, call the handler function (if it exists)
    if( handler )
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d00b      	beq.n	8002554 <xsens_mti_handle_payload+0x38>
    {
        callback_payload_t payload_handler_fn = (callback_payload_t)handler->handler_fn;
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	60fb      	str	r3, [r7, #12]
        if( payload_handler_fn )
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d005      	beq.n	8002554 <xsens_mti_handle_payload+0x38>
        {
            most_recent_interface = interface;    // internally cache the interface for cb access
 8002548:	4a04      	ldr	r2, [pc, #16]	; (800255c <xsens_mti_handle_payload+0x40>)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6013      	str	r3, [r2, #0]
            payload_handler_fn( packet );
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6978      	ldr	r0, [r7, #20]
 8002552:	4798      	blx	r3
        }
    }
}
 8002554:	bf00      	nop
 8002556:	3718      	adds	r7, #24
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	200013e8 	.word	0x200013e8

08002560 <xsens_mti_override_id_handler>:

bool xsens_mti_override_id_handler( uint8_t id, callback_payload_t user_fn )
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	6039      	str	r1, [r7, #0]
 800256a:	71fb      	strb	r3, [r7, #7]
    if( user_fn )
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00c      	beq.n	800258c <xsens_mti_override_id_handler+0x2c>
    {
        // Find the ID in the inbound handler 'jump table'
        message_handler_ref_t *handler = xsens_mti_find_inbound_handler_entry( id );
 8002572:	79fb      	ldrb	r3, [r7, #7]
 8002574:	4618      	mov	r0, r3
 8002576:	f000 f80f 	bl	8002598 <xsens_mti_find_inbound_handler_entry>
 800257a:	60f8      	str	r0, [r7, #12]

        if( handler )
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d004      	beq.n	800258c <xsens_mti_override_id_handler+0x2c>
        {
            handler->handler_fn = user_fn;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	683a      	ldr	r2, [r7, #0]
 8002586:	605a      	str	r2, [r3, #4]
            return true;
 8002588:	2301      	movs	r3, #1
 800258a:	e000      	b.n	800258e <xsens_mti_override_id_handler+0x2e>
        }
    }

    return false;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
	...

08002598 <xsens_mti_find_inbound_handler_entry>:

message_handler_ref_t *xsens_mti_find_inbound_handler_entry( uint8_t find_id )
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	4603      	mov	r3, r0
 80025a0:	71fb      	strb	r3, [r7, #7]
    uint8_t table_length = sizeof( inbound_handler_table ) / sizeof( message_handler_ref_t );
 80025a2:	2322      	movs	r3, #34	; 0x22
 80025a4:	73fb      	strb	r3, [r7, #15]

    return xsens_mti_find_handler_entry(find_id, inbound_handler_table, table_length );
 80025a6:	7bfa      	ldrb	r2, [r7, #15]
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	4904      	ldr	r1, [pc, #16]	; (80025bc <xsens_mti_find_inbound_handler_entry+0x24>)
 80025ac:	4618      	mov	r0, r3
 80025ae:	f000 f807 	bl	80025c0 <xsens_mti_find_handler_entry>
 80025b2:	4603      	mov	r3, r0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3710      	adds	r7, #16
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	20000000 	.word	0x20000000

080025c0 <xsens_mti_find_handler_entry>:

message_handler_ref_t *xsens_mti_find_handler_entry( uint8_t find_id, message_handler_ref_t *entry_table, uint8_t entry_count )
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	6039      	str	r1, [r7, #0]
 80025ca:	71fb      	strb	r3, [r7, #7]
 80025cc:	4613      	mov	r3, r2
 80025ce:	71bb      	strb	r3, [r7, #6]
    for( uint8_t i = 0; i < entry_count; i++ )
 80025d0:	2300      	movs	r3, #0
 80025d2:	73fb      	strb	r3, [r7, #15]
 80025d4:	e00f      	b.n	80025f6 <xsens_mti_find_handler_entry+0x36>
    {
        if( entry_table[i].id == find_id )
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	683a      	ldr	r2, [r7, #0]
 80025dc:	4413      	add	r3, r2
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	79fa      	ldrb	r2, [r7, #7]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d104      	bne.n	80025f0 <xsens_mti_find_handler_entry+0x30>
        {
            return &entry_table[i];
 80025e6:	7bfb      	ldrb	r3, [r7, #15]
 80025e8:	00db      	lsls	r3, r3, #3
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	4413      	add	r3, r2
 80025ee:	e007      	b.n	8002600 <xsens_mti_find_handler_entry+0x40>
    for( uint8_t i = 0; i < entry_count; i++ )
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
 80025f2:	3301      	adds	r3, #1
 80025f4:	73fb      	strb	r3, [r7, #15]
 80025f6:	7bfa      	ldrb	r2, [r7, #15]
 80025f8:	79bb      	ldrb	r3, [r7, #6]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d3eb      	bcc.n	80025d6 <xsens_mti_find_handler_entry+0x16>
        }
    }

    return (message_handler_ref_t *)NULL;
 80025fe:	2300      	movs	r3, #0
}
 8002600:	4618      	mov	r0, r3
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <xsens_mti_buffer_crc>:

uint8_t xsens_mti_buffer_crc( uint8_t *buffer, uint16_t size )
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	460b      	mov	r3, r1
 8002616:	807b      	strh	r3, [r7, #2]
    uint8_t crc = 0;
 8002618:	2300      	movs	r3, #0
 800261a:	73fb      	strb	r3, [r7, #15]

    for( uint16_t i = 0; i < size; i++ )
 800261c:	2300      	movs	r3, #0
 800261e:	81bb      	strh	r3, [r7, #12]
 8002620:	e009      	b.n	8002636 <xsens_mti_buffer_crc+0x2a>
    {
        crc -= buffer[i];
 8002622:	89bb      	ldrh	r3, [r7, #12]
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	4413      	add	r3, r2
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	7bfa      	ldrb	r2, [r7, #15]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	73fb      	strb	r3, [r7, #15]
    for( uint16_t i = 0; i < size; i++ )
 8002630:	89bb      	ldrh	r3, [r7, #12]
 8002632:	3301      	adds	r3, #1
 8002634:	81bb      	strh	r3, [r7, #12]
 8002636:	89ba      	ldrh	r2, [r7, #12]
 8002638:	887b      	ldrh	r3, [r7, #2]
 800263a:	429a      	cmp	r2, r3
 800263c:	d3f1      	bcc.n	8002622 <xsens_mti_buffer_crc+0x16>
    }

    return crc;
 800263e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002640:	4618      	mov	r0, r3
 8002642:	3714      	adds	r7, #20
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <xsens_mti_send>:

void xsens_mti_send( xsens_interface_t *interface, xsens_packet_buffer_t *packet )
{
 800264c:	b590      	push	{r4, r7, lr}
 800264e:	f6ad 0d14 	subw	sp, sp, #2068	; 0x814
 8002652:	af00      	add	r7, sp, #0
 8002654:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002658:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 800265c:	6018      	str	r0, [r3, #0]
 800265e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002662:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002666:	6019      	str	r1, [r3, #0]
    if( interface && packet )
 8002668:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800266c:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2b00      	cmp	r3, #0
 8002674:	f000 80d4 	beq.w	8002820 <xsens_mti_send+0x1d4>
 8002678:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800267c:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2b00      	cmp	r3, #0
 8002684:	f000 80cc 	beq.w	8002820 <xsens_mti_send+0x1d4>
    {
        uint8_t buffer[2048] = { 0 };
 8002688:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800268c:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002690:	2200      	movs	r2, #0
 8002692:	601a      	str	r2, [r3, #0]
 8002694:	3304      	adds	r3, #4
 8002696:	f240 72fc 	movw	r2, #2044	; 0x7fc
 800269a:	2100      	movs	r1, #0
 800269c:	4618      	mov	r0, r3
 800269e:	f007 feb1 	bl	800a404 <memset>
        uint16_t buffer_pos = 0;
 80026a2:	2300      	movs	r3, #0
 80026a4:	f8a7 380e 	strh.w	r3, [r7, #2062]	; 0x80e
        uint8_t crc = 0;
 80026a8:	2300      	movs	r3, #0
 80026aa:	f887 380d 	strb.w	r3, [r7, #2061]	; 0x80d

        // Preamble
        buffer[buffer_pos++] = PREAMBLE_BYTE;
 80026ae:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80026b2:	1c5a      	adds	r2, r3, #1
 80026b4:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 80026b8:	461a      	mov	r2, r3
 80026ba:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026be:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80026c2:	21fa      	movs	r1, #250	; 0xfa
 80026c4:	5499      	strb	r1, [r3, r2]

        // Device Address
        buffer[buffer_pos++] = ADDRESS_BYTE;
 80026c6:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80026ca:	1c5a      	adds	r2, r3, #1
 80026cc:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 80026d0:	461a      	mov	r2, r3
 80026d2:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026d6:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80026da:	21ff      	movs	r1, #255	; 0xff
 80026dc:	5499      	strb	r1, [r3, r2]

        // Message ID
        buffer[buffer_pos++] = packet->message_id;
 80026de:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80026e2:	1c5a      	adds	r2, r3, #1
 80026e4:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 80026e8:	461a      	mov	r2, r3
 80026ea:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026ee:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	7819      	ldrb	r1, [r3, #0]
 80026f6:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026fa:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80026fe:	5499      	strb	r1, [r3, r2]

        // Payload Length
        if( packet->length < 0xFF )
 8002700:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002704:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	885b      	ldrh	r3, [r3, #2]
 800270c:	2bfe      	cmp	r3, #254	; 0xfe
 800270e:	d812      	bhi.n	8002736 <xsens_mti_send+0xea>
        {
            buffer[buffer_pos++] = packet->length;
 8002710:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002714:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	8859      	ldrh	r1, [r3, #2]
 800271c:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 8002720:	1c5a      	adds	r2, r3, #1
 8002722:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 8002726:	461a      	mov	r2, r3
 8002728:	b2c9      	uxtb	r1, r1
 800272a:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800272e:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002732:	5499      	strb	r1, [r3, r2]
 8002734:	e01e      	b.n	8002774 <xsens_mti_send+0x128>
        }
        else
        {
            // Extended packet handling sets the normal length byte to 255,
            // followed by two bytes of payload data
            buffer[buffer_pos++] = 0xFF;
 8002736:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 800273a:	1c5a      	adds	r2, r3, #1
 800273c:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 8002740:	461a      	mov	r2, r3
 8002742:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002746:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 800274a:	21ff      	movs	r1, #255	; 0xff
 800274c:	5499      	strb	r1, [r3, r2]

            memcpy( &buffer[buffer_pos], &packet->length, 2 );
 800274e:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 8002752:	f107 020c 	add.w	r2, r7, #12
 8002756:	4413      	add	r3, r2
 8002758:	f507 6201 	add.w	r2, r7, #2064	; 0x810
 800275c:	f5a2 6201 	sub.w	r2, r2, #2064	; 0x810
 8002760:	6812      	ldr	r2, [r2, #0]
 8002762:	3202      	adds	r2, #2
 8002764:	8812      	ldrh	r2, [r2, #0]
 8002766:	b292      	uxth	r2, r2
 8002768:	801a      	strh	r2, [r3, #0]
            buffer_pos += 2;
 800276a:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 800276e:	3302      	adds	r3, #2
 8002770:	f8a7 380e 	strh.w	r3, [r7, #2062]	; 0x80e
        }

        // Payload Data
        if( packet->length != 0 )
 8002774:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002778:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	885b      	ldrh	r3, [r3, #2]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d01e      	beq.n	80027c2 <xsens_mti_send+0x176>
        {
            memcpy( &buffer[buffer_pos], (uint8_t *)packet->payload, packet->length );
 8002784:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 8002788:	f107 020c 	add.w	r2, r7, #12
 800278c:	18d0      	adds	r0, r2, r3
 800278e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002792:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	1d19      	adds	r1, r3, #4
 800279a:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800279e:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	885b      	ldrh	r3, [r3, #2]
 80027a6:	461a      	mov	r2, r3
 80027a8:	f007 feaa 	bl	800a500 <memcpy>
            buffer_pos += packet->length;
 80027ac:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80027b0:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	885a      	ldrh	r2, [r3, #2]
 80027b8:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80027bc:	4413      	add	r3, r2
 80027be:	f8a7 380e 	strh.w	r3, [r7, #2062]	; 0x80e
        }

        // Calculate the CRC of the packet, exluding the preamble
        buffer[buffer_pos] = xsens_mti_buffer_crc( &buffer[1], buffer_pos-1 );
 80027c2:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80027c6:	3b01      	subs	r3, #1
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	f8b7 480e 	ldrh.w	r4, [r7, #2062]	; 0x80e
 80027ce:	f107 030c 	add.w	r3, r7, #12
 80027d2:	3301      	adds	r3, #1
 80027d4:	4611      	mov	r1, r2
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff ff18 	bl	800260c <xsens_mti_buffer_crc>
 80027dc:	4603      	mov	r3, r0
 80027de:	461a      	mov	r2, r3
 80027e0:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80027e4:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80027e8:	551a      	strb	r2, [r3, r4]
        buffer_pos += 1;
 80027ea:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80027ee:	3301      	adds	r3, #1
 80027f0:	f8a7 380e 	strh.w	r3, [r7, #2062]	; 0x80e

        // Pass the buffer to the user so they can send to hardware
        if( interface->output_cb )
 80027f4:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80027f8:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 8002802:	2b00      	cmp	r3, #0
 8002804:	d00c      	beq.n	8002820 <xsens_mti_send+0x1d4>
        {
            interface->output_cb( buffer, buffer_pos );
 8002806:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800280a:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 8002814:	f8b7 180e 	ldrh.w	r1, [r7, #2062]	; 0x80e
 8002818:	f107 020c 	add.w	r2, r7, #12
 800281c:	4610      	mov	r0, r2
 800281e:	4798      	blx	r3
        }
    }
}
 8002820:	bf00      	nop
 8002822:	f607 0714 	addw	r7, r7, #2068	; 0x814
 8002826:	46bd      	mov	sp, r7
 8002828:	bd90      	pop	{r4, r7, pc}

0800282a <xsens_mti_request>:

void xsens_mti_request( xsens_interface_t *interface, uint8_t id )
{
 800282a:	b580      	push	{r7, lr}
 800282c:	f5ad 6d01 	sub.w	sp, sp, #2064	; 0x810
 8002830:	af00      	add	r7, sp, #0
 8002832:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002836:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 800283a:	6018      	str	r0, [r3, #0]
 800283c:	460a      	mov	r2, r1
 800283e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002842:	f6a3 030d 	subw	r3, r3, #2061	; 0x80d
 8002846:	701a      	strb	r2, [r3, #0]
    xsens_packet_buffer_t packet = { 0 };
 8002848:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800284c:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002850:	4618      	mov	r0, r3
 8002852:	f640 0304 	movw	r3, #2052	; 0x804
 8002856:	461a      	mov	r2, r3
 8002858:	2100      	movs	r1, #0
 800285a:	f007 fdd3 	bl	800a404 <memset>

    packet.message_id = id;
 800285e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002862:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002866:	f507 6201 	add.w	r2, r7, #2064	; 0x810
 800286a:	f6a2 020d 	subw	r2, r2, #2061	; 0x80d
 800286e:	7812      	ldrb	r2, [r2, #0]
 8002870:	701a      	strb	r2, [r3, #0]
    packet.length = 0;
 8002872:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002876:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 800287a:	2200      	movs	r2, #0
 800287c:	805a      	strh	r2, [r3, #2]
    packet.payload[0] = 0;
 800287e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002882:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002886:	2200      	movs	r2, #0
 8002888:	711a      	strb	r2, [r3, #4]

    xsens_mti_send( interface, &packet );
 800288a:	f107 020c 	add.w	r2, r7, #12
 800288e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002892:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002896:	4611      	mov	r1, r2
 8002898:	6818      	ldr	r0, [r3, #0]
 800289a:	f7ff fed7 	bl	800264c <xsens_mti_send>
}
 800289e:	bf00      	nop
 80028a0:	f507 6701 	add.w	r7, r7, #2064	; 0x810
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <xsens_mti_reset_orientation>:
    xsens_mti_send( interface, &packet );
}


void xsens_mti_reset_orientation( xsens_interface_t *interface, XsensOrientationSetting_t code )
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	f5ad 6d01 	sub.w	sp, sp, #2064	; 0x810
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80028b4:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 80028b8:	6018      	str	r0, [r3, #0]
 80028ba:	460a      	mov	r2, r1
 80028bc:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80028c0:	f6a3 030d 	subw	r3, r3, #2061	; 0x80d
 80028c4:	701a      	strb	r2, [r3, #0]
    xsens_packet_buffer_t packet = { 0 };
 80028c6:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80028ca:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80028ce:	4618      	mov	r0, r3
 80028d0:	f640 0304 	movw	r3, #2052	; 0x804
 80028d4:	461a      	mov	r2, r3
 80028d6:	2100      	movs	r1, #0
 80028d8:	f007 fd94 	bl	800a404 <memset>
    
    packet.message_id = MT_RESETORIENTATION;
 80028dc:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80028e0:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80028e4:	22a4      	movs	r2, #164	; 0xa4
 80028e6:	701a      	strb	r2, [r3, #0]
    packet.length = 2;
 80028e8:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80028ec:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80028f0:	2202      	movs	r2, #2
 80028f2:	805a      	strh	r2, [r3, #2]
    packet.payload[0] = 0x00;
 80028f4:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80028f8:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80028fc:	2200      	movs	r2, #0
 80028fe:	711a      	strb	r2, [r3, #4]
    packet.payload[1] = code;
 8002900:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002904:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002908:	f507 6201 	add.w	r2, r7, #2064	; 0x810
 800290c:	f6a2 020d 	subw	r2, r2, #2061	; 0x80d
 8002910:	7812      	ldrb	r2, [r2, #0]
 8002912:	715a      	strb	r2, [r3, #5]

    xsens_mti_send( interface, &packet );
 8002914:	f107 020c 	add.w	r2, r7, #12
 8002918:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800291c:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002920:	4611      	mov	r1, r2
 8002922:	6818      	ldr	r0, [r3, #0]
 8002924:	f7ff fe92 	bl	800264c <xsens_mti_send>
}
 8002928:	bf00      	nop
 800292a:	f507 6701 	add.w	r7, r7, #2064	; 0x810
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}

08002932 <xsens_mti_set_configuration>:

void xsens_mti_set_configuration( xsens_interface_t *interface, XsensFrequencyConfig_t config[], uint8_t num_config )
{
 8002932:	b580      	push	{r7, lr}
 8002934:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
 8002938:	af00      	add	r7, sp, #0
 800293a:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800293e:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002942:	6018      	str	r0, [r3, #0]
 8002944:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002948:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 800294c:	6019      	str	r1, [r3, #0]
 800294e:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002952:	f6a3 0311 	subw	r3, r3, #2065	; 0x811
 8002956:	701a      	strb	r2, [r3, #0]
    // No more than 32 values can be configured
    if( interface && config && num_config && num_config <= 32 )
 8002958:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800295c:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d074      	beq.n	8002a50 <xsens_mti_set_configuration+0x11e>
 8002966:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800296a:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d06d      	beq.n	8002a50 <xsens_mti_set_configuration+0x11e>
 8002974:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002978:	f6a3 0311 	subw	r3, r3, #2065	; 0x811
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d066      	beq.n	8002a50 <xsens_mti_set_configuration+0x11e>
 8002982:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002986:	f6a3 0311 	subw	r3, r3, #2065	; 0x811
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	2b20      	cmp	r3, #32
 800298e:	d85f      	bhi.n	8002a50 <xsens_mti_set_configuration+0x11e>
    {
        xsens_packet_buffer_t packet = { 0 };
 8002990:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002994:	f6a3 0308 	subw	r3, r3, #2056	; 0x808
 8002998:	4618      	mov	r0, r3
 800299a:	f640 0304 	movw	r3, #2052	; 0x804
 800299e:	461a      	mov	r2, r3
 80029a0:	2100      	movs	r1, #0
 80029a2:	f007 fd2f 	bl	800a404 <memset>
        packet.message_id = MT_SETOUTPUTCONFIGURATION;
 80029a6:	f607 0318 	addw	r3, r7, #2072	; 0x818
 80029aa:	f6a3 0308 	subw	r3, r3, #2056	; 0x808
 80029ae:	22c0      	movs	r2, #192	; 0xc0
 80029b0:	701a      	strb	r2, [r3, #0]

        // Form a big-endian MData2 style 'packet' for each field
        //  2 bytes for ID
        //  2 bytes for frequency
        for( uint8_t i = 0; i <= num_config; i++ )
 80029b2:	2300      	movs	r3, #0
 80029b4:	f887 3817 	strb.w	r3, [r7, #2071]	; 0x817
 80029b8:	e037      	b.n	8002a2a <xsens_mti_set_configuration+0xf8>
        {
            uint8_t buff_pos = i * 4;
 80029ba:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	f887 3816 	strb.w	r3, [r7, #2070]	; 0x816
            
            // LE to BE conversion directly into the output buffer...
            xsens_swap_endian_u16( &packet.payload[buff_pos],   (uint8_t*)&config[i].id );
 80029c4:	f897 3816 	ldrb.w	r3, [r7, #2070]	; 0x816
 80029c8:	f107 0210 	add.w	r2, r7, #16
 80029cc:	4413      	add	r3, r2
 80029ce:	1d18      	adds	r0, r3, #4
 80029d0:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	f607 0218 	addw	r2, r7, #2072	; 0x818
 80029da:	f5a2 6201 	sub.w	r2, r2, #2064	; 0x810
 80029de:	6812      	ldr	r2, [r2, #0]
 80029e0:	4413      	add	r3, r2
 80029e2:	4619      	mov	r1, r3
 80029e4:	f000 f8d0 	bl	8002b88 <xsens_swap_endian_u16>
            xsens_swap_endian_u16( &packet.payload[buff_pos+2], (uint8_t*)&config[i].frequency );
 80029e8:	f897 3816 	ldrb.w	r3, [r7, #2070]	; 0x816
 80029ec:	3302      	adds	r3, #2
 80029ee:	f107 0210 	add.w	r2, r7, #16
 80029f2:	4413      	add	r3, r2
 80029f4:	1d18      	adds	r0, r3, #4
 80029f6:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	f607 0218 	addw	r2, r7, #2072	; 0x818
 8002a00:	f5a2 6201 	sub.w	r2, r2, #2064	; 0x810
 8002a04:	6812      	ldr	r2, [r2, #0]
 8002a06:	4413      	add	r3, r2
 8002a08:	3302      	adds	r3, #2
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	f000 f8bc 	bl	8002b88 <xsens_swap_endian_u16>
            packet.length = buff_pos;
 8002a10:	f897 3816 	ldrb.w	r3, [r7, #2070]	; 0x816
 8002a14:	b29a      	uxth	r2, r3
 8002a16:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002a1a:	f6a3 0308 	subw	r3, r3, #2056	; 0x808
 8002a1e:	805a      	strh	r2, [r3, #2]
        for( uint8_t i = 0; i <= num_config; i++ )
 8002a20:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 8002a24:	3301      	adds	r3, #1
 8002a26:	f887 3817 	strb.w	r3, [r7, #2071]	; 0x817
 8002a2a:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002a2e:	f6a3 0311 	subw	r3, r3, #2065	; 0x811
 8002a32:	f897 2817 	ldrb.w	r2, [r7, #2071]	; 0x817
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d9be      	bls.n	80029ba <xsens_mti_set_configuration+0x88>
        }

        // TODO: refactor as a MDATA2 output problem once generation fns are implemented?
        xsens_mti_send( interface, &packet );
 8002a3c:	f107 0210 	add.w	r2, r7, #16
 8002a40:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002a44:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002a48:	4611      	mov	r1, r2
 8002a4a:	6818      	ldr	r0, [r3, #0]
 8002a4c:	f7ff fdfe 	bl	800264c <xsens_mti_send>
    }
}
 8002a50:	bf00      	nop
 8002a52:	f607 0718 	addw	r7, r7, #2072	; 0x818
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
	...

08002a5c <xsens_internal_handle_device_id>:



void xsens_internal_handle_device_id( xsens_packet_buffer_t *packet )
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b0ae      	sub	sp, #184	; 0xb8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
    XsensEventData_t value = { 0 };
 8002a64:	f107 0308 	add.w	r3, r7, #8
 8002a68:	22b0      	movs	r2, #176	; 0xb0
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f007 fcc9 	bl	800a404 <memset>

    if( packet->length == 4 )    // MTi 1, 10, 100
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	885b      	ldrh	r3, [r3, #2]
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	d109      	bne.n	8002a8e <xsens_internal_handle_device_id+0x32>
    {
        value.type    = XSENS_EVT_TYPE_U32;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	723b      	strb	r3, [r7, #8]
        value.data.u4 = xsens_coalesce_32BE_32LE( &packet->payload[0] );
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	3304      	adds	r3, #4
 8002a82:	4618      	mov	r0, r3
 8002a84:	f000 f8db 	bl	8002c3e <xsens_coalesce_32BE_32LE>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	673b      	str	r3, [r7, #112]	; 0x70
 8002a8c:	e00c      	b.n	8002aa8 <xsens_internal_handle_device_id+0x4c>
    }
    else if( packet->length == 8 )    // MTi-600
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	885b      	ldrh	r3, [r3, #2]
 8002a92:	2b08      	cmp	r3, #8
 8002a94:	d108      	bne.n	8002aa8 <xsens_internal_handle_device_id+0x4c>
    {
        // TODO: untested 8-byte device ID
        value.type    = XSENS_EVT_TYPE_U32;
 8002a96:	2303      	movs	r3, #3
 8002a98:	723b      	strb	r3, [r7, #8]
        value.data.u4 = xsens_coalesce_32BE_32LE( &packet->payload[4] );
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	3308      	adds	r3, #8
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f000 f8cd 	bl	8002c3e <xsens_coalesce_32BE_32LE>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	673b      	str	r3, [r7, #112]	; 0x70
    }

    if( most_recent_interface->event_cb )
 8002aa8:	4b09      	ldr	r3, [pc, #36]	; (8002ad0 <xsens_internal_handle_device_id+0x74>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d008      	beq.n	8002ac6 <xsens_internal_handle_device_id+0x6a>
    {
        most_recent_interface->event_cb( XSENS_EVT_DEVICE_ID, &value );
 8002ab4:	4b06      	ldr	r3, [pc, #24]	; (8002ad0 <xsens_internal_handle_device_id+0x74>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8002abc:	f107 0208 	add.w	r2, r7, #8
 8002ac0:	4611      	mov	r1, r2
 8002ac2:	2016      	movs	r0, #22
 8002ac4:	4798      	blx	r3
    }
}
 8002ac6:	bf00      	nop
 8002ac8:	37b8      	adds	r7, #184	; 0xb8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	200013e8 	.word	0x200013e8

08002ad4 <xsens_internal_handle_product_code>:

void xsens_internal_handle_product_code( xsens_packet_buffer_t *packet )
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
    // ASCII formatted code max 20 bytes
    // TODO: handle product code
}
 8002adc:	bf00      	nop
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <xsens_internal_handle_hardware_version>:

void xsens_internal_handle_hardware_version( xsens_packet_buffer_t *packet )
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
    // TODO: handle product code

    //    uint8_t hw_version[2];
    //    uint16_t *hw_ptr = (uint16_t *)&hw_version;
    //    hw_ptr           = xsens_coalesce_16BE_16LE( &packet->payload[0] );
}
 8002af0:	bf00      	nop
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <xsens_internal_handle_firmware_version>:

void xsens_internal_handle_firmware_version( xsens_packet_buffer_t *packet )
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
    // TODO: handle firmware version

    uint8_t  major    = packet->payload[0];
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	791b      	ldrb	r3, [r3, #4]
 8002b08:	75fb      	strb	r3, [r7, #23]
    uint8_t  minor    = packet->payload[1];
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	795b      	ldrb	r3, [r3, #5]
 8002b0e:	75bb      	strb	r3, [r7, #22]
    uint8_t  revision = packet->payload[2];
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	799b      	ldrb	r3, [r3, #6]
 8002b14:	757b      	strb	r3, [r7, #21]
    uint32_t build    = xsens_coalesce_32BE_32LE( &packet->payload[3] );
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	3307      	adds	r3, #7
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f000 f88f 	bl	8002c3e <xsens_coalesce_32BE_32LE>
 8002b20:	6138      	str	r0, [r7, #16]
    uint32_t scm      = xsens_coalesce_32BE_32LE( &packet->payload[7] );
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	330b      	adds	r3, #11
 8002b26:	4618      	mov	r0, r3
 8002b28:	f000 f889 	bl	8002c3e <xsens_coalesce_32BE_32LE>
 8002b2c:	60f8      	str	r0, [r7, #12]
}
 8002b2e:	bf00      	nop
 8002b30:	3718      	adds	r7, #24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}

08002b36 <xsens_internal_handle_selftest_results>:

void xsens_internal_handle_selftest_results( xsens_packet_buffer_t *packet )
{
 8002b36:	b480      	push	{r7}
 8002b38:	b083      	sub	sp, #12
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
    // TODO: handle selftest results
}
 8002b3e:	bf00      	nop
 8002b40:	370c      	adds	r7, #12
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr

08002b4a <xsens_internal_handle_error>:

void xsens_internal_handle_error( xsens_packet_buffer_t *packet )
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	b085      	sub	sp, #20
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
    uint8_t error_code = packet->payload[0];
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	791b      	ldrb	r3, [r3, #4]
 8002b56:	73fb      	strb	r3, [r7, #15]

        default:
            break;
    }
     */
}
 8002b58:	bf00      	nop
 8002b5a:	3714      	adds	r7, #20
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <xsens_internal_handle_mdata2>:

void xsens_internal_handle_mdata2( xsens_packet_buffer_t *packet )
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
    // MData2 packets contain 1 to n smaller packets
    // with variable length fields, see xsens_mdata2.c/.h
    xsens_mdata2_process( packet, most_recent_interface->event_cb );
 8002b6c:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <xsens_internal_handle_mdata2+0x20>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8002b74:	4619      	mov	r1, r3
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f7fe fff6 	bl	8001b68 <xsens_mdata2_process>
}
 8002b7c:	bf00      	nop
 8002b7e:	3708      	adds	r7, #8
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	200013e8 	.word	0x200013e8

08002b88 <xsens_swap_endian_u16>:
#include "IMU_rel/xsens_utility.h"
#include "math.h"
#include "stdlib.h"

void xsens_swap_endian_u16( uint8_t *dest, uint8_t *source )
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
    dest[1] = source[0];
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	3301      	adds	r3, #1
 8002b96:	683a      	ldr	r2, [r7, #0]
 8002b98:	7812      	ldrb	r2, [r2, #0]
 8002b9a:	701a      	strb	r2, [r3, #0]
    dest[0] = source[1];
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	785a      	ldrb	r2, [r3, #1]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	701a      	strb	r2, [r3, #0]
}
 8002ba4:	bf00      	nop
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <xsens_swap_endian_u64>:
    dest[1] = source[2];
    dest[0] = source[3];
}

void xsens_swap_endian_u64( uint8_t *dest, uint8_t *source )
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
    dest[7] = source[0];
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	3307      	adds	r3, #7
 8002bbe:	683a      	ldr	r2, [r7, #0]
 8002bc0:	7812      	ldrb	r2, [r2, #0]
 8002bc2:	701a      	strb	r2, [r3, #0]
    dest[6] = source[1];
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3306      	adds	r3, #6
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	7852      	ldrb	r2, [r2, #1]
 8002bcc:	701a      	strb	r2, [r3, #0]
    dest[5] = source[2];
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	3305      	adds	r3, #5
 8002bd2:	683a      	ldr	r2, [r7, #0]
 8002bd4:	7892      	ldrb	r2, [r2, #2]
 8002bd6:	701a      	strb	r2, [r3, #0]
    dest[4] = source[3];
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3304      	adds	r3, #4
 8002bdc:	683a      	ldr	r2, [r7, #0]
 8002bde:	78d2      	ldrb	r2, [r2, #3]
 8002be0:	701a      	strb	r2, [r3, #0]
    dest[3] = source[4];
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	3303      	adds	r3, #3
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	7912      	ldrb	r2, [r2, #4]
 8002bea:	701a      	strb	r2, [r3, #0]
    dest[2] = source[5];
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	3302      	adds	r3, #2
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	7952      	ldrb	r2, [r2, #5]
 8002bf4:	701a      	strb	r2, [r3, #0]
    dest[1] = source[6];
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	7992      	ldrb	r2, [r2, #6]
 8002bfe:	701a      	strb	r2, [r3, #0]
    dest[0] = source[7];
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	79da      	ldrb	r2, [r3, #7]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	701a      	strb	r2, [r3, #0]
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr

08002c14 <xsens_coalesce_16BE_16LE>:

uint16_t xsens_coalesce_16BE_16LE( uint8_t *source )
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
    return ( source[1] << 0 | source[0] << 8 );
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	b21a      	sxth	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	021b      	lsls	r3, r3, #8
 8002c2a:	b21b      	sxth	r3, r3
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	b21b      	sxth	r3, r3
 8002c30:	b29b      	uxth	r3, r3
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr

08002c3e <xsens_coalesce_32BE_32LE>:

uint32_t xsens_coalesce_32BE_32LE( uint8_t *source )
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
    return ( ( source[3] << 0 )
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	3303      	adds	r3, #3
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	461a      	mov	r2, r3
             | ( source[2] << 8 )
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	3302      	adds	r3, #2
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	021b      	lsls	r3, r3, #8
 8002c56:	431a      	orrs	r2, r3
             | ( source[1] << 16 )
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	041b      	lsls	r3, r3, #16
 8002c60:	431a      	orrs	r2, r3
             | ( source[0] << 24 ) );
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	061b      	lsls	r3, r3, #24
 8002c68:	4313      	orrs	r3, r2
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr

08002c76 <xsens_coalesce_32BE_F32LE>:

float xsens_coalesce_32BE_F32LE( uint8_t *source )
{
 8002c76:	b480      	push	{r7}
 8002c78:	b085      	sub	sp, #20
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
    float    f;
    uint8_t *f_ptr = (uint8_t *)&f;
 8002c7e:	f107 0308 	add.w	r3, r7, #8
 8002c82:	60fb      	str	r3, [r7, #12]

    f_ptr[3] = source[0];
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	3303      	adds	r3, #3
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	7812      	ldrb	r2, [r2, #0]
 8002c8c:	701a      	strb	r2, [r3, #0]
    f_ptr[2] = source[1];
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	3302      	adds	r3, #2
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	7852      	ldrb	r2, [r2, #1]
 8002c96:	701a      	strb	r2, [r3, #0]
    f_ptr[1] = source[2];
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	7892      	ldrb	r2, [r2, #2]
 8002ca0:	701a      	strb	r2, [r3, #0]
    f_ptr[0] = source[3];
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	78da      	ldrb	r2, [r3, #3]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	701a      	strb	r2, [r3, #0]

    return f;
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	ee07 3a90 	vmov	s15, r3
}
 8002cb0:	eeb0 0a67 	vmov.f32	s0, s15
 8002cb4:	3714      	adds	r7, #20
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <xsens_coalesce_48BE_48LE>:

// As per manual, big-endian 32-bit first, then BE 16-bit part i.e [b3, b2, b1, b0, b5, b4]
void xsens_coalesce_48BE_48LE( uint8_t *dest, uint8_t *source )
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b083      	sub	sp, #12
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
 8002cc6:	6039      	str	r1, [r7, #0]
    dest[0] = source[3];
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	78da      	ldrb	r2, [r3, #3]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	701a      	strb	r2, [r3, #0]
    dest[1] = source[2];
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	683a      	ldr	r2, [r7, #0]
 8002cd6:	7892      	ldrb	r2, [r2, #2]
 8002cd8:	701a      	strb	r2, [r3, #0]
    dest[2] = source[1];
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	3302      	adds	r3, #2
 8002cde:	683a      	ldr	r2, [r7, #0]
 8002ce0:	7852      	ldrb	r2, [r2, #1]
 8002ce2:	701a      	strb	r2, [r3, #0]
    dest[3] = source[0];
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	3303      	adds	r3, #3
 8002ce8:	683a      	ldr	r2, [r7, #0]
 8002cea:	7812      	ldrb	r2, [r2, #0]
 8002cec:	701a      	strb	r2, [r3, #0]
    dest[4] = source[5];
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	3304      	adds	r3, #4
 8002cf2:	683a      	ldr	r2, [r7, #0]
 8002cf4:	7952      	ldrb	r2, [r2, #5]
 8002cf6:	701a      	strb	r2, [r3, #0]
    dest[5] = source[4];
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	3305      	adds	r3, #5
 8002cfc:	683a      	ldr	r2, [r7, #0]
 8002cfe:	7912      	ldrb	r2, [r2, #4]
 8002d00:	701a      	strb	r2, [r3, #0]
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8002d0e:	b4b0      	push	{r4, r5, r7}
 8002d10:	b08f      	sub	sp, #60	; 0x3c
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8002d16:	f240 13b1 	movw	r3, #433	; 0x1b1
 8002d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8002d1c:	2307      	movs	r3, #7
 8002d1e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8002d22:	2307      	movs	r3, #7
 8002d24:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	new_LoRa.power				   = POWER_20db;
 8002d2e:	23ff      	movs	r3, #255	; 0xff
 8002d30:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8002d34:	2364      	movs	r3, #100	; 0x64
 8002d36:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	new_LoRa.preamble			   = 8         ;
 8002d3a:	2308      	movs	r3, #8
 8002d3c:	86bb      	strh	r3, [r7, #52]	; 0x34

	return new_LoRa;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	461d      	mov	r5, r3
 8002d42:	f107 040c 	add.w	r4, r7, #12
 8002d46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d4e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002d52:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	373c      	adds	r7, #60	; 0x3c
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bcb0      	pop	{r4, r5, r7}
 8002d5e:	4770      	bx	lr

08002d60 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f000 f9fe 	bl	800316e <LoRa_read>
 8002d72:	4603      	mov	r3, r0
 8002d74:	73bb      	strb	r3, [r7, #14]
	data = read;
 8002d76:	7bbb      	ldrb	r3, [r7, #14]
 8002d78:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d107      	bne.n	8002d90 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8002d80:	7bbb      	ldrb	r3, [r7, #14]
 8002d82:	f023 0307 	bic.w	r3, r3, #7
 8002d86:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	61da      	str	r2, [r3, #28]
 8002d8e:	e03e      	b.n	8002e0e <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d10c      	bne.n	8002db0 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8002d96:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d9a:	f023 0307 	bic.w	r3, r3, #7
 8002d9e:	b25b      	sxtb	r3, r3
 8002da0:	f043 0301 	orr.w	r3, r3, #1
 8002da4:	b25b      	sxtb	r3, r3
 8002da6:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	61da      	str	r2, [r3, #28]
 8002dae:	e02e      	b.n	8002e0e <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	2b03      	cmp	r3, #3
 8002db4:	d10c      	bne.n	8002dd0 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8002db6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002dba:	f023 0307 	bic.w	r3, r3, #7
 8002dbe:	b25b      	sxtb	r3, r3
 8002dc0:	f043 0303 	orr.w	r3, r3, #3
 8002dc4:	b25b      	sxtb	r3, r3
 8002dc6:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2203      	movs	r2, #3
 8002dcc:	61da      	str	r2, [r3, #28]
 8002dce:	e01e      	b.n	8002e0e <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	2b05      	cmp	r3, #5
 8002dd4:	d10c      	bne.n	8002df0 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8002dd6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002dda:	f023 0307 	bic.w	r3, r3, #7
 8002dde:	b25b      	sxtb	r3, r3
 8002de0:	f043 0305 	orr.w	r3, r3, #5
 8002de4:	b25b      	sxtb	r3, r3
 8002de6:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2205      	movs	r2, #5
 8002dec:	61da      	str	r2, [r3, #28]
 8002dee:	e00e      	b.n	8002e0e <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	2b06      	cmp	r3, #6
 8002df4:	d10b      	bne.n	8002e0e <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8002df6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002dfa:	f023 0307 	bic.w	r3, r3, #7
 8002dfe:	b25b      	sxtb	r3, r3
 8002e00:	f043 0306 	orr.w	r3, r3, #6
 8002e04:	b25b      	sxtb	r3, r3
 8002e06:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2206      	movs	r2, #6
 8002e0c:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8002e0e:	7bfb      	ldrb	r3, [r7, #15]
 8002e10:	461a      	mov	r2, r3
 8002e12:	2101      	movs	r1, #1
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f000 f9c7 	bl	80031a8 <LoRa_write>
	//HAL_Delay(10);
}
 8002e1a:	bf00      	nop
 8002e1c:	3710      	adds	r7, #16
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b084      	sub	sp, #16
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	60f8      	str	r0, [r7, #12]
 8002e2a:	60b9      	str	r1, [r7, #8]
 8002e2c:	603b      	str	r3, [r7, #0]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6818      	ldr	r0, [r3, #0]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	889b      	ldrh	r3, [r3, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	f003 f935 	bl	80060ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6998      	ldr	r0, [r3, #24]
 8002e46:	88fa      	ldrh	r2, [r7, #6]
 8002e48:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002e4c:	68b9      	ldr	r1, [r7, #8]
 8002e4e:	f004 fb24 	bl	800749a <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8002e52:	bf00      	nop
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	699b      	ldr	r3, [r3, #24]
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f005 f80b 	bl	8007e74 <HAL_SPI_GetState>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d1f7      	bne.n	8002e54 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6998      	ldr	r0, [r3, #24]
 8002e68:	8b3a      	ldrh	r2, [r7, #24]
 8002e6a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002e6e:	6839      	ldr	r1, [r7, #0]
 8002e70:	f004 fc4f 	bl	8007712 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8002e74:	bf00      	nop
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f004 fffa 	bl	8007e74 <HAL_SPI_GetState>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d1f7      	bne.n	8002e76 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6818      	ldr	r0, [r3, #0]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	889b      	ldrh	r3, [r3, #4]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	4619      	mov	r1, r3
 8002e92:	f003 f90b 	bl	80060ac <HAL_GPIO_WritePin>
}
 8002e96:	bf00      	nop
 8002e98:	3710      	adds	r7, #16
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b084      	sub	sp, #16
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	60f8      	str	r0, [r7, #12]
 8002ea6:	60b9      	str	r1, [r7, #8]
 8002ea8:	603b      	str	r3, [r7, #0]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6818      	ldr	r0, [r3, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	889b      	ldrh	r3, [r3, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	4619      	mov	r1, r3
 8002eba:	f003 f8f7 	bl	80060ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6998      	ldr	r0, [r3, #24]
 8002ec2:	88fa      	ldrh	r2, [r7, #6]
 8002ec4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002ec8:	68b9      	ldr	r1, [r7, #8]
 8002eca:	f004 fae6 	bl	800749a <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8002ece:	bf00      	nop
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f004 ffcd 	bl	8007e74 <HAL_SPI_GetState>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d1f7      	bne.n	8002ed0 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6998      	ldr	r0, [r3, #24]
 8002ee4:	8b3a      	ldrh	r2, [r7, #24]
 8002ee6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002eea:	6839      	ldr	r1, [r7, #0]
 8002eec:	f004 fad5 	bl	800749a <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8002ef0:	bf00      	nop
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f004 ffbc 	bl	8007e74 <HAL_SPI_GetState>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d1f7      	bne.n	8002ef2 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6818      	ldr	r0, [r3, #0]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	889b      	ldrh	r3, [r3, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	f003 f8cd 	bl	80060ac <HAL_GPIO_WritePin>
}
 8002f12:	bf00      	nop
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b084      	sub	sp, #16
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
 8002f22:	460b      	mov	r3, r1
 8002f24:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8002f26:	2126      	movs	r1, #38	; 0x26
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 f920 	bl	800316e <LoRa_read>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 8002f32:	78fb      	ldrb	r3, [r7, #3]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d004      	beq.n	8002f42 <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 8002f38:	7bbb      	ldrb	r3, [r7, #14]
 8002f3a:	f043 0308 	orr.w	r3, r3, #8
 8002f3e:	73fb      	strb	r3, [r7, #15]
 8002f40:	e003      	b.n	8002f4a <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8002f42:	7bbb      	ldrb	r3, [r7, #14]
 8002f44:	f023 0308 	bic.w	r3, r3, #8
 8002f48:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8002f4a:	7bfb      	ldrb	r3, [r7, #15]
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	2126      	movs	r1, #38	; 0x26
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f000 f929 	bl	80031a8 <LoRa_write>
	HAL_Delay(10);
 8002f56:	200a      	movs	r0, #10
 8002f58:	f001 fe72 	bl	8004c40 <HAL_Delay>
}
 8002f5c:	bf00      	nop
 8002f5e:	3710      	adds	r7, #16
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b096      	sub	sp, #88	; 0x58
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8002f6c:	4a17      	ldr	r2, [pc, #92]	; (8002fcc <LoRa_setAutoLDO+0x68>)
 8002f6e:	f107 0308 	add.w	r3, r7, #8
 8002f72:	4611      	mov	r1, r2
 8002f74:	2250      	movs	r2, #80	; 0x50
 8002f76:	4618      	mov	r0, r3
 8002f78:	f007 fac2 	bl	800a500 <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f82:	461a      	mov	r2, r3
 8002f84:	2301      	movs	r3, #1
 8002f86:	4093      	lsls	r3, r2
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7fd fadb 	bl	8000544 <__aeabi_i2d>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002f94:	00db      	lsls	r3, r3, #3
 8002f96:	3358      	adds	r3, #88	; 0x58
 8002f98:	443b      	add	r3, r7
 8002f9a:	3b50      	subs	r3, #80	; 0x50
 8002f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa0:	f7fd fc64 	bl	800086c <__aeabi_ddiv>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	4610      	mov	r0, r2
 8002faa:	4619      	mov	r1, r3
 8002fac:	f7fd fde4 	bl	8000b78 <__aeabi_d2iz>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b10      	cmp	r3, #16
 8002fb4:	bfcc      	ite	gt
 8002fb6:	2301      	movgt	r3, #1
 8002fb8:	2300      	movle	r3, #0
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f7ff ffab 	bl	8002f1a <LoRa_setLowDaraRateOptimization>
}
 8002fc4:	bf00      	nop
 8002fc6:	3758      	adds	r7, #88	; 0x58
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	0800caf0 	.word	0x0800caf0

08002fd0 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	04db      	lsls	r3, r3, #19
 8002fde:	115b      	asrs	r3, r3, #5
 8002fe0:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	0c1b      	lsrs	r3, r3, #16
 8002fe6:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8002fe8:	7afb      	ldrb	r3, [r7, #11]
 8002fea:	461a      	mov	r2, r3
 8002fec:	2106      	movs	r1, #6
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 f8da 	bl	80031a8 <LoRa_write>
	HAL_Delay(5);
 8002ff4:	2005      	movs	r0, #5
 8002ff6:	f001 fe23 	bl	8004c40 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	0a1b      	lsrs	r3, r3, #8
 8002ffe:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8003000:	7afb      	ldrb	r3, [r7, #11]
 8003002:	461a      	mov	r2, r3
 8003004:	2107      	movs	r1, #7
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 f8ce 	bl	80031a8 <LoRa_write>
	HAL_Delay(5);
 800300c:	2005      	movs	r0, #5
 800300e:	f001 fe17 	bl	8004c40 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 8003016:	7afb      	ldrb	r3, [r7, #11]
 8003018:	461a      	mov	r2, r3
 800301a:	2108      	movs	r1, #8
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f000 f8c3 	bl	80031a8 <LoRa_write>
	HAL_Delay(5);
 8003022:	2005      	movs	r0, #5
 8003024:	f001 fe0c 	bl	8004c40 <HAL_Delay>
}
 8003028:	bf00      	nop
 800302a:	3710      	adds	r7, #16
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	2b0c      	cmp	r3, #12
 800303e:	dd01      	ble.n	8003044 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8003040:	230c      	movs	r3, #12
 8003042:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	2b06      	cmp	r3, #6
 8003048:	dc01      	bgt.n	800304e <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 800304a:	2307      	movs	r3, #7
 800304c:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 800304e:	211e      	movs	r1, #30
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f000 f88c 	bl	800316e <LoRa_read>
 8003056:	4603      	mov	r3, r0
 8003058:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 800305a:	200a      	movs	r0, #10
 800305c:	f001 fdf0 	bl	8004c40 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	b2db      	uxtb	r3, r3
 8003064:	011b      	lsls	r3, r3, #4
 8003066:	b2da      	uxtb	r2, r3
 8003068:	7bfb      	ldrb	r3, [r7, #15]
 800306a:	f003 030f 	and.w	r3, r3, #15
 800306e:	b2db      	uxtb	r3, r3
 8003070:	4413      	add	r3, r2
 8003072:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8003074:	7bbb      	ldrb	r3, [r7, #14]
 8003076:	461a      	mov	r2, r3
 8003078:	211e      	movs	r1, #30
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 f894 	bl	80031a8 <LoRa_write>
	HAL_Delay(10);
 8003080:	200a      	movs	r0, #10
 8003082:	f001 fddd 	bl	8004c40 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f7ff ff6c 	bl	8002f64 <LoRa_setAutoLDO>
}
 800308c:	bf00      	nop
 800308e:	3710      	adds	r7, #16
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}

08003094 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	460b      	mov	r3, r1
 800309e:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 80030a0:	78fb      	ldrb	r3, [r7, #3]
 80030a2:	461a      	mov	r2, r3
 80030a4:	2109      	movs	r1, #9
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f000 f87e 	bl	80031a8 <LoRa_write>
	HAL_Delay(10);
 80030ac:	200a      	movs	r0, #10
 80030ae:	f001 fdc7 	bl	8004c40 <HAL_Delay>
}
 80030b2:	bf00      	nop
 80030b4:	3708      	adds	r7, #8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
	...

080030bc <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	460b      	mov	r3, r1
 80030c6:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 80030c8:	2300      	movs	r3, #0
 80030ca:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 80030cc:	78fb      	ldrb	r3, [r7, #3]
 80030ce:	2b2c      	cmp	r3, #44	; 0x2c
 80030d0:	d801      	bhi.n	80030d6 <LoRa_setOCP+0x1a>
		current = 45;
 80030d2:	232d      	movs	r3, #45	; 0x2d
 80030d4:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 80030d6:	78fb      	ldrb	r3, [r7, #3]
 80030d8:	2bf0      	cmp	r3, #240	; 0xf0
 80030da:	d901      	bls.n	80030e0 <LoRa_setOCP+0x24>
		current = 240;
 80030dc:	23f0      	movs	r3, #240	; 0xf0
 80030de:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 80030e0:	78fb      	ldrb	r3, [r7, #3]
 80030e2:	2b78      	cmp	r3, #120	; 0x78
 80030e4:	d809      	bhi.n	80030fa <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 80030e6:	78fb      	ldrb	r3, [r7, #3]
 80030e8:	3b2d      	subs	r3, #45	; 0x2d
 80030ea:	4a12      	ldr	r2, [pc, #72]	; (8003134 <LoRa_setOCP+0x78>)
 80030ec:	fb82 1203 	smull	r1, r2, r2, r3
 80030f0:	1052      	asrs	r2, r2, #1
 80030f2:	17db      	asrs	r3, r3, #31
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	73fb      	strb	r3, [r7, #15]
 80030f8:	e00b      	b.n	8003112 <LoRa_setOCP+0x56>
	else if(current <= 240)
 80030fa:	78fb      	ldrb	r3, [r7, #3]
 80030fc:	2bf0      	cmp	r3, #240	; 0xf0
 80030fe:	d808      	bhi.n	8003112 <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8003100:	78fb      	ldrb	r3, [r7, #3]
 8003102:	331e      	adds	r3, #30
 8003104:	4a0b      	ldr	r2, [pc, #44]	; (8003134 <LoRa_setOCP+0x78>)
 8003106:	fb82 1203 	smull	r1, r2, r2, r3
 800310a:	1092      	asrs	r2, r2, #2
 800310c:	17db      	asrs	r3, r3, #31
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8003112:	7bfb      	ldrb	r3, [r7, #15]
 8003114:	3320      	adds	r3, #32
 8003116:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8003118:	7bfb      	ldrb	r3, [r7, #15]
 800311a:	461a      	mov	r2, r3
 800311c:	210b      	movs	r1, #11
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 f842 	bl	80031a8 <LoRa_write>
	HAL_Delay(10);
 8003124:	200a      	movs	r0, #10
 8003126:	f001 fd8b 	bl	8004c40 <HAL_Delay>
}
 800312a:	bf00      	nop
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	66666667 	.word	0x66666667

08003138 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8003140:	211e      	movs	r1, #30
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 f813 	bl	800316e <LoRa_read>
 8003148:	4603      	mov	r3, r0
 800314a:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 800314c:	7bfb      	ldrb	r3, [r7, #15]
 800314e:	f043 0307 	orr.w	r3, r3, #7
 8003152:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 8003154:	7bbb      	ldrb	r3, [r7, #14]
 8003156:	461a      	mov	r2, r3
 8003158:	211e      	movs	r1, #30
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f000 f824 	bl	80031a8 <LoRa_write>
	HAL_Delay(10);
 8003160:	200a      	movs	r0, #10
 8003162:	f001 fd6d 	bl	8004c40 <HAL_Delay>
}
 8003166:	bf00      	nop
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 800316e:	b580      	push	{r7, lr}
 8003170:	b086      	sub	sp, #24
 8003172:	af02      	add	r7, sp, #8
 8003174:	6078      	str	r0, [r7, #4]
 8003176:	460b      	mov	r3, r1
 8003178:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 800317a:	78fb      	ldrb	r3, [r7, #3]
 800317c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003180:	b2db      	uxtb	r3, r3
 8003182:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8003184:	f107 030f 	add.w	r3, r7, #15
 8003188:	f107 010e 	add.w	r1, r7, #14
 800318c:	2201      	movs	r2, #1
 800318e:	9200      	str	r2, [sp, #0]
 8003190:	2201      	movs	r2, #1
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7ff fe45 	bl	8002e22 <LoRa_readReg>
	HAL_Delay(1);
 8003198:	2001      	movs	r0, #1
 800319a:	f001 fd51 	bl	8004c40 <HAL_Delay>

	return read_data;
 800319e:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3710      	adds	r7, #16
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af02      	add	r7, sp, #8
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	460b      	mov	r3, r1
 80031b2:	70fb      	strb	r3, [r7, #3]
 80031b4:	4613      	mov	r3, r2
 80031b6:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 80031b8:	78fb      	ldrb	r3, [r7, #3]
 80031ba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	73bb      	strb	r3, [r7, #14]
	data = value;
 80031c2:	78bb      	ldrb	r3, [r7, #2]
 80031c4:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 80031c6:	f107 030f 	add.w	r3, r7, #15
 80031ca:	f107 010e 	add.w	r1, r7, #14
 80031ce:	2201      	movs	r2, #1
 80031d0:	9200      	str	r2, [sp, #0]
 80031d2:	2201      	movs	r2, #1
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f7ff fe62 	bl	8002e9e <LoRa_writeReg>
	//HAL_Delay(5);
}
 80031da:	bf00      	nop
 80031dc:	3710      	adds	r7, #16
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 80031e2:	b480      	push	{r7}
 80031e4:	b083      	sub	sp, #12
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]

	return 1;
 80031ea:	2301      	movs	r3, #1
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8003200:	2105      	movs	r1, #5
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f7ff fdac 	bl	8002d60 <LoRa_gotoMode>
}
 8003208:	bf00      	nop
 800320a:	3708      	adds	r7, #8
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}

08003210 <LoRa_receive>:
			uint8_t  data			--> A pointer to the array that you want to write bytes in it
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 8003210:	b590      	push	{r4, r7, lr}
 8003212:	b089      	sub	sp, #36	; 0x24
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	4613      	mov	r3, r2
 800321c:	71fb      	strb	r3, [r7, #7]
	uint8_t read;
	uint8_t number_of_bytes;
	uint8_t min = 0;
 800321e:	2300      	movs	r3, #0
 8003220:	77fb      	strb	r3, [r7, #31]

	for(int i=0; i<length; i++)
 8003222:	2300      	movs	r3, #0
 8003224:	61bb      	str	r3, [r7, #24]
 8003226:	e007      	b.n	8003238 <LoRa_receive+0x28>
		data[i]=0;
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	68ba      	ldr	r2, [r7, #8]
 800322c:	4413      	add	r3, r2
 800322e:	2200      	movs	r2, #0
 8003230:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<length; i++)
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	3301      	adds	r3, #1
 8003236:	61bb      	str	r3, [r7, #24]
 8003238:	79fb      	ldrb	r3, [r7, #7]
 800323a:	69ba      	ldr	r2, [r7, #24]
 800323c:	429a      	cmp	r2, r3
 800323e:	dbf3      	blt.n	8003228 <LoRa_receive+0x18>

//	LoRa_gotoMode(_LoRa, STNBY_MODE);
	read = LoRa_read(_LoRa, RegIrqFlags);
 8003240:	2112      	movs	r1, #18
 8003242:	68f8      	ldr	r0, [r7, #12]
 8003244:	f7ff ff93 	bl	800316e <LoRa_read>
 8003248:	4603      	mov	r3, r0
 800324a:	74fb      	strb	r3, [r7, #19]
	if((read & 0x40) != 0){
 800324c:	7cfb      	ldrb	r3, [r7, #19]
 800324e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003252:	2b00      	cmp	r3, #0
 8003254:	d02f      	beq.n	80032b6 <LoRa_receive+0xa6>
		LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8003256:	22ff      	movs	r2, #255	; 0xff
 8003258:	2112      	movs	r1, #18
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f7ff ffa4 	bl	80031a8 <LoRa_write>
		number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8003260:	2113      	movs	r1, #19
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f7ff ff83 	bl	800316e <LoRa_read>
 8003268:	4603      	mov	r3, r0
 800326a:	74bb      	strb	r3, [r7, #18]
		read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 800326c:	2110      	movs	r1, #16
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f7ff ff7d 	bl	800316e <LoRa_read>
 8003274:	4603      	mov	r3, r0
 8003276:	74fb      	strb	r3, [r7, #19]
		LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8003278:	7cfb      	ldrb	r3, [r7, #19]
 800327a:	461a      	mov	r2, r3
 800327c:	210d      	movs	r1, #13
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f7ff ff92 	bl	80031a8 <LoRa_write>
		min = length >= number_of_bytes ? number_of_bytes : length;
 8003284:	7cba      	ldrb	r2, [r7, #18]
 8003286:	79fb      	ldrb	r3, [r7, #7]
 8003288:	4293      	cmp	r3, r2
 800328a:	bf28      	it	cs
 800328c:	4613      	movcs	r3, r2
 800328e:	77fb      	strb	r3, [r7, #31]
		for(int i=0; i<min; i++)
 8003290:	2300      	movs	r3, #0
 8003292:	617b      	str	r3, [r7, #20]
 8003294:	e00b      	b.n	80032ae <LoRa_receive+0x9e>
			data[i] = LoRa_read(_LoRa, RegFiFo);
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	68ba      	ldr	r2, [r7, #8]
 800329a:	18d4      	adds	r4, r2, r3
 800329c:	2100      	movs	r1, #0
 800329e:	68f8      	ldr	r0, [r7, #12]
 80032a0:	f7ff ff65 	bl	800316e <LoRa_read>
 80032a4:	4603      	mov	r3, r0
 80032a6:	7023      	strb	r3, [r4, #0]
		for(int i=0; i<min; i++)
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	3301      	adds	r3, #1
 80032ac:	617b      	str	r3, [r7, #20]
 80032ae:	7ffb      	ldrb	r3, [r7, #31]
 80032b0:	697a      	ldr	r2, [r7, #20]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	dbef      	blt.n	8003296 <LoRa_receive+0x86>
	}
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80032b6:	2105      	movs	r1, #5
 80032b8:	68f8      	ldr	r0, [r7, #12]
 80032ba:	f7ff fd51 	bl	8002d60 <LoRa_gotoMode>
    return min;
 80032be:	7ffb      	ldrb	r3, [r7, #31]
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3724      	adds	r7, #36	; 0x24
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd90      	pop	{r4, r7, pc}

080032c8 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f7ff ff86 	bl	80031e2 <LoRa_isvalid>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	f000 8096 	beq.w	800340a <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 80032de:	2100      	movs	r1, #0
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f7ff fd3d 	bl	8002d60 <LoRa_gotoMode>
			HAL_Delay(10);
 80032e6:	200a      	movs	r0, #10
 80032e8:	f001 fcaa 	bl	8004c40 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 80032ec:	2101      	movs	r1, #1
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7ff ff3d 	bl	800316e <LoRa_read>
 80032f4:	4603      	mov	r3, r0
 80032f6:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 80032f8:	200a      	movs	r0, #10
 80032fa:	f001 fca1 	bl	8004c40 <HAL_Delay>
			data = read | 0x80;
 80032fe:	7bfb      	ldrb	r3, [r7, #15]
 8003300:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003304:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 8003306:	7bbb      	ldrb	r3, [r7, #14]
 8003308:	461a      	mov	r2, r3
 800330a:	2101      	movs	r1, #1
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f7ff ff4b 	bl	80031a8 <LoRa_write>
			HAL_Delay(100);
 8003312:	2064      	movs	r0, #100	; 0x64
 8003314:	f001 fc94 	bl	8004c40 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a1b      	ldr	r3, [r3, #32]
 800331c:	4619      	mov	r1, r3
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f7ff fe56 	bl	8002fd0 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800332a:	4619      	mov	r1, r3
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f7ff feb1 	bl	8003094 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8003338:	4619      	mov	r1, r3
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7ff febe 	bl	80030bc <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8003340:	2223      	movs	r2, #35	; 0x23
 8003342:	210c      	movs	r1, #12
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f7ff ff2f 	bl	80031a8 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f7ff fef4 	bl	8003138 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003356:	4619      	mov	r1, r3
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f7ff fe69 	bl	8003030 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 800335e:	22ff      	movs	r2, #255	; 0xff
 8003360:	211f      	movs	r1, #31
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f7ff ff20 	bl	80031a8 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8003368:	2300      	movs	r3, #0
 800336a:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003372:	011b      	lsls	r3, r3, #4
 8003374:	b2da      	uxtb	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	b2db      	uxtb	r3, r3
 8003380:	4413      	add	r3, r2
 8003382:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8003384:	7bbb      	ldrb	r3, [r7, #14]
 8003386:	461a      	mov	r2, r3
 8003388:	211d      	movs	r1, #29
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7ff ff0c 	bl	80031a8 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f7ff fde7 	bl	8002f64 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800339a:	0a1b      	lsrs	r3, r3, #8
 800339c:	b29b      	uxth	r3, r3
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	461a      	mov	r2, r3
 80033a2:	2120      	movs	r1, #32
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f7ff feff 	bl	80031a8 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	461a      	mov	r2, r3
 80033b2:	2121      	movs	r1, #33	; 0x21
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f7ff fef7 	bl	80031a8 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 80033ba:	2140      	movs	r1, #64	; 0x40
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f7ff fed6 	bl	800316e <LoRa_read>
 80033c2:	4603      	mov	r3, r0
 80033c4:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 80033c6:	7bfb      	ldrb	r3, [r7, #15]
 80033c8:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 80033cc:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 80033ce:	7bbb      	ldrb	r3, [r7, #14]
 80033d0:	461a      	mov	r2, r3
 80033d2:	2140      	movs	r1, #64	; 0x40
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f7ff fee7 	bl	80031a8 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 80033da:	2101      	movs	r1, #1
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f7ff fcbf 	bl	8002d60 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2201      	movs	r2, #1
 80033e6:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 80033e8:	200a      	movs	r0, #10
 80033ea:	f001 fc29 	bl	8004c40 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 80033ee:	2142      	movs	r1, #66	; 0x42
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f7ff febc 	bl	800316e <LoRa_read>
 80033f6:	4603      	mov	r3, r0
 80033f8:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 80033fa:	7bfb      	ldrb	r3, [r7, #15]
 80033fc:	2b12      	cmp	r3, #18
 80033fe:	d101      	bne.n	8003404 <LoRa_init+0x13c>
				return LORA_OK;
 8003400:	23c8      	movs	r3, #200	; 0xc8
 8003402:	e004      	b.n	800340e <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 8003404:	f44f 73ca 	mov.w	r3, #404	; 0x194
 8003408:	e001      	b.n	800340e <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 800340a:	f240 13f7 	movw	r3, #503	; 0x1f7
	}
}
 800340e:	4618      	mov	r0, r3
 8003410:	3710      	adds	r7, #16
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
	...

08003418 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800341e:	463b      	mov	r3, r7
 8003420:	2200      	movs	r2, #0
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	605a      	str	r2, [r3, #4]
 8003426:	609a      	str	r2, [r3, #8]
 8003428:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800342a:	4b22      	ldr	r3, [pc, #136]	; (80034b4 <MX_ADC3_Init+0x9c>)
 800342c:	4a22      	ldr	r2, [pc, #136]	; (80034b8 <MX_ADC3_Init+0xa0>)
 800342e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003430:	4b20      	ldr	r3, [pc, #128]	; (80034b4 <MX_ADC3_Init+0x9c>)
 8003432:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003436:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_10B;
 8003438:	4b1e      	ldr	r3, [pc, #120]	; (80034b4 <MX_ADC3_Init+0x9c>)
 800343a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800343e:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8003440:	4b1c      	ldr	r3, [pc, #112]	; (80034b4 <MX_ADC3_Init+0x9c>)
 8003442:	2200      	movs	r2, #0
 8003444:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8003446:	4b1b      	ldr	r3, [pc, #108]	; (80034b4 <MX_ADC3_Init+0x9c>)
 8003448:	2200      	movs	r2, #0
 800344a:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800344c:	4b19      	ldr	r3, [pc, #100]	; (80034b4 <MX_ADC3_Init+0x9c>)
 800344e:	2200      	movs	r2, #0
 8003450:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003454:	4b17      	ldr	r3, [pc, #92]	; (80034b4 <MX_ADC3_Init+0x9c>)
 8003456:	2200      	movs	r2, #0
 8003458:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800345a:	4b16      	ldr	r3, [pc, #88]	; (80034b4 <MX_ADC3_Init+0x9c>)
 800345c:	4a17      	ldr	r2, [pc, #92]	; (80034bc <MX_ADC3_Init+0xa4>)
 800345e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003460:	4b14      	ldr	r3, [pc, #80]	; (80034b4 <MX_ADC3_Init+0x9c>)
 8003462:	2200      	movs	r2, #0
 8003464:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8003466:	4b13      	ldr	r3, [pc, #76]	; (80034b4 <MX_ADC3_Init+0x9c>)
 8003468:	2201      	movs	r2, #1
 800346a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800346c:	4b11      	ldr	r3, [pc, #68]	; (80034b4 <MX_ADC3_Init+0x9c>)
 800346e:	2200      	movs	r2, #0
 8003470:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003474:	4b0f      	ldr	r3, [pc, #60]	; (80034b4 <MX_ADC3_Init+0x9c>)
 8003476:	2201      	movs	r2, #1
 8003478:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800347a:	480e      	ldr	r0, [pc, #56]	; (80034b4 <MX_ADC3_Init+0x9c>)
 800347c:	f001 fc04 	bl	8004c88 <HAL_ADC_Init>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <MX_ADC3_Init+0x72>
  {
    Error_Handler();
 8003486:	f000 fe75 	bl	8004174 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800348a:	2304      	movs	r3, #4
 800348c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800348e:	2301      	movs	r3, #1
 8003490:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003492:	2300      	movs	r3, #0
 8003494:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003496:	463b      	mov	r3, r7
 8003498:	4619      	mov	r1, r3
 800349a:	4806      	ldr	r0, [pc, #24]	; (80034b4 <MX_ADC3_Init+0x9c>)
 800349c:	f001 fd18 	bl	8004ed0 <HAL_ADC_ConfigChannel>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <MX_ADC3_Init+0x92>
  {
    Error_Handler();
 80034a6:	f000 fe65 	bl	8004174 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80034aa:	bf00      	nop
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	200013ec 	.word	0x200013ec
 80034b8:	40012200 	.word	0x40012200
 80034bc:	0f000001 	.word	0x0f000001

080034c0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b08a      	sub	sp, #40	; 0x28
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c8:	f107 0314 	add.w	r3, r7, #20
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	605a      	str	r2, [r3, #4]
 80034d2:	609a      	str	r2, [r3, #8]
 80034d4:	60da      	str	r2, [r3, #12]
 80034d6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a17      	ldr	r2, [pc, #92]	; (800353c <HAL_ADC_MspInit+0x7c>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d127      	bne.n	8003532 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80034e2:	2300      	movs	r3, #0
 80034e4:	613b      	str	r3, [r7, #16]
 80034e6:	4b16      	ldr	r3, [pc, #88]	; (8003540 <HAL_ADC_MspInit+0x80>)
 80034e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ea:	4a15      	ldr	r2, [pc, #84]	; (8003540 <HAL_ADC_MspInit+0x80>)
 80034ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034f0:	6453      	str	r3, [r2, #68]	; 0x44
 80034f2:	4b13      	ldr	r3, [pc, #76]	; (8003540 <HAL_ADC_MspInit+0x80>)
 80034f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034fa:	613b      	str	r3, [r7, #16]
 80034fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80034fe:	2300      	movs	r3, #0
 8003500:	60fb      	str	r3, [r7, #12]
 8003502:	4b0f      	ldr	r3, [pc, #60]	; (8003540 <HAL_ADC_MspInit+0x80>)
 8003504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003506:	4a0e      	ldr	r2, [pc, #56]	; (8003540 <HAL_ADC_MspInit+0x80>)
 8003508:	f043 0320 	orr.w	r3, r3, #32
 800350c:	6313      	str	r3, [r2, #48]	; 0x30
 800350e:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <HAL_ADC_MspInit+0x80>)
 8003510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003512:	f003 0320 	and.w	r3, r3, #32
 8003516:	60fb      	str	r3, [r7, #12]
 8003518:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF6     ------> ADC3_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800351a:	2340      	movs	r3, #64	; 0x40
 800351c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800351e:	2303      	movs	r3, #3
 8003520:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003522:	2300      	movs	r3, #0
 8003524:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003526:	f107 0314 	add.w	r3, r7, #20
 800352a:	4619      	mov	r1, r3
 800352c:	4805      	ldr	r0, [pc, #20]	; (8003544 <HAL_ADC_MspInit+0x84>)
 800352e:	f002 fc11 	bl	8005d54 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8003532:	bf00      	nop
 8003534:	3728      	adds	r7, #40	; 0x28
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	40012200 	.word	0x40012200
 8003540:	40023800 	.word	0x40023800
 8003544:	40021400 	.word	0x40021400

08003548 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800354e:	2300      	movs	r3, #0
 8003550:	607b      	str	r3, [r7, #4]
 8003552:	4b1f      	ldr	r3, [pc, #124]	; (80035d0 <MX_DMA_Init+0x88>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003556:	4a1e      	ldr	r2, [pc, #120]	; (80035d0 <MX_DMA_Init+0x88>)
 8003558:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800355c:	6313      	str	r3, [r2, #48]	; 0x30
 800355e:	4b1c      	ldr	r3, [pc, #112]	; (80035d0 <MX_DMA_Init+0x88>)
 8003560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003562:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003566:	607b      	str	r3, [r7, #4]
 8003568:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800356a:	2300      	movs	r3, #0
 800356c:	603b      	str	r3, [r7, #0]
 800356e:	4b18      	ldr	r3, [pc, #96]	; (80035d0 <MX_DMA_Init+0x88>)
 8003570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003572:	4a17      	ldr	r2, [pc, #92]	; (80035d0 <MX_DMA_Init+0x88>)
 8003574:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003578:	6313      	str	r3, [r2, #48]	; 0x30
 800357a:	4b15      	ldr	r3, [pc, #84]	; (80035d0 <MX_DMA_Init+0x88>)
 800357c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003582:	603b      	str	r3, [r7, #0]
 8003584:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8003586:	2200      	movs	r2, #0
 8003588:	2100      	movs	r1, #0
 800358a:	200c      	movs	r0, #12
 800358c:	f001 ffa9 	bl	80054e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003590:	200c      	movs	r0, #12
 8003592:	f001 ffc2 	bl	800551a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8003596:	2200      	movs	r2, #0
 8003598:	2100      	movs	r1, #0
 800359a:	200e      	movs	r0, #14
 800359c:	f001 ffa1 	bl	80054e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80035a0:	200e      	movs	r0, #14
 80035a2:	f001 ffba 	bl	800551a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80035a6:	2200      	movs	r2, #0
 80035a8:	2100      	movs	r1, #0
 80035aa:	203a      	movs	r0, #58	; 0x3a
 80035ac:	f001 ff99 	bl	80054e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80035b0:	203a      	movs	r0, #58	; 0x3a
 80035b2:	f001 ffb2 	bl	800551a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80035b6:	2200      	movs	r2, #0
 80035b8:	2100      	movs	r1, #0
 80035ba:	2046      	movs	r0, #70	; 0x46
 80035bc:	f001 ff91 	bl	80054e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80035c0:	2046      	movs	r0, #70	; 0x46
 80035c2:	f001 ffaa 	bl	800551a <HAL_NVIC_EnableIRQ>

}
 80035c6:	bf00      	nop
 80035c8:	3708      	adds	r7, #8
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	40023800 	.word	0x40023800

080035d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b08c      	sub	sp, #48	; 0x30
 80035d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035da:	f107 031c 	add.w	r3, r7, #28
 80035de:	2200      	movs	r2, #0
 80035e0:	601a      	str	r2, [r3, #0]
 80035e2:	605a      	str	r2, [r3, #4]
 80035e4:	609a      	str	r2, [r3, #8]
 80035e6:	60da      	str	r2, [r3, #12]
 80035e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035ea:	2300      	movs	r3, #0
 80035ec:	61bb      	str	r3, [r7, #24]
 80035ee:	4b6c      	ldr	r3, [pc, #432]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 80035f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f2:	4a6b      	ldr	r2, [pc, #428]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 80035f4:	f043 0310 	orr.w	r3, r3, #16
 80035f8:	6313      	str	r3, [r2, #48]	; 0x30
 80035fa:	4b69      	ldr	r3, [pc, #420]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fe:	f003 0310 	and.w	r3, r3, #16
 8003602:	61bb      	str	r3, [r7, #24]
 8003604:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003606:	2300      	movs	r3, #0
 8003608:	617b      	str	r3, [r7, #20]
 800360a:	4b65      	ldr	r3, [pc, #404]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 800360c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360e:	4a64      	ldr	r2, [pc, #400]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 8003610:	f043 0304 	orr.w	r3, r3, #4
 8003614:	6313      	str	r3, [r2, #48]	; 0x30
 8003616:	4b62      	ldr	r3, [pc, #392]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361a:	f003 0304 	and.w	r3, r3, #4
 800361e:	617b      	str	r3, [r7, #20]
 8003620:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003622:	2300      	movs	r3, #0
 8003624:	613b      	str	r3, [r7, #16]
 8003626:	4b5e      	ldr	r3, [pc, #376]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 8003628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362a:	4a5d      	ldr	r2, [pc, #372]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 800362c:	f043 0320 	orr.w	r3, r3, #32
 8003630:	6313      	str	r3, [r2, #48]	; 0x30
 8003632:	4b5b      	ldr	r3, [pc, #364]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 8003634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003636:	f003 0320 	and.w	r3, r3, #32
 800363a:	613b      	str	r3, [r7, #16]
 800363c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
 8003642:	4b57      	ldr	r3, [pc, #348]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003646:	4a56      	ldr	r2, [pc, #344]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 8003648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800364c:	6313      	str	r3, [r2, #48]	; 0x30
 800364e:	4b54      	ldr	r3, [pc, #336]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 8003650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003656:	60fb      	str	r3, [r7, #12]
 8003658:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800365a:	2300      	movs	r3, #0
 800365c:	60bb      	str	r3, [r7, #8]
 800365e:	4b50      	ldr	r3, [pc, #320]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003662:	4a4f      	ldr	r2, [pc, #316]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 8003664:	f043 0301 	orr.w	r3, r3, #1
 8003668:	6313      	str	r3, [r2, #48]	; 0x30
 800366a:	4b4d      	ldr	r3, [pc, #308]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 800366c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366e:	f003 0301 	and.w	r3, r3, #1
 8003672:	60bb      	str	r3, [r7, #8]
 8003674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003676:	2300      	movs	r3, #0
 8003678:	607b      	str	r3, [r7, #4]
 800367a:	4b49      	ldr	r3, [pc, #292]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 800367c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367e:	4a48      	ldr	r2, [pc, #288]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 8003680:	f043 0308 	orr.w	r3, r3, #8
 8003684:	6313      	str	r3, [r2, #48]	; 0x30
 8003686:	4b46      	ldr	r3, [pc, #280]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 8003688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368a:	f003 0308 	and.w	r3, r3, #8
 800368e:	607b      	str	r3, [r7, #4]
 8003690:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003692:	2300      	movs	r3, #0
 8003694:	603b      	str	r3, [r7, #0]
 8003696:	4b42      	ldr	r3, [pc, #264]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 8003698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369a:	4a41      	ldr	r2, [pc, #260]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 800369c:	f043 0302 	orr.w	r3, r3, #2
 80036a0:	6313      	str	r3, [r2, #48]	; 0x30
 80036a2:	4b3f      	ldr	r3, [pc, #252]	; (80037a0 <MX_GPIO_Init+0x1cc>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	603b      	str	r3, [r7, #0]
 80036ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_SET);
 80036ae:	2201      	movs	r2, #1
 80036b0:	2110      	movs	r1, #16
 80036b2:	483c      	ldr	r0, [pc, #240]	; (80037a4 <MX_GPIO_Init+0x1d0>)
 80036b4:	f002 fcfa 	bl	80060ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80036b8:	2201      	movs	r2, #1
 80036ba:	2110      	movs	r1, #16
 80036bc:	483a      	ldr	r0, [pc, #232]	; (80037a8 <MX_GPIO_Init+0x1d4>)
 80036be:	f002 fcf5 	bl	80060ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IMU_RST_GPIO_Port, IMU_RST_Pin, GPIO_PIN_RESET);
 80036c2:	2200      	movs	r2, #0
 80036c4:	2180      	movs	r1, #128	; 0x80
 80036c6:	4838      	ldr	r0, [pc, #224]	; (80037a8 <MX_GPIO_Init+0x1d4>)
 80036c8:	f002 fcf0 	bl	80060ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IMU_DRDY_GPIO_Port, IMU_DRDY_Pin, GPIO_PIN_RESET);
 80036cc:	2200      	movs	r2, #0
 80036ce:	2110      	movs	r1, #16
 80036d0:	4836      	ldr	r0, [pc, #216]	; (80037ac <MX_GPIO_Init+0x1d8>)
 80036d2:	f002 fceb 	bl	80060ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FEM_CTX_Pin|FEM_CPS_Pin, GPIO_PIN_RESET);
 80036d6:	2200      	movs	r2, #0
 80036d8:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 80036dc:	4834      	ldr	r0, [pc, #208]	; (80037b0 <MX_GPIO_Init+0x1dc>)
 80036de:	f002 fce5 	bl	80060ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LoRa_RST_GPIO_Port, LoRa_RST_Pin, GPIO_PIN_SET);
 80036e2:	2201      	movs	r2, #1
 80036e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80036e8:	4831      	ldr	r0, [pc, #196]	; (80037b0 <MX_GPIO_Init+0x1dc>)
 80036ea:	f002 fcdf 	bl	80060ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI4_CS_Pin;
 80036ee:	2310      	movs	r3, #16
 80036f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036f2:	2301      	movs	r3, #1
 80036f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f6:	2300      	movs	r3, #0
 80036f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036fa:	2300      	movs	r3, #0
 80036fc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI4_CS_GPIO_Port, &GPIO_InitStruct);
 80036fe:	f107 031c 	add.w	r3, r7, #28
 8003702:	4619      	mov	r1, r3
 8003704:	4827      	ldr	r0, [pc, #156]	; (80037a4 <MX_GPIO_Init+0x1d0>)
 8003706:	f002 fb25 	bl	8005d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = DIO2_Pin|DIO0_Pin;
 800370a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800370e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003710:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003714:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003716:	2300      	movs	r3, #0
 8003718:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800371a:	f107 031c 	add.w	r3, r7, #28
 800371e:	4619      	mov	r1, r3
 8003720:	4824      	ldr	r0, [pc, #144]	; (80037b4 <MX_GPIO_Init+0x1e0>)
 8003722:	f002 fb17 	bl	8005d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|IMU_RST_Pin;
 8003726:	2390      	movs	r3, #144	; 0x90
 8003728:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800372a:	2301      	movs	r3, #1
 800372c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372e:	2300      	movs	r3, #0
 8003730:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003732:	2300      	movs	r3, #0
 8003734:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003736:	f107 031c 	add.w	r3, r7, #28
 800373a:	4619      	mov	r1, r3
 800373c:	481a      	ldr	r0, [pc, #104]	; (80037a8 <MX_GPIO_Init+0x1d4>)
 800373e:	f002 fb09 	bl	8005d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IMU_DRDY_Pin;
 8003742:	2310      	movs	r3, #16
 8003744:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003746:	2301      	movs	r3, #1
 8003748:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374a:	2300      	movs	r3, #0
 800374c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800374e:	2300      	movs	r3, #0
 8003750:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(IMU_DRDY_GPIO_Port, &GPIO_InitStruct);
 8003752:	f107 031c 	add.w	r3, r7, #28
 8003756:	4619      	mov	r1, r3
 8003758:	4814      	ldr	r0, [pc, #80]	; (80037ac <MX_GPIO_Init+0x1d8>)
 800375a:	f002 fafb 	bl	8005d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = FEM_CTX_Pin|LoRa_RST_Pin|FEM_CPS_Pin;
 800375e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8003762:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003764:	2301      	movs	r3, #1
 8003766:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003768:	2300      	movs	r3, #0
 800376a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800376c:	2300      	movs	r3, #0
 800376e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003770:	f107 031c 	add.w	r3, r7, #28
 8003774:	4619      	mov	r1, r3
 8003776:	480e      	ldr	r0, [pc, #56]	; (80037b0 <MX_GPIO_Init+0x1dc>)
 8003778:	f002 faec 	bl	8005d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIO1_Pin;
 800377c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003780:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003782:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003786:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003788:	2300      	movs	r3, #0
 800378a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DIO1_GPIO_Port, &GPIO_InitStruct);
 800378c:	f107 031c 	add.w	r3, r7, #28
 8003790:	4619      	mov	r1, r3
 8003792:	4807      	ldr	r0, [pc, #28]	; (80037b0 <MX_GPIO_Init+0x1dc>)
 8003794:	f002 fade 	bl	8005d54 <HAL_GPIO_Init>

}
 8003798:	bf00      	nop
 800379a:	3730      	adds	r7, #48	; 0x30
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	40023800 	.word	0x40023800
 80037a4:	40021000 	.word	0x40021000
 80037a8:	40020000 	.word	0x40020000
 80037ac:	40020800 	.word	0x40020800
 80037b0:	40020c00 	.word	0x40020c00
 80037b4:	40021400 	.word	0x40021400

080037b8 <__io_putchar>:

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */

PUTCHAR_PROTOTYPE {
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&EXT_uart, (uint8_t*) &ch, 1, 0xFFFF);
 80037c0:	1d39      	adds	r1, r7, #4
 80037c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037c6:	2201      	movs	r2, #1
 80037c8:	4803      	ldr	r0, [pc, #12]	; (80037d8 <__io_putchar+0x20>)
 80037ca:	f004 fcf2 	bl	80081b2 <HAL_UART_Transmit>
//	HAL_UART_Transmit_DMA(&EXT_DMA_TX, (uint8_t *)&ch, 1);
	return ch;
 80037ce:	687b      	ldr	r3, [r7, #4]
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3708      	adds	r7, #8
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	2000195c 	.word	0x2000195c

080037dc <HAL_UARTEx_RxEventCallback>:
uint16_t EXT_data_Size;

extern IMU imu;


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	460b      	mov	r3, r1
 80037e6:	807b      	strh	r3, [r7, #2]
	IMU_UART_CB(huart, Size);
 80037e8:	887b      	ldrh	r3, [r7, #2]
 80037ea:	4619      	mov	r1, r3
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f7fd fbd9 	bl	8000fa4 <IMU_UART_CB>

	if (huart->Instance == USART1) {
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a0d      	ldr	r2, [pc, #52]	; (800382c <HAL_UARTEx_RxEventCallback+0x50>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d113      	bne.n	8003824 <HAL_UARTEx_RxEventCallback+0x48>
		EXT_got_data = true;
 80037fc:	4b0c      	ldr	r3, [pc, #48]	; (8003830 <HAL_UARTEx_RxEventCallback+0x54>)
 80037fe:	2201      	movs	r2, #1
 8003800:	701a      	strb	r2, [r3, #0]
		EXT_data_Size = Size;
 8003802:	4a0c      	ldr	r2, [pc, #48]	; (8003834 <HAL_UARTEx_RxEventCallback+0x58>)
 8003804:	887b      	ldrh	r3, [r7, #2]
 8003806:	8013      	strh	r3, [r2, #0]

		HAL_UARTEx_ReceiveToIdle_DMA(&EXT_uart, EXT_buffer, EXT_BUFFER_SIZE);
 8003808:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800380c:	490a      	ldr	r1, [pc, #40]	; (8003838 <HAL_UARTEx_RxEventCallback+0x5c>)
 800380e:	480b      	ldr	r0, [pc, #44]	; (800383c <HAL_UARTEx_RxEventCallback+0x60>)
 8003810:	f004 fde0 	bl	80083d4 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8003814:	4b0a      	ldr	r3, [pc, #40]	; (8003840 <HAL_UARTEx_RxEventCallback+0x64>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	4b09      	ldr	r3, [pc, #36]	; (8003840 <HAL_UARTEx_RxEventCallback+0x64>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 0208 	bic.w	r2, r2, #8
 8003822:	601a      	str	r2, [r3, #0]
	}

}
 8003824:	bf00      	nop
 8003826:	3708      	adds	r7, #8
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	40011000 	.word	0x40011000
 8003830:	20001884 	.word	0x20001884
 8003834:	20001886 	.word	0x20001886
 8003838:	20001484 	.word	0x20001484
 800383c:	2000195c 	.word	0x2000195c
 8003840:	200019e4 	.word	0x200019e4

08003844 <proc_data_4>:
	uint8_t datas[1024];
	int length;
} IMU_DATA_TO_SEND_t;
//typedef struct IMU_DATA_TO_SEND IMU_DATA_TO_SEND_t;

void proc_data_4(IMU_DATA_TO_SEND_t *data, float value){
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	ed87 0a00 	vstr	s0, [r7]
	f32_t f32_value;
	f32_value.f = value;
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	60fb      	str	r3, [r7, #12]
	data->datas[data->length] = f32_value.u8[3];
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800385a:	7bf9      	ldrb	r1, [r7, #15]
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003866:	1c5a      	adds	r2, r3, #1
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = f32_value.u8[2];
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003874:	7bb9      	ldrb	r1, [r7, #14]
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003880:	1c5a      	adds	r2, r3, #1
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = f32_value.u8[1];
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800388e:	7b79      	ldrb	r1, [r7, #13]
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800389a:	1c5a      	adds	r2, r3, #1
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = f32_value.u8[0];
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80038a8:	7b39      	ldrb	r1, [r7, #12]
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80038b4:	1c5a      	adds	r2, r3, #1
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 80038bc:	bf00      	nop
 80038be:	3714      	adds	r7, #20
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <proc_data_2>:

void proc_data_2(IMU_DATA_TO_SEND_t *data, float value){
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	ed87 0a00 	vstr	s0, [r7]
	f16_t f16_value; f32_t temp;
	temp.f = value;
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	60bb      	str	r3, [r7, #8]
	f32_to_f16(&temp, &f16_value);
 80038d8:	f107 020c 	add.w	r2, r7, #12
 80038dc:	f107 0308 	add.w	r3, r7, #8
 80038e0:	4611      	mov	r1, r2
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7fd ffa0 	bl	8001828 <f32_to_f16>
	data->datas[data->length] = f16_value.u8[1];
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80038ee:	7b79      	ldrb	r1, [r7, #13]
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80038fa:	1c5a      	adds	r2, r3, #1
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = f16_value.u8[0];
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003908:	7b39      	ldrb	r1, [r7, #12]
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003914:	1c5a      	adds	r2, r3, #1
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 800391c:	bf00      	nop
 800391e:	3710      	adds	r7, #16
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <proc_data_2_uint16>:

void proc_data_2_uint16(IMU_DATA_TO_SEND_t *data, uint16_t value){
 8003924:	b480      	push	{r7}
 8003926:	b085      	sub	sp, #20
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	460b      	mov	r3, r1
 800392e:	807b      	strh	r3, [r7, #2]
	f16_t temp;
	temp.u16 = value;
 8003930:	887b      	ldrh	r3, [r7, #2]
 8003932:	81bb      	strh	r3, [r7, #12]
	data->datas[data->length] = temp.u8[1];
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800393a:	7b79      	ldrb	r1, [r7, #13]
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003946:	1c5a      	adds	r2, r3, #1
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = temp.u8[0];
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003954:	7b39      	ldrb	r1, [r7, #12]
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003960:	1c5a      	adds	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 8003968:	bf00      	nop
 800396a:	3714      	adds	r7, #20
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <proc_data_1_uint8>:

void proc_data_1_uint8(IMU_DATA_TO_SEND_t *data, uint8_t value){
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	460b      	mov	r3, r1
 800397e:	70fb      	strb	r3, [r7, #3]
	data->datas[data->length] = value;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	78f9      	ldrb	r1, [r7, #3]
 800398a:	54d1      	strb	r1, [r2, r3]
	data->length+=1;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003992:	1c5a      	adds	r2, r3, #1
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 800399a:	bf00      	nop
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr
	...

080039a8 <imu_data_conv>:

void imu_data_conv(IMU *imu, IMU_DATA_TO_SEND_t *out){
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
	out->length = 0;
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	proc_data_1_uint8(out   , data_hour 	);
 80039ba:	4b88      	ldr	r3, [pc, #544]	; (8003bdc <imu_data_conv+0x234>)
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	4619      	mov	r1, r3
 80039c0:	6838      	ldr	r0, [r7, #0]
 80039c2:	f7ff ffd7 	bl	8003974 <proc_data_1_uint8>
	proc_data_1_uint8(out   , data_min  	);
 80039c6:	4b86      	ldr	r3, [pc, #536]	; (8003be0 <imu_data_conv+0x238>)
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	4619      	mov	r1, r3
 80039cc:	6838      	ldr	r0, [r7, #0]
 80039ce:	f7ff ffd1 	bl	8003974 <proc_data_1_uint8>
	proc_data_1_uint8(out   , data_sec  	);
 80039d2:	4b84      	ldr	r3, [pc, #528]	; (8003be4 <imu_data_conv+0x23c>)
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	4619      	mov	r1, r3
 80039d8:	6838      	ldr	r0, [r7, #0]
 80039da:	f7ff ffcb 	bl	8003974 <proc_data_1_uint8>
	proc_data_1_uint8(out 	, data_subSec );
 80039de:	4b82      	ldr	r3, [pc, #520]	; (8003be8 <imu_data_conv+0x240>)
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	4619      	mov	r1, r3
 80039e4:	6838      	ldr	r0, [r7, #0]
 80039e6:	f7ff ffc5 	bl	8003974 <proc_data_1_uint8>
	proc_data_2_uint16(out	, data_counter);
 80039ea:	4b80      	ldr	r3, [pc, #512]	; (8003bec <imu_data_conv+0x244>)
 80039ec:	881b      	ldrh	r3, [r3, #0]
 80039ee:	4619      	mov	r1, r3
 80039f0:	6838      	ldr	r0, [r7, #0]
 80039f2:	f7ff ff97 	bl	8003924 <proc_data_2_uint16>
	proc_data_2(out    , imu->temp);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039fc:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003a00:	eeb0 0a67 	vmov.f32	s0, s15
 8003a04:	6838      	ldr	r0, [r7, #0]
 8003a06:	f7ff ff5f 	bl	80038c8 <proc_data_2>
	proc_data_4(out    , imu->quaternionWXYZ[0]);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a10:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003a14:	eeb0 0a67 	vmov.f32	s0, s15
 8003a18:	6838      	ldr	r0, [r7, #0]
 8003a1a:	f7ff ff13 	bl	8003844 <proc_data_4>
	proc_data_4(out    , imu->quaternionWXYZ[1]);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a24:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003a28:	eeb0 0a67 	vmov.f32	s0, s15
 8003a2c:	6838      	ldr	r0, [r7, #0]
 8003a2e:	f7ff ff09 	bl	8003844 <proc_data_4>
	proc_data_4(out    , imu->quaternionWXYZ[2]);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a38:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003a3c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a40:	6838      	ldr	r0, [r7, #0]
 8003a42:	f7ff feff 	bl	8003844 <proc_data_4>
	proc_data_4(out    , imu->quaternionWXYZ[3]);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a4c:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003a50:	eeb0 0a67 	vmov.f32	s0, s15
 8003a54:	6838      	ldr	r0, [r7, #0]
 8003a56:	f7ff fef5 	bl	8003844 <proc_data_4>
	proc_data_2(out    , imu->rateOfTurnXYZ[0]);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a60:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003a64:	eeb0 0a67 	vmov.f32	s0, s15
 8003a68:	6838      	ldr	r0, [r7, #0]
 8003a6a:	f7ff ff2d 	bl	80038c8 <proc_data_2>
	proc_data_2(out    , imu->rateOfTurnXYZ[1]);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a74:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003a78:	eeb0 0a67 	vmov.f32	s0, s15
 8003a7c:	6838      	ldr	r0, [r7, #0]
 8003a7e:	f7ff ff23 	bl	80038c8 <proc_data_2>
	proc_data_2(out    , imu->rateOfTurnXYZ[2]);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a88:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003a8c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a90:	6838      	ldr	r0, [r7, #0]
 8003a92:	f7ff ff19 	bl	80038c8 <proc_data_2>
	proc_data_2(out    , imu->freeAccelerationXYZ[0]);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a9c:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003aa0:	eeb0 0a67 	vmov.f32	s0, s15
 8003aa4:	6838      	ldr	r0, [r7, #0]
 8003aa6:	f7ff ff0f 	bl	80038c8 <proc_data_2>
	proc_data_2(out    , imu->freeAccelerationXYZ[1]);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ab0:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003ab4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ab8:	6838      	ldr	r0, [r7, #0]
 8003aba:	f7ff ff05 	bl	80038c8 <proc_data_2>
	proc_data_2(out    , imu->freeAccelerationXYZ[2]);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ac4:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003ac8:	eeb0 0a67 	vmov.f32	s0, s15
 8003acc:	6838      	ldr	r0, [r7, #0]
 8003ace:	f7ff fefb 	bl	80038c8 <proc_data_2>
	proc_data_2(out    , imu->accelerationXYZ[0]);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ad8:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003adc:	eeb0 0a67 	vmov.f32	s0, s15
 8003ae0:	6838      	ldr	r0, [r7, #0]
 8003ae2:	f7ff fef1 	bl	80038c8 <proc_data_2>
	proc_data_2(out    , imu->accelerationXYZ[1]);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003aec:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8003af0:	eeb0 0a67 	vmov.f32	s0, s15
 8003af4:	6838      	ldr	r0, [r7, #0]
 8003af6:	f7ff fee7 	bl	80038c8 <proc_data_2>
	proc_data_2(out    , imu->accelerationXYZ[2]);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b00:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8003b04:	eeb0 0a67 	vmov.f32	s0, s15
 8003b08:	6838      	ldr	r0, [r7, #0]
 8003b0a:	f7ff fedd 	bl	80038c8 <proc_data_2>
	proc_data_2(out, imu->positionEcefXYZ[0]);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b14:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003b18:	eeb0 0a67 	vmov.f32	s0, s15
 8003b1c:	6838      	ldr	r0, [r7, #0]
 8003b1e:	f7ff fed3 	bl	80038c8 <proc_data_2>
	proc_data_2(out, imu->positionEcefXYZ[1]);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b28:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8003b2c:	eeb0 0a67 	vmov.f32	s0, s15
 8003b30:	6838      	ldr	r0, [r7, #0]
 8003b32:	f7ff fec9 	bl	80038c8 <proc_data_2>
	proc_data_2(out, imu->positionEcefXYZ[2]);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b3c:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8003b40:	eeb0 0a67 	vmov.f32	s0, s15
 8003b44:	6838      	ldr	r0, [r7, #0]
 8003b46:	f7ff febf 	bl	80038c8 <proc_data_2>
	proc_data_4(out, imu->latitude);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b50:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 8003b54:	eeb0 0a67 	vmov.f32	s0, s15
 8003b58:	6838      	ldr	r0, [r7, #0]
 8003b5a:	f7ff fe73 	bl	8003844 <proc_data_4>
	proc_data_4(out, imu->longitude);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b64:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8003b68:	eeb0 0a67 	vmov.f32	s0, s15
 8003b6c:	6838      	ldr	r0, [r7, #0]
 8003b6e:	f7ff fe69 	bl	8003844 <proc_data_4>
	proc_data_4(out, imu->altitudeEllip);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b78:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003b7c:	eeb0 0a67 	vmov.f32	s0, s15
 8003b80:	6838      	ldr	r0, [r7, #0]
 8003b82:	f7ff fe5f 	bl	8003844 <proc_data_4>
	proc_data_2(out, imu->velocityXYZ[0]);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b8c:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003b90:	eeb0 0a67 	vmov.f32	s0, s15
 8003b94:	6838      	ldr	r0, [r7, #0]
 8003b96:	f7ff fe97 	bl	80038c8 <proc_data_2>
	proc_data_2(out, imu->velocityXYZ[1]);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ba0:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003ba4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ba8:	6838      	ldr	r0, [r7, #0]
 8003baa:	f7ff fe8d 	bl	80038c8 <proc_data_2>
	proc_data_2(out, imu->velocityXYZ[2]);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bb4:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 8003bb8:	eeb0 0a67 	vmov.f32	s0, s15
 8003bbc:	6838      	ldr	r0, [r7, #0]
 8003bbe:	f7ff fe83 	bl	80038c8 <proc_data_2>
	proc_data_4(out    , data_PA_temp);
 8003bc2:	4b0b      	ldr	r3, [pc, #44]	; (8003bf0 <imu_data_conv+0x248>)
 8003bc4:	edd3 7a00 	vldr	s15, [r3]
 8003bc8:	eeb0 0a67 	vmov.f32	s0, s15
 8003bcc:	6838      	ldr	r0, [r7, #0]
 8003bce:	f7ff fe39 	bl	8003844 <proc_data_4>

}
 8003bd2:	bf00      	nop
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	2000147a 	.word	0x2000147a
 8003be0:	2000147b 	.word	0x2000147b
 8003be4:	2000147c 	.word	0x2000147c
 8003be8:	2000147d 	.word	0x2000147d
 8003bec:	20001478 	.word	0x20001478
 8003bf0:	20001480 	.word	0x20001480
 8003bf4:	00000000 	.word	0x00000000

08003bf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003bf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bfc:	f5ad 6d95 	sub.w	sp, sp, #1192	; 0x4a8
 8003c00:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
     HAL_Init();
 8003c02:	f000 ffab 	bl	8004b5c <HAL_Init>

  /* USER CODE BEGIN Init */

	HAL_UARTEx_ReceiveToIdle_DMA(&EXT_uart, EXT_buffer, EXT_BUFFER_SIZE);
 8003c06:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c0a:	4938      	ldr	r1, [pc, #224]	; (8003cec <main+0xf4>)
 8003c0c:	4838      	ldr	r0, [pc, #224]	; (8003cf0 <main+0xf8>)
 8003c0e:	f004 fbe1 	bl	80083d4 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&EXT_DMA_RX, DMA_IT_HT);
 8003c12:	4b38      	ldr	r3, [pc, #224]	; (8003cf4 <main+0xfc>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	4b36      	ldr	r3, [pc, #216]	; (8003cf4 <main+0xfc>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f022 0208 	bic.w	r2, r2, #8
 8003c20:	601a      	str	r2, [r3, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c22:	f000 fa3b 	bl	800409c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c26:	f7ff fcd5 	bl	80035d4 <MX_GPIO_Init>
  MX_DMA_Init();
 8003c2a:	f7ff fc8d 	bl	8003548 <MX_DMA_Init>
  MX_SPI1_Init();
 8003c2e:	f000 fb2b 	bl	8004288 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8003c32:	f000 fdbd 	bl	80047b0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8003c36:	f000 fde5 	bl	8004804 <MX_USART3_UART_Init>
  MX_SPI4_Init();
 8003c3a:	f000 fb5b 	bl	80042f4 <MX_SPI4_Init>
  MX_RTC_Init();
 8003c3e:	f000 fa9f 	bl	8004180 <MX_RTC_Init>
  MX_ADC3_Init();
 8003c42:	f7ff fbe9 	bl	8003418 <MX_ADC3_Init>
  myLoRa.CRCon = 0;
  myLoRa.TCXOon = 0;
  myLoRa.packetSize = 12;
*/

  myLoRa = newLoRa();
 8003c46:	4c2c      	ldr	r4, [pc, #176]	; (8003cf8 <main+0x100>)
 8003c48:	f107 0310 	add.w	r3, r7, #16
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7ff f85e 	bl	8002d0e <newLoRa>
 8003c52:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8003c56:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 8003c5a:	461d      	mov	r5, r3
 8003c5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c64:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003c68:	e884 0007 	stmia.w	r4, {r0, r1, r2}

  myLoRa.CS_port = SPI4_CS_GPIO_Port;
 8003c6c:	4b22      	ldr	r3, [pc, #136]	; (8003cf8 <main+0x100>)
 8003c6e:	4a23      	ldr	r2, [pc, #140]	; (8003cfc <main+0x104>)
 8003c70:	601a      	str	r2, [r3, #0]
  myLoRa.CS_pin = SPI4_CS_Pin;
 8003c72:	4b21      	ldr	r3, [pc, #132]	; (8003cf8 <main+0x100>)
 8003c74:	2210      	movs	r2, #16
 8003c76:	809a      	strh	r2, [r3, #4]
  myLoRa.reset_port = LoRa_RST_GPIO_Port;
 8003c78:	4b1f      	ldr	r3, [pc, #124]	; (8003cf8 <main+0x100>)
 8003c7a:	4a21      	ldr	r2, [pc, #132]	; (8003d00 <main+0x108>)
 8003c7c:	609a      	str	r2, [r3, #8]
  myLoRa.reset_pin = LoRa_RST_Pin;
 8003c7e:	4b1e      	ldr	r3, [pc, #120]	; (8003cf8 <main+0x100>)
 8003c80:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c84:	819a      	strh	r2, [r3, #12]
  myLoRa.DIO0_port = DIO0_GPIO_Port;
 8003c86:	4b1c      	ldr	r3, [pc, #112]	; (8003cf8 <main+0x100>)
 8003c88:	4a1e      	ldr	r2, [pc, #120]	; (8003d04 <main+0x10c>)
 8003c8a:	611a      	str	r2, [r3, #16]
  myLoRa.DIO0_pin = DIO0_Pin;
 8003c8c:	4b1a      	ldr	r3, [pc, #104]	; (8003cf8 <main+0x100>)
 8003c8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c92:	829a      	strh	r2, [r3, #20]
  myLoRa.hSPIx = &hspi4;
 8003c94:	4b18      	ldr	r3, [pc, #96]	; (8003cf8 <main+0x100>)
 8003c96:	4a1c      	ldr	r2, [pc, #112]	; (8003d08 <main+0x110>)
 8003c98:	619a      	str	r2, [r3, #24]
  myLoRa.frequency             = 433;             // default = 433 		MHz
 8003c9a:	4b17      	ldr	r3, [pc, #92]	; (8003cf8 <main+0x100>)
 8003c9c:	f240 12b1 	movw	r2, #433	; 0x1b1
 8003ca0:	621a      	str	r2, [r3, #32]
  myLoRa.spredingFactor        = SF_7;            // default = SF_7
 8003ca2:	4b15      	ldr	r3, [pc, #84]	; (8003cf8 <main+0x100>)
 8003ca4:	2207      	movs	r2, #7
 8003ca6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  myLoRa.bandWidth             = BW_125KHz;       // default = BW_125	KHz
 8003caa:	4b13      	ldr	r3, [pc, #76]	; (8003cf8 <main+0x100>)
 8003cac:	2207      	movs	r2, #7
 8003cae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  myLoRa.crcRate               = CR_4_5;          // default = CR_4_5
 8003cb2:	4b11      	ldr	r3, [pc, #68]	; (8003cf8 <main+0x100>)
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  myLoRa.power                 = POWER_20db;      // default = 20db
 8003cba:	4b0f      	ldr	r3, [pc, #60]	; (8003cf8 <main+0x100>)
 8003cbc:	22ff      	movs	r2, #255	; 0xff
 8003cbe:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  myLoRa.overCurrentProtection = 100;             // default = 100 		mA
 8003cc2:	4b0d      	ldr	r3, [pc, #52]	; (8003cf8 <main+0x100>)
 8003cc4:	2264      	movs	r2, #100	; 0x64
 8003cc6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  myLoRa.preamble              = 10;              // default = 8;
 8003cca:	4b0b      	ldr	r3, [pc, #44]	; (8003cf8 <main+0x100>)
 8003ccc:	220a      	movs	r2, #10
 8003cce:	851a      	strh	r2, [r3, #40]	; 0x28

  uint16_t LoRa_status = LoRa_init(&myLoRa);
 8003cd0:	4809      	ldr	r0, [pc, #36]	; (8003cf8 <main+0x100>)
 8003cd2:	f7ff faf9 	bl	80032c8 <LoRa_init>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	f8a7 346c 	strh.w	r3, [r7, #1132]	; 0x46c
  if(LoRa_status == LORA_OK){              //initialize LoRa configuration
 8003cdc:	f8b7 346c 	ldrh.w	r3, [r7, #1132]	; 0x46c
 8003ce0:	2bc8      	cmp	r3, #200	; 0xc8
 8003ce2:	d115      	bne.n	8003d10 <main+0x118>
	  printf("LoRa is running... \n");
 8003ce4:	4809      	ldr	r0, [pc, #36]	; (8003d0c <main+0x114>)
 8003ce6:	f006 faad 	bl	800a244 <puts>
 8003cea:	e017      	b.n	8003d1c <main+0x124>
 8003cec:	20001484 	.word	0x20001484
 8003cf0:	2000195c 	.word	0x2000195c
 8003cf4:	200019e4 	.word	0x200019e4
 8003cf8:	2000144c 	.word	0x2000144c
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	40020c00 	.word	0x40020c00
 8003d04:	40021400 	.word	0x40021400
 8003d08:	20001900 	.word	0x20001900
 8003d0c:	0800cb40 	.word	0x0800cb40
  }else{
	  printf("LoRa failed :( \n Error code: %d \n", LoRa_status);
 8003d10:	f8b7 346c 	ldrh.w	r3, [r7, #1132]	; 0x46c
 8003d14:	4619      	mov	r1, r3
 8003d16:	48ca      	ldr	r0, [pc, #808]	; (8004040 <main+0x448>)
 8003d18:	f006 fa2e 	bl	800a178 <iprintf>
  }
  LoRa_setLowDaraRateOptimization(&myLoRa, 1);
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	48c9      	ldr	r0, [pc, #804]	; (8004044 <main+0x44c>)
 8003d20:	f7ff f8fb 	bl	8002f1a <LoRa_setLowDaraRateOptimization>
  LoRa_startReceiving(&myLoRa);
 8003d24:	48c7      	ldr	r0, [pc, #796]	; (8004044 <main+0x44c>)
 8003d26:	f7ff fa67 	bl	80031f8 <LoRa_startReceiving>
  uint8_t received_data[10];
  uint8_t packet_size = 0;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	f887 346b 	strb.w	r3, [r7, #1131]	; 0x46b

	IMU_Init();
 8003d30:	f7fd f988 	bl	8001044 <IMU_Init>


	HAL_ADC_Start(&hadc3);
 8003d34:	48c4      	ldr	r0, [pc, #784]	; (8004048 <main+0x450>)
 8003d36:	f000 ffeb 	bl	8004d10 <HAL_ADC_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint32_t timer = HAL_GetTick();
 8003d3a:	f000 ff75 	bl	8004c28 <HAL_GetTick>
 8003d3e:	f8c7 0474 	str.w	r0, [r7, #1140]	; 0x474
	uint32_t loopRunTime = 0;
 8003d42:	2300      	movs	r3, #0
 8003d44:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470
	bool GPS_no_calied = true;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	f887 346f 	strb.w	r3, [r7, #1135]	; 0x46f

	IMU_DATA_TO_SEND_t data2Lora;

	data_counter=0;
 8003d4e:	4bbf      	ldr	r3, [pc, #764]	; (800404c <main+0x454>)
 8003d50:	2200      	movs	r2, #0
 8003d52:	801a      	strh	r2, [r3, #0]

	printf("init finish!!!!!!!!!!!!\n");
 8003d54:	48be      	ldr	r0, [pc, #760]	; (8004050 <main+0x458>)
 8003d56:	f006 fa75 	bl	800a244 <puts>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		//IMU data gathering
		IMU_process_data();
 8003d5a:	f7fd f9e5 	bl	8001128 <IMU_process_data>

		IMU_State_mechine();
 8003d5e:	f7fd fa19 	bl	8001194 <IMU_State_mechine>

		/* Get the RTC current Time */
		HAL_RTC_GetTime(&hrtc, &GetTime, RTC_FORMAT_BIN);
 8003d62:	2200      	movs	r2, #0
 8003d64:	49bb      	ldr	r1, [pc, #748]	; (8004054 <main+0x45c>)
 8003d66:	48bc      	ldr	r0, [pc, #752]	; (8004058 <main+0x460>)
 8003d68:	f003 f920 	bl	8006fac <HAL_RTC_GetTime>
		/* Get the RTC current Date */
		HAL_RTC_GetDate(&hrtc, &GetDate, RTC_FORMAT_BIN);
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	49bb      	ldr	r1, [pc, #748]	; (800405c <main+0x464>)
 8003d70:	48b9      	ldr	r0, [pc, #740]	; (8004058 <main+0x460>)
 8003d72:	f003 f9fd 	bl	8007170 <HAL_RTC_GetDate>

		//Calibrate date ,only run once
		if( (imu.myGnssData.numSV >= 4) &&
 8003d76:	4bba      	ldr	r3, [pc, #744]	; (8004060 <main+0x468>)
 8003d78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d7c:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8003d80:	2b03      	cmp	r3, #3
 8003d82:	d961      	bls.n	8003e48 <main+0x250>
				((GetDate.Year+2000) != imu.myGnssData.year) &&
 8003d84:	4bb5      	ldr	r3, [pc, #724]	; (800405c <main+0x464>)
 8003d86:	78db      	ldrb	r3, [r3, #3]
 8003d88:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8003d8c:	4ab4      	ldr	r2, [pc, #720]	; (8004060 <main+0x468>)
 8003d8e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003d92:	f8b2 2064 	ldrh.w	r2, [r2, #100]	; 0x64
		if( (imu.myGnssData.numSV >= 4) &&
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d056      	beq.n	8003e48 <main+0x250>
				((GetDate.Year+2000) != imu.myGnssData.year) &&
 8003d9a:	f897 346f 	ldrb.w	r3, [r7, #1135]	; 0x46f
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d052      	beq.n	8003e48 <main+0x250>
				(GPS_no_calied)){
			printf("Reset RTC timer\n");
 8003da2:	48b0      	ldr	r0, [pc, #704]	; (8004064 <main+0x46c>)
 8003da4:	f006 fa4e 	bl	800a244 <puts>
			RTC_TimeTypeDef IMU_time;
			RTC_DateTypeDef IMU_date;
			IMU_date.Year			= imu.myGnssData.year-2000;
 8003da8:	4bad      	ldr	r3, [pc, #692]	; (8004060 <main+0x468>)
 8003daa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003dae:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	3330      	adds	r3, #48	; 0x30
 8003db6:	b2da      	uxtb	r2, r3
 8003db8:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8003dbc:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 8003dc0:	70da      	strb	r2, [r3, #3]
			IMU_date.Month		= imu.myGnssData.month;
 8003dc2:	4ba7      	ldr	r3, [pc, #668]	; (8004060 <main+0x468>)
 8003dc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003dc8:	f893 2066 	ldrb.w	r2, [r3, #102]	; 0x66
 8003dcc:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8003dd0:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 8003dd4:	705a      	strb	r2, [r3, #1]
			IMU_date.Date			= imu.myGnssData.day;
 8003dd6:	4ba2      	ldr	r3, [pc, #648]	; (8004060 <main+0x468>)
 8003dd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ddc:	f893 2067 	ldrb.w	r2, [r3, #103]	; 0x67
 8003de0:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8003de4:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 8003de8:	709a      	strb	r2, [r3, #2]
			IMU_time.Hours 		= imu.myGnssData.hour;
 8003dea:	4b9d      	ldr	r3, [pc, #628]	; (8004060 <main+0x468>)
 8003dec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003df0:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8003df4:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8003df8:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
 8003dfc:	701a      	strb	r2, [r3, #0]
			IMU_time.Minutes 	= imu.myGnssData.minute;
 8003dfe:	4b98      	ldr	r3, [pc, #608]	; (8004060 <main+0x468>)
 8003e00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e04:	f893 2069 	ldrb.w	r2, [r3, #105]	; 0x69
 8003e08:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8003e0c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
 8003e10:	705a      	strb	r2, [r3, #1]
			IMU_time.Seconds	= imu.myGnssData.second;
 8003e12:	4b93      	ldr	r3, [pc, #588]	; (8004060 <main+0x468>)
 8003e14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e18:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8003e1c:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8003e20:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
 8003e24:	709a      	strb	r2, [r3, #2]

			HAL_RTC_SetTime(&hrtc, &IMU_time, RTC_FORMAT_BIN);
 8003e26:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	488a      	ldr	r0, [pc, #552]	; (8004058 <main+0x460>)
 8003e30:	f003 f822 	bl	8006e78 <HAL_RTC_SetTime>
			HAL_RTC_SetDate(&hrtc, &IMU_date, RTC_FORMAT_BIN);
 8003e34:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003e38:	2200      	movs	r2, #0
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	4886      	ldr	r0, [pc, #536]	; (8004058 <main+0x460>)
 8003e3e:	f003 f913 	bl	8007068 <HAL_RTC_SetDate>

			GPS_no_calied= false;
 8003e42:	2300      	movs	r3, #0
 8003e44:	f887 346f 	strb.w	r3, [r7, #1135]	; 0x46f
		}

//	  //LoRa_receive()
	  HAL_GPIO_WritePin(FEM_CPS_GPIO_Port, FEM_CPS_Pin, GPIO_PIN_SET);
 8003e48:	2201      	movs	r2, #1
 8003e4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003e4e:	4886      	ldr	r0, [pc, #536]	; (8004068 <main+0x470>)
 8003e50:	f002 f92c 	bl	80060ac <HAL_GPIO_WritePin>



	  packet_size = LoRa_receive(&myLoRa, received_data, 10);
 8003e54:	f507 638c 	add.w	r3, r7, #1120	; 0x460
 8003e58:	220a      	movs	r2, #10
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	4879      	ldr	r0, [pc, #484]	; (8004044 <main+0x44c>)
 8003e5e:	f7ff f9d7 	bl	8003210 <LoRa_receive>
 8003e62:	4603      	mov	r3, r0
 8003e64:	f887 346b 	strb.w	r3, [r7, #1131]	; 0x46b
	  if(packet_size != 0){
 8003e68:	f897 346b 	ldrb.w	r3, [r7, #1131]	; 0x46b
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d005      	beq.n	8003e7c <main+0x284>
		  printf("Lora get: %s", received_data);
 8003e70:	f507 638c 	add.w	r3, r7, #1120	; 0x460
 8003e74:	4619      	mov	r1, r3
 8003e76:	487d      	ldr	r0, [pc, #500]	; (800406c <main+0x474>)
 8003e78:	f006 f97e 	bl	800a178 <iprintf>
//		  HAL_Delay(500);
	  }
//	  HAL_GPIO_WritePin(FEM_CPS_GPIO_Port, FEM_CPS_Pin, GPIO_PIN_RESET);


		if(HAL_GetTick() - timer > 333){
 8003e7c:	f000 fed4 	bl	8004c28 <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	f8d7 3474 	ldr.w	r3, [r7, #1140]	; 0x474
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	f5b3 7fa7 	cmp.w	r3, #334	; 0x14e
 8003e8c:	f4ff af65 	bcc.w	8003d5a <main+0x162>

			data_hour 	= GetTime.Hours;
 8003e90:	4b70      	ldr	r3, [pc, #448]	; (8004054 <main+0x45c>)
 8003e92:	781a      	ldrb	r2, [r3, #0]
 8003e94:	4b76      	ldr	r3, [pc, #472]	; (8004070 <main+0x478>)
 8003e96:	701a      	strb	r2, [r3, #0]
			data_min  	= GetTime.Minutes;
 8003e98:	4b6e      	ldr	r3, [pc, #440]	; (8004054 <main+0x45c>)
 8003e9a:	785a      	ldrb	r2, [r3, #1]
 8003e9c:	4b75      	ldr	r3, [pc, #468]	; (8004074 <main+0x47c>)
 8003e9e:	701a      	strb	r2, [r3, #0]
			data_sec  	= GetTime.Seconds;
 8003ea0:	4b6c      	ldr	r3, [pc, #432]	; (8004054 <main+0x45c>)
 8003ea2:	789a      	ldrb	r2, [r3, #2]
 8003ea4:	4b74      	ldr	r3, [pc, #464]	; (8004078 <main+0x480>)
 8003ea6:	701a      	strb	r2, [r3, #0]
			data_subSec = ((float)(255-GetTime.SubSeconds)) * 1. / ((float)(GetTime.SecondFraction +1)) * 100;
 8003ea8:	4b6a      	ldr	r3, [pc, #424]	; (8004054 <main+0x45c>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8003eb0:	ee07 3a90 	vmov	s15, r3
 8003eb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eb8:	ee17 0a90 	vmov	r0, s15
 8003ebc:	f7fc fb54 	bl	8000568 <__aeabi_f2d>
 8003ec0:	4604      	mov	r4, r0
 8003ec2:	460d      	mov	r5, r1
 8003ec4:	4b63      	ldr	r3, [pc, #396]	; (8004054 <main+0x45c>)
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	3301      	adds	r3, #1
 8003eca:	ee07 3a90 	vmov	s15, r3
 8003ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ed2:	ee17 0a90 	vmov	r0, s15
 8003ed6:	f7fc fb47 	bl	8000568 <__aeabi_f2d>
 8003eda:	4602      	mov	r2, r0
 8003edc:	460b      	mov	r3, r1
 8003ede:	4620      	mov	r0, r4
 8003ee0:	4629      	mov	r1, r5
 8003ee2:	f7fc fcc3 	bl	800086c <__aeabi_ddiv>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	460b      	mov	r3, r1
 8003eea:	4610      	mov	r0, r2
 8003eec:	4619      	mov	r1, r3
 8003eee:	f04f 0200 	mov.w	r2, #0
 8003ef2:	4b62      	ldr	r3, [pc, #392]	; (800407c <main+0x484>)
 8003ef4:	f7fc fb90 	bl	8000618 <__aeabi_dmul>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	460b      	mov	r3, r1
 8003efc:	4610      	mov	r0, r2
 8003efe:	4619      	mov	r1, r3
 8003f00:	f7fc fe62 	bl	8000bc8 <__aeabi_d2uiz>
 8003f04:	4603      	mov	r3, r0
 8003f06:	b2da      	uxtb	r2, r3
 8003f08:	4b5d      	ldr	r3, [pc, #372]	; (8004080 <main+0x488>)
 8003f0a:	701a      	strb	r2, [r3, #0]
			data_PA_temp = HAL_ADC_GetValue(&hadc3);
 8003f0c:	484e      	ldr	r0, [pc, #312]	; (8004048 <main+0x450>)
 8003f0e:	f000 ffd1 	bl	8004eb4 <HAL_ADC_GetValue>
 8003f12:	ee07 0a90 	vmov	s15, r0
 8003f16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f1a:	4b5a      	ldr	r3, [pc, #360]	; (8004084 <main+0x48c>)
 8003f1c:	edc3 7a00 	vstr	s15, [r3]
			data_PA_temp = -(data_PA_temp-925.)/6.7+25.;
 8003f20:	4b58      	ldr	r3, [pc, #352]	; (8004084 <main+0x48c>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7fc fb1f 	bl	8000568 <__aeabi_f2d>
 8003f2a:	a341      	add	r3, pc, #260	; (adr r3, 8004030 <main+0x438>)
 8003f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f30:	f7fc f9ba 	bl	80002a8 <__aeabi_dsub>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	4690      	mov	r8, r2
 8003f3a:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8003f3e:	a33e      	add	r3, pc, #248	; (adr r3, 8004038 <main+0x440>)
 8003f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f44:	4640      	mov	r0, r8
 8003f46:	4649      	mov	r1, r9
 8003f48:	f7fc fc90 	bl	800086c <__aeabi_ddiv>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	460b      	mov	r3, r1
 8003f50:	4610      	mov	r0, r2
 8003f52:	4619      	mov	r1, r3
 8003f54:	f04f 0200 	mov.w	r2, #0
 8003f58:	4b4b      	ldr	r3, [pc, #300]	; (8004088 <main+0x490>)
 8003f5a:	f7fc f9a7 	bl	80002ac <__adddf3>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	460b      	mov	r3, r1
 8003f62:	4610      	mov	r0, r2
 8003f64:	4619      	mov	r1, r3
 8003f66:	f7fc fe4f 	bl	8000c08 <__aeabi_d2f>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	4a45      	ldr	r2, [pc, #276]	; (8004084 <main+0x48c>)
 8003f6e:	6013      	str	r3, [r2, #0]


			//packing data from IMU to send via Lora
			imu_data_conv(&imu, &data2Lora);
 8003f70:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003f74:	4619      	mov	r1, r3
 8003f76:	483a      	ldr	r0, [pc, #232]	; (8004060 <main+0x468>)
 8003f78:	f7ff fd16 	bl	80039a8 <imu_data_conv>
//			}
//			state = LoRa_transmit(&myLoRa, data2Lora.datas, data2Lora.length, TRANSMIT_TIMEOUT);



			loopRunTime = HAL_GetTick() - loopRunTime;
 8003f7c:	f000 fe54 	bl	8004c28 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	f8d7 3470 	ldr.w	r3, [r7, #1136]	; 0x470
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470
			printf("acc:%f,%f,%f,%f,%f,%d,%d,%d\n",
				imu.quaternionWXYZ[0],
 8003f8c:	4b34      	ldr	r3, [pc, #208]	; (8004060 <main+0x468>)
 8003f8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			printf("acc:%f,%f,%f,%f,%f,%d,%d,%d\n",
 8003f94:	4618      	mov	r0, r3
 8003f96:	f7fc fae7 	bl	8000568 <__aeabi_f2d>
 8003f9a:	e9c7 0102 	strd	r0, r1, [r7, #8]
				imu.quaternionWXYZ[1],
 8003f9e:	4b30      	ldr	r3, [pc, #192]	; (8004060 <main+0x468>)
 8003fa0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			printf("acc:%f,%f,%f,%f,%f,%d,%d,%d\n",
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7fc fade 	bl	8000568 <__aeabi_f2d>
 8003fac:	4604      	mov	r4, r0
 8003fae:	460d      	mov	r5, r1
				imu.quaternionWXYZ[2],
 8003fb0:	4b2b      	ldr	r3, [pc, #172]	; (8004060 <main+0x468>)
 8003fb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
			printf("acc:%f,%f,%f,%f,%f,%d,%d,%d\n",
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7fc fad5 	bl	8000568 <__aeabi_f2d>
 8003fbe:	4682      	mov	sl, r0
 8003fc0:	468b      	mov	fp, r1
				imu.quaternionWXYZ[3],
 8003fc2:	4b27      	ldr	r3, [pc, #156]	; (8004060 <main+0x468>)
 8003fc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
			printf("acc:%f,%f,%f,%f,%f,%d,%d,%d\n",
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7fc facc 	bl	8000568 <__aeabi_f2d>
 8003fd0:	e9c7 0100 	strd	r0, r1, [r7]
 8003fd4:	4b2b      	ldr	r3, [pc, #172]	; (8004084 <main+0x48c>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7fc fac5 	bl	8000568 <__aeabi_f2d>
 8003fde:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8003fe2:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 8003fe6:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003fea:	4b18      	ldr	r3, [pc, #96]	; (800404c <main+0x454>)
 8003fec:	881b      	ldrh	r3, [r3, #0]
 8003fee:	930a      	str	r3, [sp, #40]	; 0x28
 8003ff0:	f8d7 3470 	ldr.w	r3, [r7, #1136]	; 0x470
 8003ff4:	9309      	str	r3, [sp, #36]	; 0x24
 8003ff6:	9208      	str	r2, [sp, #32]
 8003ff8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003ffc:	ed97 7b00 	vldr	d7, [r7]
 8004000:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004004:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8004008:	e9cd 4500 	strd	r4, r5, [sp]
 800400c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004010:	481e      	ldr	r0, [pc, #120]	; (800408c <main+0x494>)
 8004012:	f006 f8b1 	bl	800a178 <iprintf>
//			printf("%02d,%02d,%02d\r\n",IMU_time.Hours, IMU_time.Minutes, IMU_time.Seconds);


//			printf("\r\n");

			timer = HAL_GetTick();
 8004016:	f000 fe07 	bl	8004c28 <HAL_GetTick>
 800401a:	f8c7 0474 	str.w	r0, [r7, #1140]	; 0x474
			data_counter+=1;
 800401e:	4b0b      	ldr	r3, [pc, #44]	; (800404c <main+0x454>)
 8004020:	881b      	ldrh	r3, [r3, #0]
 8004022:	3301      	adds	r3, #1
 8004024:	b29a      	uxth	r2, r3
 8004026:	4b09      	ldr	r3, [pc, #36]	; (800404c <main+0x454>)
 8004028:	801a      	strh	r2, [r3, #0]
 800402a:	e031      	b.n	8004090 <main+0x498>
 800402c:	f3af 8000 	nop.w
 8004030:	00000000 	.word	0x00000000
 8004034:	408ce800 	.word	0x408ce800
 8004038:	cccccccd 	.word	0xcccccccd
 800403c:	401acccc 	.word	0x401acccc
 8004040:	0800cb54 	.word	0x0800cb54
 8004044:	2000144c 	.word	0x2000144c
 8004048:	200013ec 	.word	0x200013ec
 800404c:	20001478 	.word	0x20001478
 8004050:	0800cb78 	.word	0x0800cb78
 8004054:	20001438 	.word	0x20001438
 8004058:	20001888 	.word	0x20001888
 800405c:	20001434 	.word	0x20001434
 8004060:	20000300 	.word	0x20000300
 8004064:	0800cb90 	.word	0x0800cb90
 8004068:	40020c00 	.word	0x40020c00
 800406c:	0800cba0 	.word	0x0800cba0
 8004070:	2000147a 	.word	0x2000147a
 8004074:	2000147b 	.word	0x2000147b
 8004078:	2000147c 	.word	0x2000147c
 800407c:	40590000 	.word	0x40590000
 8004080:	2000147d 	.word	0x2000147d
 8004084:	20001480 	.word	0x20001480
 8004088:	40390000 	.word	0x40390000
 800408c:	0800cbb0 	.word	0x0800cbb0
			loopRunTime = HAL_GetTick();
 8004090:	f000 fdca 	bl	8004c28 <HAL_GetTick>
 8004094:	f8c7 0470 	str.w	r0, [r7, #1136]	; 0x470
		IMU_process_data();
 8004098:	e65f      	b.n	8003d5a <main+0x162>
 800409a:	bf00      	nop

0800409c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b094      	sub	sp, #80	; 0x50
 80040a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040a2:	f107 0320 	add.w	r3, r7, #32
 80040a6:	2230      	movs	r2, #48	; 0x30
 80040a8:	2100      	movs	r1, #0
 80040aa:	4618      	mov	r0, r3
 80040ac:	f006 f9aa 	bl	800a404 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80040b0:	f107 030c 	add.w	r3, r7, #12
 80040b4:	2200      	movs	r2, #0
 80040b6:	601a      	str	r2, [r3, #0]
 80040b8:	605a      	str	r2, [r3, #4]
 80040ba:	609a      	str	r2, [r3, #8]
 80040bc:	60da      	str	r2, [r3, #12]
 80040be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80040c0:	2300      	movs	r3, #0
 80040c2:	60bb      	str	r3, [r7, #8]
 80040c4:	4b29      	ldr	r3, [pc, #164]	; (800416c <SystemClock_Config+0xd0>)
 80040c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c8:	4a28      	ldr	r2, [pc, #160]	; (800416c <SystemClock_Config+0xd0>)
 80040ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040ce:	6413      	str	r3, [r2, #64]	; 0x40
 80040d0:	4b26      	ldr	r3, [pc, #152]	; (800416c <SystemClock_Config+0xd0>)
 80040d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040d8:	60bb      	str	r3, [r7, #8]
 80040da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80040dc:	2300      	movs	r3, #0
 80040de:	607b      	str	r3, [r7, #4]
 80040e0:	4b23      	ldr	r3, [pc, #140]	; (8004170 <SystemClock_Config+0xd4>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80040e8:	4a21      	ldr	r2, [pc, #132]	; (8004170 <SystemClock_Config+0xd4>)
 80040ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040ee:	6013      	str	r3, [r2, #0]
 80040f0:	4b1f      	ldr	r3, [pc, #124]	; (8004170 <SystemClock_Config+0xd4>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80040f8:	607b      	str	r3, [r7, #4]
 80040fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80040fc:	2305      	movs	r3, #5
 80040fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004100:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004104:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004106:	2301      	movs	r3, #1
 8004108:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800410a:	2302      	movs	r3, #2
 800410c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800410e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004112:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004114:	2308      	movs	r3, #8
 8004116:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8004118:	2354      	movs	r3, #84	; 0x54
 800411a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800411c:	2302      	movs	r3, #2
 800411e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004120:	2304      	movs	r3, #4
 8004122:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004124:	f107 0320 	add.w	r3, r7, #32
 8004128:	4618      	mov	r0, r3
 800412a:	f001 ffd9 	bl	80060e0 <HAL_RCC_OscConfig>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d001      	beq.n	8004138 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8004134:	f000 f81e 	bl	8004174 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004138:	230f      	movs	r3, #15
 800413a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800413c:	2302      	movs	r3, #2
 800413e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004140:	2300      	movs	r3, #0
 8004142:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004144:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004148:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800414a:	2300      	movs	r3, #0
 800414c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800414e:	f107 030c 	add.w	r3, r7, #12
 8004152:	2102      	movs	r1, #2
 8004154:	4618      	mov	r0, r3
 8004156:	f002 fa3b 	bl	80065d0 <HAL_RCC_ClockConfig>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d001      	beq.n	8004164 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8004160:	f000 f808 	bl	8004174 <Error_Handler>
  }
}
 8004164:	bf00      	nop
 8004166:	3750      	adds	r7, #80	; 0x50
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40023800 	.word	0x40023800
 8004170:	40007000 	.word	0x40007000

08004174 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004174:	b480      	push	{r7}
 8004176:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004178:	b672      	cpsid	i
}
 800417a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800417c:	e7fe      	b.n	800417c <Error_Handler+0x8>
	...

08004180 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b086      	sub	sp, #24
 8004184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004186:	1d3b      	adds	r3, r7, #4
 8004188:	2200      	movs	r2, #0
 800418a:	601a      	str	r2, [r3, #0]
 800418c:	605a      	str	r2, [r3, #4]
 800418e:	609a      	str	r2, [r3, #8]
 8004190:	60da      	str	r2, [r3, #12]
 8004192:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004194:	2300      	movs	r3, #0
 8004196:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004198:	4b24      	ldr	r3, [pc, #144]	; (800422c <MX_RTC_Init+0xac>)
 800419a:	4a25      	ldr	r2, [pc, #148]	; (8004230 <MX_RTC_Init+0xb0>)
 800419c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800419e:	4b23      	ldr	r3, [pc, #140]	; (800422c <MX_RTC_Init+0xac>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80041a4:	4b21      	ldr	r3, [pc, #132]	; (800422c <MX_RTC_Init+0xac>)
 80041a6:	227f      	movs	r2, #127	; 0x7f
 80041a8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80041aa:	4b20      	ldr	r3, [pc, #128]	; (800422c <MX_RTC_Init+0xac>)
 80041ac:	22ff      	movs	r2, #255	; 0xff
 80041ae:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80041b0:	4b1e      	ldr	r3, [pc, #120]	; (800422c <MX_RTC_Init+0xac>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80041b6:	4b1d      	ldr	r3, [pc, #116]	; (800422c <MX_RTC_Init+0xac>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80041bc:	4b1b      	ldr	r3, [pc, #108]	; (800422c <MX_RTC_Init+0xac>)
 80041be:	2200      	movs	r2, #0
 80041c0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80041c2:	481a      	ldr	r0, [pc, #104]	; (800422c <MX_RTC_Init+0xac>)
 80041c4:	f002 fde2 	bl	8006d8c <HAL_RTC_Init>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80041ce:	f7ff ffd1 	bl	8004174 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80041d2:	2300      	movs	r3, #0
 80041d4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80041d6:	2300      	movs	r3, #0
 80041d8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80041da:	2300      	movs	r3, #0
 80041dc:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80041de:	2300      	movs	r3, #0
 80041e0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80041e2:	2300      	movs	r3, #0
 80041e4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80041e6:	1d3b      	adds	r3, r7, #4
 80041e8:	2201      	movs	r2, #1
 80041ea:	4619      	mov	r1, r3
 80041ec:	480f      	ldr	r0, [pc, #60]	; (800422c <MX_RTC_Init+0xac>)
 80041ee:	f002 fe43 	bl	8006e78 <HAL_RTC_SetTime>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d001      	beq.n	80041fc <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80041f8:	f7ff ffbc 	bl	8004174 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80041fc:	2301      	movs	r3, #1
 80041fe:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8004200:	2301      	movs	r3, #1
 8004202:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8004204:	2301      	movs	r3, #1
 8004206:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8004208:	2300      	movs	r3, #0
 800420a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800420c:	463b      	mov	r3, r7
 800420e:	2201      	movs	r2, #1
 8004210:	4619      	mov	r1, r3
 8004212:	4806      	ldr	r0, [pc, #24]	; (800422c <MX_RTC_Init+0xac>)
 8004214:	f002 ff28 	bl	8007068 <HAL_RTC_SetDate>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800421e:	f7ff ffa9 	bl	8004174 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004222:	bf00      	nop
 8004224:	3718      	adds	r7, #24
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	20001888 	.word	0x20001888
 8004230:	40002800 	.word	0x40002800

08004234 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b08e      	sub	sp, #56	; 0x38
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800423c:	f107 0308 	add.w	r3, r7, #8
 8004240:	2230      	movs	r2, #48	; 0x30
 8004242:	2100      	movs	r1, #0
 8004244:	4618      	mov	r0, r3
 8004246:	f006 f8dd 	bl	800a404 <memset>
  if(rtcHandle->Instance==RTC)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a0c      	ldr	r2, [pc, #48]	; (8004280 <HAL_RTC_MspInit+0x4c>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d111      	bne.n	8004278 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004254:	2320      	movs	r3, #32
 8004256:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004258:	f44f 7380 	mov.w	r3, #256	; 0x100
 800425c:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800425e:	f107 0308 	add.w	r3, r7, #8
 8004262:	4618      	mov	r0, r3
 8004264:	f002 fbd2 	bl	8006a0c <HAL_RCCEx_PeriphCLKConfig>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d001      	beq.n	8004272 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800426e:	f7ff ff81 	bl	8004174 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004272:	4b04      	ldr	r3, [pc, #16]	; (8004284 <HAL_RTC_MspInit+0x50>)
 8004274:	2201      	movs	r2, #1
 8004276:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004278:	bf00      	nop
 800427a:	3738      	adds	r7, #56	; 0x38
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	40002800 	.word	0x40002800
 8004284:	42470e3c 	.word	0x42470e3c

08004288 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800428c:	4b17      	ldr	r3, [pc, #92]	; (80042ec <MX_SPI1_Init+0x64>)
 800428e:	4a18      	ldr	r2, [pc, #96]	; (80042f0 <MX_SPI1_Init+0x68>)
 8004290:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004292:	4b16      	ldr	r3, [pc, #88]	; (80042ec <MX_SPI1_Init+0x64>)
 8004294:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004298:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800429a:	4b14      	ldr	r3, [pc, #80]	; (80042ec <MX_SPI1_Init+0x64>)
 800429c:	2200      	movs	r2, #0
 800429e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80042a0:	4b12      	ldr	r3, [pc, #72]	; (80042ec <MX_SPI1_Init+0x64>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80042a6:	4b11      	ldr	r3, [pc, #68]	; (80042ec <MX_SPI1_Init+0x64>)
 80042a8:	2202      	movs	r2, #2
 80042aa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80042ac:	4b0f      	ldr	r3, [pc, #60]	; (80042ec <MX_SPI1_Init+0x64>)
 80042ae:	2201      	movs	r2, #1
 80042b0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80042b2:	4b0e      	ldr	r3, [pc, #56]	; (80042ec <MX_SPI1_Init+0x64>)
 80042b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042b8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80042ba:	4b0c      	ldr	r3, [pc, #48]	; (80042ec <MX_SPI1_Init+0x64>)
 80042bc:	2238      	movs	r2, #56	; 0x38
 80042be:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80042c0:	4b0a      	ldr	r3, [pc, #40]	; (80042ec <MX_SPI1_Init+0x64>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80042c6:	4b09      	ldr	r3, [pc, #36]	; (80042ec <MX_SPI1_Init+0x64>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042cc:	4b07      	ldr	r3, [pc, #28]	; (80042ec <MX_SPI1_Init+0x64>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80042d2:	4b06      	ldr	r3, [pc, #24]	; (80042ec <MX_SPI1_Init+0x64>)
 80042d4:	220a      	movs	r2, #10
 80042d6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80042d8:	4804      	ldr	r0, [pc, #16]	; (80042ec <MX_SPI1_Init+0x64>)
 80042da:	f003 f855 	bl	8007388 <HAL_SPI_Init>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d001      	beq.n	80042e8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80042e4:	f7ff ff46 	bl	8004174 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80042e8:	bf00      	nop
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	200018a8 	.word	0x200018a8
 80042f0:	40013000 	.word	0x40013000

080042f4 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 80042f8:	4b17      	ldr	r3, [pc, #92]	; (8004358 <MX_SPI4_Init+0x64>)
 80042fa:	4a18      	ldr	r2, [pc, #96]	; (800435c <MX_SPI4_Init+0x68>)
 80042fc:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80042fe:	4b16      	ldr	r3, [pc, #88]	; (8004358 <MX_SPI4_Init+0x64>)
 8004300:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004304:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8004306:	4b14      	ldr	r3, [pc, #80]	; (8004358 <MX_SPI4_Init+0x64>)
 8004308:	2200      	movs	r2, #0
 800430a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800430c:	4b12      	ldr	r3, [pc, #72]	; (8004358 <MX_SPI4_Init+0x64>)
 800430e:	2200      	movs	r2, #0
 8004310:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004312:	4b11      	ldr	r3, [pc, #68]	; (8004358 <MX_SPI4_Init+0x64>)
 8004314:	2200      	movs	r2, #0
 8004316:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004318:	4b0f      	ldr	r3, [pc, #60]	; (8004358 <MX_SPI4_Init+0x64>)
 800431a:	2200      	movs	r2, #0
 800431c:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800431e:	4b0e      	ldr	r3, [pc, #56]	; (8004358 <MX_SPI4_Init+0x64>)
 8004320:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004324:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004326:	4b0c      	ldr	r3, [pc, #48]	; (8004358 <MX_SPI4_Init+0x64>)
 8004328:	2210      	movs	r2, #16
 800432a:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800432c:	4b0a      	ldr	r3, [pc, #40]	; (8004358 <MX_SPI4_Init+0x64>)
 800432e:	2200      	movs	r2, #0
 8004330:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8004332:	4b09      	ldr	r3, [pc, #36]	; (8004358 <MX_SPI4_Init+0x64>)
 8004334:	2200      	movs	r2, #0
 8004336:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004338:	4b07      	ldr	r3, [pc, #28]	; (8004358 <MX_SPI4_Init+0x64>)
 800433a:	2200      	movs	r2, #0
 800433c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 800433e:	4b06      	ldr	r3, [pc, #24]	; (8004358 <MX_SPI4_Init+0x64>)
 8004340:	220a      	movs	r2, #10
 8004342:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8004344:	4804      	ldr	r0, [pc, #16]	; (8004358 <MX_SPI4_Init+0x64>)
 8004346:	f003 f81f 	bl	8007388 <HAL_SPI_Init>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d001      	beq.n	8004354 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8004350:	f7ff ff10 	bl	8004174 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8004354:	bf00      	nop
 8004356:	bd80      	pop	{r7, pc}
 8004358:	20001900 	.word	0x20001900
 800435c:	40013400 	.word	0x40013400

08004360 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b08c      	sub	sp, #48	; 0x30
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004368:	f107 031c 	add.w	r3, r7, #28
 800436c:	2200      	movs	r2, #0
 800436e:	601a      	str	r2, [r3, #0]
 8004370:	605a      	str	r2, [r3, #4]
 8004372:	609a      	str	r2, [r3, #8]
 8004374:	60da      	str	r2, [r3, #12]
 8004376:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a49      	ldr	r2, [pc, #292]	; (80044a4 <HAL_SPI_MspInit+0x144>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d152      	bne.n	8004428 <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004382:	2300      	movs	r3, #0
 8004384:	61bb      	str	r3, [r7, #24]
 8004386:	4b48      	ldr	r3, [pc, #288]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 8004388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800438a:	4a47      	ldr	r2, [pc, #284]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 800438c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004390:	6453      	str	r3, [r2, #68]	; 0x44
 8004392:	4b45      	ldr	r3, [pc, #276]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 8004394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004396:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800439a:	61bb      	str	r3, [r7, #24]
 800439c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800439e:	2300      	movs	r3, #0
 80043a0:	617b      	str	r3, [r7, #20]
 80043a2:	4b41      	ldr	r3, [pc, #260]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 80043a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a6:	4a40      	ldr	r2, [pc, #256]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 80043a8:	f043 0301 	orr.w	r3, r3, #1
 80043ac:	6313      	str	r3, [r2, #48]	; 0x30
 80043ae:	4b3e      	ldr	r3, [pc, #248]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 80043b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	617b      	str	r3, [r7, #20]
 80043b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043ba:	2300      	movs	r3, #0
 80043bc:	613b      	str	r3, [r7, #16]
 80043be:	4b3a      	ldr	r3, [pc, #232]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 80043c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c2:	4a39      	ldr	r2, [pc, #228]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 80043c4:	f043 0302 	orr.w	r3, r3, #2
 80043c8:	6313      	str	r3, [r2, #48]	; 0x30
 80043ca:	4b37      	ldr	r3, [pc, #220]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 80043cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	613b      	str	r3, [r7, #16]
 80043d4:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80043d6:	2360      	movs	r3, #96	; 0x60
 80043d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043da:	2302      	movs	r3, #2
 80043dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043de:	2300      	movs	r3, #0
 80043e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043e2:	2303      	movs	r3, #3
 80043e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80043e6:	2305      	movs	r3, #5
 80043e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043ea:	f107 031c 	add.w	r3, r7, #28
 80043ee:	4619      	mov	r1, r3
 80043f0:	482e      	ldr	r0, [pc, #184]	; (80044ac <HAL_SPI_MspInit+0x14c>)
 80043f2:	f001 fcaf 	bl	8005d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80043f6:	2320      	movs	r3, #32
 80043f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043fa:	2302      	movs	r3, #2
 80043fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043fe:	2300      	movs	r3, #0
 8004400:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004402:	2303      	movs	r3, #3
 8004404:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004406:	2305      	movs	r3, #5
 8004408:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800440a:	f107 031c 	add.w	r3, r7, #28
 800440e:	4619      	mov	r1, r3
 8004410:	4827      	ldr	r0, [pc, #156]	; (80044b0 <HAL_SPI_MspInit+0x150>)
 8004412:	f001 fc9f 	bl	8005d54 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004416:	2200      	movs	r2, #0
 8004418:	2100      	movs	r1, #0
 800441a:	2023      	movs	r0, #35	; 0x23
 800441c:	f001 f861 	bl	80054e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004420:	2023      	movs	r0, #35	; 0x23
 8004422:	f001 f87a 	bl	800551a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8004426:	e038      	b.n	800449a <HAL_SPI_MspInit+0x13a>
  else if(spiHandle->Instance==SPI4)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a21      	ldr	r2, [pc, #132]	; (80044b4 <HAL_SPI_MspInit+0x154>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d133      	bne.n	800449a <HAL_SPI_MspInit+0x13a>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8004432:	2300      	movs	r3, #0
 8004434:	60fb      	str	r3, [r7, #12]
 8004436:	4b1c      	ldr	r3, [pc, #112]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 8004438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800443a:	4a1b      	ldr	r2, [pc, #108]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 800443c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004440:	6453      	str	r3, [r2, #68]	; 0x44
 8004442:	4b19      	ldr	r3, [pc, #100]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 8004444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004446:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800444a:	60fb      	str	r3, [r7, #12]
 800444c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800444e:	2300      	movs	r3, #0
 8004450:	60bb      	str	r3, [r7, #8]
 8004452:	4b15      	ldr	r3, [pc, #84]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 8004454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004456:	4a14      	ldr	r2, [pc, #80]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 8004458:	f043 0310 	orr.w	r3, r3, #16
 800445c:	6313      	str	r3, [r2, #48]	; 0x30
 800445e:	4b12      	ldr	r3, [pc, #72]	; (80044a8 <HAL_SPI_MspInit+0x148>)
 8004460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004462:	f003 0310 	and.w	r3, r3, #16
 8004466:	60bb      	str	r3, [r7, #8]
 8004468:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 800446a:	2364      	movs	r3, #100	; 0x64
 800446c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800446e:	2302      	movs	r3, #2
 8004470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004472:	2300      	movs	r3, #0
 8004474:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004476:	2303      	movs	r3, #3
 8004478:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800447a:	2305      	movs	r3, #5
 800447c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800447e:	f107 031c 	add.w	r3, r7, #28
 8004482:	4619      	mov	r1, r3
 8004484:	480c      	ldr	r0, [pc, #48]	; (80044b8 <HAL_SPI_MspInit+0x158>)
 8004486:	f001 fc65 	bl	8005d54 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 800448a:	2200      	movs	r2, #0
 800448c:	2100      	movs	r1, #0
 800448e:	2054      	movs	r0, #84	; 0x54
 8004490:	f001 f827 	bl	80054e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8004494:	2054      	movs	r0, #84	; 0x54
 8004496:	f001 f840 	bl	800551a <HAL_NVIC_EnableIRQ>
}
 800449a:	bf00      	nop
 800449c:	3730      	adds	r7, #48	; 0x30
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	bf00      	nop
 80044a4:	40013000 	.word	0x40013000
 80044a8:	40023800 	.word	0x40023800
 80044ac:	40020000 	.word	0x40020000
 80044b0:	40020400 	.word	0x40020400
 80044b4:	40013400 	.word	0x40013400
 80044b8:	40021000 	.word	0x40021000

080044bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044c2:	2300      	movs	r3, #0
 80044c4:	607b      	str	r3, [r7, #4]
 80044c6:	4b10      	ldr	r3, [pc, #64]	; (8004508 <HAL_MspInit+0x4c>)
 80044c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ca:	4a0f      	ldr	r2, [pc, #60]	; (8004508 <HAL_MspInit+0x4c>)
 80044cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044d0:	6453      	str	r3, [r2, #68]	; 0x44
 80044d2:	4b0d      	ldr	r3, [pc, #52]	; (8004508 <HAL_MspInit+0x4c>)
 80044d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044da:	607b      	str	r3, [r7, #4]
 80044dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80044de:	2300      	movs	r3, #0
 80044e0:	603b      	str	r3, [r7, #0]
 80044e2:	4b09      	ldr	r3, [pc, #36]	; (8004508 <HAL_MspInit+0x4c>)
 80044e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e6:	4a08      	ldr	r2, [pc, #32]	; (8004508 <HAL_MspInit+0x4c>)
 80044e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044ec:	6413      	str	r3, [r2, #64]	; 0x40
 80044ee:	4b06      	ldr	r3, [pc, #24]	; (8004508 <HAL_MspInit+0x4c>)
 80044f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044f6:	603b      	str	r3, [r7, #0]
 80044f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044fa:	bf00      	nop
 80044fc:	370c      	adds	r7, #12
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr
 8004506:	bf00      	nop
 8004508:	40023800 	.word	0x40023800

0800450c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004510:	e7fe      	b.n	8004510 <NMI_Handler+0x4>

08004512 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004512:	b480      	push	{r7}
 8004514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004516:	e7fe      	b.n	8004516 <HardFault_Handler+0x4>

08004518 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004518:	b480      	push	{r7}
 800451a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800451c:	e7fe      	b.n	800451c <MemManage_Handler+0x4>

0800451e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800451e:	b480      	push	{r7}
 8004520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004522:	e7fe      	b.n	8004522 <BusFault_Handler+0x4>

08004524 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004524:	b480      	push	{r7}
 8004526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004528:	e7fe      	b.n	8004528 <UsageFault_Handler+0x4>

0800452a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800452a:	b480      	push	{r7}
 800452c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800452e:	bf00      	nop
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800453c:	bf00      	nop
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr

08004546 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004546:	b480      	push	{r7}
 8004548:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800454a:	bf00      	nop
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004558:	f000 fb52 	bl	8004c00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800455c:	bf00      	nop
 800455e:	bd80      	pop	{r7, pc}

08004560 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004564:	4802      	ldr	r0, [pc, #8]	; (8004570 <DMA1_Stream1_IRQHandler+0x10>)
 8004566:	f001 f98b 	bl	8005880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800456a:	bf00      	nop
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	20001aa4 	.word	0x20001aa4

08004574 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004578:	4802      	ldr	r0, [pc, #8]	; (8004584 <DMA1_Stream3_IRQHandler+0x10>)
 800457a:	f001 f981 	bl	8005880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800457e:	bf00      	nop
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	20001b04 	.word	0x20001b04

08004588 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800458c:	4802      	ldr	r0, [pc, #8]	; (8004598 <SPI1_IRQHandler+0x10>)
 800458e:	f003 fb73 	bl	8007c78 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004592:	bf00      	nop
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	200018a8 	.word	0x200018a8

0800459c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80045a0:	4802      	ldr	r0, [pc, #8]	; (80045ac <USART1_IRQHandler+0x10>)
 80045a2:	f003 ff7d 	bl	80084a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80045a6:	bf00      	nop
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	2000195c 	.word	0x2000195c

080045b0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80045b4:	4802      	ldr	r0, [pc, #8]	; (80045c0 <USART3_IRQHandler+0x10>)
 80045b6:	f003 ff73 	bl	80084a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80045ba:	bf00      	nop
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	200019a0 	.word	0x200019a0

080045c4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80045c8:	4802      	ldr	r0, [pc, #8]	; (80045d4 <DMA2_Stream2_IRQHandler+0x10>)
 80045ca:	f001 f959 	bl	8005880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80045ce:	bf00      	nop
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	200019e4 	.word	0x200019e4

080045d8 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80045dc:	4802      	ldr	r0, [pc, #8]	; (80045e8 <DMA2_Stream7_IRQHandler+0x10>)
 80045de:	f001 f94f 	bl	8005880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80045e2:	bf00      	nop
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	20001a44 	.word	0x20001a44

080045ec <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 80045f0:	4802      	ldr	r0, [pc, #8]	; (80045fc <SPI4_IRQHandler+0x10>)
 80045f2:	f003 fb41 	bl	8007c78 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 80045f6:	bf00      	nop
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	20001900 	.word	0x20001900

08004600 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004600:	b480      	push	{r7}
 8004602:	af00      	add	r7, sp, #0
  return 1;
 8004604:	2301      	movs	r3, #1
}
 8004606:	4618      	mov	r0, r3
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <_kill>:

int _kill(int pid, int sig)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800461a:	f005 ff45 	bl	800a4a8 <__errno>
 800461e:	4603      	mov	r3, r0
 8004620:	2216      	movs	r2, #22
 8004622:	601a      	str	r2, [r3, #0]
  return -1;
 8004624:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004628:	4618      	mov	r0, r3
 800462a:	3708      	adds	r7, #8
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}

08004630 <_exit>:

void _exit (int status)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004638:	f04f 31ff 	mov.w	r1, #4294967295
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f7ff ffe7 	bl	8004610 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004642:	e7fe      	b.n	8004642 <_exit+0x12>

08004644 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b086      	sub	sp, #24
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004650:	2300      	movs	r3, #0
 8004652:	617b      	str	r3, [r7, #20]
 8004654:	e00a      	b.n	800466c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004656:	f3af 8000 	nop.w
 800465a:	4601      	mov	r1, r0
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	1c5a      	adds	r2, r3, #1
 8004660:	60ba      	str	r2, [r7, #8]
 8004662:	b2ca      	uxtb	r2, r1
 8004664:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	3301      	adds	r3, #1
 800466a:	617b      	str	r3, [r7, #20]
 800466c:	697a      	ldr	r2, [r7, #20]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	429a      	cmp	r2, r3
 8004672:	dbf0      	blt.n	8004656 <_read+0x12>
  }

  return len;
 8004674:	687b      	ldr	r3, [r7, #4]
}
 8004676:	4618      	mov	r0, r3
 8004678:	3718      	adds	r7, #24
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800467e:	b580      	push	{r7, lr}
 8004680:	b086      	sub	sp, #24
 8004682:	af00      	add	r7, sp, #0
 8004684:	60f8      	str	r0, [r7, #12]
 8004686:	60b9      	str	r1, [r7, #8]
 8004688:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800468a:	2300      	movs	r3, #0
 800468c:	617b      	str	r3, [r7, #20]
 800468e:	e009      	b.n	80046a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	1c5a      	adds	r2, r3, #1
 8004694:	60ba      	str	r2, [r7, #8]
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	f7ff f88d 	bl	80037b8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	3301      	adds	r3, #1
 80046a2:	617b      	str	r3, [r7, #20]
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	dbf1      	blt.n	8004690 <_write+0x12>
  }
  return len;
 80046ac:	687b      	ldr	r3, [r7, #4]
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3718      	adds	r7, #24
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}

080046b6 <_close>:

int _close(int file)
{
 80046b6:	b480      	push	{r7}
 80046b8:	b083      	sub	sp, #12
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80046be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	370c      	adds	r7, #12
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr

080046ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80046ce:	b480      	push	{r7}
 80046d0:	b083      	sub	sp, #12
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
 80046d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80046de:	605a      	str	r2, [r3, #4]
  return 0;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	370c      	adds	r7, #12
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr

080046ee <_isatty>:

int _isatty(int file)
{
 80046ee:	b480      	push	{r7}
 80046f0:	b083      	sub	sp, #12
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80046f6:	2301      	movs	r3, #1
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	370c      	adds	r7, #12
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004704:	b480      	push	{r7}
 8004706:	b085      	sub	sp, #20
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	3714      	adds	r7, #20
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
	...

08004720 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b086      	sub	sp, #24
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004728:	4a14      	ldr	r2, [pc, #80]	; (800477c <_sbrk+0x5c>)
 800472a:	4b15      	ldr	r3, [pc, #84]	; (8004780 <_sbrk+0x60>)
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004734:	4b13      	ldr	r3, [pc, #76]	; (8004784 <_sbrk+0x64>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d102      	bne.n	8004742 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800473c:	4b11      	ldr	r3, [pc, #68]	; (8004784 <_sbrk+0x64>)
 800473e:	4a12      	ldr	r2, [pc, #72]	; (8004788 <_sbrk+0x68>)
 8004740:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004742:	4b10      	ldr	r3, [pc, #64]	; (8004784 <_sbrk+0x64>)
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4413      	add	r3, r2
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	429a      	cmp	r2, r3
 800474e:	d207      	bcs.n	8004760 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004750:	f005 feaa 	bl	800a4a8 <__errno>
 8004754:	4603      	mov	r3, r0
 8004756:	220c      	movs	r2, #12
 8004758:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800475a:	f04f 33ff 	mov.w	r3, #4294967295
 800475e:	e009      	b.n	8004774 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004760:	4b08      	ldr	r3, [pc, #32]	; (8004784 <_sbrk+0x64>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004766:	4b07      	ldr	r3, [pc, #28]	; (8004784 <_sbrk+0x64>)
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4413      	add	r3, r2
 800476e:	4a05      	ldr	r2, [pc, #20]	; (8004784 <_sbrk+0x64>)
 8004770:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004772:	68fb      	ldr	r3, [r7, #12]
}
 8004774:	4618      	mov	r0, r3
 8004776:	3718      	adds	r7, #24
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	20030000 	.word	0x20030000
 8004780:	00000400 	.word	0x00000400
 8004784:	20001958 	.word	0x20001958
 8004788:	20001cb8 	.word	0x20001cb8

0800478c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800478c:	b480      	push	{r7}
 800478e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004790:	4b06      	ldr	r3, [pc, #24]	; (80047ac <SystemInit+0x20>)
 8004792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004796:	4a05      	ldr	r2, [pc, #20]	; (80047ac <SystemInit+0x20>)
 8004798:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800479c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80047a0:	bf00      	nop
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	e000ed00 	.word	0xe000ed00

080047b0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80047b4:	4b11      	ldr	r3, [pc, #68]	; (80047fc <MX_USART1_UART_Init+0x4c>)
 80047b6:	4a12      	ldr	r2, [pc, #72]	; (8004800 <MX_USART1_UART_Init+0x50>)
 80047b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80047ba:	4b10      	ldr	r3, [pc, #64]	; (80047fc <MX_USART1_UART_Init+0x4c>)
 80047bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80047c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80047c2:	4b0e      	ldr	r3, [pc, #56]	; (80047fc <MX_USART1_UART_Init+0x4c>)
 80047c4:	2200      	movs	r2, #0
 80047c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80047c8:	4b0c      	ldr	r3, [pc, #48]	; (80047fc <MX_USART1_UART_Init+0x4c>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80047ce:	4b0b      	ldr	r3, [pc, #44]	; (80047fc <MX_USART1_UART_Init+0x4c>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80047d4:	4b09      	ldr	r3, [pc, #36]	; (80047fc <MX_USART1_UART_Init+0x4c>)
 80047d6:	220c      	movs	r2, #12
 80047d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80047da:	4b08      	ldr	r3, [pc, #32]	; (80047fc <MX_USART1_UART_Init+0x4c>)
 80047dc:	2200      	movs	r2, #0
 80047de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80047e0:	4b06      	ldr	r3, [pc, #24]	; (80047fc <MX_USART1_UART_Init+0x4c>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80047e6:	4805      	ldr	r0, [pc, #20]	; (80047fc <MX_USART1_UART_Init+0x4c>)
 80047e8:	f003 fc96 	bl	8008118 <HAL_UART_Init>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d001      	beq.n	80047f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80047f2:	f7ff fcbf 	bl	8004174 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80047f6:	bf00      	nop
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	2000195c 	.word	0x2000195c
 8004800:	40011000 	.word	0x40011000

08004804 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004808:	4b10      	ldr	r3, [pc, #64]	; (800484c <MX_USART3_UART_Init+0x48>)
 800480a:	4a11      	ldr	r2, [pc, #68]	; (8004850 <MX_USART3_UART_Init+0x4c>)
 800480c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 2000000;
 800480e:	4b0f      	ldr	r3, [pc, #60]	; (800484c <MX_USART3_UART_Init+0x48>)
 8004810:	4a10      	ldr	r2, [pc, #64]	; (8004854 <MX_USART3_UART_Init+0x50>)
 8004812:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004814:	4b0d      	ldr	r3, [pc, #52]	; (800484c <MX_USART3_UART_Init+0x48>)
 8004816:	2200      	movs	r2, #0
 8004818:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800481a:	4b0c      	ldr	r3, [pc, #48]	; (800484c <MX_USART3_UART_Init+0x48>)
 800481c:	2200      	movs	r2, #0
 800481e:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004820:	4b0a      	ldr	r3, [pc, #40]	; (800484c <MX_USART3_UART_Init+0x48>)
 8004822:	2200      	movs	r2, #0
 8004824:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004826:	4b09      	ldr	r3, [pc, #36]	; (800484c <MX_USART3_UART_Init+0x48>)
 8004828:	220c      	movs	r2, #12
 800482a:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800482c:	4b07      	ldr	r3, [pc, #28]	; (800484c <MX_USART3_UART_Init+0x48>)
 800482e:	2200      	movs	r2, #0
 8004830:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004832:	4b06      	ldr	r3, [pc, #24]	; (800484c <MX_USART3_UART_Init+0x48>)
 8004834:	2200      	movs	r2, #0
 8004836:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004838:	4804      	ldr	r0, [pc, #16]	; (800484c <MX_USART3_UART_Init+0x48>)
 800483a:	f003 fc6d 	bl	8008118 <HAL_UART_Init>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d001      	beq.n	8004848 <MX_USART3_UART_Init+0x44>
  {
    Error_Handler();
 8004844:	f7ff fc96 	bl	8004174 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004848:	bf00      	nop
 800484a:	bd80      	pop	{r7, pc}
 800484c:	200019a0 	.word	0x200019a0
 8004850:	40004800 	.word	0x40004800
 8004854:	001e8480 	.word	0x001e8480

08004858 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b08c      	sub	sp, #48	; 0x30
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004860:	f107 031c 	add.w	r3, r7, #28
 8004864:	2200      	movs	r2, #0
 8004866:	601a      	str	r2, [r3, #0]
 8004868:	605a      	str	r2, [r3, #4]
 800486a:	609a      	str	r2, [r3, #8]
 800486c:	60da      	str	r2, [r3, #12]
 800486e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a97      	ldr	r2, [pc, #604]	; (8004ad4 <HAL_UART_MspInit+0x27c>)
 8004876:	4293      	cmp	r3, r2
 8004878:	f040 8091 	bne.w	800499e <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800487c:	2300      	movs	r3, #0
 800487e:	61bb      	str	r3, [r7, #24]
 8004880:	4b95      	ldr	r3, [pc, #596]	; (8004ad8 <HAL_UART_MspInit+0x280>)
 8004882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004884:	4a94      	ldr	r2, [pc, #592]	; (8004ad8 <HAL_UART_MspInit+0x280>)
 8004886:	f043 0310 	orr.w	r3, r3, #16
 800488a:	6453      	str	r3, [r2, #68]	; 0x44
 800488c:	4b92      	ldr	r3, [pc, #584]	; (8004ad8 <HAL_UART_MspInit+0x280>)
 800488e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004890:	f003 0310 	and.w	r3, r3, #16
 8004894:	61bb      	str	r3, [r7, #24]
 8004896:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004898:	2300      	movs	r3, #0
 800489a:	617b      	str	r3, [r7, #20]
 800489c:	4b8e      	ldr	r3, [pc, #568]	; (8004ad8 <HAL_UART_MspInit+0x280>)
 800489e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a0:	4a8d      	ldr	r2, [pc, #564]	; (8004ad8 <HAL_UART_MspInit+0x280>)
 80048a2:	f043 0302 	orr.w	r3, r3, #2
 80048a6:	6313      	str	r3, [r2, #48]	; 0x30
 80048a8:	4b8b      	ldr	r3, [pc, #556]	; (8004ad8 <HAL_UART_MspInit+0x280>)
 80048aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	617b      	str	r3, [r7, #20]
 80048b2:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80048b4:	23c0      	movs	r3, #192	; 0xc0
 80048b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048b8:	2302      	movs	r3, #2
 80048ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048bc:	2300      	movs	r3, #0
 80048be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048c0:	2303      	movs	r3, #3
 80048c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80048c4:	2307      	movs	r3, #7
 80048c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048c8:	f107 031c 	add.w	r3, r7, #28
 80048cc:	4619      	mov	r1, r3
 80048ce:	4883      	ldr	r0, [pc, #524]	; (8004adc <HAL_UART_MspInit+0x284>)
 80048d0:	f001 fa40 	bl	8005d54 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80048d4:	4b82      	ldr	r3, [pc, #520]	; (8004ae0 <HAL_UART_MspInit+0x288>)
 80048d6:	4a83      	ldr	r2, [pc, #524]	; (8004ae4 <HAL_UART_MspInit+0x28c>)
 80048d8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80048da:	4b81      	ldr	r3, [pc, #516]	; (8004ae0 <HAL_UART_MspInit+0x288>)
 80048dc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80048e0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80048e2:	4b7f      	ldr	r3, [pc, #508]	; (8004ae0 <HAL_UART_MspInit+0x288>)
 80048e4:	2200      	movs	r2, #0
 80048e6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048e8:	4b7d      	ldr	r3, [pc, #500]	; (8004ae0 <HAL_UART_MspInit+0x288>)
 80048ea:	2200      	movs	r2, #0
 80048ec:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80048ee:	4b7c      	ldr	r3, [pc, #496]	; (8004ae0 <HAL_UART_MspInit+0x288>)
 80048f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048f4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80048f6:	4b7a      	ldr	r3, [pc, #488]	; (8004ae0 <HAL_UART_MspInit+0x288>)
 80048f8:	2200      	movs	r2, #0
 80048fa:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80048fc:	4b78      	ldr	r3, [pc, #480]	; (8004ae0 <HAL_UART_MspInit+0x288>)
 80048fe:	2200      	movs	r2, #0
 8004900:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004902:	4b77      	ldr	r3, [pc, #476]	; (8004ae0 <HAL_UART_MspInit+0x288>)
 8004904:	2200      	movs	r2, #0
 8004906:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004908:	4b75      	ldr	r3, [pc, #468]	; (8004ae0 <HAL_UART_MspInit+0x288>)
 800490a:	2200      	movs	r2, #0
 800490c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800490e:	4b74      	ldr	r3, [pc, #464]	; (8004ae0 <HAL_UART_MspInit+0x288>)
 8004910:	2200      	movs	r2, #0
 8004912:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004914:	4872      	ldr	r0, [pc, #456]	; (8004ae0 <HAL_UART_MspInit+0x288>)
 8004916:	f000 fe1b 	bl	8005550 <HAL_DMA_Init>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d001      	beq.n	8004924 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8004920:	f7ff fc28 	bl	8004174 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a6e      	ldr	r2, [pc, #440]	; (8004ae0 <HAL_UART_MspInit+0x288>)
 8004928:	639a      	str	r2, [r3, #56]	; 0x38
 800492a:	4a6d      	ldr	r2, [pc, #436]	; (8004ae0 <HAL_UART_MspInit+0x288>)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8004930:	4b6d      	ldr	r3, [pc, #436]	; (8004ae8 <HAL_UART_MspInit+0x290>)
 8004932:	4a6e      	ldr	r2, [pc, #440]	; (8004aec <HAL_UART_MspInit+0x294>)
 8004934:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8004936:	4b6c      	ldr	r3, [pc, #432]	; (8004ae8 <HAL_UART_MspInit+0x290>)
 8004938:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800493c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800493e:	4b6a      	ldr	r3, [pc, #424]	; (8004ae8 <HAL_UART_MspInit+0x290>)
 8004940:	2240      	movs	r2, #64	; 0x40
 8004942:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004944:	4b68      	ldr	r3, [pc, #416]	; (8004ae8 <HAL_UART_MspInit+0x290>)
 8004946:	2200      	movs	r2, #0
 8004948:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800494a:	4b67      	ldr	r3, [pc, #412]	; (8004ae8 <HAL_UART_MspInit+0x290>)
 800494c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004950:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004952:	4b65      	ldr	r3, [pc, #404]	; (8004ae8 <HAL_UART_MspInit+0x290>)
 8004954:	2200      	movs	r2, #0
 8004956:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004958:	4b63      	ldr	r3, [pc, #396]	; (8004ae8 <HAL_UART_MspInit+0x290>)
 800495a:	2200      	movs	r2, #0
 800495c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800495e:	4b62      	ldr	r3, [pc, #392]	; (8004ae8 <HAL_UART_MspInit+0x290>)
 8004960:	2200      	movs	r2, #0
 8004962:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004964:	4b60      	ldr	r3, [pc, #384]	; (8004ae8 <HAL_UART_MspInit+0x290>)
 8004966:	2200      	movs	r2, #0
 8004968:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800496a:	4b5f      	ldr	r3, [pc, #380]	; (8004ae8 <HAL_UART_MspInit+0x290>)
 800496c:	2200      	movs	r2, #0
 800496e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004970:	485d      	ldr	r0, [pc, #372]	; (8004ae8 <HAL_UART_MspInit+0x290>)
 8004972:	f000 fded 	bl	8005550 <HAL_DMA_Init>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d001      	beq.n	8004980 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 800497c:	f7ff fbfa 	bl	8004174 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a59      	ldr	r2, [pc, #356]	; (8004ae8 <HAL_UART_MspInit+0x290>)
 8004984:	635a      	str	r2, [r3, #52]	; 0x34
 8004986:	4a58      	ldr	r2, [pc, #352]	; (8004ae8 <HAL_UART_MspInit+0x290>)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800498c:	2200      	movs	r2, #0
 800498e:	2100      	movs	r1, #0
 8004990:	2025      	movs	r0, #37	; 0x25
 8004992:	f000 fda6 	bl	80054e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004996:	2025      	movs	r0, #37	; 0x25
 8004998:	f000 fdbf 	bl	800551a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800499c:	e096      	b.n	8004acc <HAL_UART_MspInit+0x274>
  else if(uartHandle->Instance==USART3)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a53      	ldr	r2, [pc, #332]	; (8004af0 <HAL_UART_MspInit+0x298>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	f040 8091 	bne.w	8004acc <HAL_UART_MspInit+0x274>
    __HAL_RCC_USART3_CLK_ENABLE();
 80049aa:	2300      	movs	r3, #0
 80049ac:	613b      	str	r3, [r7, #16]
 80049ae:	4b4a      	ldr	r3, [pc, #296]	; (8004ad8 <HAL_UART_MspInit+0x280>)
 80049b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b2:	4a49      	ldr	r2, [pc, #292]	; (8004ad8 <HAL_UART_MspInit+0x280>)
 80049b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049b8:	6413      	str	r3, [r2, #64]	; 0x40
 80049ba:	4b47      	ldr	r3, [pc, #284]	; (8004ad8 <HAL_UART_MspInit+0x280>)
 80049bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049c2:	613b      	str	r3, [r7, #16]
 80049c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80049c6:	2300      	movs	r3, #0
 80049c8:	60fb      	str	r3, [r7, #12]
 80049ca:	4b43      	ldr	r3, [pc, #268]	; (8004ad8 <HAL_UART_MspInit+0x280>)
 80049cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ce:	4a42      	ldr	r2, [pc, #264]	; (8004ad8 <HAL_UART_MspInit+0x280>)
 80049d0:	f043 0308 	orr.w	r3, r3, #8
 80049d4:	6313      	str	r3, [r2, #48]	; 0x30
 80049d6:	4b40      	ldr	r3, [pc, #256]	; (8004ad8 <HAL_UART_MspInit+0x280>)
 80049d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049da:	f003 0308 	and.w	r3, r3, #8
 80049de:	60fb      	str	r3, [r7, #12]
 80049e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMU_TX_Pin|IMU_RX_Pin;
 80049e2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80049e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049e8:	2302      	movs	r3, #2
 80049ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ec:	2300      	movs	r3, #0
 80049ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049f0:	2303      	movs	r3, #3
 80049f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80049f4:	2307      	movs	r3, #7
 80049f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049f8:	f107 031c 	add.w	r3, r7, #28
 80049fc:	4619      	mov	r1, r3
 80049fe:	483d      	ldr	r0, [pc, #244]	; (8004af4 <HAL_UART_MspInit+0x29c>)
 8004a00:	f001 f9a8 	bl	8005d54 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8004a04:	4b3c      	ldr	r3, [pc, #240]	; (8004af8 <HAL_UART_MspInit+0x2a0>)
 8004a06:	4a3d      	ldr	r2, [pc, #244]	; (8004afc <HAL_UART_MspInit+0x2a4>)
 8004a08:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8004a0a:	4b3b      	ldr	r3, [pc, #236]	; (8004af8 <HAL_UART_MspInit+0x2a0>)
 8004a0c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004a10:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a12:	4b39      	ldr	r3, [pc, #228]	; (8004af8 <HAL_UART_MspInit+0x2a0>)
 8004a14:	2200      	movs	r2, #0
 8004a16:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a18:	4b37      	ldr	r3, [pc, #220]	; (8004af8 <HAL_UART_MspInit+0x2a0>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004a1e:	4b36      	ldr	r3, [pc, #216]	; (8004af8 <HAL_UART_MspInit+0x2a0>)
 8004a20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004a24:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a26:	4b34      	ldr	r3, [pc, #208]	; (8004af8 <HAL_UART_MspInit+0x2a0>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a2c:	4b32      	ldr	r3, [pc, #200]	; (8004af8 <HAL_UART_MspInit+0x2a0>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8004a32:	4b31      	ldr	r3, [pc, #196]	; (8004af8 <HAL_UART_MspInit+0x2a0>)
 8004a34:	2200      	movs	r2, #0
 8004a36:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004a38:	4b2f      	ldr	r3, [pc, #188]	; (8004af8 <HAL_UART_MspInit+0x2a0>)
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a3e:	4b2e      	ldr	r3, [pc, #184]	; (8004af8 <HAL_UART_MspInit+0x2a0>)
 8004a40:	2200      	movs	r2, #0
 8004a42:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004a44:	482c      	ldr	r0, [pc, #176]	; (8004af8 <HAL_UART_MspInit+0x2a0>)
 8004a46:	f000 fd83 	bl	8005550 <HAL_DMA_Init>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d001      	beq.n	8004a54 <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 8004a50:	f7ff fb90 	bl	8004174 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a28      	ldr	r2, [pc, #160]	; (8004af8 <HAL_UART_MspInit+0x2a0>)
 8004a58:	639a      	str	r2, [r3, #56]	; 0x38
 8004a5a:	4a27      	ldr	r2, [pc, #156]	; (8004af8 <HAL_UART_MspInit+0x2a0>)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8004a60:	4b27      	ldr	r3, [pc, #156]	; (8004b00 <HAL_UART_MspInit+0x2a8>)
 8004a62:	4a28      	ldr	r2, [pc, #160]	; (8004b04 <HAL_UART_MspInit+0x2ac>)
 8004a64:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8004a66:	4b26      	ldr	r3, [pc, #152]	; (8004b00 <HAL_UART_MspInit+0x2a8>)
 8004a68:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004a6c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a6e:	4b24      	ldr	r3, [pc, #144]	; (8004b00 <HAL_UART_MspInit+0x2a8>)
 8004a70:	2240      	movs	r2, #64	; 0x40
 8004a72:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a74:	4b22      	ldr	r3, [pc, #136]	; (8004b00 <HAL_UART_MspInit+0x2a8>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004a7a:	4b21      	ldr	r3, [pc, #132]	; (8004b00 <HAL_UART_MspInit+0x2a8>)
 8004a7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004a80:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a82:	4b1f      	ldr	r3, [pc, #124]	; (8004b00 <HAL_UART_MspInit+0x2a8>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a88:	4b1d      	ldr	r3, [pc, #116]	; (8004b00 <HAL_UART_MspInit+0x2a8>)
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004a8e:	4b1c      	ldr	r3, [pc, #112]	; (8004b00 <HAL_UART_MspInit+0x2a8>)
 8004a90:	2200      	movs	r2, #0
 8004a92:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004a94:	4b1a      	ldr	r3, [pc, #104]	; (8004b00 <HAL_UART_MspInit+0x2a8>)
 8004a96:	2200      	movs	r2, #0
 8004a98:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a9a:	4b19      	ldr	r3, [pc, #100]	; (8004b00 <HAL_UART_MspInit+0x2a8>)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004aa0:	4817      	ldr	r0, [pc, #92]	; (8004b00 <HAL_UART_MspInit+0x2a8>)
 8004aa2:	f000 fd55 	bl	8005550 <HAL_DMA_Init>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d001      	beq.n	8004ab0 <HAL_UART_MspInit+0x258>
      Error_Handler();
 8004aac:	f7ff fb62 	bl	8004174 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a13      	ldr	r2, [pc, #76]	; (8004b00 <HAL_UART_MspInit+0x2a8>)
 8004ab4:	635a      	str	r2, [r3, #52]	; 0x34
 8004ab6:	4a12      	ldr	r2, [pc, #72]	; (8004b00 <HAL_UART_MspInit+0x2a8>)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004abc:	2200      	movs	r2, #0
 8004abe:	2100      	movs	r1, #0
 8004ac0:	2027      	movs	r0, #39	; 0x27
 8004ac2:	f000 fd0e 	bl	80054e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004ac6:	2027      	movs	r0, #39	; 0x27
 8004ac8:	f000 fd27 	bl	800551a <HAL_NVIC_EnableIRQ>
}
 8004acc:	bf00      	nop
 8004ace:	3730      	adds	r7, #48	; 0x30
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	40011000 	.word	0x40011000
 8004ad8:	40023800 	.word	0x40023800
 8004adc:	40020400 	.word	0x40020400
 8004ae0:	200019e4 	.word	0x200019e4
 8004ae4:	40026440 	.word	0x40026440
 8004ae8:	20001a44 	.word	0x20001a44
 8004aec:	400264b8 	.word	0x400264b8
 8004af0:	40004800 	.word	0x40004800
 8004af4:	40020c00 	.word	0x40020c00
 8004af8:	20001aa4 	.word	0x20001aa4
 8004afc:	40026028 	.word	0x40026028
 8004b00:	20001b04 	.word	0x20001b04
 8004b04:	40026058 	.word	0x40026058

08004b08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8004b08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004b40 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004b0c:	480d      	ldr	r0, [pc, #52]	; (8004b44 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004b0e:	490e      	ldr	r1, [pc, #56]	; (8004b48 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004b10:	4a0e      	ldr	r2, [pc, #56]	; (8004b4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004b12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004b14:	e002      	b.n	8004b1c <LoopCopyDataInit>

08004b16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004b16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004b18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004b1a:	3304      	adds	r3, #4

08004b1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b20:	d3f9      	bcc.n	8004b16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b22:	4a0b      	ldr	r2, [pc, #44]	; (8004b50 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004b24:	4c0b      	ldr	r4, [pc, #44]	; (8004b54 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004b26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b28:	e001      	b.n	8004b2e <LoopFillZerobss>

08004b2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b2c:	3204      	adds	r2, #4

08004b2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b30:	d3fb      	bcc.n	8004b2a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004b32:	f7ff fe2b 	bl	800478c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b36:	f005 fcbd 	bl	800a4b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004b3a:	f7ff f85d 	bl	8003bf8 <main>
  bx  lr    
 8004b3e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004b40:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8004b44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004b48:	200002e4 	.word	0x200002e4
  ldr r2, =_sidata
 8004b4c:	0800cfe4 	.word	0x0800cfe4
  ldr r2, =_sbss
 8004b50:	200002e4 	.word	0x200002e4
  ldr r4, =_ebss
 8004b54:	20001cb4 	.word	0x20001cb4

08004b58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004b58:	e7fe      	b.n	8004b58 <ADC_IRQHandler>
	...

08004b5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004b60:	4b0e      	ldr	r3, [pc, #56]	; (8004b9c <HAL_Init+0x40>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a0d      	ldr	r2, [pc, #52]	; (8004b9c <HAL_Init+0x40>)
 8004b66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004b6c:	4b0b      	ldr	r3, [pc, #44]	; (8004b9c <HAL_Init+0x40>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a0a      	ldr	r2, [pc, #40]	; (8004b9c <HAL_Init+0x40>)
 8004b72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b78:	4b08      	ldr	r3, [pc, #32]	; (8004b9c <HAL_Init+0x40>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a07      	ldr	r2, [pc, #28]	; (8004b9c <HAL_Init+0x40>)
 8004b7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004b84:	2003      	movs	r0, #3
 8004b86:	f000 fca1 	bl	80054cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004b8a:	200f      	movs	r0, #15
 8004b8c:	f000 f808 	bl	8004ba0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004b90:	f7ff fc94 	bl	80044bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	40023c00 	.word	0x40023c00

08004ba0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004ba8:	4b12      	ldr	r3, [pc, #72]	; (8004bf4 <HAL_InitTick+0x54>)
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	4b12      	ldr	r3, [pc, #72]	; (8004bf8 <HAL_InitTick+0x58>)
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004bb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8004bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f000 fcb9 	bl	8005536 <HAL_SYSTICK_Config>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d001      	beq.n	8004bce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e00e      	b.n	8004bec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2b0f      	cmp	r3, #15
 8004bd2:	d80a      	bhi.n	8004bea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	6879      	ldr	r1, [r7, #4]
 8004bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004bdc:	f000 fc81 	bl	80054e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004be0:	4a06      	ldr	r2, [pc, #24]	; (8004bfc <HAL_InitTick+0x5c>)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004be6:	2300      	movs	r3, #0
 8004be8:	e000      	b.n	8004bec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3708      	adds	r7, #8
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	20000110 	.word	0x20000110
 8004bf8:	20000118 	.word	0x20000118
 8004bfc:	20000114 	.word	0x20000114

08004c00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c00:	b480      	push	{r7}
 8004c02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004c04:	4b06      	ldr	r3, [pc, #24]	; (8004c20 <HAL_IncTick+0x20>)
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	461a      	mov	r2, r3
 8004c0a:	4b06      	ldr	r3, [pc, #24]	; (8004c24 <HAL_IncTick+0x24>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4413      	add	r3, r2
 8004c10:	4a04      	ldr	r2, [pc, #16]	; (8004c24 <HAL_IncTick+0x24>)
 8004c12:	6013      	str	r3, [r2, #0]
}
 8004c14:	bf00      	nop
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr
 8004c1e:	bf00      	nop
 8004c20:	20000118 	.word	0x20000118
 8004c24:	20001b64 	.word	0x20001b64

08004c28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	af00      	add	r7, sp, #0
  return uwTick;
 8004c2c:	4b03      	ldr	r3, [pc, #12]	; (8004c3c <HAL_GetTick+0x14>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	20001b64 	.word	0x20001b64

08004c40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004c48:	f7ff ffee 	bl	8004c28 <HAL_GetTick>
 8004c4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c58:	d005      	beq.n	8004c66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004c5a:	4b0a      	ldr	r3, [pc, #40]	; (8004c84 <HAL_Delay+0x44>)
 8004c5c:	781b      	ldrb	r3, [r3, #0]
 8004c5e:	461a      	mov	r2, r3
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	4413      	add	r3, r2
 8004c64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004c66:	bf00      	nop
 8004c68:	f7ff ffde 	bl	8004c28 <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d8f7      	bhi.n	8004c68 <HAL_Delay+0x28>
  {
  }
}
 8004c78:	bf00      	nop
 8004c7a:	bf00      	nop
 8004c7c:	3710      	adds	r7, #16
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	20000118 	.word	0x20000118

08004c88 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c90:	2300      	movs	r3, #0
 8004c92:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d101      	bne.n	8004c9e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e033      	b.n	8004d06 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d109      	bne.n	8004cba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f7fe fc0a 	bl	80034c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbe:	f003 0310 	and.w	r3, r3, #16
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d118      	bne.n	8004cf8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004cce:	f023 0302 	bic.w	r3, r3, #2
 8004cd2:	f043 0202 	orr.w	r2, r3, #2
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 fa2a 	bl	8005134 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cea:	f023 0303 	bic.w	r3, r3, #3
 8004cee:	f043 0201 	orr.w	r2, r3, #1
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	641a      	str	r2, [r3, #64]	; 0x40
 8004cf6:	e001      	b.n	8004cfc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3710      	adds	r7, #16
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
	...

08004d10 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d101      	bne.n	8004d2a <HAL_ADC_Start+0x1a>
 8004d26:	2302      	movs	r3, #2
 8004d28:	e0b2      	b.n	8004e90 <HAL_ADC_Start+0x180>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f003 0301 	and.w	r3, r3, #1
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d018      	beq.n	8004d72 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689a      	ldr	r2, [r3, #8]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f042 0201 	orr.w	r2, r2, #1
 8004d4e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004d50:	4b52      	ldr	r3, [pc, #328]	; (8004e9c <HAL_ADC_Start+0x18c>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a52      	ldr	r2, [pc, #328]	; (8004ea0 <HAL_ADC_Start+0x190>)
 8004d56:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5a:	0c9a      	lsrs	r2, r3, #18
 8004d5c:	4613      	mov	r3, r2
 8004d5e:	005b      	lsls	r3, r3, #1
 8004d60:	4413      	add	r3, r2
 8004d62:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004d64:	e002      	b.n	8004d6c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d1f9      	bne.n	8004d66 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d17a      	bne.n	8004e76 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d84:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004d88:	f023 0301 	bic.w	r3, r3, #1
 8004d8c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d007      	beq.n	8004db2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004daa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dbe:	d106      	bne.n	8004dce <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc4:	f023 0206 	bic.w	r2, r3, #6
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	645a      	str	r2, [r3, #68]	; 0x44
 8004dcc:	e002      	b.n	8004dd4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004ddc:	4b31      	ldr	r3, [pc, #196]	; (8004ea4 <HAL_ADC_Start+0x194>)
 8004dde:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004de8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f003 031f 	and.w	r3, r3, #31
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d12a      	bne.n	8004e4c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a2b      	ldr	r2, [pc, #172]	; (8004ea8 <HAL_ADC_Start+0x198>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d015      	beq.n	8004e2c <HAL_ADC_Start+0x11c>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a29      	ldr	r2, [pc, #164]	; (8004eac <HAL_ADC_Start+0x19c>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d105      	bne.n	8004e16 <HAL_ADC_Start+0x106>
 8004e0a:	4b26      	ldr	r3, [pc, #152]	; (8004ea4 <HAL_ADC_Start+0x194>)
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	f003 031f 	and.w	r3, r3, #31
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d00a      	beq.n	8004e2c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a25      	ldr	r2, [pc, #148]	; (8004eb0 <HAL_ADC_Start+0x1a0>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d136      	bne.n	8004e8e <HAL_ADC_Start+0x17e>
 8004e20:	4b20      	ldr	r3, [pc, #128]	; (8004ea4 <HAL_ADC_Start+0x194>)
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	f003 0310 	and.w	r3, r3, #16
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d130      	bne.n	8004e8e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d129      	bne.n	8004e8e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	689a      	ldr	r2, [r3, #8]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004e48:	609a      	str	r2, [r3, #8]
 8004e4a:	e020      	b.n	8004e8e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a15      	ldr	r2, [pc, #84]	; (8004ea8 <HAL_ADC_Start+0x198>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d11b      	bne.n	8004e8e <HAL_ADC_Start+0x17e>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d114      	bne.n	8004e8e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	689a      	ldr	r2, [r3, #8]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004e72:	609a      	str	r2, [r3, #8]
 8004e74:	e00b      	b.n	8004e8e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7a:	f043 0210 	orr.w	r2, r3, #16
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e86:	f043 0201 	orr.w	r2, r3, #1
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3714      	adds	r7, #20
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr
 8004e9c:	20000110 	.word	0x20000110
 8004ea0:	431bde83 	.word	0x431bde83
 8004ea4:	40012300 	.word	0x40012300
 8004ea8:	40012000 	.word	0x40012000
 8004eac:	40012100 	.word	0x40012100
 8004eb0:	40012200 	.word	0x40012200

08004eb4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	370c      	adds	r7, #12
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr
	...

08004ed0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b085      	sub	sp, #20
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004eda:	2300      	movs	r3, #0
 8004edc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d101      	bne.n	8004eec <HAL_ADC_ConfigChannel+0x1c>
 8004ee8:	2302      	movs	r3, #2
 8004eea:	e113      	b.n	8005114 <HAL_ADC_ConfigChannel+0x244>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2b09      	cmp	r3, #9
 8004efa:	d925      	bls.n	8004f48 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68d9      	ldr	r1, [r3, #12]
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	461a      	mov	r2, r3
 8004f0a:	4613      	mov	r3, r2
 8004f0c:	005b      	lsls	r3, r3, #1
 8004f0e:	4413      	add	r3, r2
 8004f10:	3b1e      	subs	r3, #30
 8004f12:	2207      	movs	r2, #7
 8004f14:	fa02 f303 	lsl.w	r3, r2, r3
 8004f18:	43da      	mvns	r2, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	400a      	ands	r2, r1
 8004f20:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68d9      	ldr	r1, [r3, #12]
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	689a      	ldr	r2, [r3, #8]
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	4618      	mov	r0, r3
 8004f34:	4603      	mov	r3, r0
 8004f36:	005b      	lsls	r3, r3, #1
 8004f38:	4403      	add	r3, r0
 8004f3a:	3b1e      	subs	r3, #30
 8004f3c:	409a      	lsls	r2, r3
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	430a      	orrs	r2, r1
 8004f44:	60da      	str	r2, [r3, #12]
 8004f46:	e022      	b.n	8004f8e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	6919      	ldr	r1, [r3, #16]
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	461a      	mov	r2, r3
 8004f56:	4613      	mov	r3, r2
 8004f58:	005b      	lsls	r3, r3, #1
 8004f5a:	4413      	add	r3, r2
 8004f5c:	2207      	movs	r2, #7
 8004f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f62:	43da      	mvns	r2, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	400a      	ands	r2, r1
 8004f6a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	6919      	ldr	r1, [r3, #16]
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	689a      	ldr	r2, [r3, #8]
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	4603      	mov	r3, r0
 8004f80:	005b      	lsls	r3, r3, #1
 8004f82:	4403      	add	r3, r0
 8004f84:	409a      	lsls	r2, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	2b06      	cmp	r3, #6
 8004f94:	d824      	bhi.n	8004fe0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	685a      	ldr	r2, [r3, #4]
 8004fa0:	4613      	mov	r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	4413      	add	r3, r2
 8004fa6:	3b05      	subs	r3, #5
 8004fa8:	221f      	movs	r2, #31
 8004faa:	fa02 f303 	lsl.w	r3, r2, r3
 8004fae:	43da      	mvns	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	400a      	ands	r2, r1
 8004fb6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	685a      	ldr	r2, [r3, #4]
 8004fca:	4613      	mov	r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	4413      	add	r3, r2
 8004fd0:	3b05      	subs	r3, #5
 8004fd2:	fa00 f203 	lsl.w	r2, r0, r3
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	635a      	str	r2, [r3, #52]	; 0x34
 8004fde:	e04c      	b.n	800507a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	2b0c      	cmp	r3, #12
 8004fe6:	d824      	bhi.n	8005032 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	685a      	ldr	r2, [r3, #4]
 8004ff2:	4613      	mov	r3, r2
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	4413      	add	r3, r2
 8004ff8:	3b23      	subs	r3, #35	; 0x23
 8004ffa:	221f      	movs	r2, #31
 8004ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8005000:	43da      	mvns	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	400a      	ands	r2, r1
 8005008:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	b29b      	uxth	r3, r3
 8005016:	4618      	mov	r0, r3
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	685a      	ldr	r2, [r3, #4]
 800501c:	4613      	mov	r3, r2
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	4413      	add	r3, r2
 8005022:	3b23      	subs	r3, #35	; 0x23
 8005024:	fa00 f203 	lsl.w	r2, r0, r3
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	430a      	orrs	r2, r1
 800502e:	631a      	str	r2, [r3, #48]	; 0x30
 8005030:	e023      	b.n	800507a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	685a      	ldr	r2, [r3, #4]
 800503c:	4613      	mov	r3, r2
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	4413      	add	r3, r2
 8005042:	3b41      	subs	r3, #65	; 0x41
 8005044:	221f      	movs	r2, #31
 8005046:	fa02 f303 	lsl.w	r3, r2, r3
 800504a:	43da      	mvns	r2, r3
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	400a      	ands	r2, r1
 8005052:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	b29b      	uxth	r3, r3
 8005060:	4618      	mov	r0, r3
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	685a      	ldr	r2, [r3, #4]
 8005066:	4613      	mov	r3, r2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	4413      	add	r3, r2
 800506c:	3b41      	subs	r3, #65	; 0x41
 800506e:	fa00 f203 	lsl.w	r2, r0, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	430a      	orrs	r2, r1
 8005078:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800507a:	4b29      	ldr	r3, [pc, #164]	; (8005120 <HAL_ADC_ConfigChannel+0x250>)
 800507c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a28      	ldr	r2, [pc, #160]	; (8005124 <HAL_ADC_ConfigChannel+0x254>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d10f      	bne.n	80050a8 <HAL_ADC_ConfigChannel+0x1d8>
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2b12      	cmp	r3, #18
 800508e:	d10b      	bne.n	80050a8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a1d      	ldr	r2, [pc, #116]	; (8005124 <HAL_ADC_ConfigChannel+0x254>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d12b      	bne.n	800510a <HAL_ADC_ConfigChannel+0x23a>
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a1c      	ldr	r2, [pc, #112]	; (8005128 <HAL_ADC_ConfigChannel+0x258>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d003      	beq.n	80050c4 <HAL_ADC_ConfigChannel+0x1f4>
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	2b11      	cmp	r3, #17
 80050c2:	d122      	bne.n	800510a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a11      	ldr	r2, [pc, #68]	; (8005128 <HAL_ADC_ConfigChannel+0x258>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d111      	bne.n	800510a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80050e6:	4b11      	ldr	r3, [pc, #68]	; (800512c <HAL_ADC_ConfigChannel+0x25c>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a11      	ldr	r2, [pc, #68]	; (8005130 <HAL_ADC_ConfigChannel+0x260>)
 80050ec:	fba2 2303 	umull	r2, r3, r2, r3
 80050f0:	0c9a      	lsrs	r2, r3, #18
 80050f2:	4613      	mov	r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	4413      	add	r3, r2
 80050f8:	005b      	lsls	r3, r3, #1
 80050fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80050fc:	e002      	b.n	8005104 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	3b01      	subs	r3, #1
 8005102:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1f9      	bne.n	80050fe <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3714      	adds	r7, #20
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr
 8005120:	40012300 	.word	0x40012300
 8005124:	40012000 	.word	0x40012000
 8005128:	10000012 	.word	0x10000012
 800512c:	20000110 	.word	0x20000110
 8005130:	431bde83 	.word	0x431bde83

08005134 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005134:	b480      	push	{r7}
 8005136:	b085      	sub	sp, #20
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800513c:	4b79      	ldr	r3, [pc, #484]	; (8005324 <ADC_Init+0x1f0>)
 800513e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	685a      	ldr	r2, [r3, #4]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	431a      	orrs	r2, r3
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	685a      	ldr	r2, [r3, #4]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005168:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	6859      	ldr	r1, [r3, #4]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	691b      	ldr	r3, [r3, #16]
 8005174:	021a      	lsls	r2, r3, #8
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	430a      	orrs	r2, r1
 800517c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	685a      	ldr	r2, [r3, #4]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800518c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	6859      	ldr	r1, [r3, #4]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	689a      	ldr	r2, [r3, #8]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	430a      	orrs	r2, r1
 800519e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	689a      	ldr	r2, [r3, #8]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	6899      	ldr	r1, [r3, #8]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	68da      	ldr	r2, [r3, #12]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	430a      	orrs	r2, r1
 80051c0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051c6:	4a58      	ldr	r2, [pc, #352]	; (8005328 <ADC_Init+0x1f4>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d022      	beq.n	8005212 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	689a      	ldr	r2, [r3, #8]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80051da:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	6899      	ldr	r1, [r3, #8]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	430a      	orrs	r2, r1
 80051ec:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	689a      	ldr	r2, [r3, #8]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80051fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6899      	ldr	r1, [r3, #8]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	430a      	orrs	r2, r1
 800520e:	609a      	str	r2, [r3, #8]
 8005210:	e00f      	b.n	8005232 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	689a      	ldr	r2, [r3, #8]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005220:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	689a      	ldr	r2, [r3, #8]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005230:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	689a      	ldr	r2, [r3, #8]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f022 0202 	bic.w	r2, r2, #2
 8005240:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	6899      	ldr	r1, [r3, #8]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	7e1b      	ldrb	r3, [r3, #24]
 800524c:	005a      	lsls	r2, r3, #1
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	430a      	orrs	r2, r1
 8005254:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 3020 	ldrb.w	r3, [r3, #32]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d01b      	beq.n	8005298 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	685a      	ldr	r2, [r3, #4]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800526e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	685a      	ldr	r2, [r3, #4]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800527e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6859      	ldr	r1, [r3, #4]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528a:	3b01      	subs	r3, #1
 800528c:	035a      	lsls	r2, r3, #13
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	430a      	orrs	r2, r1
 8005294:	605a      	str	r2, [r3, #4]
 8005296:	e007      	b.n	80052a8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	685a      	ldr	r2, [r3, #4]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052a6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80052b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	69db      	ldr	r3, [r3, #28]
 80052c2:	3b01      	subs	r3, #1
 80052c4:	051a      	lsls	r2, r3, #20
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	430a      	orrs	r2, r1
 80052cc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	689a      	ldr	r2, [r3, #8]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80052dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	6899      	ldr	r1, [r3, #8]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80052ea:	025a      	lsls	r2, r3, #9
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	430a      	orrs	r2, r1
 80052f2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	689a      	ldr	r2, [r3, #8]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005302:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	6899      	ldr	r1, [r3, #8]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	695b      	ldr	r3, [r3, #20]
 800530e:	029a      	lsls	r2, r3, #10
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	430a      	orrs	r2, r1
 8005316:	609a      	str	r2, [r3, #8]
}
 8005318:	bf00      	nop
 800531a:	3714      	adds	r7, #20
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr
 8005324:	40012300 	.word	0x40012300
 8005328:	0f000001 	.word	0x0f000001

0800532c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800532c:	b480      	push	{r7}
 800532e:	b085      	sub	sp, #20
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f003 0307 	and.w	r3, r3, #7
 800533a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800533c:	4b0c      	ldr	r3, [pc, #48]	; (8005370 <__NVIC_SetPriorityGrouping+0x44>)
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005342:	68ba      	ldr	r2, [r7, #8]
 8005344:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005348:	4013      	ands	r3, r2
 800534a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005354:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005358:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800535c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800535e:	4a04      	ldr	r2, [pc, #16]	; (8005370 <__NVIC_SetPriorityGrouping+0x44>)
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	60d3      	str	r3, [r2, #12]
}
 8005364:	bf00      	nop
 8005366:	3714      	adds	r7, #20
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr
 8005370:	e000ed00 	.word	0xe000ed00

08005374 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005374:	b480      	push	{r7}
 8005376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005378:	4b04      	ldr	r3, [pc, #16]	; (800538c <__NVIC_GetPriorityGrouping+0x18>)
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	0a1b      	lsrs	r3, r3, #8
 800537e:	f003 0307 	and.w	r3, r3, #7
}
 8005382:	4618      	mov	r0, r3
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr
 800538c:	e000ed00 	.word	0xe000ed00

08005390 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	4603      	mov	r3, r0
 8005398:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800539a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	db0b      	blt.n	80053ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80053a2:	79fb      	ldrb	r3, [r7, #7]
 80053a4:	f003 021f 	and.w	r2, r3, #31
 80053a8:	4907      	ldr	r1, [pc, #28]	; (80053c8 <__NVIC_EnableIRQ+0x38>)
 80053aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053ae:	095b      	lsrs	r3, r3, #5
 80053b0:	2001      	movs	r0, #1
 80053b2:	fa00 f202 	lsl.w	r2, r0, r2
 80053b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80053ba:	bf00      	nop
 80053bc:	370c      	adds	r7, #12
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	e000e100 	.word	0xe000e100

080053cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	4603      	mov	r3, r0
 80053d4:	6039      	str	r1, [r7, #0]
 80053d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	db0a      	blt.n	80053f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	b2da      	uxtb	r2, r3
 80053e4:	490c      	ldr	r1, [pc, #48]	; (8005418 <__NVIC_SetPriority+0x4c>)
 80053e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053ea:	0112      	lsls	r2, r2, #4
 80053ec:	b2d2      	uxtb	r2, r2
 80053ee:	440b      	add	r3, r1
 80053f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80053f4:	e00a      	b.n	800540c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	b2da      	uxtb	r2, r3
 80053fa:	4908      	ldr	r1, [pc, #32]	; (800541c <__NVIC_SetPriority+0x50>)
 80053fc:	79fb      	ldrb	r3, [r7, #7]
 80053fe:	f003 030f 	and.w	r3, r3, #15
 8005402:	3b04      	subs	r3, #4
 8005404:	0112      	lsls	r2, r2, #4
 8005406:	b2d2      	uxtb	r2, r2
 8005408:	440b      	add	r3, r1
 800540a:	761a      	strb	r2, [r3, #24]
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr
 8005418:	e000e100 	.word	0xe000e100
 800541c:	e000ed00 	.word	0xe000ed00

08005420 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005420:	b480      	push	{r7}
 8005422:	b089      	sub	sp, #36	; 0x24
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f003 0307 	and.w	r3, r3, #7
 8005432:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	f1c3 0307 	rsb	r3, r3, #7
 800543a:	2b04      	cmp	r3, #4
 800543c:	bf28      	it	cs
 800543e:	2304      	movcs	r3, #4
 8005440:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	3304      	adds	r3, #4
 8005446:	2b06      	cmp	r3, #6
 8005448:	d902      	bls.n	8005450 <NVIC_EncodePriority+0x30>
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	3b03      	subs	r3, #3
 800544e:	e000      	b.n	8005452 <NVIC_EncodePriority+0x32>
 8005450:	2300      	movs	r3, #0
 8005452:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005454:	f04f 32ff 	mov.w	r2, #4294967295
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	fa02 f303 	lsl.w	r3, r2, r3
 800545e:	43da      	mvns	r2, r3
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	401a      	ands	r2, r3
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005468:	f04f 31ff 	mov.w	r1, #4294967295
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	fa01 f303 	lsl.w	r3, r1, r3
 8005472:	43d9      	mvns	r1, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005478:	4313      	orrs	r3, r2
         );
}
 800547a:	4618      	mov	r0, r3
 800547c:	3724      	adds	r7, #36	; 0x24
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
	...

08005488 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b082      	sub	sp, #8
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	3b01      	subs	r3, #1
 8005494:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005498:	d301      	bcc.n	800549e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800549a:	2301      	movs	r3, #1
 800549c:	e00f      	b.n	80054be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800549e:	4a0a      	ldr	r2, [pc, #40]	; (80054c8 <SysTick_Config+0x40>)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	3b01      	subs	r3, #1
 80054a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80054a6:	210f      	movs	r1, #15
 80054a8:	f04f 30ff 	mov.w	r0, #4294967295
 80054ac:	f7ff ff8e 	bl	80053cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80054b0:	4b05      	ldr	r3, [pc, #20]	; (80054c8 <SysTick_Config+0x40>)
 80054b2:	2200      	movs	r2, #0
 80054b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80054b6:	4b04      	ldr	r3, [pc, #16]	; (80054c8 <SysTick_Config+0x40>)
 80054b8:	2207      	movs	r2, #7
 80054ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80054bc:	2300      	movs	r3, #0
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3708      	adds	r7, #8
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	e000e010 	.word	0xe000e010

080054cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b082      	sub	sp, #8
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7ff ff29 	bl	800532c <__NVIC_SetPriorityGrouping>
}
 80054da:	bf00      	nop
 80054dc:	3708      	adds	r7, #8
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}

080054e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80054e2:	b580      	push	{r7, lr}
 80054e4:	b086      	sub	sp, #24
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	4603      	mov	r3, r0
 80054ea:	60b9      	str	r1, [r7, #8]
 80054ec:	607a      	str	r2, [r7, #4]
 80054ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80054f0:	2300      	movs	r3, #0
 80054f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80054f4:	f7ff ff3e 	bl	8005374 <__NVIC_GetPriorityGrouping>
 80054f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	68b9      	ldr	r1, [r7, #8]
 80054fe:	6978      	ldr	r0, [r7, #20]
 8005500:	f7ff ff8e 	bl	8005420 <NVIC_EncodePriority>
 8005504:	4602      	mov	r2, r0
 8005506:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800550a:	4611      	mov	r1, r2
 800550c:	4618      	mov	r0, r3
 800550e:	f7ff ff5d 	bl	80053cc <__NVIC_SetPriority>
}
 8005512:	bf00      	nop
 8005514:	3718      	adds	r7, #24
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}

0800551a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	b082      	sub	sp, #8
 800551e:	af00      	add	r7, sp, #0
 8005520:	4603      	mov	r3, r0
 8005522:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005528:	4618      	mov	r0, r3
 800552a:	f7ff ff31 	bl	8005390 <__NVIC_EnableIRQ>
}
 800552e:	bf00      	nop
 8005530:	3708      	adds	r7, #8
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005536:	b580      	push	{r7, lr}
 8005538:	b082      	sub	sp, #8
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f7ff ffa2 	bl	8005488 <SysTick_Config>
 8005544:	4603      	mov	r3, r0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3708      	adds	r7, #8
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
	...

08005550 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b086      	sub	sp, #24
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005558:	2300      	movs	r3, #0
 800555a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800555c:	f7ff fb64 	bl	8004c28 <HAL_GetTick>
 8005560:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d101      	bne.n	800556c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e099      	b.n	80056a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2202      	movs	r2, #2
 8005570:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f022 0201 	bic.w	r2, r2, #1
 800558a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800558c:	e00f      	b.n	80055ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800558e:	f7ff fb4b 	bl	8004c28 <HAL_GetTick>
 8005592:	4602      	mov	r2, r0
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	2b05      	cmp	r3, #5
 800559a:	d908      	bls.n	80055ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2220      	movs	r2, #32
 80055a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2203      	movs	r2, #3
 80055a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e078      	b.n	80056a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1e8      	bne.n	800558e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80055c4:	697a      	ldr	r2, [r7, #20]
 80055c6:	4b38      	ldr	r3, [pc, #224]	; (80056a8 <HAL_DMA_Init+0x158>)
 80055c8:	4013      	ands	r3, r2
 80055ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	685a      	ldr	r2, [r3, #4]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80055da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	699b      	ldr	r3, [r3, #24]
 80055ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6a1b      	ldr	r3, [r3, #32]
 80055f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80055fa:	697a      	ldr	r2, [r7, #20]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005604:	2b04      	cmp	r3, #4
 8005606:	d107      	bne.n	8005618 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005610:	4313      	orrs	r3, r2
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	4313      	orrs	r3, r2
 8005616:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	697a      	ldr	r2, [r7, #20]
 800561e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	695b      	ldr	r3, [r3, #20]
 8005626:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	f023 0307 	bic.w	r3, r3, #7
 800562e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005634:	697a      	ldr	r2, [r7, #20]
 8005636:	4313      	orrs	r3, r2
 8005638:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563e:	2b04      	cmp	r3, #4
 8005640:	d117      	bne.n	8005672 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005646:	697a      	ldr	r2, [r7, #20]
 8005648:	4313      	orrs	r3, r2
 800564a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00e      	beq.n	8005672 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 fb01 	bl	8005c5c <DMA_CheckFifoParam>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d008      	beq.n	8005672 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2240      	movs	r2, #64	; 0x40
 8005664:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800566e:	2301      	movs	r3, #1
 8005670:	e016      	b.n	80056a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f000 fab8 	bl	8005bf0 <DMA_CalcBaseAndBitshift>
 8005680:	4603      	mov	r3, r0
 8005682:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005688:	223f      	movs	r2, #63	; 0x3f
 800568a:	409a      	lsls	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2201      	movs	r2, #1
 800569a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3718      	adds	r7, #24
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	f010803f 	.word	0xf010803f

080056ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b086      	sub	sp, #24
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	60f8      	str	r0, [r7, #12]
 80056b4:	60b9      	str	r1, [r7, #8]
 80056b6:	607a      	str	r2, [r7, #4]
 80056b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056ba:	2300      	movs	r3, #0
 80056bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d101      	bne.n	80056d2 <HAL_DMA_Start_IT+0x26>
 80056ce:	2302      	movs	r3, #2
 80056d0:	e040      	b.n	8005754 <HAL_DMA_Start_IT+0xa8>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2201      	movs	r2, #1
 80056d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d12f      	bne.n	8005746 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2202      	movs	r2, #2
 80056ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2200      	movs	r2, #0
 80056f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	68b9      	ldr	r1, [r7, #8]
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f000 fa4a 	bl	8005b94 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005704:	223f      	movs	r2, #63	; 0x3f
 8005706:	409a      	lsls	r2, r3
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f042 0216 	orr.w	r2, r2, #22
 800571a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005720:	2b00      	cmp	r3, #0
 8005722:	d007      	beq.n	8005734 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f042 0208 	orr.w	r2, r2, #8
 8005732:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f042 0201 	orr.w	r2, r2, #1
 8005742:	601a      	str	r2, [r3, #0]
 8005744:	e005      	b.n	8005752 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2200      	movs	r2, #0
 800574a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800574e:	2302      	movs	r3, #2
 8005750:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005752:	7dfb      	ldrb	r3, [r7, #23]
}
 8005754:	4618      	mov	r0, r3
 8005756:	3718      	adds	r7, #24
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}

0800575c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005768:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800576a:	f7ff fa5d 	bl	8004c28 <HAL_GetTick>
 800576e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005776:	b2db      	uxtb	r3, r3
 8005778:	2b02      	cmp	r3, #2
 800577a:	d008      	beq.n	800578e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2280      	movs	r2, #128	; 0x80
 8005780:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e052      	b.n	8005834 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f022 0216 	bic.w	r2, r2, #22
 800579c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	695a      	ldr	r2, [r3, #20]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057ac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d103      	bne.n	80057be <HAL_DMA_Abort+0x62>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d007      	beq.n	80057ce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f022 0208 	bic.w	r2, r2, #8
 80057cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f022 0201 	bic.w	r2, r2, #1
 80057dc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80057de:	e013      	b.n	8005808 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80057e0:	f7ff fa22 	bl	8004c28 <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	2b05      	cmp	r3, #5
 80057ec:	d90c      	bls.n	8005808 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2220      	movs	r2, #32
 80057f2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2203      	movs	r2, #3
 80057f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	e015      	b.n	8005834 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 0301 	and.w	r3, r3, #1
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1e4      	bne.n	80057e0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800581a:	223f      	movs	r2, #63	; 0x3f
 800581c:	409a      	lsls	r2, r3
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005832:	2300      	movs	r3, #0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3710      	adds	r7, #16
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800584a:	b2db      	uxtb	r3, r3
 800584c:	2b02      	cmp	r3, #2
 800584e:	d004      	beq.n	800585a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2280      	movs	r2, #128	; 0x80
 8005854:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e00c      	b.n	8005874 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2205      	movs	r2, #5
 800585e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f022 0201 	bic.w	r2, r2, #1
 8005870:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005872:	2300      	movs	r3, #0
}
 8005874:	4618      	mov	r0, r3
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b086      	sub	sp, #24
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005888:	2300      	movs	r3, #0
 800588a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800588c:	4b8e      	ldr	r3, [pc, #568]	; (8005ac8 <HAL_DMA_IRQHandler+0x248>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a8e      	ldr	r2, [pc, #568]	; (8005acc <HAL_DMA_IRQHandler+0x24c>)
 8005892:	fba2 2303 	umull	r2, r3, r2, r3
 8005896:	0a9b      	lsrs	r3, r3, #10
 8005898:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800589e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058aa:	2208      	movs	r2, #8
 80058ac:	409a      	lsls	r2, r3
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	4013      	ands	r3, r2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d01a      	beq.n	80058ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f003 0304 	and.w	r3, r3, #4
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d013      	beq.n	80058ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f022 0204 	bic.w	r2, r2, #4
 80058d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058d8:	2208      	movs	r2, #8
 80058da:	409a      	lsls	r2, r3
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058e4:	f043 0201 	orr.w	r2, r3, #1
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058f0:	2201      	movs	r2, #1
 80058f2:	409a      	lsls	r2, r3
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	4013      	ands	r3, r2
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d012      	beq.n	8005922 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	695b      	ldr	r3, [r3, #20]
 8005902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005906:	2b00      	cmp	r3, #0
 8005908:	d00b      	beq.n	8005922 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800590e:	2201      	movs	r2, #1
 8005910:	409a      	lsls	r2, r3
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800591a:	f043 0202 	orr.w	r2, r3, #2
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005926:	2204      	movs	r2, #4
 8005928:	409a      	lsls	r2, r3
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	4013      	ands	r3, r2
 800592e:	2b00      	cmp	r3, #0
 8005930:	d012      	beq.n	8005958 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0302 	and.w	r3, r3, #2
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00b      	beq.n	8005958 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005944:	2204      	movs	r2, #4
 8005946:	409a      	lsls	r2, r3
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005950:	f043 0204 	orr.w	r2, r3, #4
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800595c:	2210      	movs	r2, #16
 800595e:	409a      	lsls	r2, r3
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	4013      	ands	r3, r2
 8005964:	2b00      	cmp	r3, #0
 8005966:	d043      	beq.n	80059f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0308 	and.w	r3, r3, #8
 8005972:	2b00      	cmp	r3, #0
 8005974:	d03c      	beq.n	80059f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800597a:	2210      	movs	r2, #16
 800597c:	409a      	lsls	r2, r3
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800598c:	2b00      	cmp	r3, #0
 800598e:	d018      	beq.n	80059c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800599a:	2b00      	cmp	r3, #0
 800599c:	d108      	bne.n	80059b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d024      	beq.n	80059f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	4798      	blx	r3
 80059ae:	e01f      	b.n	80059f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d01b      	beq.n	80059f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	4798      	blx	r3
 80059c0:	e016      	b.n	80059f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d107      	bne.n	80059e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f022 0208 	bic.w	r2, r2, #8
 80059de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d003      	beq.n	80059f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059f4:	2220      	movs	r2, #32
 80059f6:	409a      	lsls	r2, r3
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	4013      	ands	r3, r2
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f000 808f 	beq.w	8005b20 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0310 	and.w	r3, r3, #16
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	f000 8087 	beq.w	8005b20 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a16:	2220      	movs	r2, #32
 8005a18:	409a      	lsls	r2, r3
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	2b05      	cmp	r3, #5
 8005a28:	d136      	bne.n	8005a98 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f022 0216 	bic.w	r2, r2, #22
 8005a38:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	695a      	ldr	r2, [r3, #20]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a48:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d103      	bne.n	8005a5a <HAL_DMA_IRQHandler+0x1da>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d007      	beq.n	8005a6a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f022 0208 	bic.w	r2, r2, #8
 8005a68:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a6e:	223f      	movs	r2, #63	; 0x3f
 8005a70:	409a      	lsls	r2, r3
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2201      	movs	r2, #1
 8005a7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d07e      	beq.n	8005b8c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	4798      	blx	r3
        }
        return;
 8005a96:	e079      	b.n	8005b8c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d01d      	beq.n	8005ae2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d10d      	bne.n	8005ad0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d031      	beq.n	8005b20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	4798      	blx	r3
 8005ac4:	e02c      	b.n	8005b20 <HAL_DMA_IRQHandler+0x2a0>
 8005ac6:	bf00      	nop
 8005ac8:	20000110 	.word	0x20000110
 8005acc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d023      	beq.n	8005b20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	4798      	blx	r3
 8005ae0:	e01e      	b.n	8005b20 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d10f      	bne.n	8005b10 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f022 0210 	bic.w	r2, r2, #16
 8005afe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d003      	beq.n	8005b20 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d032      	beq.n	8005b8e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b2c:	f003 0301 	and.w	r3, r3, #1
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d022      	beq.n	8005b7a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2205      	movs	r2, #5
 8005b38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f022 0201 	bic.w	r2, r2, #1
 8005b4a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	3301      	adds	r3, #1
 8005b50:	60bb      	str	r3, [r7, #8]
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d307      	bcc.n	8005b68 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0301 	and.w	r3, r3, #1
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d1f2      	bne.n	8005b4c <HAL_DMA_IRQHandler+0x2cc>
 8005b66:	e000      	b.n	8005b6a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005b68:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d005      	beq.n	8005b8e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	4798      	blx	r3
 8005b8a:	e000      	b.n	8005b8e <HAL_DMA_IRQHandler+0x30e>
        return;
 8005b8c:	bf00      	nop
    }
  }
}
 8005b8e:	3718      	adds	r7, #24
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b085      	sub	sp, #20
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	60b9      	str	r1, [r7, #8]
 8005b9e:	607a      	str	r2, [r7, #4]
 8005ba0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005bb0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	683a      	ldr	r2, [r7, #0]
 8005bb8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	2b40      	cmp	r3, #64	; 0x40
 8005bc0:	d108      	bne.n	8005bd4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68ba      	ldr	r2, [r7, #8]
 8005bd0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005bd2:	e007      	b.n	8005be4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68ba      	ldr	r2, [r7, #8]
 8005bda:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	60da      	str	r2, [r3, #12]
}
 8005be4:	bf00      	nop
 8005be6:	3714      	adds	r7, #20
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b085      	sub	sp, #20
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	3b10      	subs	r3, #16
 8005c00:	4a14      	ldr	r2, [pc, #80]	; (8005c54 <DMA_CalcBaseAndBitshift+0x64>)
 8005c02:	fba2 2303 	umull	r2, r3, r2, r3
 8005c06:	091b      	lsrs	r3, r3, #4
 8005c08:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005c0a:	4a13      	ldr	r2, [pc, #76]	; (8005c58 <DMA_CalcBaseAndBitshift+0x68>)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	4413      	add	r3, r2
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	461a      	mov	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2b03      	cmp	r3, #3
 8005c1c:	d909      	bls.n	8005c32 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005c26:	f023 0303 	bic.w	r3, r3, #3
 8005c2a:	1d1a      	adds	r2, r3, #4
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	659a      	str	r2, [r3, #88]	; 0x58
 8005c30:	e007      	b.n	8005c42 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005c3a:	f023 0303 	bic.w	r3, r3, #3
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3714      	adds	r7, #20
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop
 8005c54:	aaaaaaab 	.word	0xaaaaaaab
 8005c58:	0800cc5c 	.word	0x0800cc5c

08005c5c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b085      	sub	sp, #20
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c64:	2300      	movs	r3, #0
 8005c66:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c6c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d11f      	bne.n	8005cb6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	2b03      	cmp	r3, #3
 8005c7a:	d856      	bhi.n	8005d2a <DMA_CheckFifoParam+0xce>
 8005c7c:	a201      	add	r2, pc, #4	; (adr r2, 8005c84 <DMA_CheckFifoParam+0x28>)
 8005c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c82:	bf00      	nop
 8005c84:	08005c95 	.word	0x08005c95
 8005c88:	08005ca7 	.word	0x08005ca7
 8005c8c:	08005c95 	.word	0x08005c95
 8005c90:	08005d2b 	.word	0x08005d2b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d046      	beq.n	8005d2e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ca4:	e043      	b.n	8005d2e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005caa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005cae:	d140      	bne.n	8005d32 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cb4:	e03d      	b.n	8005d32 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cbe:	d121      	bne.n	8005d04 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	2b03      	cmp	r3, #3
 8005cc4:	d837      	bhi.n	8005d36 <DMA_CheckFifoParam+0xda>
 8005cc6:	a201      	add	r2, pc, #4	; (adr r2, 8005ccc <DMA_CheckFifoParam+0x70>)
 8005cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ccc:	08005cdd 	.word	0x08005cdd
 8005cd0:	08005ce3 	.word	0x08005ce3
 8005cd4:	08005cdd 	.word	0x08005cdd
 8005cd8:	08005cf5 	.word	0x08005cf5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	73fb      	strb	r3, [r7, #15]
      break;
 8005ce0:	e030      	b.n	8005d44 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ce6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d025      	beq.n	8005d3a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cf2:	e022      	b.n	8005d3a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005cfc:	d11f      	bne.n	8005d3e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005d02:	e01c      	b.n	8005d3e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d903      	bls.n	8005d12 <DMA_CheckFifoParam+0xb6>
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	2b03      	cmp	r3, #3
 8005d0e:	d003      	beq.n	8005d18 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005d10:	e018      	b.n	8005d44 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	73fb      	strb	r3, [r7, #15]
      break;
 8005d16:	e015      	b.n	8005d44 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d00e      	beq.n	8005d42 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	73fb      	strb	r3, [r7, #15]
      break;
 8005d28:	e00b      	b.n	8005d42 <DMA_CheckFifoParam+0xe6>
      break;
 8005d2a:	bf00      	nop
 8005d2c:	e00a      	b.n	8005d44 <DMA_CheckFifoParam+0xe8>
      break;
 8005d2e:	bf00      	nop
 8005d30:	e008      	b.n	8005d44 <DMA_CheckFifoParam+0xe8>
      break;
 8005d32:	bf00      	nop
 8005d34:	e006      	b.n	8005d44 <DMA_CheckFifoParam+0xe8>
      break;
 8005d36:	bf00      	nop
 8005d38:	e004      	b.n	8005d44 <DMA_CheckFifoParam+0xe8>
      break;
 8005d3a:	bf00      	nop
 8005d3c:	e002      	b.n	8005d44 <DMA_CheckFifoParam+0xe8>
      break;   
 8005d3e:	bf00      	nop
 8005d40:	e000      	b.n	8005d44 <DMA_CheckFifoParam+0xe8>
      break;
 8005d42:	bf00      	nop
    }
  } 
  
  return status; 
 8005d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3714      	adds	r7, #20
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop

08005d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b089      	sub	sp, #36	; 0x24
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005d62:	2300      	movs	r3, #0
 8005d64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005d66:	2300      	movs	r3, #0
 8005d68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	61fb      	str	r3, [r7, #28]
 8005d6e:	e177      	b.n	8006060 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005d70:	2201      	movs	r2, #1
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	fa02 f303 	lsl.w	r3, r2, r3
 8005d78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	4013      	ands	r3, r2
 8005d82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	f040 8166 	bne.w	800605a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f003 0303 	and.w	r3, r3, #3
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d005      	beq.n	8005da6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005da2:	2b02      	cmp	r3, #2
 8005da4:	d130      	bne.n	8005e08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005dac:	69fb      	ldr	r3, [r7, #28]
 8005dae:	005b      	lsls	r3, r3, #1
 8005db0:	2203      	movs	r2, #3
 8005db2:	fa02 f303 	lsl.w	r3, r2, r3
 8005db6:	43db      	mvns	r3, r3
 8005db8:	69ba      	ldr	r2, [r7, #24]
 8005dba:	4013      	ands	r3, r2
 8005dbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	68da      	ldr	r2, [r3, #12]
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	005b      	lsls	r3, r3, #1
 8005dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dca:	69ba      	ldr	r2, [r7, #24]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	69ba      	ldr	r2, [r7, #24]
 8005dd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005ddc:	2201      	movs	r2, #1
 8005dde:	69fb      	ldr	r3, [r7, #28]
 8005de0:	fa02 f303 	lsl.w	r3, r2, r3
 8005de4:	43db      	mvns	r3, r3
 8005de6:	69ba      	ldr	r2, [r7, #24]
 8005de8:	4013      	ands	r3, r2
 8005dea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	091b      	lsrs	r3, r3, #4
 8005df2:	f003 0201 	and.w	r2, r3, #1
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfc:	69ba      	ldr	r2, [r7, #24]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	69ba      	ldr	r2, [r7, #24]
 8005e06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	f003 0303 	and.w	r3, r3, #3
 8005e10:	2b03      	cmp	r3, #3
 8005e12:	d017      	beq.n	8005e44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005e1a:	69fb      	ldr	r3, [r7, #28]
 8005e1c:	005b      	lsls	r3, r3, #1
 8005e1e:	2203      	movs	r2, #3
 8005e20:	fa02 f303 	lsl.w	r3, r2, r3
 8005e24:	43db      	mvns	r3, r3
 8005e26:	69ba      	ldr	r2, [r7, #24]
 8005e28:	4013      	ands	r3, r2
 8005e2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	689a      	ldr	r2, [r3, #8]
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	005b      	lsls	r3, r3, #1
 8005e34:	fa02 f303 	lsl.w	r3, r2, r3
 8005e38:	69ba      	ldr	r2, [r7, #24]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	69ba      	ldr	r2, [r7, #24]
 8005e42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	f003 0303 	and.w	r3, r3, #3
 8005e4c:	2b02      	cmp	r3, #2
 8005e4e:	d123      	bne.n	8005e98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	08da      	lsrs	r2, r3, #3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	3208      	adds	r2, #8
 8005e58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	f003 0307 	and.w	r3, r3, #7
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	220f      	movs	r2, #15
 8005e68:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6c:	43db      	mvns	r3, r3
 8005e6e:	69ba      	ldr	r2, [r7, #24]
 8005e70:	4013      	ands	r3, r2
 8005e72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	691a      	ldr	r2, [r3, #16]
 8005e78:	69fb      	ldr	r3, [r7, #28]
 8005e7a:	f003 0307 	and.w	r3, r3, #7
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	fa02 f303 	lsl.w	r3, r2, r3
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005e8a:	69fb      	ldr	r3, [r7, #28]
 8005e8c:	08da      	lsrs	r2, r3, #3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	3208      	adds	r2, #8
 8005e92:	69b9      	ldr	r1, [r7, #24]
 8005e94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	005b      	lsls	r3, r3, #1
 8005ea2:	2203      	movs	r2, #3
 8005ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea8:	43db      	mvns	r3, r3
 8005eaa:	69ba      	ldr	r2, [r7, #24]
 8005eac:	4013      	ands	r3, r2
 8005eae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	f003 0203 	and.w	r2, r3, #3
 8005eb8:	69fb      	ldr	r3, [r7, #28]
 8005eba:	005b      	lsls	r3, r3, #1
 8005ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec0:	69ba      	ldr	r2, [r7, #24]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	69ba      	ldr	r2, [r7, #24]
 8005eca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	f000 80c0 	beq.w	800605a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005eda:	2300      	movs	r3, #0
 8005edc:	60fb      	str	r3, [r7, #12]
 8005ede:	4b66      	ldr	r3, [pc, #408]	; (8006078 <HAL_GPIO_Init+0x324>)
 8005ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ee2:	4a65      	ldr	r2, [pc, #404]	; (8006078 <HAL_GPIO_Init+0x324>)
 8005ee4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ee8:	6453      	str	r3, [r2, #68]	; 0x44
 8005eea:	4b63      	ldr	r3, [pc, #396]	; (8006078 <HAL_GPIO_Init+0x324>)
 8005eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ef2:	60fb      	str	r3, [r7, #12]
 8005ef4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ef6:	4a61      	ldr	r2, [pc, #388]	; (800607c <HAL_GPIO_Init+0x328>)
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	089b      	lsrs	r3, r3, #2
 8005efc:	3302      	adds	r3, #2
 8005efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005f04:	69fb      	ldr	r3, [r7, #28]
 8005f06:	f003 0303 	and.w	r3, r3, #3
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	220f      	movs	r2, #15
 8005f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f12:	43db      	mvns	r3, r3
 8005f14:	69ba      	ldr	r2, [r7, #24]
 8005f16:	4013      	ands	r3, r2
 8005f18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a58      	ldr	r2, [pc, #352]	; (8006080 <HAL_GPIO_Init+0x32c>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d037      	beq.n	8005f92 <HAL_GPIO_Init+0x23e>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a57      	ldr	r2, [pc, #348]	; (8006084 <HAL_GPIO_Init+0x330>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d031      	beq.n	8005f8e <HAL_GPIO_Init+0x23a>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a56      	ldr	r2, [pc, #344]	; (8006088 <HAL_GPIO_Init+0x334>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d02b      	beq.n	8005f8a <HAL_GPIO_Init+0x236>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a55      	ldr	r2, [pc, #340]	; (800608c <HAL_GPIO_Init+0x338>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d025      	beq.n	8005f86 <HAL_GPIO_Init+0x232>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a54      	ldr	r2, [pc, #336]	; (8006090 <HAL_GPIO_Init+0x33c>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d01f      	beq.n	8005f82 <HAL_GPIO_Init+0x22e>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a53      	ldr	r2, [pc, #332]	; (8006094 <HAL_GPIO_Init+0x340>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d019      	beq.n	8005f7e <HAL_GPIO_Init+0x22a>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a52      	ldr	r2, [pc, #328]	; (8006098 <HAL_GPIO_Init+0x344>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d013      	beq.n	8005f7a <HAL_GPIO_Init+0x226>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a51      	ldr	r2, [pc, #324]	; (800609c <HAL_GPIO_Init+0x348>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d00d      	beq.n	8005f76 <HAL_GPIO_Init+0x222>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a50      	ldr	r2, [pc, #320]	; (80060a0 <HAL_GPIO_Init+0x34c>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d007      	beq.n	8005f72 <HAL_GPIO_Init+0x21e>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a4f      	ldr	r2, [pc, #316]	; (80060a4 <HAL_GPIO_Init+0x350>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d101      	bne.n	8005f6e <HAL_GPIO_Init+0x21a>
 8005f6a:	2309      	movs	r3, #9
 8005f6c:	e012      	b.n	8005f94 <HAL_GPIO_Init+0x240>
 8005f6e:	230a      	movs	r3, #10
 8005f70:	e010      	b.n	8005f94 <HAL_GPIO_Init+0x240>
 8005f72:	2308      	movs	r3, #8
 8005f74:	e00e      	b.n	8005f94 <HAL_GPIO_Init+0x240>
 8005f76:	2307      	movs	r3, #7
 8005f78:	e00c      	b.n	8005f94 <HAL_GPIO_Init+0x240>
 8005f7a:	2306      	movs	r3, #6
 8005f7c:	e00a      	b.n	8005f94 <HAL_GPIO_Init+0x240>
 8005f7e:	2305      	movs	r3, #5
 8005f80:	e008      	b.n	8005f94 <HAL_GPIO_Init+0x240>
 8005f82:	2304      	movs	r3, #4
 8005f84:	e006      	b.n	8005f94 <HAL_GPIO_Init+0x240>
 8005f86:	2303      	movs	r3, #3
 8005f88:	e004      	b.n	8005f94 <HAL_GPIO_Init+0x240>
 8005f8a:	2302      	movs	r3, #2
 8005f8c:	e002      	b.n	8005f94 <HAL_GPIO_Init+0x240>
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e000      	b.n	8005f94 <HAL_GPIO_Init+0x240>
 8005f92:	2300      	movs	r3, #0
 8005f94:	69fa      	ldr	r2, [r7, #28]
 8005f96:	f002 0203 	and.w	r2, r2, #3
 8005f9a:	0092      	lsls	r2, r2, #2
 8005f9c:	4093      	lsls	r3, r2
 8005f9e:	69ba      	ldr	r2, [r7, #24]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005fa4:	4935      	ldr	r1, [pc, #212]	; (800607c <HAL_GPIO_Init+0x328>)
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	089b      	lsrs	r3, r3, #2
 8005faa:	3302      	adds	r3, #2
 8005fac:	69ba      	ldr	r2, [r7, #24]
 8005fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005fb2:	4b3d      	ldr	r3, [pc, #244]	; (80060a8 <HAL_GPIO_Init+0x354>)
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	43db      	mvns	r3, r3
 8005fbc:	69ba      	ldr	r2, [r7, #24]
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d003      	beq.n	8005fd6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005fce:	69ba      	ldr	r2, [r7, #24]
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005fd6:	4a34      	ldr	r2, [pc, #208]	; (80060a8 <HAL_GPIO_Init+0x354>)
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005fdc:	4b32      	ldr	r3, [pc, #200]	; (80060a8 <HAL_GPIO_Init+0x354>)
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	43db      	mvns	r3, r3
 8005fe6:	69ba      	ldr	r2, [r7, #24]
 8005fe8:	4013      	ands	r3, r2
 8005fea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d003      	beq.n	8006000 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005ff8:	69ba      	ldr	r2, [r7, #24]
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006000:	4a29      	ldr	r2, [pc, #164]	; (80060a8 <HAL_GPIO_Init+0x354>)
 8006002:	69bb      	ldr	r3, [r7, #24]
 8006004:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006006:	4b28      	ldr	r3, [pc, #160]	; (80060a8 <HAL_GPIO_Init+0x354>)
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	43db      	mvns	r3, r3
 8006010:	69ba      	ldr	r2, [r7, #24]
 8006012:	4013      	ands	r3, r2
 8006014:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800601e:	2b00      	cmp	r3, #0
 8006020:	d003      	beq.n	800602a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006022:	69ba      	ldr	r2, [r7, #24]
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	4313      	orrs	r3, r2
 8006028:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800602a:	4a1f      	ldr	r2, [pc, #124]	; (80060a8 <HAL_GPIO_Init+0x354>)
 800602c:	69bb      	ldr	r3, [r7, #24]
 800602e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006030:	4b1d      	ldr	r3, [pc, #116]	; (80060a8 <HAL_GPIO_Init+0x354>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	43db      	mvns	r3, r3
 800603a:	69ba      	ldr	r2, [r7, #24]
 800603c:	4013      	ands	r3, r2
 800603e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006048:	2b00      	cmp	r3, #0
 800604a:	d003      	beq.n	8006054 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800604c:	69ba      	ldr	r2, [r7, #24]
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	4313      	orrs	r3, r2
 8006052:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006054:	4a14      	ldr	r2, [pc, #80]	; (80060a8 <HAL_GPIO_Init+0x354>)
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	3301      	adds	r3, #1
 800605e:	61fb      	str	r3, [r7, #28]
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	2b0f      	cmp	r3, #15
 8006064:	f67f ae84 	bls.w	8005d70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006068:	bf00      	nop
 800606a:	bf00      	nop
 800606c:	3724      	adds	r7, #36	; 0x24
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr
 8006076:	bf00      	nop
 8006078:	40023800 	.word	0x40023800
 800607c:	40013800 	.word	0x40013800
 8006080:	40020000 	.word	0x40020000
 8006084:	40020400 	.word	0x40020400
 8006088:	40020800 	.word	0x40020800
 800608c:	40020c00 	.word	0x40020c00
 8006090:	40021000 	.word	0x40021000
 8006094:	40021400 	.word	0x40021400
 8006098:	40021800 	.word	0x40021800
 800609c:	40021c00 	.word	0x40021c00
 80060a0:	40022000 	.word	0x40022000
 80060a4:	40022400 	.word	0x40022400
 80060a8:	40013c00 	.word	0x40013c00

080060ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	460b      	mov	r3, r1
 80060b6:	807b      	strh	r3, [r7, #2]
 80060b8:	4613      	mov	r3, r2
 80060ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80060bc:	787b      	ldrb	r3, [r7, #1]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d003      	beq.n	80060ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80060c2:	887a      	ldrh	r2, [r7, #2]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80060c8:	e003      	b.n	80060d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80060ca:	887b      	ldrh	r3, [r7, #2]
 80060cc:	041a      	lsls	r2, r3, #16
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	619a      	str	r2, [r3, #24]
}
 80060d2:	bf00      	nop
 80060d4:	370c      	adds	r7, #12
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr
	...

080060e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b086      	sub	sp, #24
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d101      	bne.n	80060f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e267      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 0301 	and.w	r3, r3, #1
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d075      	beq.n	80061ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80060fe:	4b88      	ldr	r3, [pc, #544]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	f003 030c 	and.w	r3, r3, #12
 8006106:	2b04      	cmp	r3, #4
 8006108:	d00c      	beq.n	8006124 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800610a:	4b85      	ldr	r3, [pc, #532]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006112:	2b08      	cmp	r3, #8
 8006114:	d112      	bne.n	800613c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006116:	4b82      	ldr	r3, [pc, #520]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800611e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006122:	d10b      	bne.n	800613c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006124:	4b7e      	ldr	r3, [pc, #504]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800612c:	2b00      	cmp	r3, #0
 800612e:	d05b      	beq.n	80061e8 <HAL_RCC_OscConfig+0x108>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d157      	bne.n	80061e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006138:	2301      	movs	r3, #1
 800613a:	e242      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006144:	d106      	bne.n	8006154 <HAL_RCC_OscConfig+0x74>
 8006146:	4b76      	ldr	r3, [pc, #472]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a75      	ldr	r2, [pc, #468]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 800614c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006150:	6013      	str	r3, [r2, #0]
 8006152:	e01d      	b.n	8006190 <HAL_RCC_OscConfig+0xb0>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800615c:	d10c      	bne.n	8006178 <HAL_RCC_OscConfig+0x98>
 800615e:	4b70      	ldr	r3, [pc, #448]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a6f      	ldr	r2, [pc, #444]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 8006164:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006168:	6013      	str	r3, [r2, #0]
 800616a:	4b6d      	ldr	r3, [pc, #436]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a6c      	ldr	r2, [pc, #432]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 8006170:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006174:	6013      	str	r3, [r2, #0]
 8006176:	e00b      	b.n	8006190 <HAL_RCC_OscConfig+0xb0>
 8006178:	4b69      	ldr	r3, [pc, #420]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a68      	ldr	r2, [pc, #416]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 800617e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006182:	6013      	str	r3, [r2, #0]
 8006184:	4b66      	ldr	r3, [pc, #408]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a65      	ldr	r2, [pc, #404]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 800618a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800618e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d013      	beq.n	80061c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006198:	f7fe fd46 	bl	8004c28 <HAL_GetTick>
 800619c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800619e:	e008      	b.n	80061b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061a0:	f7fe fd42 	bl	8004c28 <HAL_GetTick>
 80061a4:	4602      	mov	r2, r0
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	2b64      	cmp	r3, #100	; 0x64
 80061ac:	d901      	bls.n	80061b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e207      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061b2:	4b5b      	ldr	r3, [pc, #364]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d0f0      	beq.n	80061a0 <HAL_RCC_OscConfig+0xc0>
 80061be:	e014      	b.n	80061ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061c0:	f7fe fd32 	bl	8004c28 <HAL_GetTick>
 80061c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061c6:	e008      	b.n	80061da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061c8:	f7fe fd2e 	bl	8004c28 <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	2b64      	cmp	r3, #100	; 0x64
 80061d4:	d901      	bls.n	80061da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	e1f3      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061da:	4b51      	ldr	r3, [pc, #324]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d1f0      	bne.n	80061c8 <HAL_RCC_OscConfig+0xe8>
 80061e6:	e000      	b.n	80061ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f003 0302 	and.w	r3, r3, #2
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d063      	beq.n	80062be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80061f6:	4b4a      	ldr	r3, [pc, #296]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	f003 030c 	and.w	r3, r3, #12
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d00b      	beq.n	800621a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006202:	4b47      	ldr	r3, [pc, #284]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800620a:	2b08      	cmp	r3, #8
 800620c:	d11c      	bne.n	8006248 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800620e:	4b44      	ldr	r3, [pc, #272]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d116      	bne.n	8006248 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800621a:	4b41      	ldr	r3, [pc, #260]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f003 0302 	and.w	r3, r3, #2
 8006222:	2b00      	cmp	r3, #0
 8006224:	d005      	beq.n	8006232 <HAL_RCC_OscConfig+0x152>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	2b01      	cmp	r3, #1
 800622c:	d001      	beq.n	8006232 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	e1c7      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006232:	4b3b      	ldr	r3, [pc, #236]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	00db      	lsls	r3, r3, #3
 8006240:	4937      	ldr	r1, [pc, #220]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 8006242:	4313      	orrs	r3, r2
 8006244:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006246:	e03a      	b.n	80062be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d020      	beq.n	8006292 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006250:	4b34      	ldr	r3, [pc, #208]	; (8006324 <HAL_RCC_OscConfig+0x244>)
 8006252:	2201      	movs	r2, #1
 8006254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006256:	f7fe fce7 	bl	8004c28 <HAL_GetTick>
 800625a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800625c:	e008      	b.n	8006270 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800625e:	f7fe fce3 	bl	8004c28 <HAL_GetTick>
 8006262:	4602      	mov	r2, r0
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	1ad3      	subs	r3, r2, r3
 8006268:	2b02      	cmp	r3, #2
 800626a:	d901      	bls.n	8006270 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800626c:	2303      	movs	r3, #3
 800626e:	e1a8      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006270:	4b2b      	ldr	r3, [pc, #172]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f003 0302 	and.w	r3, r3, #2
 8006278:	2b00      	cmp	r3, #0
 800627a:	d0f0      	beq.n	800625e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800627c:	4b28      	ldr	r3, [pc, #160]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	691b      	ldr	r3, [r3, #16]
 8006288:	00db      	lsls	r3, r3, #3
 800628a:	4925      	ldr	r1, [pc, #148]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 800628c:	4313      	orrs	r3, r2
 800628e:	600b      	str	r3, [r1, #0]
 8006290:	e015      	b.n	80062be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006292:	4b24      	ldr	r3, [pc, #144]	; (8006324 <HAL_RCC_OscConfig+0x244>)
 8006294:	2200      	movs	r2, #0
 8006296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006298:	f7fe fcc6 	bl	8004c28 <HAL_GetTick>
 800629c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800629e:	e008      	b.n	80062b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062a0:	f7fe fcc2 	bl	8004c28 <HAL_GetTick>
 80062a4:	4602      	mov	r2, r0
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	d901      	bls.n	80062b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80062ae:	2303      	movs	r3, #3
 80062b0:	e187      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062b2:	4b1b      	ldr	r3, [pc, #108]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f003 0302 	and.w	r3, r3, #2
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d1f0      	bne.n	80062a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f003 0308 	and.w	r3, r3, #8
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d036      	beq.n	8006338 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	695b      	ldr	r3, [r3, #20]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d016      	beq.n	8006300 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062d2:	4b15      	ldr	r3, [pc, #84]	; (8006328 <HAL_RCC_OscConfig+0x248>)
 80062d4:	2201      	movs	r2, #1
 80062d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062d8:	f7fe fca6 	bl	8004c28 <HAL_GetTick>
 80062dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062de:	e008      	b.n	80062f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80062e0:	f7fe fca2 	bl	8004c28 <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d901      	bls.n	80062f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e167      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062f2:	4b0b      	ldr	r3, [pc, #44]	; (8006320 <HAL_RCC_OscConfig+0x240>)
 80062f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062f6:	f003 0302 	and.w	r3, r3, #2
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d0f0      	beq.n	80062e0 <HAL_RCC_OscConfig+0x200>
 80062fe:	e01b      	b.n	8006338 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006300:	4b09      	ldr	r3, [pc, #36]	; (8006328 <HAL_RCC_OscConfig+0x248>)
 8006302:	2200      	movs	r2, #0
 8006304:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006306:	f7fe fc8f 	bl	8004c28 <HAL_GetTick>
 800630a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800630c:	e00e      	b.n	800632c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800630e:	f7fe fc8b 	bl	8004c28 <HAL_GetTick>
 8006312:	4602      	mov	r2, r0
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	1ad3      	subs	r3, r2, r3
 8006318:	2b02      	cmp	r3, #2
 800631a:	d907      	bls.n	800632c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e150      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
 8006320:	40023800 	.word	0x40023800
 8006324:	42470000 	.word	0x42470000
 8006328:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800632c:	4b88      	ldr	r3, [pc, #544]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 800632e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006330:	f003 0302 	and.w	r3, r3, #2
 8006334:	2b00      	cmp	r3, #0
 8006336:	d1ea      	bne.n	800630e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 0304 	and.w	r3, r3, #4
 8006340:	2b00      	cmp	r3, #0
 8006342:	f000 8097 	beq.w	8006474 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006346:	2300      	movs	r3, #0
 8006348:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800634a:	4b81      	ldr	r3, [pc, #516]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 800634c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800634e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006352:	2b00      	cmp	r3, #0
 8006354:	d10f      	bne.n	8006376 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006356:	2300      	movs	r3, #0
 8006358:	60bb      	str	r3, [r7, #8]
 800635a:	4b7d      	ldr	r3, [pc, #500]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 800635c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800635e:	4a7c      	ldr	r2, [pc, #496]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 8006360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006364:	6413      	str	r3, [r2, #64]	; 0x40
 8006366:	4b7a      	ldr	r3, [pc, #488]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 8006368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800636e:	60bb      	str	r3, [r7, #8]
 8006370:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006372:	2301      	movs	r3, #1
 8006374:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006376:	4b77      	ldr	r3, [pc, #476]	; (8006554 <HAL_RCC_OscConfig+0x474>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800637e:	2b00      	cmp	r3, #0
 8006380:	d118      	bne.n	80063b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006382:	4b74      	ldr	r3, [pc, #464]	; (8006554 <HAL_RCC_OscConfig+0x474>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a73      	ldr	r2, [pc, #460]	; (8006554 <HAL_RCC_OscConfig+0x474>)
 8006388:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800638c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800638e:	f7fe fc4b 	bl	8004c28 <HAL_GetTick>
 8006392:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006394:	e008      	b.n	80063a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006396:	f7fe fc47 	bl	8004c28 <HAL_GetTick>
 800639a:	4602      	mov	r2, r0
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	1ad3      	subs	r3, r2, r3
 80063a0:	2b02      	cmp	r3, #2
 80063a2:	d901      	bls.n	80063a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80063a4:	2303      	movs	r3, #3
 80063a6:	e10c      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063a8:	4b6a      	ldr	r3, [pc, #424]	; (8006554 <HAL_RCC_OscConfig+0x474>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d0f0      	beq.n	8006396 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d106      	bne.n	80063ca <HAL_RCC_OscConfig+0x2ea>
 80063bc:	4b64      	ldr	r3, [pc, #400]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 80063be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063c0:	4a63      	ldr	r2, [pc, #396]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 80063c2:	f043 0301 	orr.w	r3, r3, #1
 80063c6:	6713      	str	r3, [r2, #112]	; 0x70
 80063c8:	e01c      	b.n	8006404 <HAL_RCC_OscConfig+0x324>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	2b05      	cmp	r3, #5
 80063d0:	d10c      	bne.n	80063ec <HAL_RCC_OscConfig+0x30c>
 80063d2:	4b5f      	ldr	r3, [pc, #380]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 80063d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063d6:	4a5e      	ldr	r2, [pc, #376]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 80063d8:	f043 0304 	orr.w	r3, r3, #4
 80063dc:	6713      	str	r3, [r2, #112]	; 0x70
 80063de:	4b5c      	ldr	r3, [pc, #368]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 80063e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063e2:	4a5b      	ldr	r2, [pc, #364]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 80063e4:	f043 0301 	orr.w	r3, r3, #1
 80063e8:	6713      	str	r3, [r2, #112]	; 0x70
 80063ea:	e00b      	b.n	8006404 <HAL_RCC_OscConfig+0x324>
 80063ec:	4b58      	ldr	r3, [pc, #352]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 80063ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063f0:	4a57      	ldr	r2, [pc, #348]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 80063f2:	f023 0301 	bic.w	r3, r3, #1
 80063f6:	6713      	str	r3, [r2, #112]	; 0x70
 80063f8:	4b55      	ldr	r3, [pc, #340]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 80063fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063fc:	4a54      	ldr	r2, [pc, #336]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 80063fe:	f023 0304 	bic.w	r3, r3, #4
 8006402:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d015      	beq.n	8006438 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800640c:	f7fe fc0c 	bl	8004c28 <HAL_GetTick>
 8006410:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006412:	e00a      	b.n	800642a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006414:	f7fe fc08 	bl	8004c28 <HAL_GetTick>
 8006418:	4602      	mov	r2, r0
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006422:	4293      	cmp	r3, r2
 8006424:	d901      	bls.n	800642a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006426:	2303      	movs	r3, #3
 8006428:	e0cb      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800642a:	4b49      	ldr	r3, [pc, #292]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 800642c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800642e:	f003 0302 	and.w	r3, r3, #2
 8006432:	2b00      	cmp	r3, #0
 8006434:	d0ee      	beq.n	8006414 <HAL_RCC_OscConfig+0x334>
 8006436:	e014      	b.n	8006462 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006438:	f7fe fbf6 	bl	8004c28 <HAL_GetTick>
 800643c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800643e:	e00a      	b.n	8006456 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006440:	f7fe fbf2 	bl	8004c28 <HAL_GetTick>
 8006444:	4602      	mov	r2, r0
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	1ad3      	subs	r3, r2, r3
 800644a:	f241 3288 	movw	r2, #5000	; 0x1388
 800644e:	4293      	cmp	r3, r2
 8006450:	d901      	bls.n	8006456 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e0b5      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006456:	4b3e      	ldr	r3, [pc, #248]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 8006458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800645a:	f003 0302 	and.w	r3, r3, #2
 800645e:	2b00      	cmp	r3, #0
 8006460:	d1ee      	bne.n	8006440 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006462:	7dfb      	ldrb	r3, [r7, #23]
 8006464:	2b01      	cmp	r3, #1
 8006466:	d105      	bne.n	8006474 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006468:	4b39      	ldr	r3, [pc, #228]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 800646a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800646c:	4a38      	ldr	r2, [pc, #224]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 800646e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006472:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	699b      	ldr	r3, [r3, #24]
 8006478:	2b00      	cmp	r3, #0
 800647a:	f000 80a1 	beq.w	80065c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800647e:	4b34      	ldr	r3, [pc, #208]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	f003 030c 	and.w	r3, r3, #12
 8006486:	2b08      	cmp	r3, #8
 8006488:	d05c      	beq.n	8006544 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	2b02      	cmp	r3, #2
 8006490:	d141      	bne.n	8006516 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006492:	4b31      	ldr	r3, [pc, #196]	; (8006558 <HAL_RCC_OscConfig+0x478>)
 8006494:	2200      	movs	r2, #0
 8006496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006498:	f7fe fbc6 	bl	8004c28 <HAL_GetTick>
 800649c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800649e:	e008      	b.n	80064b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064a0:	f7fe fbc2 	bl	8004c28 <HAL_GetTick>
 80064a4:	4602      	mov	r2, r0
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	1ad3      	subs	r3, r2, r3
 80064aa:	2b02      	cmp	r3, #2
 80064ac:	d901      	bls.n	80064b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80064ae:	2303      	movs	r3, #3
 80064b0:	e087      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064b2:	4b27      	ldr	r3, [pc, #156]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d1f0      	bne.n	80064a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	69da      	ldr	r2, [r3, #28]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	431a      	orrs	r2, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064cc:	019b      	lsls	r3, r3, #6
 80064ce:	431a      	orrs	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064d4:	085b      	lsrs	r3, r3, #1
 80064d6:	3b01      	subs	r3, #1
 80064d8:	041b      	lsls	r3, r3, #16
 80064da:	431a      	orrs	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e0:	061b      	lsls	r3, r3, #24
 80064e2:	491b      	ldr	r1, [pc, #108]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 80064e4:	4313      	orrs	r3, r2
 80064e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064e8:	4b1b      	ldr	r3, [pc, #108]	; (8006558 <HAL_RCC_OscConfig+0x478>)
 80064ea:	2201      	movs	r2, #1
 80064ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064ee:	f7fe fb9b 	bl	8004c28 <HAL_GetTick>
 80064f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064f4:	e008      	b.n	8006508 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064f6:	f7fe fb97 	bl	8004c28 <HAL_GetTick>
 80064fa:	4602      	mov	r2, r0
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	1ad3      	subs	r3, r2, r3
 8006500:	2b02      	cmp	r3, #2
 8006502:	d901      	bls.n	8006508 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006504:	2303      	movs	r3, #3
 8006506:	e05c      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006508:	4b11      	ldr	r3, [pc, #68]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006510:	2b00      	cmp	r3, #0
 8006512:	d0f0      	beq.n	80064f6 <HAL_RCC_OscConfig+0x416>
 8006514:	e054      	b.n	80065c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006516:	4b10      	ldr	r3, [pc, #64]	; (8006558 <HAL_RCC_OscConfig+0x478>)
 8006518:	2200      	movs	r2, #0
 800651a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800651c:	f7fe fb84 	bl	8004c28 <HAL_GetTick>
 8006520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006522:	e008      	b.n	8006536 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006524:	f7fe fb80 	bl	8004c28 <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	2b02      	cmp	r3, #2
 8006530:	d901      	bls.n	8006536 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006532:	2303      	movs	r3, #3
 8006534:	e045      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006536:	4b06      	ldr	r3, [pc, #24]	; (8006550 <HAL_RCC_OscConfig+0x470>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1f0      	bne.n	8006524 <HAL_RCC_OscConfig+0x444>
 8006542:	e03d      	b.n	80065c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	699b      	ldr	r3, [r3, #24]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d107      	bne.n	800655c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	e038      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
 8006550:	40023800 	.word	0x40023800
 8006554:	40007000 	.word	0x40007000
 8006558:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800655c:	4b1b      	ldr	r3, [pc, #108]	; (80065cc <HAL_RCC_OscConfig+0x4ec>)
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	2b01      	cmp	r3, #1
 8006568:	d028      	beq.n	80065bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006574:	429a      	cmp	r2, r3
 8006576:	d121      	bne.n	80065bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006582:	429a      	cmp	r2, r3
 8006584:	d11a      	bne.n	80065bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800658c:	4013      	ands	r3, r2
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006592:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006594:	4293      	cmp	r3, r2
 8006596:	d111      	bne.n	80065bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065a2:	085b      	lsrs	r3, r3, #1
 80065a4:	3b01      	subs	r3, #1
 80065a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d107      	bne.n	80065bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d001      	beq.n	80065c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	e000      	b.n	80065c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3718      	adds	r7, #24
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
 80065ca:	bf00      	nop
 80065cc:	40023800 	.word	0x40023800

080065d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b084      	sub	sp, #16
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d101      	bne.n	80065e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e0cc      	b.n	800677e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80065e4:	4b68      	ldr	r3, [pc, #416]	; (8006788 <HAL_RCC_ClockConfig+0x1b8>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 030f 	and.w	r3, r3, #15
 80065ec:	683a      	ldr	r2, [r7, #0]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d90c      	bls.n	800660c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065f2:	4b65      	ldr	r3, [pc, #404]	; (8006788 <HAL_RCC_ClockConfig+0x1b8>)
 80065f4:	683a      	ldr	r2, [r7, #0]
 80065f6:	b2d2      	uxtb	r2, r2
 80065f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80065fa:	4b63      	ldr	r3, [pc, #396]	; (8006788 <HAL_RCC_ClockConfig+0x1b8>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f003 030f 	and.w	r3, r3, #15
 8006602:	683a      	ldr	r2, [r7, #0]
 8006604:	429a      	cmp	r2, r3
 8006606:	d001      	beq.n	800660c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	e0b8      	b.n	800677e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f003 0302 	and.w	r3, r3, #2
 8006614:	2b00      	cmp	r3, #0
 8006616:	d020      	beq.n	800665a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f003 0304 	and.w	r3, r3, #4
 8006620:	2b00      	cmp	r3, #0
 8006622:	d005      	beq.n	8006630 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006624:	4b59      	ldr	r3, [pc, #356]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	4a58      	ldr	r2, [pc, #352]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 800662a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800662e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 0308 	and.w	r3, r3, #8
 8006638:	2b00      	cmp	r3, #0
 800663a:	d005      	beq.n	8006648 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800663c:	4b53      	ldr	r3, [pc, #332]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	4a52      	ldr	r2, [pc, #328]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 8006642:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006646:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006648:	4b50      	ldr	r3, [pc, #320]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	494d      	ldr	r1, [pc, #308]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 8006656:	4313      	orrs	r3, r2
 8006658:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 0301 	and.w	r3, r3, #1
 8006662:	2b00      	cmp	r3, #0
 8006664:	d044      	beq.n	80066f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	2b01      	cmp	r3, #1
 800666c:	d107      	bne.n	800667e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800666e:	4b47      	ldr	r3, [pc, #284]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d119      	bne.n	80066ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	e07f      	b.n	800677e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	2b02      	cmp	r3, #2
 8006684:	d003      	beq.n	800668e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800668a:	2b03      	cmp	r3, #3
 800668c:	d107      	bne.n	800669e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800668e:	4b3f      	ldr	r3, [pc, #252]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d109      	bne.n	80066ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e06f      	b.n	800677e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800669e:	4b3b      	ldr	r3, [pc, #236]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 0302 	and.w	r3, r3, #2
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d101      	bne.n	80066ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e067      	b.n	800677e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80066ae:	4b37      	ldr	r3, [pc, #220]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	f023 0203 	bic.w	r2, r3, #3
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	4934      	ldr	r1, [pc, #208]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 80066bc:	4313      	orrs	r3, r2
 80066be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80066c0:	f7fe fab2 	bl	8004c28 <HAL_GetTick>
 80066c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066c6:	e00a      	b.n	80066de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066c8:	f7fe faae 	bl	8004c28 <HAL_GetTick>
 80066cc:	4602      	mov	r2, r0
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d901      	bls.n	80066de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	e04f      	b.n	800677e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066de:	4b2b      	ldr	r3, [pc, #172]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 80066e0:	689b      	ldr	r3, [r3, #8]
 80066e2:	f003 020c 	and.w	r2, r3, #12
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d1eb      	bne.n	80066c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80066f0:	4b25      	ldr	r3, [pc, #148]	; (8006788 <HAL_RCC_ClockConfig+0x1b8>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 030f 	and.w	r3, r3, #15
 80066f8:	683a      	ldr	r2, [r7, #0]
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d20c      	bcs.n	8006718 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066fe:	4b22      	ldr	r3, [pc, #136]	; (8006788 <HAL_RCC_ClockConfig+0x1b8>)
 8006700:	683a      	ldr	r2, [r7, #0]
 8006702:	b2d2      	uxtb	r2, r2
 8006704:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006706:	4b20      	ldr	r3, [pc, #128]	; (8006788 <HAL_RCC_ClockConfig+0x1b8>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f003 030f 	and.w	r3, r3, #15
 800670e:	683a      	ldr	r2, [r7, #0]
 8006710:	429a      	cmp	r2, r3
 8006712:	d001      	beq.n	8006718 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	e032      	b.n	800677e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0304 	and.w	r3, r3, #4
 8006720:	2b00      	cmp	r3, #0
 8006722:	d008      	beq.n	8006736 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006724:	4b19      	ldr	r3, [pc, #100]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	68db      	ldr	r3, [r3, #12]
 8006730:	4916      	ldr	r1, [pc, #88]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 8006732:	4313      	orrs	r3, r2
 8006734:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 0308 	and.w	r3, r3, #8
 800673e:	2b00      	cmp	r3, #0
 8006740:	d009      	beq.n	8006756 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006742:	4b12      	ldr	r3, [pc, #72]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	00db      	lsls	r3, r3, #3
 8006750:	490e      	ldr	r1, [pc, #56]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 8006752:	4313      	orrs	r3, r2
 8006754:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006756:	f000 f821 	bl	800679c <HAL_RCC_GetSysClockFreq>
 800675a:	4602      	mov	r2, r0
 800675c:	4b0b      	ldr	r3, [pc, #44]	; (800678c <HAL_RCC_ClockConfig+0x1bc>)
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	091b      	lsrs	r3, r3, #4
 8006762:	f003 030f 	and.w	r3, r3, #15
 8006766:	490a      	ldr	r1, [pc, #40]	; (8006790 <HAL_RCC_ClockConfig+0x1c0>)
 8006768:	5ccb      	ldrb	r3, [r1, r3]
 800676a:	fa22 f303 	lsr.w	r3, r2, r3
 800676e:	4a09      	ldr	r2, [pc, #36]	; (8006794 <HAL_RCC_ClockConfig+0x1c4>)
 8006770:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006772:	4b09      	ldr	r3, [pc, #36]	; (8006798 <HAL_RCC_ClockConfig+0x1c8>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4618      	mov	r0, r3
 8006778:	f7fe fa12 	bl	8004ba0 <HAL_InitTick>

  return HAL_OK;
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	3710      	adds	r7, #16
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	40023c00 	.word	0x40023c00
 800678c:	40023800 	.word	0x40023800
 8006790:	0800cc44 	.word	0x0800cc44
 8006794:	20000110 	.word	0x20000110
 8006798:	20000114 	.word	0x20000114

0800679c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800679c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067a0:	b094      	sub	sp, #80	; 0x50
 80067a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80067a4:	2300      	movs	r3, #0
 80067a6:	647b      	str	r3, [r7, #68]	; 0x44
 80067a8:	2300      	movs	r3, #0
 80067aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067ac:	2300      	movs	r3, #0
 80067ae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80067b0:	2300      	movs	r3, #0
 80067b2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80067b4:	4b79      	ldr	r3, [pc, #484]	; (800699c <HAL_RCC_GetSysClockFreq+0x200>)
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	f003 030c 	and.w	r3, r3, #12
 80067bc:	2b08      	cmp	r3, #8
 80067be:	d00d      	beq.n	80067dc <HAL_RCC_GetSysClockFreq+0x40>
 80067c0:	2b08      	cmp	r3, #8
 80067c2:	f200 80e1 	bhi.w	8006988 <HAL_RCC_GetSysClockFreq+0x1ec>
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d002      	beq.n	80067d0 <HAL_RCC_GetSysClockFreq+0x34>
 80067ca:	2b04      	cmp	r3, #4
 80067cc:	d003      	beq.n	80067d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80067ce:	e0db      	b.n	8006988 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80067d0:	4b73      	ldr	r3, [pc, #460]	; (80069a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80067d2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80067d4:	e0db      	b.n	800698e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80067d6:	4b72      	ldr	r3, [pc, #456]	; (80069a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80067d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80067da:	e0d8      	b.n	800698e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80067dc:	4b6f      	ldr	r3, [pc, #444]	; (800699c <HAL_RCC_GetSysClockFreq+0x200>)
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80067e4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80067e6:	4b6d      	ldr	r3, [pc, #436]	; (800699c <HAL_RCC_GetSysClockFreq+0x200>)
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d063      	beq.n	80068ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067f2:	4b6a      	ldr	r3, [pc, #424]	; (800699c <HAL_RCC_GetSysClockFreq+0x200>)
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	099b      	lsrs	r3, r3, #6
 80067f8:	2200      	movs	r2, #0
 80067fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80067fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80067fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006800:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006804:	633b      	str	r3, [r7, #48]	; 0x30
 8006806:	2300      	movs	r3, #0
 8006808:	637b      	str	r3, [r7, #52]	; 0x34
 800680a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800680e:	4622      	mov	r2, r4
 8006810:	462b      	mov	r3, r5
 8006812:	f04f 0000 	mov.w	r0, #0
 8006816:	f04f 0100 	mov.w	r1, #0
 800681a:	0159      	lsls	r1, r3, #5
 800681c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006820:	0150      	lsls	r0, r2, #5
 8006822:	4602      	mov	r2, r0
 8006824:	460b      	mov	r3, r1
 8006826:	4621      	mov	r1, r4
 8006828:	1a51      	subs	r1, r2, r1
 800682a:	6139      	str	r1, [r7, #16]
 800682c:	4629      	mov	r1, r5
 800682e:	eb63 0301 	sbc.w	r3, r3, r1
 8006832:	617b      	str	r3, [r7, #20]
 8006834:	f04f 0200 	mov.w	r2, #0
 8006838:	f04f 0300 	mov.w	r3, #0
 800683c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006840:	4659      	mov	r1, fp
 8006842:	018b      	lsls	r3, r1, #6
 8006844:	4651      	mov	r1, sl
 8006846:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800684a:	4651      	mov	r1, sl
 800684c:	018a      	lsls	r2, r1, #6
 800684e:	4651      	mov	r1, sl
 8006850:	ebb2 0801 	subs.w	r8, r2, r1
 8006854:	4659      	mov	r1, fp
 8006856:	eb63 0901 	sbc.w	r9, r3, r1
 800685a:	f04f 0200 	mov.w	r2, #0
 800685e:	f04f 0300 	mov.w	r3, #0
 8006862:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006866:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800686a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800686e:	4690      	mov	r8, r2
 8006870:	4699      	mov	r9, r3
 8006872:	4623      	mov	r3, r4
 8006874:	eb18 0303 	adds.w	r3, r8, r3
 8006878:	60bb      	str	r3, [r7, #8]
 800687a:	462b      	mov	r3, r5
 800687c:	eb49 0303 	adc.w	r3, r9, r3
 8006880:	60fb      	str	r3, [r7, #12]
 8006882:	f04f 0200 	mov.w	r2, #0
 8006886:	f04f 0300 	mov.w	r3, #0
 800688a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800688e:	4629      	mov	r1, r5
 8006890:	028b      	lsls	r3, r1, #10
 8006892:	4621      	mov	r1, r4
 8006894:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006898:	4621      	mov	r1, r4
 800689a:	028a      	lsls	r2, r1, #10
 800689c:	4610      	mov	r0, r2
 800689e:	4619      	mov	r1, r3
 80068a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068a2:	2200      	movs	r2, #0
 80068a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80068a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80068a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80068ac:	f7fa f9fc 	bl	8000ca8 <__aeabi_uldivmod>
 80068b0:	4602      	mov	r2, r0
 80068b2:	460b      	mov	r3, r1
 80068b4:	4613      	mov	r3, r2
 80068b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068b8:	e058      	b.n	800696c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068ba:	4b38      	ldr	r3, [pc, #224]	; (800699c <HAL_RCC_GetSysClockFreq+0x200>)
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	099b      	lsrs	r3, r3, #6
 80068c0:	2200      	movs	r2, #0
 80068c2:	4618      	mov	r0, r3
 80068c4:	4611      	mov	r1, r2
 80068c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80068ca:	623b      	str	r3, [r7, #32]
 80068cc:	2300      	movs	r3, #0
 80068ce:	627b      	str	r3, [r7, #36]	; 0x24
 80068d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80068d4:	4642      	mov	r2, r8
 80068d6:	464b      	mov	r3, r9
 80068d8:	f04f 0000 	mov.w	r0, #0
 80068dc:	f04f 0100 	mov.w	r1, #0
 80068e0:	0159      	lsls	r1, r3, #5
 80068e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80068e6:	0150      	lsls	r0, r2, #5
 80068e8:	4602      	mov	r2, r0
 80068ea:	460b      	mov	r3, r1
 80068ec:	4641      	mov	r1, r8
 80068ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80068f2:	4649      	mov	r1, r9
 80068f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80068f8:	f04f 0200 	mov.w	r2, #0
 80068fc:	f04f 0300 	mov.w	r3, #0
 8006900:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006904:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006908:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800690c:	ebb2 040a 	subs.w	r4, r2, sl
 8006910:	eb63 050b 	sbc.w	r5, r3, fp
 8006914:	f04f 0200 	mov.w	r2, #0
 8006918:	f04f 0300 	mov.w	r3, #0
 800691c:	00eb      	lsls	r3, r5, #3
 800691e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006922:	00e2      	lsls	r2, r4, #3
 8006924:	4614      	mov	r4, r2
 8006926:	461d      	mov	r5, r3
 8006928:	4643      	mov	r3, r8
 800692a:	18e3      	adds	r3, r4, r3
 800692c:	603b      	str	r3, [r7, #0]
 800692e:	464b      	mov	r3, r9
 8006930:	eb45 0303 	adc.w	r3, r5, r3
 8006934:	607b      	str	r3, [r7, #4]
 8006936:	f04f 0200 	mov.w	r2, #0
 800693a:	f04f 0300 	mov.w	r3, #0
 800693e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006942:	4629      	mov	r1, r5
 8006944:	028b      	lsls	r3, r1, #10
 8006946:	4621      	mov	r1, r4
 8006948:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800694c:	4621      	mov	r1, r4
 800694e:	028a      	lsls	r2, r1, #10
 8006950:	4610      	mov	r0, r2
 8006952:	4619      	mov	r1, r3
 8006954:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006956:	2200      	movs	r2, #0
 8006958:	61bb      	str	r3, [r7, #24]
 800695a:	61fa      	str	r2, [r7, #28]
 800695c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006960:	f7fa f9a2 	bl	8000ca8 <__aeabi_uldivmod>
 8006964:	4602      	mov	r2, r0
 8006966:	460b      	mov	r3, r1
 8006968:	4613      	mov	r3, r2
 800696a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800696c:	4b0b      	ldr	r3, [pc, #44]	; (800699c <HAL_RCC_GetSysClockFreq+0x200>)
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	0c1b      	lsrs	r3, r3, #16
 8006972:	f003 0303 	and.w	r3, r3, #3
 8006976:	3301      	adds	r3, #1
 8006978:	005b      	lsls	r3, r3, #1
 800697a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800697c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800697e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006980:	fbb2 f3f3 	udiv	r3, r2, r3
 8006984:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006986:	e002      	b.n	800698e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006988:	4b05      	ldr	r3, [pc, #20]	; (80069a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800698a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800698c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800698e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006990:	4618      	mov	r0, r3
 8006992:	3750      	adds	r7, #80	; 0x50
 8006994:	46bd      	mov	sp, r7
 8006996:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800699a:	bf00      	nop
 800699c:	40023800 	.word	0x40023800
 80069a0:	00f42400 	.word	0x00f42400

080069a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069a4:	b480      	push	{r7}
 80069a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069a8:	4b03      	ldr	r3, [pc, #12]	; (80069b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80069aa:	681b      	ldr	r3, [r3, #0]
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	20000110 	.word	0x20000110

080069bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80069c0:	f7ff fff0 	bl	80069a4 <HAL_RCC_GetHCLKFreq>
 80069c4:	4602      	mov	r2, r0
 80069c6:	4b05      	ldr	r3, [pc, #20]	; (80069dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	0a9b      	lsrs	r3, r3, #10
 80069cc:	f003 0307 	and.w	r3, r3, #7
 80069d0:	4903      	ldr	r1, [pc, #12]	; (80069e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069d2:	5ccb      	ldrb	r3, [r1, r3]
 80069d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069d8:	4618      	mov	r0, r3
 80069da:	bd80      	pop	{r7, pc}
 80069dc:	40023800 	.word	0x40023800
 80069e0:	0800cc54 	.word	0x0800cc54

080069e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80069e8:	f7ff ffdc 	bl	80069a4 <HAL_RCC_GetHCLKFreq>
 80069ec:	4602      	mov	r2, r0
 80069ee:	4b05      	ldr	r3, [pc, #20]	; (8006a04 <HAL_RCC_GetPCLK2Freq+0x20>)
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	0b5b      	lsrs	r3, r3, #13
 80069f4:	f003 0307 	and.w	r3, r3, #7
 80069f8:	4903      	ldr	r1, [pc, #12]	; (8006a08 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069fa:	5ccb      	ldrb	r3, [r1, r3]
 80069fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	40023800 	.word	0x40023800
 8006a08:	0800cc54 	.word	0x0800cc54

08006a0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b086      	sub	sp, #24
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006a14:	2300      	movs	r3, #0
 8006a16:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 0301 	and.w	r3, r3, #1
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d10b      	bne.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d105      	bne.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d075      	beq.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006a40:	4b91      	ldr	r3, [pc, #580]	; (8006c88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006a42:	2200      	movs	r2, #0
 8006a44:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006a46:	f7fe f8ef 	bl	8004c28 <HAL_GetTick>
 8006a4a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006a4c:	e008      	b.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006a4e:	f7fe f8eb 	bl	8004c28 <HAL_GetTick>
 8006a52:	4602      	mov	r2, r0
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	2b02      	cmp	r3, #2
 8006a5a:	d901      	bls.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	e189      	b.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006a60:	4b8a      	ldr	r3, [pc, #552]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d1f0      	bne.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 0301 	and.w	r3, r3, #1
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d009      	beq.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	019a      	lsls	r2, r3, #6
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	071b      	lsls	r3, r3, #28
 8006a84:	4981      	ldr	r1, [pc, #516]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a86:	4313      	orrs	r3, r2
 8006a88:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 0302 	and.w	r3, r3, #2
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d01f      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006a98:	4b7c      	ldr	r3, [pc, #496]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a9e:	0f1b      	lsrs	r3, r3, #28
 8006aa0:	f003 0307 	and.w	r3, r3, #7
 8006aa4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	019a      	lsls	r2, r3, #6
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	061b      	lsls	r3, r3, #24
 8006ab2:	431a      	orrs	r2, r3
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	071b      	lsls	r3, r3, #28
 8006ab8:	4974      	ldr	r1, [pc, #464]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006aba:	4313      	orrs	r3, r2
 8006abc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006ac0:	4b72      	ldr	r3, [pc, #456]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ac2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ac6:	f023 021f 	bic.w	r2, r3, #31
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	69db      	ldr	r3, [r3, #28]
 8006ace:	3b01      	subs	r3, #1
 8006ad0:	496e      	ldr	r1, [pc, #440]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d00d      	beq.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	019a      	lsls	r2, r3, #6
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	061b      	lsls	r3, r3, #24
 8006af0:	431a      	orrs	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	071b      	lsls	r3, r3, #28
 8006af8:	4964      	ldr	r1, [pc, #400]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006afa:	4313      	orrs	r3, r2
 8006afc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006b00:	4b61      	ldr	r3, [pc, #388]	; (8006c88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006b02:	2201      	movs	r2, #1
 8006b04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b06:	f7fe f88f 	bl	8004c28 <HAL_GetTick>
 8006b0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006b0c:	e008      	b.n	8006b20 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006b0e:	f7fe f88b 	bl	8004c28 <HAL_GetTick>
 8006b12:	4602      	mov	r2, r0
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	1ad3      	subs	r3, r2, r3
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	d901      	bls.n	8006b20 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b1c:	2303      	movs	r3, #3
 8006b1e:	e129      	b.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006b20:	4b5a      	ldr	r3, [pc, #360]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d0f0      	beq.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f003 0304 	and.w	r3, r3, #4
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d105      	bne.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d079      	beq.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006b44:	4b52      	ldr	r3, [pc, #328]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006b46:	2200      	movs	r2, #0
 8006b48:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b4a:	f7fe f86d 	bl	8004c28 <HAL_GetTick>
 8006b4e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006b50:	e008      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006b52:	f7fe f869 	bl	8004c28 <HAL_GetTick>
 8006b56:	4602      	mov	r2, r0
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	1ad3      	subs	r3, r2, r3
 8006b5c:	2b02      	cmp	r3, #2
 8006b5e:	d901      	bls.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b60:	2303      	movs	r3, #3
 8006b62:	e107      	b.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006b64:	4b49      	ldr	r3, [pc, #292]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006b6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b70:	d0ef      	beq.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f003 0304 	and.w	r3, r3, #4
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d020      	beq.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006b7e:	4b43      	ldr	r3, [pc, #268]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b84:	0f1b      	lsrs	r3, r3, #28
 8006b86:	f003 0307 	and.w	r3, r3, #7
 8006b8a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	691b      	ldr	r3, [r3, #16]
 8006b90:	019a      	lsls	r2, r3, #6
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	695b      	ldr	r3, [r3, #20]
 8006b96:	061b      	lsls	r3, r3, #24
 8006b98:	431a      	orrs	r2, r3
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	071b      	lsls	r3, r3, #28
 8006b9e:	493b      	ldr	r1, [pc, #236]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006ba6:	4b39      	ldr	r3, [pc, #228]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006bac:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a1b      	ldr	r3, [r3, #32]
 8006bb4:	3b01      	subs	r3, #1
 8006bb6:	021b      	lsls	r3, r3, #8
 8006bb8:	4934      	ldr	r1, [pc, #208]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f003 0308 	and.w	r3, r3, #8
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d01e      	beq.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006bcc:	4b2f      	ldr	r3, [pc, #188]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bd2:	0e1b      	lsrs	r3, r3, #24
 8006bd4:	f003 030f 	and.w	r3, r3, #15
 8006bd8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	019a      	lsls	r2, r3, #6
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	061b      	lsls	r3, r3, #24
 8006be4:	431a      	orrs	r2, r3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	071b      	lsls	r3, r3, #28
 8006bec:	4927      	ldr	r1, [pc, #156]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006bf4:	4b25      	ldr	r3, [pc, #148]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006bf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006bfa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c02:	4922      	ldr	r1, [pc, #136]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c04:	4313      	orrs	r3, r2
 8006c06:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006c0a:	4b21      	ldr	r3, [pc, #132]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c10:	f7fe f80a 	bl	8004c28 <HAL_GetTick>
 8006c14:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006c16:	e008      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006c18:	f7fe f806 	bl	8004c28 <HAL_GetTick>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d901      	bls.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c26:	2303      	movs	r3, #3
 8006c28:	e0a4      	b.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006c2a:	4b18      	ldr	r3, [pc, #96]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006c32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c36:	d1ef      	bne.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0320 	and.w	r3, r3, #32
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	f000 808b 	beq.w	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c46:	2300      	movs	r3, #0
 8006c48:	60fb      	str	r3, [r7, #12]
 8006c4a:	4b10      	ldr	r3, [pc, #64]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c4e:	4a0f      	ldr	r2, [pc, #60]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c54:	6413      	str	r3, [r2, #64]	; 0x40
 8006c56:	4b0d      	ldr	r3, [pc, #52]	; (8006c8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c5e:	60fb      	str	r3, [r7, #12]
 8006c60:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006c62:	4b0c      	ldr	r3, [pc, #48]	; (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a0b      	ldr	r2, [pc, #44]	; (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006c68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c6c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006c6e:	f7fd ffdb 	bl	8004c28 <HAL_GetTick>
 8006c72:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006c74:	e010      	b.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006c76:	f7fd ffd7 	bl	8004c28 <HAL_GetTick>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	1ad3      	subs	r3, r2, r3
 8006c80:	2b02      	cmp	r3, #2
 8006c82:	d909      	bls.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006c84:	2303      	movs	r3, #3
 8006c86:	e075      	b.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006c88:	42470068 	.word	0x42470068
 8006c8c:	40023800 	.word	0x40023800
 8006c90:	42470070 	.word	0x42470070
 8006c94:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006c98:	4b38      	ldr	r3, [pc, #224]	; (8006d7c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d0e8      	beq.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006ca4:	4b36      	ldr	r3, [pc, #216]	; (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ca8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cac:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d02f      	beq.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cbc:	693a      	ldr	r2, [r7, #16]
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d028      	beq.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006cc2:	4b2f      	ldr	r3, [pc, #188]	; (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cca:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006ccc:	4b2d      	ldr	r3, [pc, #180]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006cce:	2201      	movs	r2, #1
 8006cd0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006cd2:	4b2c      	ldr	r3, [pc, #176]	; (8006d84 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006cd8:	4a29      	ldr	r2, [pc, #164]	; (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006cde:	4b28      	ldr	r3, [pc, #160]	; (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d114      	bne.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006cea:	f7fd ff9d 	bl	8004c28 <HAL_GetTick>
 8006cee:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cf0:	e00a      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006cf2:	f7fd ff99 	bl	8004c28 <HAL_GetTick>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	1ad3      	subs	r3, r2, r3
 8006cfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d901      	bls.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006d04:	2303      	movs	r3, #3
 8006d06:	e035      	b.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d08:	4b1d      	ldr	r3, [pc, #116]	; (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d0c:	f003 0302 	and.w	r3, r3, #2
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d0ee      	beq.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d20:	d10d      	bne.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006d22:	4b17      	ldr	r3, [pc, #92]	; (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d2e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006d32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d36:	4912      	ldr	r1, [pc, #72]	; (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	608b      	str	r3, [r1, #8]
 8006d3c:	e005      	b.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006d3e:	4b10      	ldr	r3, [pc, #64]	; (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	4a0f      	ldr	r2, [pc, #60]	; (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006d44:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006d48:	6093      	str	r3, [r2, #8]
 8006d4a:	4b0d      	ldr	r3, [pc, #52]	; (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006d4c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d56:	490a      	ldr	r1, [pc, #40]	; (8006d80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 0310 	and.w	r3, r3, #16
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d004      	beq.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8006d6e:	4b06      	ldr	r3, [pc, #24]	; (8006d88 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006d70:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006d72:	2300      	movs	r3, #0
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3718      	adds	r7, #24
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}
 8006d7c:	40007000 	.word	0x40007000
 8006d80:	40023800 	.word	0x40023800
 8006d84:	42470e40 	.word	0x42470e40
 8006d88:	424711e0 	.word	0x424711e0

08006d8c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b084      	sub	sp, #16
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d101      	bne.n	8006da2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e066      	b.n	8006e70 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	7f5b      	ldrb	r3, [r3, #29]
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d105      	bne.n	8006db8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f7fd fa3e 	bl	8004234 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2202      	movs	r2, #2
 8006dbc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	22ca      	movs	r2, #202	; 0xca
 8006dc4:	625a      	str	r2, [r3, #36]	; 0x24
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	2253      	movs	r2, #83	; 0x53
 8006dcc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 fa45 	bl	800725e <RTC_EnterInitMode>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006dd8:	7bfb      	ldrb	r3, [r7, #15]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d12c      	bne.n	8006e38 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	6812      	ldr	r2, [r2, #0]
 8006de8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006dec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006df0:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	6899      	ldr	r1, [r3, #8]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	685a      	ldr	r2, [r3, #4]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	691b      	ldr	r3, [r3, #16]
 8006e00:	431a      	orrs	r2, r3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	695b      	ldr	r3, [r3, #20]
 8006e06:	431a      	orrs	r2, r3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	68d2      	ldr	r2, [r2, #12]
 8006e18:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	6919      	ldr	r1, [r3, #16]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	041a      	lsls	r2, r3, #16
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	430a      	orrs	r2, r1
 8006e2c:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 fa4c 	bl	80072cc <RTC_ExitInitMode>
 8006e34:	4603      	mov	r3, r0
 8006e36:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006e38:	7bfb      	ldrb	r3, [r7, #15]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d113      	bne.n	8006e66 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006e4c:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	699a      	ldr	r2, [r3, #24]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	430a      	orrs	r2, r1
 8006e5e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	22ff      	movs	r2, #255	; 0xff
 8006e6c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8006e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006e78:	b590      	push	{r4, r7, lr}
 8006e7a:	b087      	sub	sp, #28
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006e84:	2300      	movs	r3, #0
 8006e86:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	7f1b      	ldrb	r3, [r3, #28]
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d101      	bne.n	8006e94 <HAL_RTC_SetTime+0x1c>
 8006e90:	2302      	movs	r3, #2
 8006e92:	e087      	b.n	8006fa4 <HAL_RTC_SetTime+0x12c>
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2201      	movs	r2, #1
 8006e98:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2202      	movs	r2, #2
 8006e9e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d126      	bne.n	8006ef4 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d102      	bne.n	8006eba <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	781b      	ldrb	r3, [r3, #0]
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f000 fa29 	bl	8007316 <RTC_ByteToBcd2>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	785b      	ldrb	r3, [r3, #1]
 8006ecc:	4618      	mov	r0, r3
 8006ece:	f000 fa22 	bl	8007316 <RTC_ByteToBcd2>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006ed6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	789b      	ldrb	r3, [r3, #2]
 8006edc:	4618      	mov	r0, r3
 8006ede:	f000 fa1a 	bl	8007316 <RTC_ByteToBcd2>
 8006ee2:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006ee4:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	78db      	ldrb	r3, [r3, #3]
 8006eec:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	617b      	str	r3, [r7, #20]
 8006ef2:	e018      	b.n	8006f26 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d102      	bne.n	8006f08 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	2200      	movs	r2, #0
 8006f06:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	781b      	ldrb	r3, [r3, #0]
 8006f0c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	785b      	ldrb	r3, [r3, #1]
 8006f12:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006f14:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006f16:	68ba      	ldr	r2, [r7, #8]
 8006f18:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006f1a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	78db      	ldrb	r3, [r3, #3]
 8006f20:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006f22:	4313      	orrs	r3, r2
 8006f24:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	22ca      	movs	r2, #202	; 0xca
 8006f2c:	625a      	str	r2, [r3, #36]	; 0x24
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2253      	movs	r2, #83	; 0x53
 8006f34:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006f36:	68f8      	ldr	r0, [r7, #12]
 8006f38:	f000 f991 	bl	800725e <RTC_EnterInitMode>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006f40:	7cfb      	ldrb	r3, [r7, #19]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d120      	bne.n	8006f88 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006f50:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006f54:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	689a      	ldr	r2, [r3, #8]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006f64:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	6899      	ldr	r1, [r3, #8]
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	68da      	ldr	r2, [r3, #12]
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	691b      	ldr	r3, [r3, #16]
 8006f74:	431a      	orrs	r2, r3
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	430a      	orrs	r2, r1
 8006f7c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006f7e:	68f8      	ldr	r0, [r7, #12]
 8006f80:	f000 f9a4 	bl	80072cc <RTC_ExitInitMode>
 8006f84:	4603      	mov	r3, r0
 8006f86:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006f88:	7cfb      	ldrb	r3, [r7, #19]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d102      	bne.n	8006f94 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	2201      	movs	r2, #1
 8006f92:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	22ff      	movs	r2, #255	; 0xff
 8006f9a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	771a      	strb	r2, [r3, #28]

  return status;
 8006fa2:	7cfb      	ldrb	r3, [r7, #19]
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	371c      	adds	r7, #28
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd90      	pop	{r4, r7, pc}

08006fac <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b086      	sub	sp, #24
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	60f8      	str	r0, [r7, #12]
 8006fb4:	60b9      	str	r1, [r7, #8]
 8006fb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	691b      	ldr	r3, [r3, #16]
 8006fcc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006fde:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006fe2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	0c1b      	lsrs	r3, r3, #16
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006fee:	b2da      	uxtb	r2, r3
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	0a1b      	lsrs	r3, r3, #8
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ffe:	b2da      	uxtb	r2, r3
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	b2db      	uxtb	r3, r3
 8007008:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800700c:	b2da      	uxtb	r2, r3
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	0d9b      	lsrs	r3, r3, #22
 8007016:	b2db      	uxtb	r3, r3
 8007018:	f003 0301 	and.w	r3, r3, #1
 800701c:	b2da      	uxtb	r2, r3
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d11a      	bne.n	800705e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	4618      	mov	r0, r3
 800702e:	f000 f98f 	bl	8007350 <RTC_Bcd2ToByte>
 8007032:	4603      	mov	r3, r0
 8007034:	461a      	mov	r2, r3
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	785b      	ldrb	r3, [r3, #1]
 800703e:	4618      	mov	r0, r3
 8007040:	f000 f986 	bl	8007350 <RTC_Bcd2ToByte>
 8007044:	4603      	mov	r3, r0
 8007046:	461a      	mov	r2, r3
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	789b      	ldrb	r3, [r3, #2]
 8007050:	4618      	mov	r0, r3
 8007052:	f000 f97d 	bl	8007350 <RTC_Bcd2ToByte>
 8007056:	4603      	mov	r3, r0
 8007058:	461a      	mov	r2, r3
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800705e:	2300      	movs	r3, #0
}
 8007060:	4618      	mov	r0, r3
 8007062:	3718      	adds	r7, #24
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}

08007068 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007068:	b590      	push	{r4, r7, lr}
 800706a:	b087      	sub	sp, #28
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007074:	2300      	movs	r3, #0
 8007076:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	7f1b      	ldrb	r3, [r3, #28]
 800707c:	2b01      	cmp	r3, #1
 800707e:	d101      	bne.n	8007084 <HAL_RTC_SetDate+0x1c>
 8007080:	2302      	movs	r3, #2
 8007082:	e071      	b.n	8007168 <HAL_RTC_SetDate+0x100>
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2201      	movs	r2, #1
 8007088:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2202      	movs	r2, #2
 800708e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d10e      	bne.n	80070b4 <HAL_RTC_SetDate+0x4c>
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	785b      	ldrb	r3, [r3, #1]
 800709a:	f003 0310 	and.w	r3, r3, #16
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d008      	beq.n	80070b4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	785b      	ldrb	r3, [r3, #1]
 80070a6:	f023 0310 	bic.w	r3, r3, #16
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	330a      	adds	r3, #10
 80070ae:	b2da      	uxtb	r2, r3
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d11c      	bne.n	80070f4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	78db      	ldrb	r3, [r3, #3]
 80070be:	4618      	mov	r0, r3
 80070c0:	f000 f929 	bl	8007316 <RTC_ByteToBcd2>
 80070c4:	4603      	mov	r3, r0
 80070c6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	785b      	ldrb	r3, [r3, #1]
 80070cc:	4618      	mov	r0, r3
 80070ce:	f000 f922 	bl	8007316 <RTC_ByteToBcd2>
 80070d2:	4603      	mov	r3, r0
 80070d4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80070d6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	789b      	ldrb	r3, [r3, #2]
 80070dc:	4618      	mov	r0, r3
 80070de:	f000 f91a 	bl	8007316 <RTC_ByteToBcd2>
 80070e2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80070e4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	781b      	ldrb	r3, [r3, #0]
 80070ec:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80070ee:	4313      	orrs	r3, r2
 80070f0:	617b      	str	r3, [r7, #20]
 80070f2:	e00e      	b.n	8007112 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	78db      	ldrb	r3, [r3, #3]
 80070f8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	785b      	ldrb	r3, [r3, #1]
 80070fe:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007100:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007102:	68ba      	ldr	r2, [r7, #8]
 8007104:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007106:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	781b      	ldrb	r3, [r3, #0]
 800710c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800710e:	4313      	orrs	r3, r2
 8007110:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	22ca      	movs	r2, #202	; 0xca
 8007118:	625a      	str	r2, [r3, #36]	; 0x24
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2253      	movs	r2, #83	; 0x53
 8007120:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007122:	68f8      	ldr	r0, [r7, #12]
 8007124:	f000 f89b 	bl	800725e <RTC_EnterInitMode>
 8007128:	4603      	mov	r3, r0
 800712a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800712c:	7cfb      	ldrb	r3, [r7, #19]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d10c      	bne.n	800714c <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800713c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007140:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007142:	68f8      	ldr	r0, [r7, #12]
 8007144:	f000 f8c2 	bl	80072cc <RTC_ExitInitMode>
 8007148:	4603      	mov	r3, r0
 800714a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800714c:	7cfb      	ldrb	r3, [r7, #19]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d102      	bne.n	8007158 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2201      	movs	r2, #1
 8007156:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	22ff      	movs	r2, #255	; 0xff
 800715e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2200      	movs	r2, #0
 8007164:	771a      	strb	r2, [r3, #28]

  return status;
 8007166:	7cfb      	ldrb	r3, [r7, #19]
}
 8007168:	4618      	mov	r0, r3
 800716a:	371c      	adds	r7, #28
 800716c:	46bd      	mov	sp, r7
 800716e:	bd90      	pop	{r4, r7, pc}

08007170 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b086      	sub	sp, #24
 8007174:	af00      	add	r7, sp, #0
 8007176:	60f8      	str	r0, [r7, #12]
 8007178:	60b9      	str	r1, [r7, #8]
 800717a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800717c:	2300      	movs	r3, #0
 800717e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800718a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800718e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	0c1b      	lsrs	r3, r3, #16
 8007194:	b2da      	uxtb	r2, r3
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	0a1b      	lsrs	r3, r3, #8
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	f003 031f 	and.w	r3, r3, #31
 80071a4:	b2da      	uxtb	r2, r3
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	b2db      	uxtb	r3, r3
 80071ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071b2:	b2da      	uxtb	r2, r3
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	0b5b      	lsrs	r3, r3, #13
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	f003 0307 	and.w	r3, r3, #7
 80071c2:	b2da      	uxtb	r2, r3
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d11a      	bne.n	8007204 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	78db      	ldrb	r3, [r3, #3]
 80071d2:	4618      	mov	r0, r3
 80071d4:	f000 f8bc 	bl	8007350 <RTC_Bcd2ToByte>
 80071d8:	4603      	mov	r3, r0
 80071da:	461a      	mov	r2, r3
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	785b      	ldrb	r3, [r3, #1]
 80071e4:	4618      	mov	r0, r3
 80071e6:	f000 f8b3 	bl	8007350 <RTC_Bcd2ToByte>
 80071ea:	4603      	mov	r3, r0
 80071ec:	461a      	mov	r2, r3
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	789b      	ldrb	r3, [r3, #2]
 80071f6:	4618      	mov	r0, r3
 80071f8:	f000 f8aa 	bl	8007350 <RTC_Bcd2ToByte>
 80071fc:	4603      	mov	r3, r0
 80071fe:	461a      	mov	r2, r3
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007204:	2300      	movs	r3, #0
}
 8007206:	4618      	mov	r0, r3
 8007208:	3718      	adds	r7, #24
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}

0800720e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800720e:	b580      	push	{r7, lr}
 8007210:	b084      	sub	sp, #16
 8007212:	af00      	add	r7, sp, #0
 8007214:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007216:	2300      	movs	r3, #0
 8007218:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	68da      	ldr	r2, [r3, #12]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007228:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800722a:	f7fd fcfd 	bl	8004c28 <HAL_GetTick>
 800722e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007230:	e009      	b.n	8007246 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007232:	f7fd fcf9 	bl	8004c28 <HAL_GetTick>
 8007236:	4602      	mov	r2, r0
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	1ad3      	subs	r3, r2, r3
 800723c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007240:	d901      	bls.n	8007246 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007242:	2303      	movs	r3, #3
 8007244:	e007      	b.n	8007256 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	f003 0320 	and.w	r3, r3, #32
 8007250:	2b00      	cmp	r3, #0
 8007252:	d0ee      	beq.n	8007232 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007254:	2300      	movs	r3, #0
}
 8007256:	4618      	mov	r0, r3
 8007258:	3710      	adds	r7, #16
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}

0800725e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800725e:	b580      	push	{r7, lr}
 8007260:	b084      	sub	sp, #16
 8007262:	af00      	add	r7, sp, #0
 8007264:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007266:	2300      	movs	r3, #0
 8007268:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800726a:	2300      	movs	r3, #0
 800726c:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007278:	2b00      	cmp	r3, #0
 800727a:	d122      	bne.n	80072c2 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	68da      	ldr	r2, [r3, #12]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800728a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800728c:	f7fd fccc 	bl	8004c28 <HAL_GetTick>
 8007290:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007292:	e00c      	b.n	80072ae <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007294:	f7fd fcc8 	bl	8004c28 <HAL_GetTick>
 8007298:	4602      	mov	r2, r0
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	1ad3      	subs	r3, r2, r3
 800729e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80072a2:	d904      	bls.n	80072ae <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2204      	movs	r2, #4
 80072a8:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d102      	bne.n	80072c2 <RTC_EnterInitMode+0x64>
 80072bc:	7bfb      	ldrb	r3, [r7, #15]
 80072be:	2b01      	cmp	r3, #1
 80072c0:	d1e8      	bne.n	8007294 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80072c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3710      	adds	r7, #16
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}

080072cc <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072d4:	2300      	movs	r3, #0
 80072d6:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68da      	ldr	r2, [r3, #12]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80072e6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f003 0320 	and.w	r3, r3, #32
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d10a      	bne.n	800730c <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f7ff ff89 	bl	800720e <HAL_RTC_WaitForSynchro>
 80072fc:	4603      	mov	r3, r0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d004      	beq.n	800730c <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2204      	movs	r2, #4
 8007306:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800730c:	7bfb      	ldrb	r3, [r7, #15]
}
 800730e:	4618      	mov	r0, r3
 8007310:	3710      	adds	r7, #16
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}

08007316 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007316:	b480      	push	{r7}
 8007318:	b085      	sub	sp, #20
 800731a:	af00      	add	r7, sp, #0
 800731c:	4603      	mov	r3, r0
 800731e:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8007320:	2300      	movs	r3, #0
 8007322:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8007324:	e005      	b.n	8007332 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007326:	7bfb      	ldrb	r3, [r7, #15]
 8007328:	3301      	adds	r3, #1
 800732a:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 800732c:	79fb      	ldrb	r3, [r7, #7]
 800732e:	3b0a      	subs	r3, #10
 8007330:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007332:	79fb      	ldrb	r3, [r7, #7]
 8007334:	2b09      	cmp	r3, #9
 8007336:	d8f6      	bhi.n	8007326 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007338:	7bfb      	ldrb	r3, [r7, #15]
 800733a:	011b      	lsls	r3, r3, #4
 800733c:	b2da      	uxtb	r2, r3
 800733e:	79fb      	ldrb	r3, [r7, #7]
 8007340:	4313      	orrs	r3, r2
 8007342:	b2db      	uxtb	r3, r3
}
 8007344:	4618      	mov	r0, r3
 8007346:	3714      	adds	r7, #20
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
 8007356:	4603      	mov	r3, r0
 8007358:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800735a:	2300      	movs	r3, #0
 800735c:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800735e:	79fb      	ldrb	r3, [r7, #7]
 8007360:	091b      	lsrs	r3, r3, #4
 8007362:	b2db      	uxtb	r3, r3
 8007364:	461a      	mov	r2, r3
 8007366:	0092      	lsls	r2, r2, #2
 8007368:	4413      	add	r3, r2
 800736a:	005b      	lsls	r3, r3, #1
 800736c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 800736e:	79fb      	ldrb	r3, [r7, #7]
 8007370:	f003 030f 	and.w	r3, r3, #15
 8007374:	b2da      	uxtb	r2, r3
 8007376:	7bfb      	ldrb	r3, [r7, #15]
 8007378:	4413      	add	r3, r2
 800737a:	b2db      	uxtb	r3, r3
}
 800737c:	4618      	mov	r0, r3
 800737e:	3714      	adds	r7, #20
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr

08007388 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b082      	sub	sp, #8
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d101      	bne.n	800739a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007396:	2301      	movs	r3, #1
 8007398:	e07b      	b.n	8007492 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d108      	bne.n	80073b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073aa:	d009      	beq.n	80073c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	61da      	str	r2, [r3, #28]
 80073b2:	e005      	b.n	80073c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2200      	movs	r2, #0
 80073be:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2200      	movs	r2, #0
 80073c4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d106      	bne.n	80073e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f7fc ffc0 	bl	8004360 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2202      	movs	r2, #2
 80073e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073f6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007408:	431a      	orrs	r2, r3
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007412:	431a      	orrs	r2, r3
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	691b      	ldr	r3, [r3, #16]
 8007418:	f003 0302 	and.w	r3, r3, #2
 800741c:	431a      	orrs	r2, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	695b      	ldr	r3, [r3, #20]
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	431a      	orrs	r2, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	699b      	ldr	r3, [r3, #24]
 800742c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007430:	431a      	orrs	r2, r3
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	69db      	ldr	r3, [r3, #28]
 8007436:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800743a:	431a      	orrs	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6a1b      	ldr	r3, [r3, #32]
 8007440:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007444:	ea42 0103 	orr.w	r1, r2, r3
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800744c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	430a      	orrs	r2, r1
 8007456:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	699b      	ldr	r3, [r3, #24]
 800745c:	0c1b      	lsrs	r3, r3, #16
 800745e:	f003 0104 	and.w	r1, r3, #4
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007466:	f003 0210 	and.w	r2, r3, #16
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	430a      	orrs	r2, r1
 8007470:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	69da      	ldr	r2, [r3, #28]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007480:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007490:	2300      	movs	r3, #0
}
 8007492:	4618      	mov	r0, r3
 8007494:	3708      	adds	r7, #8
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}

0800749a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800749a:	b580      	push	{r7, lr}
 800749c:	b088      	sub	sp, #32
 800749e:	af00      	add	r7, sp, #0
 80074a0:	60f8      	str	r0, [r7, #12]
 80074a2:	60b9      	str	r1, [r7, #8]
 80074a4:	603b      	str	r3, [r7, #0]
 80074a6:	4613      	mov	r3, r2
 80074a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80074aa:	2300      	movs	r3, #0
 80074ac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d101      	bne.n	80074bc <HAL_SPI_Transmit+0x22>
 80074b8:	2302      	movs	r3, #2
 80074ba:	e126      	b.n	800770a <HAL_SPI_Transmit+0x270>
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2201      	movs	r2, #1
 80074c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074c4:	f7fd fbb0 	bl	8004c28 <HAL_GetTick>
 80074c8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80074ca:	88fb      	ldrh	r3, [r7, #6]
 80074cc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d002      	beq.n	80074e0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80074da:	2302      	movs	r3, #2
 80074dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80074de:	e10b      	b.n	80076f8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d002      	beq.n	80074ec <HAL_SPI_Transmit+0x52>
 80074e6:	88fb      	ldrh	r3, [r7, #6]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d102      	bne.n	80074f2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80074ec:	2301      	movs	r3, #1
 80074ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 80074f0:	e102      	b.n	80076f8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2203      	movs	r2, #3
 80074f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2200      	movs	r2, #0
 80074fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	68ba      	ldr	r2, [r7, #8]
 8007504:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	88fa      	ldrh	r2, [r7, #6]
 800750a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	88fa      	ldrh	r2, [r7, #6]
 8007510:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2200      	movs	r2, #0
 8007516:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2200      	movs	r2, #0
 800751c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	2200      	movs	r2, #0
 8007522:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2200      	movs	r2, #0
 8007528:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2200      	movs	r2, #0
 800752e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007538:	d10f      	bne.n	800755a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	681a      	ldr	r2, [r3, #0]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007548:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007558:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007564:	2b40      	cmp	r3, #64	; 0x40
 8007566:	d007      	beq.n	8007578 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	681a      	ldr	r2, [r3, #0]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007576:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	68db      	ldr	r3, [r3, #12]
 800757c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007580:	d14b      	bne.n	800761a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d002      	beq.n	8007590 <HAL_SPI_Transmit+0xf6>
 800758a:	8afb      	ldrh	r3, [r7, #22]
 800758c:	2b01      	cmp	r3, #1
 800758e:	d13e      	bne.n	800760e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007594:	881a      	ldrh	r2, [r3, #0]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075a0:	1c9a      	adds	r2, r3, #2
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075aa:	b29b      	uxth	r3, r3
 80075ac:	3b01      	subs	r3, #1
 80075ae:	b29a      	uxth	r2, r3
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80075b4:	e02b      	b.n	800760e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	f003 0302 	and.w	r3, r3, #2
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	d112      	bne.n	80075ea <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075c8:	881a      	ldrh	r2, [r3, #0]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d4:	1c9a      	adds	r2, r3, #2
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075de:	b29b      	uxth	r3, r3
 80075e0:	3b01      	subs	r3, #1
 80075e2:	b29a      	uxth	r2, r3
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	86da      	strh	r2, [r3, #54]	; 0x36
 80075e8:	e011      	b.n	800760e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075ea:	f7fd fb1d 	bl	8004c28 <HAL_GetTick>
 80075ee:	4602      	mov	r2, r0
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	1ad3      	subs	r3, r2, r3
 80075f4:	683a      	ldr	r2, [r7, #0]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d803      	bhi.n	8007602 <HAL_SPI_Transmit+0x168>
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007600:	d102      	bne.n	8007608 <HAL_SPI_Transmit+0x16e>
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d102      	bne.n	800760e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007608:	2303      	movs	r3, #3
 800760a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800760c:	e074      	b.n	80076f8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007612:	b29b      	uxth	r3, r3
 8007614:	2b00      	cmp	r3, #0
 8007616:	d1ce      	bne.n	80075b6 <HAL_SPI_Transmit+0x11c>
 8007618:	e04c      	b.n	80076b4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d002      	beq.n	8007628 <HAL_SPI_Transmit+0x18e>
 8007622:	8afb      	ldrh	r3, [r7, #22]
 8007624:	2b01      	cmp	r3, #1
 8007626:	d140      	bne.n	80076aa <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	330c      	adds	r3, #12
 8007632:	7812      	ldrb	r2, [r2, #0]
 8007634:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800763a:	1c5a      	adds	r2, r3, #1
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007644:	b29b      	uxth	r3, r3
 8007646:	3b01      	subs	r3, #1
 8007648:	b29a      	uxth	r2, r3
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800764e:	e02c      	b.n	80076aa <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	689b      	ldr	r3, [r3, #8]
 8007656:	f003 0302 	and.w	r3, r3, #2
 800765a:	2b02      	cmp	r3, #2
 800765c:	d113      	bne.n	8007686 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	330c      	adds	r3, #12
 8007668:	7812      	ldrb	r2, [r2, #0]
 800766a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007670:	1c5a      	adds	r2, r3, #1
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800767a:	b29b      	uxth	r3, r3
 800767c:	3b01      	subs	r3, #1
 800767e:	b29a      	uxth	r2, r3
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	86da      	strh	r2, [r3, #54]	; 0x36
 8007684:	e011      	b.n	80076aa <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007686:	f7fd facf 	bl	8004c28 <HAL_GetTick>
 800768a:	4602      	mov	r2, r0
 800768c:	69bb      	ldr	r3, [r7, #24]
 800768e:	1ad3      	subs	r3, r2, r3
 8007690:	683a      	ldr	r2, [r7, #0]
 8007692:	429a      	cmp	r2, r3
 8007694:	d803      	bhi.n	800769e <HAL_SPI_Transmit+0x204>
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800769c:	d102      	bne.n	80076a4 <HAL_SPI_Transmit+0x20a>
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d102      	bne.n	80076aa <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80076a4:	2303      	movs	r3, #3
 80076a6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80076a8:	e026      	b.n	80076f8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d1cd      	bne.n	8007650 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80076b4:	69ba      	ldr	r2, [r7, #24]
 80076b6:	6839      	ldr	r1, [r7, #0]
 80076b8:	68f8      	ldr	r0, [r7, #12]
 80076ba:	f000 fceb 	bl	8008094 <SPI_EndRxTxTransaction>
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d002      	beq.n	80076ca <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2220      	movs	r2, #32
 80076c8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d10a      	bne.n	80076e8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076d2:	2300      	movs	r3, #0
 80076d4:	613b      	str	r3, [r7, #16]
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	613b      	str	r3, [r7, #16]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	613b      	str	r3, [r7, #16]
 80076e6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d002      	beq.n	80076f6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80076f0:	2301      	movs	r3, #1
 80076f2:	77fb      	strb	r3, [r7, #31]
 80076f4:	e000      	b.n	80076f8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80076f6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007708:	7ffb      	ldrb	r3, [r7, #31]
}
 800770a:	4618      	mov	r0, r3
 800770c:	3720      	adds	r7, #32
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}

08007712 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007712:	b580      	push	{r7, lr}
 8007714:	b088      	sub	sp, #32
 8007716:	af02      	add	r7, sp, #8
 8007718:	60f8      	str	r0, [r7, #12]
 800771a:	60b9      	str	r1, [r7, #8]
 800771c:	603b      	str	r3, [r7, #0]
 800771e:	4613      	mov	r3, r2
 8007720:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007722:	2300      	movs	r3, #0
 8007724:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800772e:	d112      	bne.n	8007756 <HAL_SPI_Receive+0x44>
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d10e      	bne.n	8007756 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2204      	movs	r2, #4
 800773c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007740:	88fa      	ldrh	r2, [r7, #6]
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	9300      	str	r3, [sp, #0]
 8007746:	4613      	mov	r3, r2
 8007748:	68ba      	ldr	r2, [r7, #8]
 800774a:	68b9      	ldr	r1, [r7, #8]
 800774c:	68f8      	ldr	r0, [r7, #12]
 800774e:	f000 f8f1 	bl	8007934 <HAL_SPI_TransmitReceive>
 8007752:	4603      	mov	r3, r0
 8007754:	e0ea      	b.n	800792c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800775c:	2b01      	cmp	r3, #1
 800775e:	d101      	bne.n	8007764 <HAL_SPI_Receive+0x52>
 8007760:	2302      	movs	r3, #2
 8007762:	e0e3      	b.n	800792c <HAL_SPI_Receive+0x21a>
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2201      	movs	r2, #1
 8007768:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800776c:	f7fd fa5c 	bl	8004c28 <HAL_GetTick>
 8007770:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007778:	b2db      	uxtb	r3, r3
 800777a:	2b01      	cmp	r3, #1
 800777c:	d002      	beq.n	8007784 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800777e:	2302      	movs	r3, #2
 8007780:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007782:	e0ca      	b.n	800791a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d002      	beq.n	8007790 <HAL_SPI_Receive+0x7e>
 800778a:	88fb      	ldrh	r3, [r7, #6]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d102      	bne.n	8007796 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007790:	2301      	movs	r3, #1
 8007792:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007794:	e0c1      	b.n	800791a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2204      	movs	r2, #4
 800779a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2200      	movs	r2, #0
 80077a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	68ba      	ldr	r2, [r7, #8]
 80077a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	88fa      	ldrh	r2, [r7, #6]
 80077ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	88fa      	ldrh	r2, [r7, #6]
 80077b4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2200      	movs	r2, #0
 80077ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2200      	movs	r2, #0
 80077c0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2200      	movs	r2, #0
 80077c6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2200      	movs	r2, #0
 80077cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2200      	movs	r2, #0
 80077d2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077dc:	d10f      	bne.n	80077fe <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80077fc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007808:	2b40      	cmp	r3, #64	; 0x40
 800780a:	d007      	beq.n	800781c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800781a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	68db      	ldr	r3, [r3, #12]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d162      	bne.n	80078ea <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007824:	e02e      	b.n	8007884 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	f003 0301 	and.w	r3, r3, #1
 8007830:	2b01      	cmp	r3, #1
 8007832:	d115      	bne.n	8007860 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f103 020c 	add.w	r2, r3, #12
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007840:	7812      	ldrb	r2, [r2, #0]
 8007842:	b2d2      	uxtb	r2, r2
 8007844:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800784a:	1c5a      	adds	r2, r3, #1
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007854:	b29b      	uxth	r3, r3
 8007856:	3b01      	subs	r3, #1
 8007858:	b29a      	uxth	r2, r3
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800785e:	e011      	b.n	8007884 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007860:	f7fd f9e2 	bl	8004c28 <HAL_GetTick>
 8007864:	4602      	mov	r2, r0
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	1ad3      	subs	r3, r2, r3
 800786a:	683a      	ldr	r2, [r7, #0]
 800786c:	429a      	cmp	r2, r3
 800786e:	d803      	bhi.n	8007878 <HAL_SPI_Receive+0x166>
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007876:	d102      	bne.n	800787e <HAL_SPI_Receive+0x16c>
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d102      	bne.n	8007884 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800787e:	2303      	movs	r3, #3
 8007880:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007882:	e04a      	b.n	800791a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007888:	b29b      	uxth	r3, r3
 800788a:	2b00      	cmp	r3, #0
 800788c:	d1cb      	bne.n	8007826 <HAL_SPI_Receive+0x114>
 800788e:	e031      	b.n	80078f4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	f003 0301 	and.w	r3, r3, #1
 800789a:	2b01      	cmp	r3, #1
 800789c:	d113      	bne.n	80078c6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	68da      	ldr	r2, [r3, #12]
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078a8:	b292      	uxth	r2, r2
 80078aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078b0:	1c9a      	adds	r2, r3, #2
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	3b01      	subs	r3, #1
 80078be:	b29a      	uxth	r2, r3
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80078c4:	e011      	b.n	80078ea <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078c6:	f7fd f9af 	bl	8004c28 <HAL_GetTick>
 80078ca:	4602      	mov	r2, r0
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	683a      	ldr	r2, [r7, #0]
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d803      	bhi.n	80078de <HAL_SPI_Receive+0x1cc>
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078dc:	d102      	bne.n	80078e4 <HAL_SPI_Receive+0x1d2>
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d102      	bne.n	80078ea <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80078e4:	2303      	movs	r3, #3
 80078e6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80078e8:	e017      	b.n	800791a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1cd      	bne.n	8007890 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80078f4:	693a      	ldr	r2, [r7, #16]
 80078f6:	6839      	ldr	r1, [r7, #0]
 80078f8:	68f8      	ldr	r0, [r7, #12]
 80078fa:	f000 fb65 	bl	8007fc8 <SPI_EndRxTransaction>
 80078fe:	4603      	mov	r3, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d002      	beq.n	800790a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2220      	movs	r2, #32
 8007908:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800790e:	2b00      	cmp	r3, #0
 8007910:	d002      	beq.n	8007918 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	75fb      	strb	r3, [r7, #23]
 8007916:	e000      	b.n	800791a <HAL_SPI_Receive+0x208>
  }

error :
 8007918:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800792a:	7dfb      	ldrb	r3, [r7, #23]
}
 800792c:	4618      	mov	r0, r3
 800792e:	3718      	adds	r7, #24
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b08c      	sub	sp, #48	; 0x30
 8007938:	af00      	add	r7, sp, #0
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	607a      	str	r2, [r7, #4]
 8007940:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007942:	2301      	movs	r3, #1
 8007944:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007946:	2300      	movs	r3, #0
 8007948:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007952:	2b01      	cmp	r3, #1
 8007954:	d101      	bne.n	800795a <HAL_SPI_TransmitReceive+0x26>
 8007956:	2302      	movs	r3, #2
 8007958:	e18a      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x33c>
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2201      	movs	r2, #1
 800795e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007962:	f7fd f961 	bl	8004c28 <HAL_GetTick>
 8007966:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800796e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007978:	887b      	ldrh	r3, [r7, #2]
 800797a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800797c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007980:	2b01      	cmp	r3, #1
 8007982:	d00f      	beq.n	80079a4 <HAL_SPI_TransmitReceive+0x70>
 8007984:	69fb      	ldr	r3, [r7, #28]
 8007986:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800798a:	d107      	bne.n	800799c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d103      	bne.n	800799c <HAL_SPI_TransmitReceive+0x68>
 8007994:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007998:	2b04      	cmp	r3, #4
 800799a:	d003      	beq.n	80079a4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800799c:	2302      	movs	r3, #2
 800799e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80079a2:	e15b      	b.n	8007c5c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d005      	beq.n	80079b6 <HAL_SPI_TransmitReceive+0x82>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d002      	beq.n	80079b6 <HAL_SPI_TransmitReceive+0x82>
 80079b0:	887b      	ldrh	r3, [r7, #2]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d103      	bne.n	80079be <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80079bc:	e14e      	b.n	8007c5c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	2b04      	cmp	r3, #4
 80079c8:	d003      	beq.n	80079d2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2205      	movs	r2, #5
 80079ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2200      	movs	r2, #0
 80079d6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	887a      	ldrh	r2, [r7, #2]
 80079e2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	887a      	ldrh	r2, [r7, #2]
 80079e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	68ba      	ldr	r2, [r7, #8]
 80079ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	887a      	ldrh	r2, [r7, #2]
 80079f4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	887a      	ldrh	r2, [r7, #2]
 80079fa:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2200      	movs	r2, #0
 8007a00:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	2200      	movs	r2, #0
 8007a06:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a12:	2b40      	cmp	r3, #64	; 0x40
 8007a14:	d007      	beq.n	8007a26 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a24:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	68db      	ldr	r3, [r3, #12]
 8007a2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a2e:	d178      	bne.n	8007b22 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d002      	beq.n	8007a3e <HAL_SPI_TransmitReceive+0x10a>
 8007a38:	8b7b      	ldrh	r3, [r7, #26]
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	d166      	bne.n	8007b0c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a42:	881a      	ldrh	r2, [r3, #0]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a4e:	1c9a      	adds	r2, r3, #2
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	3b01      	subs	r3, #1
 8007a5c:	b29a      	uxth	r2, r3
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a62:	e053      	b.n	8007b0c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	f003 0302 	and.w	r3, r3, #2
 8007a6e:	2b02      	cmp	r3, #2
 8007a70:	d11b      	bne.n	8007aaa <HAL_SPI_TransmitReceive+0x176>
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a76:	b29b      	uxth	r3, r3
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d016      	beq.n	8007aaa <HAL_SPI_TransmitReceive+0x176>
 8007a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d113      	bne.n	8007aaa <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a86:	881a      	ldrh	r2, [r3, #0]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a92:	1c9a      	adds	r2, r3, #2
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	3b01      	subs	r3, #1
 8007aa0:	b29a      	uxth	r2, r3
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	689b      	ldr	r3, [r3, #8]
 8007ab0:	f003 0301 	and.w	r3, r3, #1
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d119      	bne.n	8007aec <HAL_SPI_TransmitReceive+0x1b8>
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007abc:	b29b      	uxth	r3, r3
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d014      	beq.n	8007aec <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	68da      	ldr	r2, [r3, #12]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007acc:	b292      	uxth	r2, r2
 8007ace:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ad4:	1c9a      	adds	r2, r3, #2
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	3b01      	subs	r3, #1
 8007ae2:	b29a      	uxth	r2, r3
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007aec:	f7fd f89c 	bl	8004c28 <HAL_GetTick>
 8007af0:	4602      	mov	r2, r0
 8007af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af4:	1ad3      	subs	r3, r2, r3
 8007af6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007af8:	429a      	cmp	r2, r3
 8007afa:	d807      	bhi.n	8007b0c <HAL_SPI_TransmitReceive+0x1d8>
 8007afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b02:	d003      	beq.n	8007b0c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007b04:	2303      	movs	r3, #3
 8007b06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007b0a:	e0a7      	b.n	8007c5c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d1a6      	bne.n	8007a64 <HAL_SPI_TransmitReceive+0x130>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d1a1      	bne.n	8007a64 <HAL_SPI_TransmitReceive+0x130>
 8007b20:	e07c      	b.n	8007c1c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d002      	beq.n	8007b30 <HAL_SPI_TransmitReceive+0x1fc>
 8007b2a:	8b7b      	ldrh	r3, [r7, #26]
 8007b2c:	2b01      	cmp	r3, #1
 8007b2e:	d16b      	bne.n	8007c08 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	330c      	adds	r3, #12
 8007b3a:	7812      	ldrb	r2, [r2, #0]
 8007b3c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b42:	1c5a      	adds	r2, r3, #1
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	3b01      	subs	r3, #1
 8007b50:	b29a      	uxth	r2, r3
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b56:	e057      	b.n	8007c08 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	f003 0302 	and.w	r3, r3, #2
 8007b62:	2b02      	cmp	r3, #2
 8007b64:	d11c      	bne.n	8007ba0 <HAL_SPI_TransmitReceive+0x26c>
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d017      	beq.n	8007ba0 <HAL_SPI_TransmitReceive+0x26c>
 8007b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d114      	bne.n	8007ba0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	330c      	adds	r3, #12
 8007b80:	7812      	ldrb	r2, [r2, #0]
 8007b82:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b88:	1c5a      	adds	r2, r3, #1
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	3b01      	subs	r3, #1
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	f003 0301 	and.w	r3, r3, #1
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d119      	bne.n	8007be2 <HAL_SPI_TransmitReceive+0x2ae>
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bb2:	b29b      	uxth	r3, r3
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d014      	beq.n	8007be2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	68da      	ldr	r2, [r3, #12]
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc2:	b2d2      	uxtb	r2, r2
 8007bc4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bca:	1c5a      	adds	r2, r3, #1
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	3b01      	subs	r3, #1
 8007bd8:	b29a      	uxth	r2, r3
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007bde:	2301      	movs	r3, #1
 8007be0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007be2:	f7fd f821 	bl	8004c28 <HAL_GetTick>
 8007be6:	4602      	mov	r2, r0
 8007be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bea:	1ad3      	subs	r3, r2, r3
 8007bec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	d803      	bhi.n	8007bfa <HAL_SPI_TransmitReceive+0x2c6>
 8007bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bf8:	d102      	bne.n	8007c00 <HAL_SPI_TransmitReceive+0x2cc>
 8007bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d103      	bne.n	8007c08 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007c00:	2303      	movs	r3, #3
 8007c02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007c06:	e029      	b.n	8007c5c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d1a2      	bne.n	8007b58 <HAL_SPI_TransmitReceive+0x224>
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d19d      	bne.n	8007b58 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c1e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007c20:	68f8      	ldr	r0, [r7, #12]
 8007c22:	f000 fa37 	bl	8008094 <SPI_EndRxTxTransaction>
 8007c26:	4603      	mov	r3, r0
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d006      	beq.n	8007c3a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2220      	movs	r2, #32
 8007c36:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007c38:	e010      	b.n	8007c5c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d10b      	bne.n	8007c5a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c42:	2300      	movs	r3, #0
 8007c44:	617b      	str	r3, [r7, #20]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	68db      	ldr	r3, [r3, #12]
 8007c4c:	617b      	str	r3, [r7, #20]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	617b      	str	r3, [r7, #20]
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	e000      	b.n	8007c5c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007c5a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2200      	movs	r2, #0
 8007c68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c6c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3730      	adds	r7, #48	; 0x30
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b088      	sub	sp, #32
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007c90:	69bb      	ldr	r3, [r7, #24]
 8007c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d10e      	bne.n	8007cb8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007c9a:	69bb      	ldr	r3, [r7, #24]
 8007c9c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d009      	beq.n	8007cb8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007ca4:	69fb      	ldr	r3, [r7, #28]
 8007ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d004      	beq.n	8007cb8 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	4798      	blx	r3
    return;
 8007cb6:	e0ce      	b.n	8007e56 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007cb8:	69bb      	ldr	r3, [r7, #24]
 8007cba:	f003 0302 	and.w	r3, r3, #2
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d009      	beq.n	8007cd6 <HAL_SPI_IRQHandler+0x5e>
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d004      	beq.n	8007cd6 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	4798      	blx	r3
    return;
 8007cd4:	e0bf      	b.n	8007e56 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007cd6:	69bb      	ldr	r3, [r7, #24]
 8007cd8:	f003 0320 	and.w	r3, r3, #32
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d10a      	bne.n	8007cf6 <HAL_SPI_IRQHandler+0x7e>
 8007ce0:	69bb      	ldr	r3, [r7, #24]
 8007ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d105      	bne.n	8007cf6 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007cea:	69bb      	ldr	r3, [r7, #24]
 8007cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f000 80b0 	beq.w	8007e56 <HAL_SPI_IRQHandler+0x1de>
 8007cf6:	69fb      	ldr	r3, [r7, #28]
 8007cf8:	f003 0320 	and.w	r3, r3, #32
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	f000 80aa 	beq.w	8007e56 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007d02:	69bb      	ldr	r3, [r7, #24]
 8007d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d023      	beq.n	8007d54 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d12:	b2db      	uxtb	r3, r3
 8007d14:	2b03      	cmp	r3, #3
 8007d16:	d011      	beq.n	8007d3c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d1c:	f043 0204 	orr.w	r2, r3, #4
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d24:	2300      	movs	r3, #0
 8007d26:	617b      	str	r3, [r7, #20]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	68db      	ldr	r3, [r3, #12]
 8007d2e:	617b      	str	r3, [r7, #20]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	689b      	ldr	r3, [r3, #8]
 8007d36:	617b      	str	r3, [r7, #20]
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	e00b      	b.n	8007d54 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	613b      	str	r3, [r7, #16]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	68db      	ldr	r3, [r3, #12]
 8007d46:	613b      	str	r3, [r7, #16]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	689b      	ldr	r3, [r3, #8]
 8007d4e:	613b      	str	r3, [r7, #16]
 8007d50:	693b      	ldr	r3, [r7, #16]
        return;
 8007d52:	e080      	b.n	8007e56 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007d54:	69bb      	ldr	r3, [r7, #24]
 8007d56:	f003 0320 	and.w	r3, r3, #32
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d014      	beq.n	8007d88 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d62:	f043 0201 	orr.w	r2, r3, #1
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	60fb      	str	r3, [r7, #12]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	60fb      	str	r3, [r7, #12]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d84:	601a      	str	r2, [r3, #0]
 8007d86:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007d88:	69bb      	ldr	r3, [r7, #24]
 8007d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d00c      	beq.n	8007dac <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d96:	f043 0208 	orr.w	r2, r3, #8
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007d9e:	2300      	movs	r3, #0
 8007da0:	60bb      	str	r3, [r7, #8]
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	60bb      	str	r3, [r7, #8]
 8007daa:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d04f      	beq.n	8007e54 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	685a      	ldr	r2, [r3, #4]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007dc2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007dcc:	69fb      	ldr	r3, [r7, #28]
 8007dce:	f003 0302 	and.w	r3, r3, #2
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d104      	bne.n	8007de0 <HAL_SPI_IRQHandler+0x168>
 8007dd6:	69fb      	ldr	r3, [r7, #28]
 8007dd8:	f003 0301 	and.w	r3, r3, #1
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d034      	beq.n	8007e4a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	685a      	ldr	r2, [r3, #4]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f022 0203 	bic.w	r2, r2, #3
 8007dee:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d011      	beq.n	8007e1c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dfc:	4a17      	ldr	r2, [pc, #92]	; (8007e5c <HAL_SPI_IRQHandler+0x1e4>)
 8007dfe:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e04:	4618      	mov	r0, r3
 8007e06:	f7fd fd19 	bl	800583c <HAL_DMA_Abort_IT>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d005      	beq.n	8007e1c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e14:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d016      	beq.n	8007e52 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e28:	4a0c      	ldr	r2, [pc, #48]	; (8007e5c <HAL_SPI_IRQHandler+0x1e4>)
 8007e2a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e30:	4618      	mov	r0, r3
 8007e32:	f7fd fd03 	bl	800583c <HAL_DMA_Abort_IT>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d00a      	beq.n	8007e52 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e40:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8007e48:	e003      	b.n	8007e52 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f000 f808 	bl	8007e60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007e50:	e000      	b.n	8007e54 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8007e52:	bf00      	nop
    return;
 8007e54:	bf00      	nop
  }
}
 8007e56:	3720      	adds	r7, #32
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}
 8007e5c:	08007e91 	.word	0x08007e91

08007e60 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b083      	sub	sp, #12
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007e68:	bf00      	nop
 8007e6a:	370c      	adds	r7, #12
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b083      	sub	sp, #12
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007e82:	b2db      	uxtb	r3, r3
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	370c      	adds	r7, #12
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr

08007e90 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b084      	sub	sp, #16
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e9c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007eaa:	68f8      	ldr	r0, [r7, #12]
 8007eac:	f7ff ffd8 	bl	8007e60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007eb0:	bf00      	nop
 8007eb2:	3710      	adds	r7, #16
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b088      	sub	sp, #32
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	603b      	str	r3, [r7, #0]
 8007ec4:	4613      	mov	r3, r2
 8007ec6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007ec8:	f7fc feae 	bl	8004c28 <HAL_GetTick>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ed0:	1a9b      	subs	r3, r3, r2
 8007ed2:	683a      	ldr	r2, [r7, #0]
 8007ed4:	4413      	add	r3, r2
 8007ed6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007ed8:	f7fc fea6 	bl	8004c28 <HAL_GetTick>
 8007edc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007ede:	4b39      	ldr	r3, [pc, #228]	; (8007fc4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	015b      	lsls	r3, r3, #5
 8007ee4:	0d1b      	lsrs	r3, r3, #20
 8007ee6:	69fa      	ldr	r2, [r7, #28]
 8007ee8:	fb02 f303 	mul.w	r3, r2, r3
 8007eec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007eee:	e054      	b.n	8007f9a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ef6:	d050      	beq.n	8007f9a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ef8:	f7fc fe96 	bl	8004c28 <HAL_GetTick>
 8007efc:	4602      	mov	r2, r0
 8007efe:	69bb      	ldr	r3, [r7, #24]
 8007f00:	1ad3      	subs	r3, r2, r3
 8007f02:	69fa      	ldr	r2, [r7, #28]
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d902      	bls.n	8007f0e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007f08:	69fb      	ldr	r3, [r7, #28]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d13d      	bne.n	8007f8a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	685a      	ldr	r2, [r3, #4]
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007f1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f26:	d111      	bne.n	8007f4c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f30:	d004      	beq.n	8007f3c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f3a:	d107      	bne.n	8007f4c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	681a      	ldr	r2, [r3, #0]
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f4a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f54:	d10f      	bne.n	8007f76 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f64:	601a      	str	r2, [r3, #0]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f74:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2201      	movs	r2, #1
 8007f7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2200      	movs	r2, #0
 8007f82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007f86:	2303      	movs	r3, #3
 8007f88:	e017      	b.n	8007fba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d101      	bne.n	8007f94 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007f90:	2300      	movs	r3, #0
 8007f92:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	3b01      	subs	r3, #1
 8007f98:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	689a      	ldr	r2, [r3, #8]
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	68ba      	ldr	r2, [r7, #8]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	bf0c      	ite	eq
 8007faa:	2301      	moveq	r3, #1
 8007fac:	2300      	movne	r3, #0
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	79fb      	ldrb	r3, [r7, #7]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d19b      	bne.n	8007ef0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3720      	adds	r7, #32
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	20000110 	.word	0x20000110

08007fc8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b086      	sub	sp, #24
 8007fcc:	af02      	add	r7, sp, #8
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007fdc:	d111      	bne.n	8008002 <SPI_EndRxTransaction+0x3a>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	689b      	ldr	r3, [r3, #8]
 8007fe2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fe6:	d004      	beq.n	8007ff2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ff0:	d107      	bne.n	8008002 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	681a      	ldr	r2, [r3, #0]
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008000:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800800a:	d12a      	bne.n	8008062 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008014:	d012      	beq.n	800803c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	9300      	str	r3, [sp, #0]
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	2200      	movs	r2, #0
 800801e:	2180      	movs	r1, #128	; 0x80
 8008020:	68f8      	ldr	r0, [r7, #12]
 8008022:	f7ff ff49 	bl	8007eb8 <SPI_WaitFlagStateUntilTimeout>
 8008026:	4603      	mov	r3, r0
 8008028:	2b00      	cmp	r3, #0
 800802a:	d02d      	beq.n	8008088 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008030:	f043 0220 	orr.w	r2, r3, #32
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008038:	2303      	movs	r3, #3
 800803a:	e026      	b.n	800808a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	9300      	str	r3, [sp, #0]
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	2200      	movs	r2, #0
 8008044:	2101      	movs	r1, #1
 8008046:	68f8      	ldr	r0, [r7, #12]
 8008048:	f7ff ff36 	bl	8007eb8 <SPI_WaitFlagStateUntilTimeout>
 800804c:	4603      	mov	r3, r0
 800804e:	2b00      	cmp	r3, #0
 8008050:	d01a      	beq.n	8008088 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008056:	f043 0220 	orr.w	r2, r3, #32
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800805e:	2303      	movs	r3, #3
 8008060:	e013      	b.n	800808a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	9300      	str	r3, [sp, #0]
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	2200      	movs	r2, #0
 800806a:	2101      	movs	r1, #1
 800806c:	68f8      	ldr	r0, [r7, #12]
 800806e:	f7ff ff23 	bl	8007eb8 <SPI_WaitFlagStateUntilTimeout>
 8008072:	4603      	mov	r3, r0
 8008074:	2b00      	cmp	r3, #0
 8008076:	d007      	beq.n	8008088 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800807c:	f043 0220 	orr.w	r2, r3, #32
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008084:	2303      	movs	r3, #3
 8008086:	e000      	b.n	800808a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3710      	adds	r7, #16
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
	...

08008094 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b088      	sub	sp, #32
 8008098:	af02      	add	r7, sp, #8
 800809a:	60f8      	str	r0, [r7, #12]
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80080a0:	4b1b      	ldr	r3, [pc, #108]	; (8008110 <SPI_EndRxTxTransaction+0x7c>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a1b      	ldr	r2, [pc, #108]	; (8008114 <SPI_EndRxTxTransaction+0x80>)
 80080a6:	fba2 2303 	umull	r2, r3, r2, r3
 80080aa:	0d5b      	lsrs	r3, r3, #21
 80080ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80080b0:	fb02 f303 	mul.w	r3, r2, r3
 80080b4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080be:	d112      	bne.n	80080e6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	9300      	str	r3, [sp, #0]
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	2200      	movs	r2, #0
 80080c8:	2180      	movs	r1, #128	; 0x80
 80080ca:	68f8      	ldr	r0, [r7, #12]
 80080cc:	f7ff fef4 	bl	8007eb8 <SPI_WaitFlagStateUntilTimeout>
 80080d0:	4603      	mov	r3, r0
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d016      	beq.n	8008104 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080da:	f043 0220 	orr.w	r2, r3, #32
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80080e2:	2303      	movs	r3, #3
 80080e4:	e00f      	b.n	8008106 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d00a      	beq.n	8008102 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	3b01      	subs	r3, #1
 80080f0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080fc:	2b80      	cmp	r3, #128	; 0x80
 80080fe:	d0f2      	beq.n	80080e6 <SPI_EndRxTxTransaction+0x52>
 8008100:	e000      	b.n	8008104 <SPI_EndRxTxTransaction+0x70>
        break;
 8008102:	bf00      	nop
  }

  return HAL_OK;
 8008104:	2300      	movs	r3, #0
}
 8008106:	4618      	mov	r0, r3
 8008108:	3718      	adds	r7, #24
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
 800810e:	bf00      	nop
 8008110:	20000110 	.word	0x20000110
 8008114:	165e9f81 	.word	0x165e9f81

08008118 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b082      	sub	sp, #8
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d101      	bne.n	800812a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	e03f      	b.n	80081aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008130:	b2db      	uxtb	r3, r3
 8008132:	2b00      	cmp	r3, #0
 8008134:	d106      	bne.n	8008144 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f7fc fb8a 	bl	8004858 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2224      	movs	r2, #36	; 0x24
 8008148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	68da      	ldr	r2, [r3, #12]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800815a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f001 f881 	bl	8009264 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	691a      	ldr	r2, [r3, #16]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008170:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	695a      	ldr	r2, [r3, #20]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008180:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	68da      	ldr	r2, [r3, #12]
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008190:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2200      	movs	r2, #0
 8008196:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2220      	movs	r2, #32
 800819c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2220      	movs	r2, #32
 80081a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80081a8:	2300      	movs	r3, #0
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3708      	adds	r7, #8
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}

080081b2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081b2:	b580      	push	{r7, lr}
 80081b4:	b08a      	sub	sp, #40	; 0x28
 80081b6:	af02      	add	r7, sp, #8
 80081b8:	60f8      	str	r0, [r7, #12]
 80081ba:	60b9      	str	r1, [r7, #8]
 80081bc:	603b      	str	r3, [r7, #0]
 80081be:	4613      	mov	r3, r2
 80081c0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80081c2:	2300      	movs	r3, #0
 80081c4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081cc:	b2db      	uxtb	r3, r3
 80081ce:	2b20      	cmp	r3, #32
 80081d0:	d17c      	bne.n	80082cc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d002      	beq.n	80081de <HAL_UART_Transmit+0x2c>
 80081d8:	88fb      	ldrh	r3, [r7, #6]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d101      	bne.n	80081e2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	e075      	b.n	80082ce <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d101      	bne.n	80081f0 <HAL_UART_Transmit+0x3e>
 80081ec:	2302      	movs	r3, #2
 80081ee:	e06e      	b.n	80082ce <HAL_UART_Transmit+0x11c>
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	2200      	movs	r2, #0
 80081fc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2221      	movs	r2, #33	; 0x21
 8008202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008206:	f7fc fd0f 	bl	8004c28 <HAL_GetTick>
 800820a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	88fa      	ldrh	r2, [r7, #6]
 8008210:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	88fa      	ldrh	r2, [r7, #6]
 8008216:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008220:	d108      	bne.n	8008234 <HAL_UART_Transmit+0x82>
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	691b      	ldr	r3, [r3, #16]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d104      	bne.n	8008234 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800822a:	2300      	movs	r3, #0
 800822c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	61bb      	str	r3, [r7, #24]
 8008232:	e003      	b.n	800823c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008238:	2300      	movs	r3, #0
 800823a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2200      	movs	r2, #0
 8008240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008244:	e02a      	b.n	800829c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	9300      	str	r3, [sp, #0]
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	2200      	movs	r2, #0
 800824e:	2180      	movs	r1, #128	; 0x80
 8008250:	68f8      	ldr	r0, [r7, #12]
 8008252:	f000 fd38 	bl	8008cc6 <UART_WaitOnFlagUntilTimeout>
 8008256:	4603      	mov	r3, r0
 8008258:	2b00      	cmp	r3, #0
 800825a:	d001      	beq.n	8008260 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800825c:	2303      	movs	r3, #3
 800825e:	e036      	b.n	80082ce <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d10b      	bne.n	800827e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008266:	69bb      	ldr	r3, [r7, #24]
 8008268:	881b      	ldrh	r3, [r3, #0]
 800826a:	461a      	mov	r2, r3
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008274:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008276:	69bb      	ldr	r3, [r7, #24]
 8008278:	3302      	adds	r3, #2
 800827a:	61bb      	str	r3, [r7, #24]
 800827c:	e007      	b.n	800828e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800827e:	69fb      	ldr	r3, [r7, #28]
 8008280:	781a      	ldrb	r2, [r3, #0]
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008288:	69fb      	ldr	r3, [r7, #28]
 800828a:	3301      	adds	r3, #1
 800828c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008292:	b29b      	uxth	r3, r3
 8008294:	3b01      	subs	r3, #1
 8008296:	b29a      	uxth	r2, r3
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80082a0:	b29b      	uxth	r3, r3
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d1cf      	bne.n	8008246 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	9300      	str	r3, [sp, #0]
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	2200      	movs	r2, #0
 80082ae:	2140      	movs	r1, #64	; 0x40
 80082b0:	68f8      	ldr	r0, [r7, #12]
 80082b2:	f000 fd08 	bl	8008cc6 <UART_WaitOnFlagUntilTimeout>
 80082b6:	4603      	mov	r3, r0
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d001      	beq.n	80082c0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80082bc:	2303      	movs	r3, #3
 80082be:	e006      	b.n	80082ce <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2220      	movs	r2, #32
 80082c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80082c8:	2300      	movs	r3, #0
 80082ca:	e000      	b.n	80082ce <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80082cc:	2302      	movs	r3, #2
  }
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3720      	adds	r7, #32
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
	...

080082d8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b08c      	sub	sp, #48	; 0x30
 80082dc:	af00      	add	r7, sp, #0
 80082de:	60f8      	str	r0, [r7, #12]
 80082e0:	60b9      	str	r1, [r7, #8]
 80082e2:	4613      	mov	r3, r2
 80082e4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	2b20      	cmp	r3, #32
 80082f0:	d165      	bne.n	80083be <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d002      	beq.n	80082fe <HAL_UART_Transmit_DMA+0x26>
 80082f8:	88fb      	ldrh	r3, [r7, #6]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d101      	bne.n	8008302 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	e05e      	b.n	80083c0 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008308:	2b01      	cmp	r3, #1
 800830a:	d101      	bne.n	8008310 <HAL_UART_Transmit_DMA+0x38>
 800830c:	2302      	movs	r3, #2
 800830e:	e057      	b.n	80083c0 <HAL_UART_Transmit_DMA+0xe8>
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2201      	movs	r2, #1
 8008314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8008318:	68ba      	ldr	r2, [r7, #8]
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	88fa      	ldrh	r2, [r7, #6]
 8008322:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	88fa      	ldrh	r2, [r7, #6]
 8008328:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2200      	movs	r2, #0
 800832e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2221      	movs	r2, #33	; 0x21
 8008334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800833c:	4a22      	ldr	r2, [pc, #136]	; (80083c8 <HAL_UART_Transmit_DMA+0xf0>)
 800833e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008344:	4a21      	ldr	r2, [pc, #132]	; (80083cc <HAL_UART_Transmit_DMA+0xf4>)
 8008346:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800834c:	4a20      	ldr	r2, [pc, #128]	; (80083d0 <HAL_UART_Transmit_DMA+0xf8>)
 800834e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008354:	2200      	movs	r2, #0
 8008356:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008358:	f107 0308 	add.w	r3, r7, #8
 800835c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008364:	6819      	ldr	r1, [r3, #0]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	3304      	adds	r3, #4
 800836c:	461a      	mov	r2, r3
 800836e:	88fb      	ldrh	r3, [r7, #6]
 8008370:	f7fd f99c 	bl	80056ac <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800837c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2200      	movs	r2, #0
 8008382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	3314      	adds	r3, #20
 800838c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838e:	69bb      	ldr	r3, [r7, #24]
 8008390:	e853 3f00 	ldrex	r3, [r3]
 8008394:	617b      	str	r3, [r7, #20]
   return(result);
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800839c:	62bb      	str	r3, [r7, #40]	; 0x28
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	3314      	adds	r3, #20
 80083a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80083a6:	627a      	str	r2, [r7, #36]	; 0x24
 80083a8:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083aa:	6a39      	ldr	r1, [r7, #32]
 80083ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083ae:	e841 2300 	strex	r3, r2, [r1]
 80083b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80083b4:	69fb      	ldr	r3, [r7, #28]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d1e5      	bne.n	8008386 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80083ba:	2300      	movs	r3, #0
 80083bc:	e000      	b.n	80083c0 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80083be:	2302      	movs	r3, #2
  }
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3730      	adds	r7, #48	; 0x30
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}
 80083c8:	08008a21 	.word	0x08008a21
 80083cc:	08008abb 	.word	0x08008abb
 80083d0:	08008c33 	.word	0x08008c33

080083d4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b08c      	sub	sp, #48	; 0x30
 80083d8:	af00      	add	r7, sp, #0
 80083da:	60f8      	str	r0, [r7, #12]
 80083dc:	60b9      	str	r1, [r7, #8]
 80083de:	4613      	mov	r3, r2
 80083e0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80083e8:	b2db      	uxtb	r3, r3
 80083ea:	2b20      	cmp	r3, #32
 80083ec:	d152      	bne.n	8008494 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d002      	beq.n	80083fa <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80083f4:	88fb      	ldrh	r3, [r7, #6]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d101      	bne.n	80083fe <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80083fa:	2301      	movs	r3, #1
 80083fc:	e04b      	b.n	8008496 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008404:	2b01      	cmp	r3, #1
 8008406:	d101      	bne.n	800840c <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8008408:	2302      	movs	r3, #2
 800840a:	e044      	b.n	8008496 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2201      	movs	r2, #1
 8008418:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800841a:	88fb      	ldrh	r3, [r7, #6]
 800841c:	461a      	mov	r2, r3
 800841e:	68b9      	ldr	r1, [r7, #8]
 8008420:	68f8      	ldr	r0, [r7, #12]
 8008422:	f000 fcbf 	bl	8008da4 <UART_Start_Receive_DMA>
 8008426:	4603      	mov	r3, r0
 8008428:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800842c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008430:	2b00      	cmp	r3, #0
 8008432:	d12c      	bne.n	800848e <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008438:	2b01      	cmp	r3, #1
 800843a:	d125      	bne.n	8008488 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800843c:	2300      	movs	r3, #0
 800843e:	613b      	str	r3, [r7, #16]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	613b      	str	r3, [r7, #16]
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	613b      	str	r3, [r7, #16]
 8008450:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	330c      	adds	r3, #12
 8008458:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800845a:	69bb      	ldr	r3, [r7, #24]
 800845c:	e853 3f00 	ldrex	r3, [r3]
 8008460:	617b      	str	r3, [r7, #20]
   return(result);
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	f043 0310 	orr.w	r3, r3, #16
 8008468:	62bb      	str	r3, [r7, #40]	; 0x28
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	330c      	adds	r3, #12
 8008470:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008472:	627a      	str	r2, [r7, #36]	; 0x24
 8008474:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008476:	6a39      	ldr	r1, [r7, #32]
 8008478:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800847a:	e841 2300 	strex	r3, r2, [r1]
 800847e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008480:	69fb      	ldr	r3, [r7, #28]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d1e5      	bne.n	8008452 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8008486:	e002      	b.n	800848e <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008488:	2301      	movs	r3, #1
 800848a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800848e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008492:	e000      	b.n	8008496 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8008494:	2302      	movs	r3, #2
  }
}
 8008496:	4618      	mov	r0, r3
 8008498:	3730      	adds	r7, #48	; 0x30
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}
	...

080084a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b0ba      	sub	sp, #232	; 0xe8
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	68db      	ldr	r3, [r3, #12]
 80084b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	695b      	ldr	r3, [r3, #20]
 80084c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80084c6:	2300      	movs	r3, #0
 80084c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80084cc:	2300      	movs	r3, #0
 80084ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80084d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084d6:	f003 030f 	and.w	r3, r3, #15
 80084da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80084de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d10f      	bne.n	8008506 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80084e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084ea:	f003 0320 	and.w	r3, r3, #32
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d009      	beq.n	8008506 <HAL_UART_IRQHandler+0x66>
 80084f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084f6:	f003 0320 	and.w	r3, r3, #32
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d003      	beq.n	8008506 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f000 fdf5 	bl	80090ee <UART_Receive_IT>
      return;
 8008504:	e256      	b.n	80089b4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008506:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800850a:	2b00      	cmp	r3, #0
 800850c:	f000 80de 	beq.w	80086cc <HAL_UART_IRQHandler+0x22c>
 8008510:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008514:	f003 0301 	and.w	r3, r3, #1
 8008518:	2b00      	cmp	r3, #0
 800851a:	d106      	bne.n	800852a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800851c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008520:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008524:	2b00      	cmp	r3, #0
 8008526:	f000 80d1 	beq.w	80086cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800852a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800852e:	f003 0301 	and.w	r3, r3, #1
 8008532:	2b00      	cmp	r3, #0
 8008534:	d00b      	beq.n	800854e <HAL_UART_IRQHandler+0xae>
 8008536:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800853a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800853e:	2b00      	cmp	r3, #0
 8008540:	d005      	beq.n	800854e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008546:	f043 0201 	orr.w	r2, r3, #1
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800854e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008552:	f003 0304 	and.w	r3, r3, #4
 8008556:	2b00      	cmp	r3, #0
 8008558:	d00b      	beq.n	8008572 <HAL_UART_IRQHandler+0xd2>
 800855a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800855e:	f003 0301 	and.w	r3, r3, #1
 8008562:	2b00      	cmp	r3, #0
 8008564:	d005      	beq.n	8008572 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800856a:	f043 0202 	orr.w	r2, r3, #2
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008576:	f003 0302 	and.w	r3, r3, #2
 800857a:	2b00      	cmp	r3, #0
 800857c:	d00b      	beq.n	8008596 <HAL_UART_IRQHandler+0xf6>
 800857e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008582:	f003 0301 	and.w	r3, r3, #1
 8008586:	2b00      	cmp	r3, #0
 8008588:	d005      	beq.n	8008596 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800858e:	f043 0204 	orr.w	r2, r3, #4
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800859a:	f003 0308 	and.w	r3, r3, #8
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d011      	beq.n	80085c6 <HAL_UART_IRQHandler+0x126>
 80085a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80085a6:	f003 0320 	and.w	r3, r3, #32
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d105      	bne.n	80085ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80085ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80085b2:	f003 0301 	and.w	r3, r3, #1
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d005      	beq.n	80085c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085be:	f043 0208 	orr.w	r2, r3, #8
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	f000 81ed 	beq.w	80089aa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80085d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085d4:	f003 0320 	and.w	r3, r3, #32
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d008      	beq.n	80085ee <HAL_UART_IRQHandler+0x14e>
 80085dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80085e0:	f003 0320 	and.w	r3, r3, #32
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d002      	beq.n	80085ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 fd80 	bl	80090ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	695b      	ldr	r3, [r3, #20]
 80085f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085f8:	2b40      	cmp	r3, #64	; 0x40
 80085fa:	bf0c      	ite	eq
 80085fc:	2301      	moveq	r3, #1
 80085fe:	2300      	movne	r3, #0
 8008600:	b2db      	uxtb	r3, r3
 8008602:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800860a:	f003 0308 	and.w	r3, r3, #8
 800860e:	2b00      	cmp	r3, #0
 8008610:	d103      	bne.n	800861a <HAL_UART_IRQHandler+0x17a>
 8008612:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008616:	2b00      	cmp	r3, #0
 8008618:	d04f      	beq.n	80086ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 fc88 	bl	8008f30 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	695b      	ldr	r3, [r3, #20]
 8008626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800862a:	2b40      	cmp	r3, #64	; 0x40
 800862c:	d141      	bne.n	80086b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	3314      	adds	r3, #20
 8008634:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008638:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800863c:	e853 3f00 	ldrex	r3, [r3]
 8008640:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008644:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008648:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800864c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	3314      	adds	r3, #20
 8008656:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800865a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800865e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008662:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008666:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800866a:	e841 2300 	strex	r3, r2, [r1]
 800866e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008672:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008676:	2b00      	cmp	r3, #0
 8008678:	d1d9      	bne.n	800862e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800867e:	2b00      	cmp	r3, #0
 8008680:	d013      	beq.n	80086aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008686:	4a7d      	ldr	r2, [pc, #500]	; (800887c <HAL_UART_IRQHandler+0x3dc>)
 8008688:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800868e:	4618      	mov	r0, r3
 8008690:	f7fd f8d4 	bl	800583c <HAL_DMA_Abort_IT>
 8008694:	4603      	mov	r3, r0
 8008696:	2b00      	cmp	r3, #0
 8008698:	d016      	beq.n	80086c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800869e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086a0:	687a      	ldr	r2, [r7, #4]
 80086a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80086a4:	4610      	mov	r0, r2
 80086a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086a8:	e00e      	b.n	80086c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 f9ae 	bl	8008a0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086b0:	e00a      	b.n	80086c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 f9aa 	bl	8008a0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086b8:	e006      	b.n	80086c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f000 f9a6 	bl	8008a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2200      	movs	r2, #0
 80086c4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80086c6:	e170      	b.n	80089aa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086c8:	bf00      	nop
    return;
 80086ca:	e16e      	b.n	80089aa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	f040 814a 	bne.w	800896a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80086d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086da:	f003 0310 	and.w	r3, r3, #16
 80086de:	2b00      	cmp	r3, #0
 80086e0:	f000 8143 	beq.w	800896a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80086e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086e8:	f003 0310 	and.w	r3, r3, #16
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	f000 813c 	beq.w	800896a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80086f2:	2300      	movs	r3, #0
 80086f4:	60bb      	str	r3, [r7, #8]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	60bb      	str	r3, [r7, #8]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	60bb      	str	r3, [r7, #8]
 8008706:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	695b      	ldr	r3, [r3, #20]
 800870e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008712:	2b40      	cmp	r3, #64	; 0x40
 8008714:	f040 80b4 	bne.w	8008880 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008724:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008728:	2b00      	cmp	r3, #0
 800872a:	f000 8140 	beq.w	80089ae <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008732:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008736:	429a      	cmp	r2, r3
 8008738:	f080 8139 	bcs.w	80089ae <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008742:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008748:	69db      	ldr	r3, [r3, #28]
 800874a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800874e:	f000 8088 	beq.w	8008862 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	330c      	adds	r3, #12
 8008758:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008760:	e853 3f00 	ldrex	r3, [r3]
 8008764:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008768:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800876c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008770:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	330c      	adds	r3, #12
 800877a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800877e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008782:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008786:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800878a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800878e:	e841 2300 	strex	r3, r2, [r1]
 8008792:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008796:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800879a:	2b00      	cmp	r3, #0
 800879c:	d1d9      	bne.n	8008752 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	3314      	adds	r3, #20
 80087a4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80087a8:	e853 3f00 	ldrex	r3, [r3]
 80087ac:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80087ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80087b0:	f023 0301 	bic.w	r3, r3, #1
 80087b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	3314      	adds	r3, #20
 80087be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80087c2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80087c6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80087ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80087ce:	e841 2300 	strex	r3, r2, [r1]
 80087d2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80087d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d1e1      	bne.n	800879e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	3314      	adds	r3, #20
 80087e0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80087e4:	e853 3f00 	ldrex	r3, [r3]
 80087e8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80087ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80087ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	3314      	adds	r3, #20
 80087fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80087fe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008800:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008802:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008804:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008806:	e841 2300 	strex	r3, r2, [r1]
 800880a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800880c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800880e:	2b00      	cmp	r3, #0
 8008810:	d1e3      	bne.n	80087da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2220      	movs	r2, #32
 8008816:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	330c      	adds	r3, #12
 8008826:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008828:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800882a:	e853 3f00 	ldrex	r3, [r3]
 800882e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008830:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008832:	f023 0310 	bic.w	r3, r3, #16
 8008836:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	330c      	adds	r3, #12
 8008840:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008844:	65ba      	str	r2, [r7, #88]	; 0x58
 8008846:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008848:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800884a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800884c:	e841 2300 	strex	r3, r2, [r1]
 8008850:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008852:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008854:	2b00      	cmp	r3, #0
 8008856:	d1e3      	bne.n	8008820 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800885c:	4618      	mov	r0, r3
 800885e:	f7fc ff7d 	bl	800575c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800886a:	b29b      	uxth	r3, r3
 800886c:	1ad3      	subs	r3, r2, r3
 800886e:	b29b      	uxth	r3, r3
 8008870:	4619      	mov	r1, r3
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f7fa ffb2 	bl	80037dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008878:	e099      	b.n	80089ae <HAL_UART_IRQHandler+0x50e>
 800887a:	bf00      	nop
 800887c:	08008ff7 	.word	0x08008ff7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008888:	b29b      	uxth	r3, r3
 800888a:	1ad3      	subs	r3, r2, r3
 800888c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008894:	b29b      	uxth	r3, r3
 8008896:	2b00      	cmp	r3, #0
 8008898:	f000 808b 	beq.w	80089b2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800889c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	f000 8086 	beq.w	80089b2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	330c      	adds	r3, #12
 80088ac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088b0:	e853 3f00 	ldrex	r3, [r3]
 80088b4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80088b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80088bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	330c      	adds	r3, #12
 80088c6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80088ca:	647a      	str	r2, [r7, #68]	; 0x44
 80088cc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80088d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80088d2:	e841 2300 	strex	r3, r2, [r1]
 80088d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80088d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d1e3      	bne.n	80088a6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	3314      	adds	r3, #20
 80088e4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e8:	e853 3f00 	ldrex	r3, [r3]
 80088ec:	623b      	str	r3, [r7, #32]
   return(result);
 80088ee:	6a3b      	ldr	r3, [r7, #32]
 80088f0:	f023 0301 	bic.w	r3, r3, #1
 80088f4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	3314      	adds	r3, #20
 80088fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008902:	633a      	str	r2, [r7, #48]	; 0x30
 8008904:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008906:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008908:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800890a:	e841 2300 	strex	r3, r2, [r1]
 800890e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008912:	2b00      	cmp	r3, #0
 8008914:	d1e3      	bne.n	80088de <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2220      	movs	r2, #32
 800891a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2200      	movs	r2, #0
 8008922:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	330c      	adds	r3, #12
 800892a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	e853 3f00 	ldrex	r3, [r3]
 8008932:	60fb      	str	r3, [r7, #12]
   return(result);
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	f023 0310 	bic.w	r3, r3, #16
 800893a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	330c      	adds	r3, #12
 8008944:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008948:	61fa      	str	r2, [r7, #28]
 800894a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894c:	69b9      	ldr	r1, [r7, #24]
 800894e:	69fa      	ldr	r2, [r7, #28]
 8008950:	e841 2300 	strex	r3, r2, [r1]
 8008954:	617b      	str	r3, [r7, #20]
   return(result);
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d1e3      	bne.n	8008924 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800895c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008960:	4619      	mov	r1, r3
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f7fa ff3a 	bl	80037dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008968:	e023      	b.n	80089b2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800896a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800896e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008972:	2b00      	cmp	r3, #0
 8008974:	d009      	beq.n	800898a <HAL_UART_IRQHandler+0x4ea>
 8008976:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800897a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800897e:	2b00      	cmp	r3, #0
 8008980:	d003      	beq.n	800898a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f000 fb4b 	bl	800901e <UART_Transmit_IT>
    return;
 8008988:	e014      	b.n	80089b4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800898a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800898e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008992:	2b00      	cmp	r3, #0
 8008994:	d00e      	beq.n	80089b4 <HAL_UART_IRQHandler+0x514>
 8008996:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800899a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d008      	beq.n	80089b4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 fb8b 	bl	80090be <UART_EndTransmit_IT>
    return;
 80089a8:	e004      	b.n	80089b4 <HAL_UART_IRQHandler+0x514>
    return;
 80089aa:	bf00      	nop
 80089ac:	e002      	b.n	80089b4 <HAL_UART_IRQHandler+0x514>
      return;
 80089ae:	bf00      	nop
 80089b0:	e000      	b.n	80089b4 <HAL_UART_IRQHandler+0x514>
      return;
 80089b2:	bf00      	nop
  }
}
 80089b4:	37e8      	adds	r7, #232	; 0xe8
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop

080089bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80089bc:	b480      	push	{r7}
 80089be:	b083      	sub	sp, #12
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80089c4:	bf00      	nop
 80089c6:	370c      	adds	r7, #12
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr

080089d0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80089d0:	b480      	push	{r7}
 80089d2:	b083      	sub	sp, #12
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80089d8:	bf00      	nop
 80089da:	370c      	adds	r7, #12
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b083      	sub	sp, #12
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80089ec:	bf00      	nop
 80089ee:	370c      	adds	r7, #12
 80089f0:	46bd      	mov	sp, r7
 80089f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f6:	4770      	bx	lr

080089f8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b083      	sub	sp, #12
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008a00:	bf00      	nop
 8008a02:	370c      	adds	r7, #12
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr

08008a0c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b083      	sub	sp, #12
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008a14:	bf00      	nop
 8008a16:	370c      	adds	r7, #12
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr

08008a20 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b090      	sub	sp, #64	; 0x40
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a2c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d137      	bne.n	8008aac <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008a3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a3e:	2200      	movs	r2, #0
 8008a40:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008a42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	3314      	adds	r3, #20
 8008a48:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4c:	e853 3f00 	ldrex	r3, [r3]
 8008a50:	623b      	str	r3, [r7, #32]
   return(result);
 8008a52:	6a3b      	ldr	r3, [r7, #32]
 8008a54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a58:	63bb      	str	r3, [r7, #56]	; 0x38
 8008a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	3314      	adds	r3, #20
 8008a60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a62:	633a      	str	r2, [r7, #48]	; 0x30
 8008a64:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a6a:	e841 2300 	strex	r3, r2, [r1]
 8008a6e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d1e5      	bne.n	8008a42 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008a76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	330c      	adds	r3, #12
 8008a7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	e853 3f00 	ldrex	r3, [r3]
 8008a84:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a8c:	637b      	str	r3, [r7, #52]	; 0x34
 8008a8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	330c      	adds	r3, #12
 8008a94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a96:	61fa      	str	r2, [r7, #28]
 8008a98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a9a:	69b9      	ldr	r1, [r7, #24]
 8008a9c:	69fa      	ldr	r2, [r7, #28]
 8008a9e:	e841 2300 	strex	r3, r2, [r1]
 8008aa2:	617b      	str	r3, [r7, #20]
   return(result);
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d1e5      	bne.n	8008a76 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008aaa:	e002      	b.n	8008ab2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008aac:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008aae:	f7ff ff85 	bl	80089bc <HAL_UART_TxCpltCallback>
}
 8008ab2:	bf00      	nop
 8008ab4:	3740      	adds	r7, #64	; 0x40
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}

08008aba <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008aba:	b580      	push	{r7, lr}
 8008abc:	b084      	sub	sp, #16
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ac6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008ac8:	68f8      	ldr	r0, [r7, #12]
 8008aca:	f7ff ff81 	bl	80089d0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ace:	bf00      	nop
 8008ad0:	3710      	adds	r7, #16
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}

08008ad6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008ad6:	b580      	push	{r7, lr}
 8008ad8:	b09c      	sub	sp, #112	; 0x70
 8008ada:	af00      	add	r7, sp, #0
 8008adc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae2:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d172      	bne.n	8008bd8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008af2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008af4:	2200      	movs	r2, #0
 8008af6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008af8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	330c      	adds	r3, #12
 8008afe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b02:	e853 3f00 	ldrex	r3, [r3]
 8008b06:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008b08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008b0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b0e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008b10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	330c      	adds	r3, #12
 8008b16:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008b18:	65ba      	str	r2, [r7, #88]	; 0x58
 8008b1a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b1c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008b1e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008b20:	e841 2300 	strex	r3, r2, [r1]
 8008b24:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008b26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d1e5      	bne.n	8008af8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	3314      	adds	r3, #20
 8008b32:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b36:	e853 3f00 	ldrex	r3, [r3]
 8008b3a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008b3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b3e:	f023 0301 	bic.w	r3, r3, #1
 8008b42:	667b      	str	r3, [r7, #100]	; 0x64
 8008b44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	3314      	adds	r3, #20
 8008b4a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008b4c:	647a      	str	r2, [r7, #68]	; 0x44
 8008b4e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b50:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008b52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008b54:	e841 2300 	strex	r3, r2, [r1]
 8008b58:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008b5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d1e5      	bne.n	8008b2c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	3314      	adds	r3, #20
 8008b66:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b6a:	e853 3f00 	ldrex	r3, [r3]
 8008b6e:	623b      	str	r3, [r7, #32]
   return(result);
 8008b70:	6a3b      	ldr	r3, [r7, #32]
 8008b72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b76:	663b      	str	r3, [r7, #96]	; 0x60
 8008b78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	3314      	adds	r3, #20
 8008b7e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008b80:	633a      	str	r2, [r7, #48]	; 0x30
 8008b82:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b84:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b88:	e841 2300 	strex	r3, r2, [r1]
 8008b8c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d1e5      	bne.n	8008b60 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008b94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b96:	2220      	movs	r2, #32
 8008b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d119      	bne.n	8008bd8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ba4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	330c      	adds	r3, #12
 8008baa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	e853 3f00 	ldrex	r3, [r3]
 8008bb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f023 0310 	bic.w	r3, r3, #16
 8008bba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008bbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	330c      	adds	r3, #12
 8008bc2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008bc4:	61fa      	str	r2, [r7, #28]
 8008bc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc8:	69b9      	ldr	r1, [r7, #24]
 8008bca:	69fa      	ldr	r2, [r7, #28]
 8008bcc:	e841 2300 	strex	r3, r2, [r1]
 8008bd0:	617b      	str	r3, [r7, #20]
   return(result);
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d1e5      	bne.n	8008ba4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bdc:	2b01      	cmp	r3, #1
 8008bde:	d106      	bne.n	8008bee <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008be0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008be2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008be4:	4619      	mov	r1, r3
 8008be6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008be8:	f7fa fdf8 	bl	80037dc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008bec:	e002      	b.n	8008bf4 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8008bee:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008bf0:	f7ff fef8 	bl	80089e4 <HAL_UART_RxCpltCallback>
}
 8008bf4:	bf00      	nop
 8008bf6:	3770      	adds	r7, #112	; 0x70
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b084      	sub	sp, #16
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c08:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	d108      	bne.n	8008c24 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008c16:	085b      	lsrs	r3, r3, #1
 8008c18:	b29b      	uxth	r3, r3
 8008c1a:	4619      	mov	r1, r3
 8008c1c:	68f8      	ldr	r0, [r7, #12]
 8008c1e:	f7fa fddd 	bl	80037dc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008c22:	e002      	b.n	8008c2a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008c24:	68f8      	ldr	r0, [r7, #12]
 8008c26:	f7ff fee7 	bl	80089f8 <HAL_UART_RxHalfCpltCallback>
}
 8008c2a:	bf00      	nop
 8008c2c:	3710      	adds	r7, #16
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}

08008c32 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008c32:	b580      	push	{r7, lr}
 8008c34:	b084      	sub	sp, #16
 8008c36:	af00      	add	r7, sp, #0
 8008c38:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c42:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	695b      	ldr	r3, [r3, #20]
 8008c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c4e:	2b80      	cmp	r3, #128	; 0x80
 8008c50:	bf0c      	ite	eq
 8008c52:	2301      	moveq	r3, #1
 8008c54:	2300      	movne	r3, #0
 8008c56:	b2db      	uxtb	r3, r3
 8008c58:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	2b21      	cmp	r3, #33	; 0x21
 8008c64:	d108      	bne.n	8008c78 <UART_DMAError+0x46>
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d005      	beq.n	8008c78 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008c72:	68b8      	ldr	r0, [r7, #8]
 8008c74:	f000 f934 	bl	8008ee0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	695b      	ldr	r3, [r3, #20]
 8008c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c82:	2b40      	cmp	r3, #64	; 0x40
 8008c84:	bf0c      	ite	eq
 8008c86:	2301      	moveq	r3, #1
 8008c88:	2300      	movne	r3, #0
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c94:	b2db      	uxtb	r3, r3
 8008c96:	2b22      	cmp	r3, #34	; 0x22
 8008c98:	d108      	bne.n	8008cac <UART_DMAError+0x7a>
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d005      	beq.n	8008cac <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008ca6:	68b8      	ldr	r0, [r7, #8]
 8008ca8:	f000 f942 	bl	8008f30 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cb0:	f043 0210 	orr.w	r2, r3, #16
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008cb8:	68b8      	ldr	r0, [r7, #8]
 8008cba:	f7ff fea7 	bl	8008a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cbe:	bf00      	nop
 8008cc0:	3710      	adds	r7, #16
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}

08008cc6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008cc6:	b580      	push	{r7, lr}
 8008cc8:	b090      	sub	sp, #64	; 0x40
 8008cca:	af00      	add	r7, sp, #0
 8008ccc:	60f8      	str	r0, [r7, #12]
 8008cce:	60b9      	str	r1, [r7, #8]
 8008cd0:	603b      	str	r3, [r7, #0]
 8008cd2:	4613      	mov	r3, r2
 8008cd4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008cd6:	e050      	b.n	8008d7a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008cd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cde:	d04c      	beq.n	8008d7a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008ce0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d007      	beq.n	8008cf6 <UART_WaitOnFlagUntilTimeout+0x30>
 8008ce6:	f7fb ff9f 	bl	8004c28 <HAL_GetTick>
 8008cea:	4602      	mov	r2, r0
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	1ad3      	subs	r3, r2, r3
 8008cf0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	d241      	bcs.n	8008d7a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	330c      	adds	r3, #12
 8008cfc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d00:	e853 3f00 	ldrex	r3, [r3]
 8008d04:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d08:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008d0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	330c      	adds	r3, #12
 8008d14:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008d16:	637a      	str	r2, [r7, #52]	; 0x34
 8008d18:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d1a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008d1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d1e:	e841 2300 	strex	r3, r2, [r1]
 8008d22:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d1e5      	bne.n	8008cf6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	3314      	adds	r3, #20
 8008d30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	e853 3f00 	ldrex	r3, [r3]
 8008d38:	613b      	str	r3, [r7, #16]
   return(result);
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	f023 0301 	bic.w	r3, r3, #1
 8008d40:	63bb      	str	r3, [r7, #56]	; 0x38
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	3314      	adds	r3, #20
 8008d48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d4a:	623a      	str	r2, [r7, #32]
 8008d4c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d4e:	69f9      	ldr	r1, [r7, #28]
 8008d50:	6a3a      	ldr	r2, [r7, #32]
 8008d52:	e841 2300 	strex	r3, r2, [r1]
 8008d56:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d58:	69bb      	ldr	r3, [r7, #24]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d1e5      	bne.n	8008d2a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	2220      	movs	r2, #32
 8008d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2220      	movs	r2, #32
 8008d6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2200      	movs	r2, #0
 8008d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008d76:	2303      	movs	r3, #3
 8008d78:	e00f      	b.n	8008d9a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	681a      	ldr	r2, [r3, #0]
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	4013      	ands	r3, r2
 8008d84:	68ba      	ldr	r2, [r7, #8]
 8008d86:	429a      	cmp	r2, r3
 8008d88:	bf0c      	ite	eq
 8008d8a:	2301      	moveq	r3, #1
 8008d8c:	2300      	movne	r3, #0
 8008d8e:	b2db      	uxtb	r3, r3
 8008d90:	461a      	mov	r2, r3
 8008d92:	79fb      	ldrb	r3, [r7, #7]
 8008d94:	429a      	cmp	r2, r3
 8008d96:	d09f      	beq.n	8008cd8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008d98:	2300      	movs	r3, #0
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3740      	adds	r7, #64	; 0x40
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
	...

08008da4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b098      	sub	sp, #96	; 0x60
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	60f8      	str	r0, [r7, #12]
 8008dac:	60b9      	str	r1, [r7, #8]
 8008dae:	4613      	mov	r3, r2
 8008db0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008db2:	68ba      	ldr	r2, [r7, #8]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	88fa      	ldrh	r2, [r7, #6]
 8008dbc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2222      	movs	r2, #34	; 0x22
 8008dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dd0:	4a40      	ldr	r2, [pc, #256]	; (8008ed4 <UART_Start_Receive_DMA+0x130>)
 8008dd2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dd8:	4a3f      	ldr	r2, [pc, #252]	; (8008ed8 <UART_Start_Receive_DMA+0x134>)
 8008dda:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008de0:	4a3e      	ldr	r2, [pc, #248]	; (8008edc <UART_Start_Receive_DMA+0x138>)
 8008de2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008de8:	2200      	movs	r2, #0
 8008dea:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008dec:	f107 0308 	add.w	r3, r7, #8
 8008df0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	3304      	adds	r3, #4
 8008dfc:	4619      	mov	r1, r3
 8008dfe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	88fb      	ldrh	r3, [r7, #6]
 8008e04:	f7fc fc52 	bl	80056ac <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008e08:	2300      	movs	r3, #0
 8008e0a:	613b      	str	r3, [r7, #16]
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	613b      	str	r3, [r7, #16]
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	613b      	str	r3, [r7, #16]
 8008e1c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	2200      	movs	r2, #0
 8008e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	691b      	ldr	r3, [r3, #16]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d019      	beq.n	8008e62 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	330c      	adds	r3, #12
 8008e34:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e38:	e853 3f00 	ldrex	r3, [r3]
 8008e3c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008e3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e44:	65bb      	str	r3, [r7, #88]	; 0x58
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	330c      	adds	r3, #12
 8008e4c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008e4e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008e50:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e52:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008e54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008e56:	e841 2300 	strex	r3, r2, [r1]
 8008e5a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008e5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d1e5      	bne.n	8008e2e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	3314      	adds	r3, #20
 8008e68:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e6c:	e853 3f00 	ldrex	r3, [r3]
 8008e70:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e74:	f043 0301 	orr.w	r3, r3, #1
 8008e78:	657b      	str	r3, [r7, #84]	; 0x54
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	3314      	adds	r3, #20
 8008e80:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008e82:	63ba      	str	r2, [r7, #56]	; 0x38
 8008e84:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e86:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008e88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e8a:	e841 2300 	strex	r3, r2, [r1]
 8008e8e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d1e5      	bne.n	8008e62 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	3314      	adds	r3, #20
 8008e9c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e9e:	69bb      	ldr	r3, [r7, #24]
 8008ea0:	e853 3f00 	ldrex	r3, [r3]
 8008ea4:	617b      	str	r3, [r7, #20]
   return(result);
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008eac:	653b      	str	r3, [r7, #80]	; 0x50
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	3314      	adds	r3, #20
 8008eb4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008eb6:	627a      	str	r2, [r7, #36]	; 0x24
 8008eb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eba:	6a39      	ldr	r1, [r7, #32]
 8008ebc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ebe:	e841 2300 	strex	r3, r2, [r1]
 8008ec2:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ec4:	69fb      	ldr	r3, [r7, #28]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d1e5      	bne.n	8008e96 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8008eca:	2300      	movs	r3, #0
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3760      	adds	r7, #96	; 0x60
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}
 8008ed4:	08008ad7 	.word	0x08008ad7
 8008ed8:	08008bfd 	.word	0x08008bfd
 8008edc:	08008c33 	.word	0x08008c33

08008ee0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b089      	sub	sp, #36	; 0x24
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	330c      	adds	r3, #12
 8008eee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	e853 3f00 	ldrex	r3, [r3]
 8008ef6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008efe:	61fb      	str	r3, [r7, #28]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	330c      	adds	r3, #12
 8008f06:	69fa      	ldr	r2, [r7, #28]
 8008f08:	61ba      	str	r2, [r7, #24]
 8008f0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0c:	6979      	ldr	r1, [r7, #20]
 8008f0e:	69ba      	ldr	r2, [r7, #24]
 8008f10:	e841 2300 	strex	r3, r2, [r1]
 8008f14:	613b      	str	r3, [r7, #16]
   return(result);
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d1e5      	bne.n	8008ee8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2220      	movs	r2, #32
 8008f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008f24:	bf00      	nop
 8008f26:	3724      	adds	r7, #36	; 0x24
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr

08008f30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f30:	b480      	push	{r7}
 8008f32:	b095      	sub	sp, #84	; 0x54
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	330c      	adds	r3, #12
 8008f3e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f42:	e853 3f00 	ldrex	r3, [r3]
 8008f46:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f4a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008f4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	330c      	adds	r3, #12
 8008f56:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008f58:	643a      	str	r2, [r7, #64]	; 0x40
 8008f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f5c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008f5e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008f60:	e841 2300 	strex	r3, r2, [r1]
 8008f64:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d1e5      	bne.n	8008f38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	3314      	adds	r3, #20
 8008f72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f74:	6a3b      	ldr	r3, [r7, #32]
 8008f76:	e853 3f00 	ldrex	r3, [r3]
 8008f7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f7c:	69fb      	ldr	r3, [r7, #28]
 8008f7e:	f023 0301 	bic.w	r3, r3, #1
 8008f82:	64bb      	str	r3, [r7, #72]	; 0x48
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	3314      	adds	r3, #20
 8008f8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008f8c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008f8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f90:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008f92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f94:	e841 2300 	strex	r3, r2, [r1]
 8008f98:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d1e5      	bne.n	8008f6c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fa4:	2b01      	cmp	r3, #1
 8008fa6:	d119      	bne.n	8008fdc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	330c      	adds	r3, #12
 8008fae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	e853 3f00 	ldrex	r3, [r3]
 8008fb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	f023 0310 	bic.w	r3, r3, #16
 8008fbe:	647b      	str	r3, [r7, #68]	; 0x44
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	330c      	adds	r3, #12
 8008fc6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008fc8:	61ba      	str	r2, [r7, #24]
 8008fca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fcc:	6979      	ldr	r1, [r7, #20]
 8008fce:	69ba      	ldr	r2, [r7, #24]
 8008fd0:	e841 2300 	strex	r3, r2, [r1]
 8008fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8008fd6:	693b      	ldr	r3, [r7, #16]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d1e5      	bne.n	8008fa8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2220      	movs	r2, #32
 8008fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008fea:	bf00      	nop
 8008fec:	3754      	adds	r7, #84	; 0x54
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr

08008ff6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ff6:	b580      	push	{r7, lr}
 8008ff8:	b084      	sub	sp, #16
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009002:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2200      	movs	r2, #0
 8009008:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	2200      	movs	r2, #0
 800900e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009010:	68f8      	ldr	r0, [r7, #12]
 8009012:	f7ff fcfb 	bl	8008a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009016:	bf00      	nop
 8009018:	3710      	adds	r7, #16
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}

0800901e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800901e:	b480      	push	{r7}
 8009020:	b085      	sub	sp, #20
 8009022:	af00      	add	r7, sp, #0
 8009024:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800902c:	b2db      	uxtb	r3, r3
 800902e:	2b21      	cmp	r3, #33	; 0x21
 8009030:	d13e      	bne.n	80090b0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	689b      	ldr	r3, [r3, #8]
 8009036:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800903a:	d114      	bne.n	8009066 <UART_Transmit_IT+0x48>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	691b      	ldr	r3, [r3, #16]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d110      	bne.n	8009066 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6a1b      	ldr	r3, [r3, #32]
 8009048:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	881b      	ldrh	r3, [r3, #0]
 800904e:	461a      	mov	r2, r3
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009058:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6a1b      	ldr	r3, [r3, #32]
 800905e:	1c9a      	adds	r2, r3, #2
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	621a      	str	r2, [r3, #32]
 8009064:	e008      	b.n	8009078 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6a1b      	ldr	r3, [r3, #32]
 800906a:	1c59      	adds	r1, r3, #1
 800906c:	687a      	ldr	r2, [r7, #4]
 800906e:	6211      	str	r1, [r2, #32]
 8009070:	781a      	ldrb	r2, [r3, #0]
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800907c:	b29b      	uxth	r3, r3
 800907e:	3b01      	subs	r3, #1
 8009080:	b29b      	uxth	r3, r3
 8009082:	687a      	ldr	r2, [r7, #4]
 8009084:	4619      	mov	r1, r3
 8009086:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009088:	2b00      	cmp	r3, #0
 800908a:	d10f      	bne.n	80090ac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	68da      	ldr	r2, [r3, #12]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800909a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	68da      	ldr	r2, [r3, #12]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80090aa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80090ac:	2300      	movs	r3, #0
 80090ae:	e000      	b.n	80090b2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80090b0:	2302      	movs	r3, #2
  }
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	3714      	adds	r7, #20
 80090b6:	46bd      	mov	sp, r7
 80090b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090bc:	4770      	bx	lr

080090be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80090be:	b580      	push	{r7, lr}
 80090c0:	b082      	sub	sp, #8
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	68da      	ldr	r2, [r3, #12]
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80090d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2220      	movs	r2, #32
 80090da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f7ff fc6c 	bl	80089bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80090e4:	2300      	movs	r3, #0
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3708      	adds	r7, #8
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd80      	pop	{r7, pc}

080090ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80090ee:	b580      	push	{r7, lr}
 80090f0:	b08c      	sub	sp, #48	; 0x30
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	2b22      	cmp	r3, #34	; 0x22
 8009100:	f040 80ab 	bne.w	800925a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	689b      	ldr	r3, [r3, #8]
 8009108:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800910c:	d117      	bne.n	800913e <UART_Receive_IT+0x50>
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	691b      	ldr	r3, [r3, #16]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d113      	bne.n	800913e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009116:	2300      	movs	r3, #0
 8009118:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800911e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	685b      	ldr	r3, [r3, #4]
 8009126:	b29b      	uxth	r3, r3
 8009128:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800912c:	b29a      	uxth	r2, r3
 800912e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009130:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009136:	1c9a      	adds	r2, r3, #2
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	629a      	str	r2, [r3, #40]	; 0x28
 800913c:	e026      	b.n	800918c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009142:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009144:	2300      	movs	r3, #0
 8009146:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	689b      	ldr	r3, [r3, #8]
 800914c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009150:	d007      	beq.n	8009162 <UART_Receive_IT+0x74>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	689b      	ldr	r3, [r3, #8]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d10a      	bne.n	8009170 <UART_Receive_IT+0x82>
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	691b      	ldr	r3, [r3, #16]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d106      	bne.n	8009170 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	685b      	ldr	r3, [r3, #4]
 8009168:	b2da      	uxtb	r2, r3
 800916a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800916c:	701a      	strb	r2, [r3, #0]
 800916e:	e008      	b.n	8009182 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	b2db      	uxtb	r3, r3
 8009178:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800917c:	b2da      	uxtb	r2, r3
 800917e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009180:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009186:	1c5a      	adds	r2, r3, #1
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009190:	b29b      	uxth	r3, r3
 8009192:	3b01      	subs	r3, #1
 8009194:	b29b      	uxth	r3, r3
 8009196:	687a      	ldr	r2, [r7, #4]
 8009198:	4619      	mov	r1, r3
 800919a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800919c:	2b00      	cmp	r3, #0
 800919e:	d15a      	bne.n	8009256 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	68da      	ldr	r2, [r3, #12]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	f022 0220 	bic.w	r2, r2, #32
 80091ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	68da      	ldr	r2, [r3, #12]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80091be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	695a      	ldr	r2, [r3, #20]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f022 0201 	bic.w	r2, r2, #1
 80091ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2220      	movs	r2, #32
 80091d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091dc:	2b01      	cmp	r3, #1
 80091de:	d135      	bne.n	800924c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2200      	movs	r2, #0
 80091e4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	330c      	adds	r3, #12
 80091ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	e853 3f00 	ldrex	r3, [r3]
 80091f4:	613b      	str	r3, [r7, #16]
   return(result);
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	f023 0310 	bic.w	r3, r3, #16
 80091fc:	627b      	str	r3, [r7, #36]	; 0x24
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	330c      	adds	r3, #12
 8009204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009206:	623a      	str	r2, [r7, #32]
 8009208:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800920a:	69f9      	ldr	r1, [r7, #28]
 800920c:	6a3a      	ldr	r2, [r7, #32]
 800920e:	e841 2300 	strex	r3, r2, [r1]
 8009212:	61bb      	str	r3, [r7, #24]
   return(result);
 8009214:	69bb      	ldr	r3, [r7, #24]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d1e5      	bne.n	80091e6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f003 0310 	and.w	r3, r3, #16
 8009224:	2b10      	cmp	r3, #16
 8009226:	d10a      	bne.n	800923e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009228:	2300      	movs	r3, #0
 800922a:	60fb      	str	r3, [r7, #12]
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	60fb      	str	r3, [r7, #12]
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	60fb      	str	r3, [r7, #12]
 800923c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009242:	4619      	mov	r1, r3
 8009244:	6878      	ldr	r0, [r7, #4]
 8009246:	f7fa fac9 	bl	80037dc <HAL_UARTEx_RxEventCallback>
 800924a:	e002      	b.n	8009252 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f7ff fbc9 	bl	80089e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009252:	2300      	movs	r3, #0
 8009254:	e002      	b.n	800925c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009256:	2300      	movs	r3, #0
 8009258:	e000      	b.n	800925c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800925a:	2302      	movs	r3, #2
  }
}
 800925c:	4618      	mov	r0, r3
 800925e:	3730      	adds	r7, #48	; 0x30
 8009260:	46bd      	mov	sp, r7
 8009262:	bd80      	pop	{r7, pc}

08009264 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009268:	b0c0      	sub	sp, #256	; 0x100
 800926a:	af00      	add	r7, sp, #0
 800926c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	691b      	ldr	r3, [r3, #16]
 8009278:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800927c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009280:	68d9      	ldr	r1, [r3, #12]
 8009282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009286:	681a      	ldr	r2, [r3, #0]
 8009288:	ea40 0301 	orr.w	r3, r0, r1
 800928c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800928e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009292:	689a      	ldr	r2, [r3, #8]
 8009294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009298:	691b      	ldr	r3, [r3, #16]
 800929a:	431a      	orrs	r2, r3
 800929c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092a0:	695b      	ldr	r3, [r3, #20]
 80092a2:	431a      	orrs	r2, r3
 80092a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092a8:	69db      	ldr	r3, [r3, #28]
 80092aa:	4313      	orrs	r3, r2
 80092ac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80092b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	68db      	ldr	r3, [r3, #12]
 80092b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80092bc:	f021 010c 	bic.w	r1, r1, #12
 80092c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092c4:	681a      	ldr	r2, [r3, #0]
 80092c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80092ca:	430b      	orrs	r3, r1
 80092cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80092ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	695b      	ldr	r3, [r3, #20]
 80092d6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80092da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092de:	6999      	ldr	r1, [r3, #24]
 80092e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092e4:	681a      	ldr	r2, [r3, #0]
 80092e6:	ea40 0301 	orr.w	r3, r0, r1
 80092ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80092ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092f0:	681a      	ldr	r2, [r3, #0]
 80092f2:	4b8f      	ldr	r3, [pc, #572]	; (8009530 <UART_SetConfig+0x2cc>)
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d005      	beq.n	8009304 <UART_SetConfig+0xa0>
 80092f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092fc:	681a      	ldr	r2, [r3, #0]
 80092fe:	4b8d      	ldr	r3, [pc, #564]	; (8009534 <UART_SetConfig+0x2d0>)
 8009300:	429a      	cmp	r2, r3
 8009302:	d104      	bne.n	800930e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009304:	f7fd fb6e 	bl	80069e4 <HAL_RCC_GetPCLK2Freq>
 8009308:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800930c:	e003      	b.n	8009316 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800930e:	f7fd fb55 	bl	80069bc <HAL_RCC_GetPCLK1Freq>
 8009312:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800931a:	69db      	ldr	r3, [r3, #28]
 800931c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009320:	f040 810c 	bne.w	800953c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009324:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009328:	2200      	movs	r2, #0
 800932a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800932e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009332:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009336:	4622      	mov	r2, r4
 8009338:	462b      	mov	r3, r5
 800933a:	1891      	adds	r1, r2, r2
 800933c:	65b9      	str	r1, [r7, #88]	; 0x58
 800933e:	415b      	adcs	r3, r3
 8009340:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009342:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009346:	4621      	mov	r1, r4
 8009348:	eb12 0801 	adds.w	r8, r2, r1
 800934c:	4629      	mov	r1, r5
 800934e:	eb43 0901 	adc.w	r9, r3, r1
 8009352:	f04f 0200 	mov.w	r2, #0
 8009356:	f04f 0300 	mov.w	r3, #0
 800935a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800935e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009362:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009366:	4690      	mov	r8, r2
 8009368:	4699      	mov	r9, r3
 800936a:	4623      	mov	r3, r4
 800936c:	eb18 0303 	adds.w	r3, r8, r3
 8009370:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009374:	462b      	mov	r3, r5
 8009376:	eb49 0303 	adc.w	r3, r9, r3
 800937a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800937e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	2200      	movs	r2, #0
 8009386:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800938a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800938e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009392:	460b      	mov	r3, r1
 8009394:	18db      	adds	r3, r3, r3
 8009396:	653b      	str	r3, [r7, #80]	; 0x50
 8009398:	4613      	mov	r3, r2
 800939a:	eb42 0303 	adc.w	r3, r2, r3
 800939e:	657b      	str	r3, [r7, #84]	; 0x54
 80093a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80093a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80093a8:	f7f7 fc7e 	bl	8000ca8 <__aeabi_uldivmod>
 80093ac:	4602      	mov	r2, r0
 80093ae:	460b      	mov	r3, r1
 80093b0:	4b61      	ldr	r3, [pc, #388]	; (8009538 <UART_SetConfig+0x2d4>)
 80093b2:	fba3 2302 	umull	r2, r3, r3, r2
 80093b6:	095b      	lsrs	r3, r3, #5
 80093b8:	011c      	lsls	r4, r3, #4
 80093ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80093be:	2200      	movs	r2, #0
 80093c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80093c4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80093c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80093cc:	4642      	mov	r2, r8
 80093ce:	464b      	mov	r3, r9
 80093d0:	1891      	adds	r1, r2, r2
 80093d2:	64b9      	str	r1, [r7, #72]	; 0x48
 80093d4:	415b      	adcs	r3, r3
 80093d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80093d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80093dc:	4641      	mov	r1, r8
 80093de:	eb12 0a01 	adds.w	sl, r2, r1
 80093e2:	4649      	mov	r1, r9
 80093e4:	eb43 0b01 	adc.w	fp, r3, r1
 80093e8:	f04f 0200 	mov.w	r2, #0
 80093ec:	f04f 0300 	mov.w	r3, #0
 80093f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80093f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80093f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80093fc:	4692      	mov	sl, r2
 80093fe:	469b      	mov	fp, r3
 8009400:	4643      	mov	r3, r8
 8009402:	eb1a 0303 	adds.w	r3, sl, r3
 8009406:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800940a:	464b      	mov	r3, r9
 800940c:	eb4b 0303 	adc.w	r3, fp, r3
 8009410:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	2200      	movs	r2, #0
 800941c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009420:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009424:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009428:	460b      	mov	r3, r1
 800942a:	18db      	adds	r3, r3, r3
 800942c:	643b      	str	r3, [r7, #64]	; 0x40
 800942e:	4613      	mov	r3, r2
 8009430:	eb42 0303 	adc.w	r3, r2, r3
 8009434:	647b      	str	r3, [r7, #68]	; 0x44
 8009436:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800943a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800943e:	f7f7 fc33 	bl	8000ca8 <__aeabi_uldivmod>
 8009442:	4602      	mov	r2, r0
 8009444:	460b      	mov	r3, r1
 8009446:	4611      	mov	r1, r2
 8009448:	4b3b      	ldr	r3, [pc, #236]	; (8009538 <UART_SetConfig+0x2d4>)
 800944a:	fba3 2301 	umull	r2, r3, r3, r1
 800944e:	095b      	lsrs	r3, r3, #5
 8009450:	2264      	movs	r2, #100	; 0x64
 8009452:	fb02 f303 	mul.w	r3, r2, r3
 8009456:	1acb      	subs	r3, r1, r3
 8009458:	00db      	lsls	r3, r3, #3
 800945a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800945e:	4b36      	ldr	r3, [pc, #216]	; (8009538 <UART_SetConfig+0x2d4>)
 8009460:	fba3 2302 	umull	r2, r3, r3, r2
 8009464:	095b      	lsrs	r3, r3, #5
 8009466:	005b      	lsls	r3, r3, #1
 8009468:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800946c:	441c      	add	r4, r3
 800946e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009472:	2200      	movs	r2, #0
 8009474:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009478:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800947c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009480:	4642      	mov	r2, r8
 8009482:	464b      	mov	r3, r9
 8009484:	1891      	adds	r1, r2, r2
 8009486:	63b9      	str	r1, [r7, #56]	; 0x38
 8009488:	415b      	adcs	r3, r3
 800948a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800948c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009490:	4641      	mov	r1, r8
 8009492:	1851      	adds	r1, r2, r1
 8009494:	6339      	str	r1, [r7, #48]	; 0x30
 8009496:	4649      	mov	r1, r9
 8009498:	414b      	adcs	r3, r1
 800949a:	637b      	str	r3, [r7, #52]	; 0x34
 800949c:	f04f 0200 	mov.w	r2, #0
 80094a0:	f04f 0300 	mov.w	r3, #0
 80094a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80094a8:	4659      	mov	r1, fp
 80094aa:	00cb      	lsls	r3, r1, #3
 80094ac:	4651      	mov	r1, sl
 80094ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80094b2:	4651      	mov	r1, sl
 80094b4:	00ca      	lsls	r2, r1, #3
 80094b6:	4610      	mov	r0, r2
 80094b8:	4619      	mov	r1, r3
 80094ba:	4603      	mov	r3, r0
 80094bc:	4642      	mov	r2, r8
 80094be:	189b      	adds	r3, r3, r2
 80094c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80094c4:	464b      	mov	r3, r9
 80094c6:	460a      	mov	r2, r1
 80094c8:	eb42 0303 	adc.w	r3, r2, r3
 80094cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80094d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094d4:	685b      	ldr	r3, [r3, #4]
 80094d6:	2200      	movs	r2, #0
 80094d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80094dc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80094e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80094e4:	460b      	mov	r3, r1
 80094e6:	18db      	adds	r3, r3, r3
 80094e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80094ea:	4613      	mov	r3, r2
 80094ec:	eb42 0303 	adc.w	r3, r2, r3
 80094f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80094f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80094f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80094fa:	f7f7 fbd5 	bl	8000ca8 <__aeabi_uldivmod>
 80094fe:	4602      	mov	r2, r0
 8009500:	460b      	mov	r3, r1
 8009502:	4b0d      	ldr	r3, [pc, #52]	; (8009538 <UART_SetConfig+0x2d4>)
 8009504:	fba3 1302 	umull	r1, r3, r3, r2
 8009508:	095b      	lsrs	r3, r3, #5
 800950a:	2164      	movs	r1, #100	; 0x64
 800950c:	fb01 f303 	mul.w	r3, r1, r3
 8009510:	1ad3      	subs	r3, r2, r3
 8009512:	00db      	lsls	r3, r3, #3
 8009514:	3332      	adds	r3, #50	; 0x32
 8009516:	4a08      	ldr	r2, [pc, #32]	; (8009538 <UART_SetConfig+0x2d4>)
 8009518:	fba2 2303 	umull	r2, r3, r2, r3
 800951c:	095b      	lsrs	r3, r3, #5
 800951e:	f003 0207 	and.w	r2, r3, #7
 8009522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4422      	add	r2, r4
 800952a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800952c:	e106      	b.n	800973c <UART_SetConfig+0x4d8>
 800952e:	bf00      	nop
 8009530:	40011000 	.word	0x40011000
 8009534:	40011400 	.word	0x40011400
 8009538:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800953c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009540:	2200      	movs	r2, #0
 8009542:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009546:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800954a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800954e:	4642      	mov	r2, r8
 8009550:	464b      	mov	r3, r9
 8009552:	1891      	adds	r1, r2, r2
 8009554:	6239      	str	r1, [r7, #32]
 8009556:	415b      	adcs	r3, r3
 8009558:	627b      	str	r3, [r7, #36]	; 0x24
 800955a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800955e:	4641      	mov	r1, r8
 8009560:	1854      	adds	r4, r2, r1
 8009562:	4649      	mov	r1, r9
 8009564:	eb43 0501 	adc.w	r5, r3, r1
 8009568:	f04f 0200 	mov.w	r2, #0
 800956c:	f04f 0300 	mov.w	r3, #0
 8009570:	00eb      	lsls	r3, r5, #3
 8009572:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009576:	00e2      	lsls	r2, r4, #3
 8009578:	4614      	mov	r4, r2
 800957a:	461d      	mov	r5, r3
 800957c:	4643      	mov	r3, r8
 800957e:	18e3      	adds	r3, r4, r3
 8009580:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009584:	464b      	mov	r3, r9
 8009586:	eb45 0303 	adc.w	r3, r5, r3
 800958a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800958e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	2200      	movs	r2, #0
 8009596:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800959a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800959e:	f04f 0200 	mov.w	r2, #0
 80095a2:	f04f 0300 	mov.w	r3, #0
 80095a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80095aa:	4629      	mov	r1, r5
 80095ac:	008b      	lsls	r3, r1, #2
 80095ae:	4621      	mov	r1, r4
 80095b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80095b4:	4621      	mov	r1, r4
 80095b6:	008a      	lsls	r2, r1, #2
 80095b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80095bc:	f7f7 fb74 	bl	8000ca8 <__aeabi_uldivmod>
 80095c0:	4602      	mov	r2, r0
 80095c2:	460b      	mov	r3, r1
 80095c4:	4b60      	ldr	r3, [pc, #384]	; (8009748 <UART_SetConfig+0x4e4>)
 80095c6:	fba3 2302 	umull	r2, r3, r3, r2
 80095ca:	095b      	lsrs	r3, r3, #5
 80095cc:	011c      	lsls	r4, r3, #4
 80095ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80095d2:	2200      	movs	r2, #0
 80095d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80095d8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80095dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80095e0:	4642      	mov	r2, r8
 80095e2:	464b      	mov	r3, r9
 80095e4:	1891      	adds	r1, r2, r2
 80095e6:	61b9      	str	r1, [r7, #24]
 80095e8:	415b      	adcs	r3, r3
 80095ea:	61fb      	str	r3, [r7, #28]
 80095ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80095f0:	4641      	mov	r1, r8
 80095f2:	1851      	adds	r1, r2, r1
 80095f4:	6139      	str	r1, [r7, #16]
 80095f6:	4649      	mov	r1, r9
 80095f8:	414b      	adcs	r3, r1
 80095fa:	617b      	str	r3, [r7, #20]
 80095fc:	f04f 0200 	mov.w	r2, #0
 8009600:	f04f 0300 	mov.w	r3, #0
 8009604:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009608:	4659      	mov	r1, fp
 800960a:	00cb      	lsls	r3, r1, #3
 800960c:	4651      	mov	r1, sl
 800960e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009612:	4651      	mov	r1, sl
 8009614:	00ca      	lsls	r2, r1, #3
 8009616:	4610      	mov	r0, r2
 8009618:	4619      	mov	r1, r3
 800961a:	4603      	mov	r3, r0
 800961c:	4642      	mov	r2, r8
 800961e:	189b      	adds	r3, r3, r2
 8009620:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009624:	464b      	mov	r3, r9
 8009626:	460a      	mov	r2, r1
 8009628:	eb42 0303 	adc.w	r3, r2, r3
 800962c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009634:	685b      	ldr	r3, [r3, #4]
 8009636:	2200      	movs	r2, #0
 8009638:	67bb      	str	r3, [r7, #120]	; 0x78
 800963a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800963c:	f04f 0200 	mov.w	r2, #0
 8009640:	f04f 0300 	mov.w	r3, #0
 8009644:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009648:	4649      	mov	r1, r9
 800964a:	008b      	lsls	r3, r1, #2
 800964c:	4641      	mov	r1, r8
 800964e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009652:	4641      	mov	r1, r8
 8009654:	008a      	lsls	r2, r1, #2
 8009656:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800965a:	f7f7 fb25 	bl	8000ca8 <__aeabi_uldivmod>
 800965e:	4602      	mov	r2, r0
 8009660:	460b      	mov	r3, r1
 8009662:	4611      	mov	r1, r2
 8009664:	4b38      	ldr	r3, [pc, #224]	; (8009748 <UART_SetConfig+0x4e4>)
 8009666:	fba3 2301 	umull	r2, r3, r3, r1
 800966a:	095b      	lsrs	r3, r3, #5
 800966c:	2264      	movs	r2, #100	; 0x64
 800966e:	fb02 f303 	mul.w	r3, r2, r3
 8009672:	1acb      	subs	r3, r1, r3
 8009674:	011b      	lsls	r3, r3, #4
 8009676:	3332      	adds	r3, #50	; 0x32
 8009678:	4a33      	ldr	r2, [pc, #204]	; (8009748 <UART_SetConfig+0x4e4>)
 800967a:	fba2 2303 	umull	r2, r3, r2, r3
 800967e:	095b      	lsrs	r3, r3, #5
 8009680:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009684:	441c      	add	r4, r3
 8009686:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800968a:	2200      	movs	r2, #0
 800968c:	673b      	str	r3, [r7, #112]	; 0x70
 800968e:	677a      	str	r2, [r7, #116]	; 0x74
 8009690:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009694:	4642      	mov	r2, r8
 8009696:	464b      	mov	r3, r9
 8009698:	1891      	adds	r1, r2, r2
 800969a:	60b9      	str	r1, [r7, #8]
 800969c:	415b      	adcs	r3, r3
 800969e:	60fb      	str	r3, [r7, #12]
 80096a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80096a4:	4641      	mov	r1, r8
 80096a6:	1851      	adds	r1, r2, r1
 80096a8:	6039      	str	r1, [r7, #0]
 80096aa:	4649      	mov	r1, r9
 80096ac:	414b      	adcs	r3, r1
 80096ae:	607b      	str	r3, [r7, #4]
 80096b0:	f04f 0200 	mov.w	r2, #0
 80096b4:	f04f 0300 	mov.w	r3, #0
 80096b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80096bc:	4659      	mov	r1, fp
 80096be:	00cb      	lsls	r3, r1, #3
 80096c0:	4651      	mov	r1, sl
 80096c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80096c6:	4651      	mov	r1, sl
 80096c8:	00ca      	lsls	r2, r1, #3
 80096ca:	4610      	mov	r0, r2
 80096cc:	4619      	mov	r1, r3
 80096ce:	4603      	mov	r3, r0
 80096d0:	4642      	mov	r2, r8
 80096d2:	189b      	adds	r3, r3, r2
 80096d4:	66bb      	str	r3, [r7, #104]	; 0x68
 80096d6:	464b      	mov	r3, r9
 80096d8:	460a      	mov	r2, r1
 80096da:	eb42 0303 	adc.w	r3, r2, r3
 80096de:	66fb      	str	r3, [r7, #108]	; 0x6c
 80096e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096e4:	685b      	ldr	r3, [r3, #4]
 80096e6:	2200      	movs	r2, #0
 80096e8:	663b      	str	r3, [r7, #96]	; 0x60
 80096ea:	667a      	str	r2, [r7, #100]	; 0x64
 80096ec:	f04f 0200 	mov.w	r2, #0
 80096f0:	f04f 0300 	mov.w	r3, #0
 80096f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80096f8:	4649      	mov	r1, r9
 80096fa:	008b      	lsls	r3, r1, #2
 80096fc:	4641      	mov	r1, r8
 80096fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009702:	4641      	mov	r1, r8
 8009704:	008a      	lsls	r2, r1, #2
 8009706:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800970a:	f7f7 facd 	bl	8000ca8 <__aeabi_uldivmod>
 800970e:	4602      	mov	r2, r0
 8009710:	460b      	mov	r3, r1
 8009712:	4b0d      	ldr	r3, [pc, #52]	; (8009748 <UART_SetConfig+0x4e4>)
 8009714:	fba3 1302 	umull	r1, r3, r3, r2
 8009718:	095b      	lsrs	r3, r3, #5
 800971a:	2164      	movs	r1, #100	; 0x64
 800971c:	fb01 f303 	mul.w	r3, r1, r3
 8009720:	1ad3      	subs	r3, r2, r3
 8009722:	011b      	lsls	r3, r3, #4
 8009724:	3332      	adds	r3, #50	; 0x32
 8009726:	4a08      	ldr	r2, [pc, #32]	; (8009748 <UART_SetConfig+0x4e4>)
 8009728:	fba2 2303 	umull	r2, r3, r2, r3
 800972c:	095b      	lsrs	r3, r3, #5
 800972e:	f003 020f 	and.w	r2, r3, #15
 8009732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	4422      	add	r2, r4
 800973a:	609a      	str	r2, [r3, #8]
}
 800973c:	bf00      	nop
 800973e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009742:	46bd      	mov	sp, r7
 8009744:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009748:	51eb851f 	.word	0x51eb851f

0800974c <__cvt>:
 800974c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009750:	ec55 4b10 	vmov	r4, r5, d0
 8009754:	2d00      	cmp	r5, #0
 8009756:	460e      	mov	r6, r1
 8009758:	4619      	mov	r1, r3
 800975a:	462b      	mov	r3, r5
 800975c:	bfbb      	ittet	lt
 800975e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009762:	461d      	movlt	r5, r3
 8009764:	2300      	movge	r3, #0
 8009766:	232d      	movlt	r3, #45	; 0x2d
 8009768:	700b      	strb	r3, [r1, #0]
 800976a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800976c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009770:	4691      	mov	r9, r2
 8009772:	f023 0820 	bic.w	r8, r3, #32
 8009776:	bfbc      	itt	lt
 8009778:	4622      	movlt	r2, r4
 800977a:	4614      	movlt	r4, r2
 800977c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009780:	d005      	beq.n	800978e <__cvt+0x42>
 8009782:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009786:	d100      	bne.n	800978a <__cvt+0x3e>
 8009788:	3601      	adds	r6, #1
 800978a:	2102      	movs	r1, #2
 800978c:	e000      	b.n	8009790 <__cvt+0x44>
 800978e:	2103      	movs	r1, #3
 8009790:	ab03      	add	r3, sp, #12
 8009792:	9301      	str	r3, [sp, #4]
 8009794:	ab02      	add	r3, sp, #8
 8009796:	9300      	str	r3, [sp, #0]
 8009798:	ec45 4b10 	vmov	d0, r4, r5
 800979c:	4653      	mov	r3, sl
 800979e:	4632      	mov	r2, r6
 80097a0:	f000 ff46 	bl	800a630 <_dtoa_r>
 80097a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80097a8:	4607      	mov	r7, r0
 80097aa:	d102      	bne.n	80097b2 <__cvt+0x66>
 80097ac:	f019 0f01 	tst.w	r9, #1
 80097b0:	d022      	beq.n	80097f8 <__cvt+0xac>
 80097b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80097b6:	eb07 0906 	add.w	r9, r7, r6
 80097ba:	d110      	bne.n	80097de <__cvt+0x92>
 80097bc:	783b      	ldrb	r3, [r7, #0]
 80097be:	2b30      	cmp	r3, #48	; 0x30
 80097c0:	d10a      	bne.n	80097d8 <__cvt+0x8c>
 80097c2:	2200      	movs	r2, #0
 80097c4:	2300      	movs	r3, #0
 80097c6:	4620      	mov	r0, r4
 80097c8:	4629      	mov	r1, r5
 80097ca:	f7f7 f98d 	bl	8000ae8 <__aeabi_dcmpeq>
 80097ce:	b918      	cbnz	r0, 80097d8 <__cvt+0x8c>
 80097d0:	f1c6 0601 	rsb	r6, r6, #1
 80097d4:	f8ca 6000 	str.w	r6, [sl]
 80097d8:	f8da 3000 	ldr.w	r3, [sl]
 80097dc:	4499      	add	r9, r3
 80097de:	2200      	movs	r2, #0
 80097e0:	2300      	movs	r3, #0
 80097e2:	4620      	mov	r0, r4
 80097e4:	4629      	mov	r1, r5
 80097e6:	f7f7 f97f 	bl	8000ae8 <__aeabi_dcmpeq>
 80097ea:	b108      	cbz	r0, 80097f0 <__cvt+0xa4>
 80097ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80097f0:	2230      	movs	r2, #48	; 0x30
 80097f2:	9b03      	ldr	r3, [sp, #12]
 80097f4:	454b      	cmp	r3, r9
 80097f6:	d307      	bcc.n	8009808 <__cvt+0xbc>
 80097f8:	9b03      	ldr	r3, [sp, #12]
 80097fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80097fc:	1bdb      	subs	r3, r3, r7
 80097fe:	4638      	mov	r0, r7
 8009800:	6013      	str	r3, [r2, #0]
 8009802:	b004      	add	sp, #16
 8009804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009808:	1c59      	adds	r1, r3, #1
 800980a:	9103      	str	r1, [sp, #12]
 800980c:	701a      	strb	r2, [r3, #0]
 800980e:	e7f0      	b.n	80097f2 <__cvt+0xa6>

08009810 <__exponent>:
 8009810:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009812:	4603      	mov	r3, r0
 8009814:	2900      	cmp	r1, #0
 8009816:	bfb8      	it	lt
 8009818:	4249      	neglt	r1, r1
 800981a:	f803 2b02 	strb.w	r2, [r3], #2
 800981e:	bfb4      	ite	lt
 8009820:	222d      	movlt	r2, #45	; 0x2d
 8009822:	222b      	movge	r2, #43	; 0x2b
 8009824:	2909      	cmp	r1, #9
 8009826:	7042      	strb	r2, [r0, #1]
 8009828:	dd2a      	ble.n	8009880 <__exponent+0x70>
 800982a:	f10d 0207 	add.w	r2, sp, #7
 800982e:	4617      	mov	r7, r2
 8009830:	260a      	movs	r6, #10
 8009832:	4694      	mov	ip, r2
 8009834:	fb91 f5f6 	sdiv	r5, r1, r6
 8009838:	fb06 1415 	mls	r4, r6, r5, r1
 800983c:	3430      	adds	r4, #48	; 0x30
 800983e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009842:	460c      	mov	r4, r1
 8009844:	2c63      	cmp	r4, #99	; 0x63
 8009846:	f102 32ff 	add.w	r2, r2, #4294967295
 800984a:	4629      	mov	r1, r5
 800984c:	dcf1      	bgt.n	8009832 <__exponent+0x22>
 800984e:	3130      	adds	r1, #48	; 0x30
 8009850:	f1ac 0402 	sub.w	r4, ip, #2
 8009854:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009858:	1c41      	adds	r1, r0, #1
 800985a:	4622      	mov	r2, r4
 800985c:	42ba      	cmp	r2, r7
 800985e:	d30a      	bcc.n	8009876 <__exponent+0x66>
 8009860:	f10d 0209 	add.w	r2, sp, #9
 8009864:	eba2 020c 	sub.w	r2, r2, ip
 8009868:	42bc      	cmp	r4, r7
 800986a:	bf88      	it	hi
 800986c:	2200      	movhi	r2, #0
 800986e:	4413      	add	r3, r2
 8009870:	1a18      	subs	r0, r3, r0
 8009872:	b003      	add	sp, #12
 8009874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009876:	f812 5b01 	ldrb.w	r5, [r2], #1
 800987a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800987e:	e7ed      	b.n	800985c <__exponent+0x4c>
 8009880:	2330      	movs	r3, #48	; 0x30
 8009882:	3130      	adds	r1, #48	; 0x30
 8009884:	7083      	strb	r3, [r0, #2]
 8009886:	70c1      	strb	r1, [r0, #3]
 8009888:	1d03      	adds	r3, r0, #4
 800988a:	e7f1      	b.n	8009870 <__exponent+0x60>

0800988c <_printf_float>:
 800988c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009890:	ed2d 8b02 	vpush	{d8}
 8009894:	b08d      	sub	sp, #52	; 0x34
 8009896:	460c      	mov	r4, r1
 8009898:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800989c:	4616      	mov	r6, r2
 800989e:	461f      	mov	r7, r3
 80098a0:	4605      	mov	r5, r0
 80098a2:	f000 fdb7 	bl	800a414 <_localeconv_r>
 80098a6:	f8d0 a000 	ldr.w	sl, [r0]
 80098aa:	4650      	mov	r0, sl
 80098ac:	f7f6 fcf0 	bl	8000290 <strlen>
 80098b0:	2300      	movs	r3, #0
 80098b2:	930a      	str	r3, [sp, #40]	; 0x28
 80098b4:	6823      	ldr	r3, [r4, #0]
 80098b6:	9305      	str	r3, [sp, #20]
 80098b8:	f8d8 3000 	ldr.w	r3, [r8]
 80098bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80098c0:	3307      	adds	r3, #7
 80098c2:	f023 0307 	bic.w	r3, r3, #7
 80098c6:	f103 0208 	add.w	r2, r3, #8
 80098ca:	f8c8 2000 	str.w	r2, [r8]
 80098ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 80098d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80098d6:	9307      	str	r3, [sp, #28]
 80098d8:	f8cd 8018 	str.w	r8, [sp, #24]
 80098dc:	ee08 0a10 	vmov	s16, r0
 80098e0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80098e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098e8:	4b9e      	ldr	r3, [pc, #632]	; (8009b64 <_printf_float+0x2d8>)
 80098ea:	f04f 32ff 	mov.w	r2, #4294967295
 80098ee:	f7f7 f92d 	bl	8000b4c <__aeabi_dcmpun>
 80098f2:	bb88      	cbnz	r0, 8009958 <_printf_float+0xcc>
 80098f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098f8:	4b9a      	ldr	r3, [pc, #616]	; (8009b64 <_printf_float+0x2d8>)
 80098fa:	f04f 32ff 	mov.w	r2, #4294967295
 80098fe:	f7f7 f907 	bl	8000b10 <__aeabi_dcmple>
 8009902:	bb48      	cbnz	r0, 8009958 <_printf_float+0xcc>
 8009904:	2200      	movs	r2, #0
 8009906:	2300      	movs	r3, #0
 8009908:	4640      	mov	r0, r8
 800990a:	4649      	mov	r1, r9
 800990c:	f7f7 f8f6 	bl	8000afc <__aeabi_dcmplt>
 8009910:	b110      	cbz	r0, 8009918 <_printf_float+0x8c>
 8009912:	232d      	movs	r3, #45	; 0x2d
 8009914:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009918:	4a93      	ldr	r2, [pc, #588]	; (8009b68 <_printf_float+0x2dc>)
 800991a:	4b94      	ldr	r3, [pc, #592]	; (8009b6c <_printf_float+0x2e0>)
 800991c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009920:	bf94      	ite	ls
 8009922:	4690      	movls	r8, r2
 8009924:	4698      	movhi	r8, r3
 8009926:	2303      	movs	r3, #3
 8009928:	6123      	str	r3, [r4, #16]
 800992a:	9b05      	ldr	r3, [sp, #20]
 800992c:	f023 0304 	bic.w	r3, r3, #4
 8009930:	6023      	str	r3, [r4, #0]
 8009932:	f04f 0900 	mov.w	r9, #0
 8009936:	9700      	str	r7, [sp, #0]
 8009938:	4633      	mov	r3, r6
 800993a:	aa0b      	add	r2, sp, #44	; 0x2c
 800993c:	4621      	mov	r1, r4
 800993e:	4628      	mov	r0, r5
 8009940:	f000 f9da 	bl	8009cf8 <_printf_common>
 8009944:	3001      	adds	r0, #1
 8009946:	f040 8090 	bne.w	8009a6a <_printf_float+0x1de>
 800994a:	f04f 30ff 	mov.w	r0, #4294967295
 800994e:	b00d      	add	sp, #52	; 0x34
 8009950:	ecbd 8b02 	vpop	{d8}
 8009954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009958:	4642      	mov	r2, r8
 800995a:	464b      	mov	r3, r9
 800995c:	4640      	mov	r0, r8
 800995e:	4649      	mov	r1, r9
 8009960:	f7f7 f8f4 	bl	8000b4c <__aeabi_dcmpun>
 8009964:	b140      	cbz	r0, 8009978 <_printf_float+0xec>
 8009966:	464b      	mov	r3, r9
 8009968:	2b00      	cmp	r3, #0
 800996a:	bfbc      	itt	lt
 800996c:	232d      	movlt	r3, #45	; 0x2d
 800996e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009972:	4a7f      	ldr	r2, [pc, #508]	; (8009b70 <_printf_float+0x2e4>)
 8009974:	4b7f      	ldr	r3, [pc, #508]	; (8009b74 <_printf_float+0x2e8>)
 8009976:	e7d1      	b.n	800991c <_printf_float+0x90>
 8009978:	6863      	ldr	r3, [r4, #4]
 800997a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800997e:	9206      	str	r2, [sp, #24]
 8009980:	1c5a      	adds	r2, r3, #1
 8009982:	d13f      	bne.n	8009a04 <_printf_float+0x178>
 8009984:	2306      	movs	r3, #6
 8009986:	6063      	str	r3, [r4, #4]
 8009988:	9b05      	ldr	r3, [sp, #20]
 800998a:	6861      	ldr	r1, [r4, #4]
 800998c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009990:	2300      	movs	r3, #0
 8009992:	9303      	str	r3, [sp, #12]
 8009994:	ab0a      	add	r3, sp, #40	; 0x28
 8009996:	e9cd b301 	strd	fp, r3, [sp, #4]
 800999a:	ab09      	add	r3, sp, #36	; 0x24
 800999c:	ec49 8b10 	vmov	d0, r8, r9
 80099a0:	9300      	str	r3, [sp, #0]
 80099a2:	6022      	str	r2, [r4, #0]
 80099a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80099a8:	4628      	mov	r0, r5
 80099aa:	f7ff fecf 	bl	800974c <__cvt>
 80099ae:	9b06      	ldr	r3, [sp, #24]
 80099b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80099b2:	2b47      	cmp	r3, #71	; 0x47
 80099b4:	4680      	mov	r8, r0
 80099b6:	d108      	bne.n	80099ca <_printf_float+0x13e>
 80099b8:	1cc8      	adds	r0, r1, #3
 80099ba:	db02      	blt.n	80099c2 <_printf_float+0x136>
 80099bc:	6863      	ldr	r3, [r4, #4]
 80099be:	4299      	cmp	r1, r3
 80099c0:	dd41      	ble.n	8009a46 <_printf_float+0x1ba>
 80099c2:	f1ab 0302 	sub.w	r3, fp, #2
 80099c6:	fa5f fb83 	uxtb.w	fp, r3
 80099ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80099ce:	d820      	bhi.n	8009a12 <_printf_float+0x186>
 80099d0:	3901      	subs	r1, #1
 80099d2:	465a      	mov	r2, fp
 80099d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80099d8:	9109      	str	r1, [sp, #36]	; 0x24
 80099da:	f7ff ff19 	bl	8009810 <__exponent>
 80099de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099e0:	1813      	adds	r3, r2, r0
 80099e2:	2a01      	cmp	r2, #1
 80099e4:	4681      	mov	r9, r0
 80099e6:	6123      	str	r3, [r4, #16]
 80099e8:	dc02      	bgt.n	80099f0 <_printf_float+0x164>
 80099ea:	6822      	ldr	r2, [r4, #0]
 80099ec:	07d2      	lsls	r2, r2, #31
 80099ee:	d501      	bpl.n	80099f4 <_printf_float+0x168>
 80099f0:	3301      	adds	r3, #1
 80099f2:	6123      	str	r3, [r4, #16]
 80099f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d09c      	beq.n	8009936 <_printf_float+0xaa>
 80099fc:	232d      	movs	r3, #45	; 0x2d
 80099fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a02:	e798      	b.n	8009936 <_printf_float+0xaa>
 8009a04:	9a06      	ldr	r2, [sp, #24]
 8009a06:	2a47      	cmp	r2, #71	; 0x47
 8009a08:	d1be      	bne.n	8009988 <_printf_float+0xfc>
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d1bc      	bne.n	8009988 <_printf_float+0xfc>
 8009a0e:	2301      	movs	r3, #1
 8009a10:	e7b9      	b.n	8009986 <_printf_float+0xfa>
 8009a12:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009a16:	d118      	bne.n	8009a4a <_printf_float+0x1be>
 8009a18:	2900      	cmp	r1, #0
 8009a1a:	6863      	ldr	r3, [r4, #4]
 8009a1c:	dd0b      	ble.n	8009a36 <_printf_float+0x1aa>
 8009a1e:	6121      	str	r1, [r4, #16]
 8009a20:	b913      	cbnz	r3, 8009a28 <_printf_float+0x19c>
 8009a22:	6822      	ldr	r2, [r4, #0]
 8009a24:	07d0      	lsls	r0, r2, #31
 8009a26:	d502      	bpl.n	8009a2e <_printf_float+0x1a2>
 8009a28:	3301      	adds	r3, #1
 8009a2a:	440b      	add	r3, r1
 8009a2c:	6123      	str	r3, [r4, #16]
 8009a2e:	65a1      	str	r1, [r4, #88]	; 0x58
 8009a30:	f04f 0900 	mov.w	r9, #0
 8009a34:	e7de      	b.n	80099f4 <_printf_float+0x168>
 8009a36:	b913      	cbnz	r3, 8009a3e <_printf_float+0x1b2>
 8009a38:	6822      	ldr	r2, [r4, #0]
 8009a3a:	07d2      	lsls	r2, r2, #31
 8009a3c:	d501      	bpl.n	8009a42 <_printf_float+0x1b6>
 8009a3e:	3302      	adds	r3, #2
 8009a40:	e7f4      	b.n	8009a2c <_printf_float+0x1a0>
 8009a42:	2301      	movs	r3, #1
 8009a44:	e7f2      	b.n	8009a2c <_printf_float+0x1a0>
 8009a46:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009a4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a4c:	4299      	cmp	r1, r3
 8009a4e:	db05      	blt.n	8009a5c <_printf_float+0x1d0>
 8009a50:	6823      	ldr	r3, [r4, #0]
 8009a52:	6121      	str	r1, [r4, #16]
 8009a54:	07d8      	lsls	r0, r3, #31
 8009a56:	d5ea      	bpl.n	8009a2e <_printf_float+0x1a2>
 8009a58:	1c4b      	adds	r3, r1, #1
 8009a5a:	e7e7      	b.n	8009a2c <_printf_float+0x1a0>
 8009a5c:	2900      	cmp	r1, #0
 8009a5e:	bfd4      	ite	le
 8009a60:	f1c1 0202 	rsble	r2, r1, #2
 8009a64:	2201      	movgt	r2, #1
 8009a66:	4413      	add	r3, r2
 8009a68:	e7e0      	b.n	8009a2c <_printf_float+0x1a0>
 8009a6a:	6823      	ldr	r3, [r4, #0]
 8009a6c:	055a      	lsls	r2, r3, #21
 8009a6e:	d407      	bmi.n	8009a80 <_printf_float+0x1f4>
 8009a70:	6923      	ldr	r3, [r4, #16]
 8009a72:	4642      	mov	r2, r8
 8009a74:	4631      	mov	r1, r6
 8009a76:	4628      	mov	r0, r5
 8009a78:	47b8      	blx	r7
 8009a7a:	3001      	adds	r0, #1
 8009a7c:	d12c      	bne.n	8009ad8 <_printf_float+0x24c>
 8009a7e:	e764      	b.n	800994a <_printf_float+0xbe>
 8009a80:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009a84:	f240 80e0 	bls.w	8009c48 <_printf_float+0x3bc>
 8009a88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	2300      	movs	r3, #0
 8009a90:	f7f7 f82a 	bl	8000ae8 <__aeabi_dcmpeq>
 8009a94:	2800      	cmp	r0, #0
 8009a96:	d034      	beq.n	8009b02 <_printf_float+0x276>
 8009a98:	4a37      	ldr	r2, [pc, #220]	; (8009b78 <_printf_float+0x2ec>)
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	4631      	mov	r1, r6
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	47b8      	blx	r7
 8009aa2:	3001      	adds	r0, #1
 8009aa4:	f43f af51 	beq.w	800994a <_printf_float+0xbe>
 8009aa8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009aac:	429a      	cmp	r2, r3
 8009aae:	db02      	blt.n	8009ab6 <_printf_float+0x22a>
 8009ab0:	6823      	ldr	r3, [r4, #0]
 8009ab2:	07d8      	lsls	r0, r3, #31
 8009ab4:	d510      	bpl.n	8009ad8 <_printf_float+0x24c>
 8009ab6:	ee18 3a10 	vmov	r3, s16
 8009aba:	4652      	mov	r2, sl
 8009abc:	4631      	mov	r1, r6
 8009abe:	4628      	mov	r0, r5
 8009ac0:	47b8      	blx	r7
 8009ac2:	3001      	adds	r0, #1
 8009ac4:	f43f af41 	beq.w	800994a <_printf_float+0xbe>
 8009ac8:	f04f 0800 	mov.w	r8, #0
 8009acc:	f104 091a 	add.w	r9, r4, #26
 8009ad0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ad2:	3b01      	subs	r3, #1
 8009ad4:	4543      	cmp	r3, r8
 8009ad6:	dc09      	bgt.n	8009aec <_printf_float+0x260>
 8009ad8:	6823      	ldr	r3, [r4, #0]
 8009ada:	079b      	lsls	r3, r3, #30
 8009adc:	f100 8107 	bmi.w	8009cee <_printf_float+0x462>
 8009ae0:	68e0      	ldr	r0, [r4, #12]
 8009ae2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ae4:	4298      	cmp	r0, r3
 8009ae6:	bfb8      	it	lt
 8009ae8:	4618      	movlt	r0, r3
 8009aea:	e730      	b.n	800994e <_printf_float+0xc2>
 8009aec:	2301      	movs	r3, #1
 8009aee:	464a      	mov	r2, r9
 8009af0:	4631      	mov	r1, r6
 8009af2:	4628      	mov	r0, r5
 8009af4:	47b8      	blx	r7
 8009af6:	3001      	adds	r0, #1
 8009af8:	f43f af27 	beq.w	800994a <_printf_float+0xbe>
 8009afc:	f108 0801 	add.w	r8, r8, #1
 8009b00:	e7e6      	b.n	8009ad0 <_printf_float+0x244>
 8009b02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	dc39      	bgt.n	8009b7c <_printf_float+0x2f0>
 8009b08:	4a1b      	ldr	r2, [pc, #108]	; (8009b78 <_printf_float+0x2ec>)
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	4631      	mov	r1, r6
 8009b0e:	4628      	mov	r0, r5
 8009b10:	47b8      	blx	r7
 8009b12:	3001      	adds	r0, #1
 8009b14:	f43f af19 	beq.w	800994a <_printf_float+0xbe>
 8009b18:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	d102      	bne.n	8009b26 <_printf_float+0x29a>
 8009b20:	6823      	ldr	r3, [r4, #0]
 8009b22:	07d9      	lsls	r1, r3, #31
 8009b24:	d5d8      	bpl.n	8009ad8 <_printf_float+0x24c>
 8009b26:	ee18 3a10 	vmov	r3, s16
 8009b2a:	4652      	mov	r2, sl
 8009b2c:	4631      	mov	r1, r6
 8009b2e:	4628      	mov	r0, r5
 8009b30:	47b8      	blx	r7
 8009b32:	3001      	adds	r0, #1
 8009b34:	f43f af09 	beq.w	800994a <_printf_float+0xbe>
 8009b38:	f04f 0900 	mov.w	r9, #0
 8009b3c:	f104 0a1a 	add.w	sl, r4, #26
 8009b40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b42:	425b      	negs	r3, r3
 8009b44:	454b      	cmp	r3, r9
 8009b46:	dc01      	bgt.n	8009b4c <_printf_float+0x2c0>
 8009b48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b4a:	e792      	b.n	8009a72 <_printf_float+0x1e6>
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	4652      	mov	r2, sl
 8009b50:	4631      	mov	r1, r6
 8009b52:	4628      	mov	r0, r5
 8009b54:	47b8      	blx	r7
 8009b56:	3001      	adds	r0, #1
 8009b58:	f43f aef7 	beq.w	800994a <_printf_float+0xbe>
 8009b5c:	f109 0901 	add.w	r9, r9, #1
 8009b60:	e7ee      	b.n	8009b40 <_printf_float+0x2b4>
 8009b62:	bf00      	nop
 8009b64:	7fefffff 	.word	0x7fefffff
 8009b68:	0800cc64 	.word	0x0800cc64
 8009b6c:	0800cc68 	.word	0x0800cc68
 8009b70:	0800cc6c 	.word	0x0800cc6c
 8009b74:	0800cc70 	.word	0x0800cc70
 8009b78:	0800cc74 	.word	0x0800cc74
 8009b7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009b80:	429a      	cmp	r2, r3
 8009b82:	bfa8      	it	ge
 8009b84:	461a      	movge	r2, r3
 8009b86:	2a00      	cmp	r2, #0
 8009b88:	4691      	mov	r9, r2
 8009b8a:	dc37      	bgt.n	8009bfc <_printf_float+0x370>
 8009b8c:	f04f 0b00 	mov.w	fp, #0
 8009b90:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b94:	f104 021a 	add.w	r2, r4, #26
 8009b98:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009b9a:	9305      	str	r3, [sp, #20]
 8009b9c:	eba3 0309 	sub.w	r3, r3, r9
 8009ba0:	455b      	cmp	r3, fp
 8009ba2:	dc33      	bgt.n	8009c0c <_printf_float+0x380>
 8009ba4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ba8:	429a      	cmp	r2, r3
 8009baa:	db3b      	blt.n	8009c24 <_printf_float+0x398>
 8009bac:	6823      	ldr	r3, [r4, #0]
 8009bae:	07da      	lsls	r2, r3, #31
 8009bb0:	d438      	bmi.n	8009c24 <_printf_float+0x398>
 8009bb2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009bb6:	eba2 0903 	sub.w	r9, r2, r3
 8009bba:	9b05      	ldr	r3, [sp, #20]
 8009bbc:	1ad2      	subs	r2, r2, r3
 8009bbe:	4591      	cmp	r9, r2
 8009bc0:	bfa8      	it	ge
 8009bc2:	4691      	movge	r9, r2
 8009bc4:	f1b9 0f00 	cmp.w	r9, #0
 8009bc8:	dc35      	bgt.n	8009c36 <_printf_float+0x3aa>
 8009bca:	f04f 0800 	mov.w	r8, #0
 8009bce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009bd2:	f104 0a1a 	add.w	sl, r4, #26
 8009bd6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009bda:	1a9b      	subs	r3, r3, r2
 8009bdc:	eba3 0309 	sub.w	r3, r3, r9
 8009be0:	4543      	cmp	r3, r8
 8009be2:	f77f af79 	ble.w	8009ad8 <_printf_float+0x24c>
 8009be6:	2301      	movs	r3, #1
 8009be8:	4652      	mov	r2, sl
 8009bea:	4631      	mov	r1, r6
 8009bec:	4628      	mov	r0, r5
 8009bee:	47b8      	blx	r7
 8009bf0:	3001      	adds	r0, #1
 8009bf2:	f43f aeaa 	beq.w	800994a <_printf_float+0xbe>
 8009bf6:	f108 0801 	add.w	r8, r8, #1
 8009bfa:	e7ec      	b.n	8009bd6 <_printf_float+0x34a>
 8009bfc:	4613      	mov	r3, r2
 8009bfe:	4631      	mov	r1, r6
 8009c00:	4642      	mov	r2, r8
 8009c02:	4628      	mov	r0, r5
 8009c04:	47b8      	blx	r7
 8009c06:	3001      	adds	r0, #1
 8009c08:	d1c0      	bne.n	8009b8c <_printf_float+0x300>
 8009c0a:	e69e      	b.n	800994a <_printf_float+0xbe>
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	4631      	mov	r1, r6
 8009c10:	4628      	mov	r0, r5
 8009c12:	9205      	str	r2, [sp, #20]
 8009c14:	47b8      	blx	r7
 8009c16:	3001      	adds	r0, #1
 8009c18:	f43f ae97 	beq.w	800994a <_printf_float+0xbe>
 8009c1c:	9a05      	ldr	r2, [sp, #20]
 8009c1e:	f10b 0b01 	add.w	fp, fp, #1
 8009c22:	e7b9      	b.n	8009b98 <_printf_float+0x30c>
 8009c24:	ee18 3a10 	vmov	r3, s16
 8009c28:	4652      	mov	r2, sl
 8009c2a:	4631      	mov	r1, r6
 8009c2c:	4628      	mov	r0, r5
 8009c2e:	47b8      	blx	r7
 8009c30:	3001      	adds	r0, #1
 8009c32:	d1be      	bne.n	8009bb2 <_printf_float+0x326>
 8009c34:	e689      	b.n	800994a <_printf_float+0xbe>
 8009c36:	9a05      	ldr	r2, [sp, #20]
 8009c38:	464b      	mov	r3, r9
 8009c3a:	4442      	add	r2, r8
 8009c3c:	4631      	mov	r1, r6
 8009c3e:	4628      	mov	r0, r5
 8009c40:	47b8      	blx	r7
 8009c42:	3001      	adds	r0, #1
 8009c44:	d1c1      	bne.n	8009bca <_printf_float+0x33e>
 8009c46:	e680      	b.n	800994a <_printf_float+0xbe>
 8009c48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c4a:	2a01      	cmp	r2, #1
 8009c4c:	dc01      	bgt.n	8009c52 <_printf_float+0x3c6>
 8009c4e:	07db      	lsls	r3, r3, #31
 8009c50:	d53a      	bpl.n	8009cc8 <_printf_float+0x43c>
 8009c52:	2301      	movs	r3, #1
 8009c54:	4642      	mov	r2, r8
 8009c56:	4631      	mov	r1, r6
 8009c58:	4628      	mov	r0, r5
 8009c5a:	47b8      	blx	r7
 8009c5c:	3001      	adds	r0, #1
 8009c5e:	f43f ae74 	beq.w	800994a <_printf_float+0xbe>
 8009c62:	ee18 3a10 	vmov	r3, s16
 8009c66:	4652      	mov	r2, sl
 8009c68:	4631      	mov	r1, r6
 8009c6a:	4628      	mov	r0, r5
 8009c6c:	47b8      	blx	r7
 8009c6e:	3001      	adds	r0, #1
 8009c70:	f43f ae6b 	beq.w	800994a <_printf_float+0xbe>
 8009c74:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c78:	2200      	movs	r2, #0
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009c80:	f7f6 ff32 	bl	8000ae8 <__aeabi_dcmpeq>
 8009c84:	b9d8      	cbnz	r0, 8009cbe <_printf_float+0x432>
 8009c86:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009c8a:	f108 0201 	add.w	r2, r8, #1
 8009c8e:	4631      	mov	r1, r6
 8009c90:	4628      	mov	r0, r5
 8009c92:	47b8      	blx	r7
 8009c94:	3001      	adds	r0, #1
 8009c96:	d10e      	bne.n	8009cb6 <_printf_float+0x42a>
 8009c98:	e657      	b.n	800994a <_printf_float+0xbe>
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	4652      	mov	r2, sl
 8009c9e:	4631      	mov	r1, r6
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	47b8      	blx	r7
 8009ca4:	3001      	adds	r0, #1
 8009ca6:	f43f ae50 	beq.w	800994a <_printf_float+0xbe>
 8009caa:	f108 0801 	add.w	r8, r8, #1
 8009cae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cb0:	3b01      	subs	r3, #1
 8009cb2:	4543      	cmp	r3, r8
 8009cb4:	dcf1      	bgt.n	8009c9a <_printf_float+0x40e>
 8009cb6:	464b      	mov	r3, r9
 8009cb8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009cbc:	e6da      	b.n	8009a74 <_printf_float+0x1e8>
 8009cbe:	f04f 0800 	mov.w	r8, #0
 8009cc2:	f104 0a1a 	add.w	sl, r4, #26
 8009cc6:	e7f2      	b.n	8009cae <_printf_float+0x422>
 8009cc8:	2301      	movs	r3, #1
 8009cca:	4642      	mov	r2, r8
 8009ccc:	e7df      	b.n	8009c8e <_printf_float+0x402>
 8009cce:	2301      	movs	r3, #1
 8009cd0:	464a      	mov	r2, r9
 8009cd2:	4631      	mov	r1, r6
 8009cd4:	4628      	mov	r0, r5
 8009cd6:	47b8      	blx	r7
 8009cd8:	3001      	adds	r0, #1
 8009cda:	f43f ae36 	beq.w	800994a <_printf_float+0xbe>
 8009cde:	f108 0801 	add.w	r8, r8, #1
 8009ce2:	68e3      	ldr	r3, [r4, #12]
 8009ce4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009ce6:	1a5b      	subs	r3, r3, r1
 8009ce8:	4543      	cmp	r3, r8
 8009cea:	dcf0      	bgt.n	8009cce <_printf_float+0x442>
 8009cec:	e6f8      	b.n	8009ae0 <_printf_float+0x254>
 8009cee:	f04f 0800 	mov.w	r8, #0
 8009cf2:	f104 0919 	add.w	r9, r4, #25
 8009cf6:	e7f4      	b.n	8009ce2 <_printf_float+0x456>

08009cf8 <_printf_common>:
 8009cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cfc:	4616      	mov	r6, r2
 8009cfe:	4699      	mov	r9, r3
 8009d00:	688a      	ldr	r2, [r1, #8]
 8009d02:	690b      	ldr	r3, [r1, #16]
 8009d04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	bfb8      	it	lt
 8009d0c:	4613      	movlt	r3, r2
 8009d0e:	6033      	str	r3, [r6, #0]
 8009d10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009d14:	4607      	mov	r7, r0
 8009d16:	460c      	mov	r4, r1
 8009d18:	b10a      	cbz	r2, 8009d1e <_printf_common+0x26>
 8009d1a:	3301      	adds	r3, #1
 8009d1c:	6033      	str	r3, [r6, #0]
 8009d1e:	6823      	ldr	r3, [r4, #0]
 8009d20:	0699      	lsls	r1, r3, #26
 8009d22:	bf42      	ittt	mi
 8009d24:	6833      	ldrmi	r3, [r6, #0]
 8009d26:	3302      	addmi	r3, #2
 8009d28:	6033      	strmi	r3, [r6, #0]
 8009d2a:	6825      	ldr	r5, [r4, #0]
 8009d2c:	f015 0506 	ands.w	r5, r5, #6
 8009d30:	d106      	bne.n	8009d40 <_printf_common+0x48>
 8009d32:	f104 0a19 	add.w	sl, r4, #25
 8009d36:	68e3      	ldr	r3, [r4, #12]
 8009d38:	6832      	ldr	r2, [r6, #0]
 8009d3a:	1a9b      	subs	r3, r3, r2
 8009d3c:	42ab      	cmp	r3, r5
 8009d3e:	dc26      	bgt.n	8009d8e <_printf_common+0x96>
 8009d40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009d44:	1e13      	subs	r3, r2, #0
 8009d46:	6822      	ldr	r2, [r4, #0]
 8009d48:	bf18      	it	ne
 8009d4a:	2301      	movne	r3, #1
 8009d4c:	0692      	lsls	r2, r2, #26
 8009d4e:	d42b      	bmi.n	8009da8 <_printf_common+0xb0>
 8009d50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009d54:	4649      	mov	r1, r9
 8009d56:	4638      	mov	r0, r7
 8009d58:	47c0      	blx	r8
 8009d5a:	3001      	adds	r0, #1
 8009d5c:	d01e      	beq.n	8009d9c <_printf_common+0xa4>
 8009d5e:	6823      	ldr	r3, [r4, #0]
 8009d60:	6922      	ldr	r2, [r4, #16]
 8009d62:	f003 0306 	and.w	r3, r3, #6
 8009d66:	2b04      	cmp	r3, #4
 8009d68:	bf02      	ittt	eq
 8009d6a:	68e5      	ldreq	r5, [r4, #12]
 8009d6c:	6833      	ldreq	r3, [r6, #0]
 8009d6e:	1aed      	subeq	r5, r5, r3
 8009d70:	68a3      	ldr	r3, [r4, #8]
 8009d72:	bf0c      	ite	eq
 8009d74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d78:	2500      	movne	r5, #0
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	bfc4      	itt	gt
 8009d7e:	1a9b      	subgt	r3, r3, r2
 8009d80:	18ed      	addgt	r5, r5, r3
 8009d82:	2600      	movs	r6, #0
 8009d84:	341a      	adds	r4, #26
 8009d86:	42b5      	cmp	r5, r6
 8009d88:	d11a      	bne.n	8009dc0 <_printf_common+0xc8>
 8009d8a:	2000      	movs	r0, #0
 8009d8c:	e008      	b.n	8009da0 <_printf_common+0xa8>
 8009d8e:	2301      	movs	r3, #1
 8009d90:	4652      	mov	r2, sl
 8009d92:	4649      	mov	r1, r9
 8009d94:	4638      	mov	r0, r7
 8009d96:	47c0      	blx	r8
 8009d98:	3001      	adds	r0, #1
 8009d9a:	d103      	bne.n	8009da4 <_printf_common+0xac>
 8009d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009da4:	3501      	adds	r5, #1
 8009da6:	e7c6      	b.n	8009d36 <_printf_common+0x3e>
 8009da8:	18e1      	adds	r1, r4, r3
 8009daa:	1c5a      	adds	r2, r3, #1
 8009dac:	2030      	movs	r0, #48	; 0x30
 8009dae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009db2:	4422      	add	r2, r4
 8009db4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009db8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009dbc:	3302      	adds	r3, #2
 8009dbe:	e7c7      	b.n	8009d50 <_printf_common+0x58>
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	4622      	mov	r2, r4
 8009dc4:	4649      	mov	r1, r9
 8009dc6:	4638      	mov	r0, r7
 8009dc8:	47c0      	blx	r8
 8009dca:	3001      	adds	r0, #1
 8009dcc:	d0e6      	beq.n	8009d9c <_printf_common+0xa4>
 8009dce:	3601      	adds	r6, #1
 8009dd0:	e7d9      	b.n	8009d86 <_printf_common+0x8e>
	...

08009dd4 <_printf_i>:
 8009dd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009dd8:	7e0f      	ldrb	r7, [r1, #24]
 8009dda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009ddc:	2f78      	cmp	r7, #120	; 0x78
 8009dde:	4691      	mov	r9, r2
 8009de0:	4680      	mov	r8, r0
 8009de2:	460c      	mov	r4, r1
 8009de4:	469a      	mov	sl, r3
 8009de6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009dea:	d807      	bhi.n	8009dfc <_printf_i+0x28>
 8009dec:	2f62      	cmp	r7, #98	; 0x62
 8009dee:	d80a      	bhi.n	8009e06 <_printf_i+0x32>
 8009df0:	2f00      	cmp	r7, #0
 8009df2:	f000 80d4 	beq.w	8009f9e <_printf_i+0x1ca>
 8009df6:	2f58      	cmp	r7, #88	; 0x58
 8009df8:	f000 80c0 	beq.w	8009f7c <_printf_i+0x1a8>
 8009dfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009e04:	e03a      	b.n	8009e7c <_printf_i+0xa8>
 8009e06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009e0a:	2b15      	cmp	r3, #21
 8009e0c:	d8f6      	bhi.n	8009dfc <_printf_i+0x28>
 8009e0e:	a101      	add	r1, pc, #4	; (adr r1, 8009e14 <_printf_i+0x40>)
 8009e10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e14:	08009e6d 	.word	0x08009e6d
 8009e18:	08009e81 	.word	0x08009e81
 8009e1c:	08009dfd 	.word	0x08009dfd
 8009e20:	08009dfd 	.word	0x08009dfd
 8009e24:	08009dfd 	.word	0x08009dfd
 8009e28:	08009dfd 	.word	0x08009dfd
 8009e2c:	08009e81 	.word	0x08009e81
 8009e30:	08009dfd 	.word	0x08009dfd
 8009e34:	08009dfd 	.word	0x08009dfd
 8009e38:	08009dfd 	.word	0x08009dfd
 8009e3c:	08009dfd 	.word	0x08009dfd
 8009e40:	08009f85 	.word	0x08009f85
 8009e44:	08009ead 	.word	0x08009ead
 8009e48:	08009f3f 	.word	0x08009f3f
 8009e4c:	08009dfd 	.word	0x08009dfd
 8009e50:	08009dfd 	.word	0x08009dfd
 8009e54:	08009fa7 	.word	0x08009fa7
 8009e58:	08009dfd 	.word	0x08009dfd
 8009e5c:	08009ead 	.word	0x08009ead
 8009e60:	08009dfd 	.word	0x08009dfd
 8009e64:	08009dfd 	.word	0x08009dfd
 8009e68:	08009f47 	.word	0x08009f47
 8009e6c:	682b      	ldr	r3, [r5, #0]
 8009e6e:	1d1a      	adds	r2, r3, #4
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	602a      	str	r2, [r5, #0]
 8009e74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	e09f      	b.n	8009fc0 <_printf_i+0x1ec>
 8009e80:	6820      	ldr	r0, [r4, #0]
 8009e82:	682b      	ldr	r3, [r5, #0]
 8009e84:	0607      	lsls	r7, r0, #24
 8009e86:	f103 0104 	add.w	r1, r3, #4
 8009e8a:	6029      	str	r1, [r5, #0]
 8009e8c:	d501      	bpl.n	8009e92 <_printf_i+0xbe>
 8009e8e:	681e      	ldr	r6, [r3, #0]
 8009e90:	e003      	b.n	8009e9a <_printf_i+0xc6>
 8009e92:	0646      	lsls	r6, r0, #25
 8009e94:	d5fb      	bpl.n	8009e8e <_printf_i+0xba>
 8009e96:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009e9a:	2e00      	cmp	r6, #0
 8009e9c:	da03      	bge.n	8009ea6 <_printf_i+0xd2>
 8009e9e:	232d      	movs	r3, #45	; 0x2d
 8009ea0:	4276      	negs	r6, r6
 8009ea2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ea6:	485a      	ldr	r0, [pc, #360]	; (800a010 <_printf_i+0x23c>)
 8009ea8:	230a      	movs	r3, #10
 8009eaa:	e012      	b.n	8009ed2 <_printf_i+0xfe>
 8009eac:	682b      	ldr	r3, [r5, #0]
 8009eae:	6820      	ldr	r0, [r4, #0]
 8009eb0:	1d19      	adds	r1, r3, #4
 8009eb2:	6029      	str	r1, [r5, #0]
 8009eb4:	0605      	lsls	r5, r0, #24
 8009eb6:	d501      	bpl.n	8009ebc <_printf_i+0xe8>
 8009eb8:	681e      	ldr	r6, [r3, #0]
 8009eba:	e002      	b.n	8009ec2 <_printf_i+0xee>
 8009ebc:	0641      	lsls	r1, r0, #25
 8009ebe:	d5fb      	bpl.n	8009eb8 <_printf_i+0xe4>
 8009ec0:	881e      	ldrh	r6, [r3, #0]
 8009ec2:	4853      	ldr	r0, [pc, #332]	; (800a010 <_printf_i+0x23c>)
 8009ec4:	2f6f      	cmp	r7, #111	; 0x6f
 8009ec6:	bf0c      	ite	eq
 8009ec8:	2308      	moveq	r3, #8
 8009eca:	230a      	movne	r3, #10
 8009ecc:	2100      	movs	r1, #0
 8009ece:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ed2:	6865      	ldr	r5, [r4, #4]
 8009ed4:	60a5      	str	r5, [r4, #8]
 8009ed6:	2d00      	cmp	r5, #0
 8009ed8:	bfa2      	ittt	ge
 8009eda:	6821      	ldrge	r1, [r4, #0]
 8009edc:	f021 0104 	bicge.w	r1, r1, #4
 8009ee0:	6021      	strge	r1, [r4, #0]
 8009ee2:	b90e      	cbnz	r6, 8009ee8 <_printf_i+0x114>
 8009ee4:	2d00      	cmp	r5, #0
 8009ee6:	d04b      	beq.n	8009f80 <_printf_i+0x1ac>
 8009ee8:	4615      	mov	r5, r2
 8009eea:	fbb6 f1f3 	udiv	r1, r6, r3
 8009eee:	fb03 6711 	mls	r7, r3, r1, r6
 8009ef2:	5dc7      	ldrb	r7, [r0, r7]
 8009ef4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009ef8:	4637      	mov	r7, r6
 8009efa:	42bb      	cmp	r3, r7
 8009efc:	460e      	mov	r6, r1
 8009efe:	d9f4      	bls.n	8009eea <_printf_i+0x116>
 8009f00:	2b08      	cmp	r3, #8
 8009f02:	d10b      	bne.n	8009f1c <_printf_i+0x148>
 8009f04:	6823      	ldr	r3, [r4, #0]
 8009f06:	07de      	lsls	r6, r3, #31
 8009f08:	d508      	bpl.n	8009f1c <_printf_i+0x148>
 8009f0a:	6923      	ldr	r3, [r4, #16]
 8009f0c:	6861      	ldr	r1, [r4, #4]
 8009f0e:	4299      	cmp	r1, r3
 8009f10:	bfde      	ittt	le
 8009f12:	2330      	movle	r3, #48	; 0x30
 8009f14:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009f18:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009f1c:	1b52      	subs	r2, r2, r5
 8009f1e:	6122      	str	r2, [r4, #16]
 8009f20:	f8cd a000 	str.w	sl, [sp]
 8009f24:	464b      	mov	r3, r9
 8009f26:	aa03      	add	r2, sp, #12
 8009f28:	4621      	mov	r1, r4
 8009f2a:	4640      	mov	r0, r8
 8009f2c:	f7ff fee4 	bl	8009cf8 <_printf_common>
 8009f30:	3001      	adds	r0, #1
 8009f32:	d14a      	bne.n	8009fca <_printf_i+0x1f6>
 8009f34:	f04f 30ff 	mov.w	r0, #4294967295
 8009f38:	b004      	add	sp, #16
 8009f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f3e:	6823      	ldr	r3, [r4, #0]
 8009f40:	f043 0320 	orr.w	r3, r3, #32
 8009f44:	6023      	str	r3, [r4, #0]
 8009f46:	4833      	ldr	r0, [pc, #204]	; (800a014 <_printf_i+0x240>)
 8009f48:	2778      	movs	r7, #120	; 0x78
 8009f4a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009f4e:	6823      	ldr	r3, [r4, #0]
 8009f50:	6829      	ldr	r1, [r5, #0]
 8009f52:	061f      	lsls	r7, r3, #24
 8009f54:	f851 6b04 	ldr.w	r6, [r1], #4
 8009f58:	d402      	bmi.n	8009f60 <_printf_i+0x18c>
 8009f5a:	065f      	lsls	r7, r3, #25
 8009f5c:	bf48      	it	mi
 8009f5e:	b2b6      	uxthmi	r6, r6
 8009f60:	07df      	lsls	r7, r3, #31
 8009f62:	bf48      	it	mi
 8009f64:	f043 0320 	orrmi.w	r3, r3, #32
 8009f68:	6029      	str	r1, [r5, #0]
 8009f6a:	bf48      	it	mi
 8009f6c:	6023      	strmi	r3, [r4, #0]
 8009f6e:	b91e      	cbnz	r6, 8009f78 <_printf_i+0x1a4>
 8009f70:	6823      	ldr	r3, [r4, #0]
 8009f72:	f023 0320 	bic.w	r3, r3, #32
 8009f76:	6023      	str	r3, [r4, #0]
 8009f78:	2310      	movs	r3, #16
 8009f7a:	e7a7      	b.n	8009ecc <_printf_i+0xf8>
 8009f7c:	4824      	ldr	r0, [pc, #144]	; (800a010 <_printf_i+0x23c>)
 8009f7e:	e7e4      	b.n	8009f4a <_printf_i+0x176>
 8009f80:	4615      	mov	r5, r2
 8009f82:	e7bd      	b.n	8009f00 <_printf_i+0x12c>
 8009f84:	682b      	ldr	r3, [r5, #0]
 8009f86:	6826      	ldr	r6, [r4, #0]
 8009f88:	6961      	ldr	r1, [r4, #20]
 8009f8a:	1d18      	adds	r0, r3, #4
 8009f8c:	6028      	str	r0, [r5, #0]
 8009f8e:	0635      	lsls	r5, r6, #24
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	d501      	bpl.n	8009f98 <_printf_i+0x1c4>
 8009f94:	6019      	str	r1, [r3, #0]
 8009f96:	e002      	b.n	8009f9e <_printf_i+0x1ca>
 8009f98:	0670      	lsls	r0, r6, #25
 8009f9a:	d5fb      	bpl.n	8009f94 <_printf_i+0x1c0>
 8009f9c:	8019      	strh	r1, [r3, #0]
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	6123      	str	r3, [r4, #16]
 8009fa2:	4615      	mov	r5, r2
 8009fa4:	e7bc      	b.n	8009f20 <_printf_i+0x14c>
 8009fa6:	682b      	ldr	r3, [r5, #0]
 8009fa8:	1d1a      	adds	r2, r3, #4
 8009faa:	602a      	str	r2, [r5, #0]
 8009fac:	681d      	ldr	r5, [r3, #0]
 8009fae:	6862      	ldr	r2, [r4, #4]
 8009fb0:	2100      	movs	r1, #0
 8009fb2:	4628      	mov	r0, r5
 8009fb4:	f7f6 f91c 	bl	80001f0 <memchr>
 8009fb8:	b108      	cbz	r0, 8009fbe <_printf_i+0x1ea>
 8009fba:	1b40      	subs	r0, r0, r5
 8009fbc:	6060      	str	r0, [r4, #4]
 8009fbe:	6863      	ldr	r3, [r4, #4]
 8009fc0:	6123      	str	r3, [r4, #16]
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fc8:	e7aa      	b.n	8009f20 <_printf_i+0x14c>
 8009fca:	6923      	ldr	r3, [r4, #16]
 8009fcc:	462a      	mov	r2, r5
 8009fce:	4649      	mov	r1, r9
 8009fd0:	4640      	mov	r0, r8
 8009fd2:	47d0      	blx	sl
 8009fd4:	3001      	adds	r0, #1
 8009fd6:	d0ad      	beq.n	8009f34 <_printf_i+0x160>
 8009fd8:	6823      	ldr	r3, [r4, #0]
 8009fda:	079b      	lsls	r3, r3, #30
 8009fdc:	d413      	bmi.n	800a006 <_printf_i+0x232>
 8009fde:	68e0      	ldr	r0, [r4, #12]
 8009fe0:	9b03      	ldr	r3, [sp, #12]
 8009fe2:	4298      	cmp	r0, r3
 8009fe4:	bfb8      	it	lt
 8009fe6:	4618      	movlt	r0, r3
 8009fe8:	e7a6      	b.n	8009f38 <_printf_i+0x164>
 8009fea:	2301      	movs	r3, #1
 8009fec:	4632      	mov	r2, r6
 8009fee:	4649      	mov	r1, r9
 8009ff0:	4640      	mov	r0, r8
 8009ff2:	47d0      	blx	sl
 8009ff4:	3001      	adds	r0, #1
 8009ff6:	d09d      	beq.n	8009f34 <_printf_i+0x160>
 8009ff8:	3501      	adds	r5, #1
 8009ffa:	68e3      	ldr	r3, [r4, #12]
 8009ffc:	9903      	ldr	r1, [sp, #12]
 8009ffe:	1a5b      	subs	r3, r3, r1
 800a000:	42ab      	cmp	r3, r5
 800a002:	dcf2      	bgt.n	8009fea <_printf_i+0x216>
 800a004:	e7eb      	b.n	8009fde <_printf_i+0x20a>
 800a006:	2500      	movs	r5, #0
 800a008:	f104 0619 	add.w	r6, r4, #25
 800a00c:	e7f5      	b.n	8009ffa <_printf_i+0x226>
 800a00e:	bf00      	nop
 800a010:	0800cc76 	.word	0x0800cc76
 800a014:	0800cc87 	.word	0x0800cc87

0800a018 <std>:
 800a018:	2300      	movs	r3, #0
 800a01a:	b510      	push	{r4, lr}
 800a01c:	4604      	mov	r4, r0
 800a01e:	e9c0 3300 	strd	r3, r3, [r0]
 800a022:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a026:	6083      	str	r3, [r0, #8]
 800a028:	8181      	strh	r1, [r0, #12]
 800a02a:	6643      	str	r3, [r0, #100]	; 0x64
 800a02c:	81c2      	strh	r2, [r0, #14]
 800a02e:	6183      	str	r3, [r0, #24]
 800a030:	4619      	mov	r1, r3
 800a032:	2208      	movs	r2, #8
 800a034:	305c      	adds	r0, #92	; 0x5c
 800a036:	f000 f9e5 	bl	800a404 <memset>
 800a03a:	4b05      	ldr	r3, [pc, #20]	; (800a050 <std+0x38>)
 800a03c:	6263      	str	r3, [r4, #36]	; 0x24
 800a03e:	4b05      	ldr	r3, [pc, #20]	; (800a054 <std+0x3c>)
 800a040:	62a3      	str	r3, [r4, #40]	; 0x28
 800a042:	4b05      	ldr	r3, [pc, #20]	; (800a058 <std+0x40>)
 800a044:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a046:	4b05      	ldr	r3, [pc, #20]	; (800a05c <std+0x44>)
 800a048:	6224      	str	r4, [r4, #32]
 800a04a:	6323      	str	r3, [r4, #48]	; 0x30
 800a04c:	bd10      	pop	{r4, pc}
 800a04e:	bf00      	nop
 800a050:	0800a255 	.word	0x0800a255
 800a054:	0800a277 	.word	0x0800a277
 800a058:	0800a2af 	.word	0x0800a2af
 800a05c:	0800a2d3 	.word	0x0800a2d3

0800a060 <stdio_exit_handler>:
 800a060:	4a02      	ldr	r2, [pc, #8]	; (800a06c <stdio_exit_handler+0xc>)
 800a062:	4903      	ldr	r1, [pc, #12]	; (800a070 <stdio_exit_handler+0x10>)
 800a064:	4803      	ldr	r0, [pc, #12]	; (800a074 <stdio_exit_handler+0x14>)
 800a066:	f000 b869 	b.w	800a13c <_fwalk_sglue>
 800a06a:	bf00      	nop
 800a06c:	2000011c 	.word	0x2000011c
 800a070:	0800bea1 	.word	0x0800bea1
 800a074:	20000128 	.word	0x20000128

0800a078 <cleanup_stdio>:
 800a078:	6841      	ldr	r1, [r0, #4]
 800a07a:	4b0c      	ldr	r3, [pc, #48]	; (800a0ac <cleanup_stdio+0x34>)
 800a07c:	4299      	cmp	r1, r3
 800a07e:	b510      	push	{r4, lr}
 800a080:	4604      	mov	r4, r0
 800a082:	d001      	beq.n	800a088 <cleanup_stdio+0x10>
 800a084:	f001 ff0c 	bl	800bea0 <_fflush_r>
 800a088:	68a1      	ldr	r1, [r4, #8]
 800a08a:	4b09      	ldr	r3, [pc, #36]	; (800a0b0 <cleanup_stdio+0x38>)
 800a08c:	4299      	cmp	r1, r3
 800a08e:	d002      	beq.n	800a096 <cleanup_stdio+0x1e>
 800a090:	4620      	mov	r0, r4
 800a092:	f001 ff05 	bl	800bea0 <_fflush_r>
 800a096:	68e1      	ldr	r1, [r4, #12]
 800a098:	4b06      	ldr	r3, [pc, #24]	; (800a0b4 <cleanup_stdio+0x3c>)
 800a09a:	4299      	cmp	r1, r3
 800a09c:	d004      	beq.n	800a0a8 <cleanup_stdio+0x30>
 800a09e:	4620      	mov	r0, r4
 800a0a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0a4:	f001 befc 	b.w	800bea0 <_fflush_r>
 800a0a8:	bd10      	pop	{r4, pc}
 800a0aa:	bf00      	nop
 800a0ac:	20001b68 	.word	0x20001b68
 800a0b0:	20001bd0 	.word	0x20001bd0
 800a0b4:	20001c38 	.word	0x20001c38

0800a0b8 <global_stdio_init.part.0>:
 800a0b8:	b510      	push	{r4, lr}
 800a0ba:	4b0b      	ldr	r3, [pc, #44]	; (800a0e8 <global_stdio_init.part.0+0x30>)
 800a0bc:	4c0b      	ldr	r4, [pc, #44]	; (800a0ec <global_stdio_init.part.0+0x34>)
 800a0be:	4a0c      	ldr	r2, [pc, #48]	; (800a0f0 <global_stdio_init.part.0+0x38>)
 800a0c0:	601a      	str	r2, [r3, #0]
 800a0c2:	4620      	mov	r0, r4
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	2104      	movs	r1, #4
 800a0c8:	f7ff ffa6 	bl	800a018 <std>
 800a0cc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a0d0:	2201      	movs	r2, #1
 800a0d2:	2109      	movs	r1, #9
 800a0d4:	f7ff ffa0 	bl	800a018 <std>
 800a0d8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a0dc:	2202      	movs	r2, #2
 800a0de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0e2:	2112      	movs	r1, #18
 800a0e4:	f7ff bf98 	b.w	800a018 <std>
 800a0e8:	20001ca0 	.word	0x20001ca0
 800a0ec:	20001b68 	.word	0x20001b68
 800a0f0:	0800a061 	.word	0x0800a061

0800a0f4 <__sfp_lock_acquire>:
 800a0f4:	4801      	ldr	r0, [pc, #4]	; (800a0fc <__sfp_lock_acquire+0x8>)
 800a0f6:	f000 ba01 	b.w	800a4fc <__retarget_lock_acquire_recursive>
 800a0fa:	bf00      	nop
 800a0fc:	20001ca9 	.word	0x20001ca9

0800a100 <__sfp_lock_release>:
 800a100:	4801      	ldr	r0, [pc, #4]	; (800a108 <__sfp_lock_release+0x8>)
 800a102:	f000 b9fc 	b.w	800a4fe <__retarget_lock_release_recursive>
 800a106:	bf00      	nop
 800a108:	20001ca9 	.word	0x20001ca9

0800a10c <__sinit>:
 800a10c:	b510      	push	{r4, lr}
 800a10e:	4604      	mov	r4, r0
 800a110:	f7ff fff0 	bl	800a0f4 <__sfp_lock_acquire>
 800a114:	6a23      	ldr	r3, [r4, #32]
 800a116:	b11b      	cbz	r3, 800a120 <__sinit+0x14>
 800a118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a11c:	f7ff bff0 	b.w	800a100 <__sfp_lock_release>
 800a120:	4b04      	ldr	r3, [pc, #16]	; (800a134 <__sinit+0x28>)
 800a122:	6223      	str	r3, [r4, #32]
 800a124:	4b04      	ldr	r3, [pc, #16]	; (800a138 <__sinit+0x2c>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d1f5      	bne.n	800a118 <__sinit+0xc>
 800a12c:	f7ff ffc4 	bl	800a0b8 <global_stdio_init.part.0>
 800a130:	e7f2      	b.n	800a118 <__sinit+0xc>
 800a132:	bf00      	nop
 800a134:	0800a079 	.word	0x0800a079
 800a138:	20001ca0 	.word	0x20001ca0

0800a13c <_fwalk_sglue>:
 800a13c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a140:	4607      	mov	r7, r0
 800a142:	4688      	mov	r8, r1
 800a144:	4614      	mov	r4, r2
 800a146:	2600      	movs	r6, #0
 800a148:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a14c:	f1b9 0901 	subs.w	r9, r9, #1
 800a150:	d505      	bpl.n	800a15e <_fwalk_sglue+0x22>
 800a152:	6824      	ldr	r4, [r4, #0]
 800a154:	2c00      	cmp	r4, #0
 800a156:	d1f7      	bne.n	800a148 <_fwalk_sglue+0xc>
 800a158:	4630      	mov	r0, r6
 800a15a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a15e:	89ab      	ldrh	r3, [r5, #12]
 800a160:	2b01      	cmp	r3, #1
 800a162:	d907      	bls.n	800a174 <_fwalk_sglue+0x38>
 800a164:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a168:	3301      	adds	r3, #1
 800a16a:	d003      	beq.n	800a174 <_fwalk_sglue+0x38>
 800a16c:	4629      	mov	r1, r5
 800a16e:	4638      	mov	r0, r7
 800a170:	47c0      	blx	r8
 800a172:	4306      	orrs	r6, r0
 800a174:	3568      	adds	r5, #104	; 0x68
 800a176:	e7e9      	b.n	800a14c <_fwalk_sglue+0x10>

0800a178 <iprintf>:
 800a178:	b40f      	push	{r0, r1, r2, r3}
 800a17a:	b507      	push	{r0, r1, r2, lr}
 800a17c:	4906      	ldr	r1, [pc, #24]	; (800a198 <iprintf+0x20>)
 800a17e:	ab04      	add	r3, sp, #16
 800a180:	6808      	ldr	r0, [r1, #0]
 800a182:	f853 2b04 	ldr.w	r2, [r3], #4
 800a186:	6881      	ldr	r1, [r0, #8]
 800a188:	9301      	str	r3, [sp, #4]
 800a18a:	f001 fce9 	bl	800bb60 <_vfiprintf_r>
 800a18e:	b003      	add	sp, #12
 800a190:	f85d eb04 	ldr.w	lr, [sp], #4
 800a194:	b004      	add	sp, #16
 800a196:	4770      	bx	lr
 800a198:	20000174 	.word	0x20000174

0800a19c <_puts_r>:
 800a19c:	6a03      	ldr	r3, [r0, #32]
 800a19e:	b570      	push	{r4, r5, r6, lr}
 800a1a0:	6884      	ldr	r4, [r0, #8]
 800a1a2:	4605      	mov	r5, r0
 800a1a4:	460e      	mov	r6, r1
 800a1a6:	b90b      	cbnz	r3, 800a1ac <_puts_r+0x10>
 800a1a8:	f7ff ffb0 	bl	800a10c <__sinit>
 800a1ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1ae:	07db      	lsls	r3, r3, #31
 800a1b0:	d405      	bmi.n	800a1be <_puts_r+0x22>
 800a1b2:	89a3      	ldrh	r3, [r4, #12]
 800a1b4:	0598      	lsls	r0, r3, #22
 800a1b6:	d402      	bmi.n	800a1be <_puts_r+0x22>
 800a1b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1ba:	f000 f99f 	bl	800a4fc <__retarget_lock_acquire_recursive>
 800a1be:	89a3      	ldrh	r3, [r4, #12]
 800a1c0:	0719      	lsls	r1, r3, #28
 800a1c2:	d513      	bpl.n	800a1ec <_puts_r+0x50>
 800a1c4:	6923      	ldr	r3, [r4, #16]
 800a1c6:	b18b      	cbz	r3, 800a1ec <_puts_r+0x50>
 800a1c8:	3e01      	subs	r6, #1
 800a1ca:	68a3      	ldr	r3, [r4, #8]
 800a1cc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a1d0:	3b01      	subs	r3, #1
 800a1d2:	60a3      	str	r3, [r4, #8]
 800a1d4:	b9e9      	cbnz	r1, 800a212 <_puts_r+0x76>
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	da2e      	bge.n	800a238 <_puts_r+0x9c>
 800a1da:	4622      	mov	r2, r4
 800a1dc:	210a      	movs	r1, #10
 800a1de:	4628      	mov	r0, r5
 800a1e0:	f000 f87b 	bl	800a2da <__swbuf_r>
 800a1e4:	3001      	adds	r0, #1
 800a1e6:	d007      	beq.n	800a1f8 <_puts_r+0x5c>
 800a1e8:	250a      	movs	r5, #10
 800a1ea:	e007      	b.n	800a1fc <_puts_r+0x60>
 800a1ec:	4621      	mov	r1, r4
 800a1ee:	4628      	mov	r0, r5
 800a1f0:	f000 f8b0 	bl	800a354 <__swsetup_r>
 800a1f4:	2800      	cmp	r0, #0
 800a1f6:	d0e7      	beq.n	800a1c8 <_puts_r+0x2c>
 800a1f8:	f04f 35ff 	mov.w	r5, #4294967295
 800a1fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1fe:	07da      	lsls	r2, r3, #31
 800a200:	d405      	bmi.n	800a20e <_puts_r+0x72>
 800a202:	89a3      	ldrh	r3, [r4, #12]
 800a204:	059b      	lsls	r3, r3, #22
 800a206:	d402      	bmi.n	800a20e <_puts_r+0x72>
 800a208:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a20a:	f000 f978 	bl	800a4fe <__retarget_lock_release_recursive>
 800a20e:	4628      	mov	r0, r5
 800a210:	bd70      	pop	{r4, r5, r6, pc}
 800a212:	2b00      	cmp	r3, #0
 800a214:	da04      	bge.n	800a220 <_puts_r+0x84>
 800a216:	69a2      	ldr	r2, [r4, #24]
 800a218:	429a      	cmp	r2, r3
 800a21a:	dc06      	bgt.n	800a22a <_puts_r+0x8e>
 800a21c:	290a      	cmp	r1, #10
 800a21e:	d004      	beq.n	800a22a <_puts_r+0x8e>
 800a220:	6823      	ldr	r3, [r4, #0]
 800a222:	1c5a      	adds	r2, r3, #1
 800a224:	6022      	str	r2, [r4, #0]
 800a226:	7019      	strb	r1, [r3, #0]
 800a228:	e7cf      	b.n	800a1ca <_puts_r+0x2e>
 800a22a:	4622      	mov	r2, r4
 800a22c:	4628      	mov	r0, r5
 800a22e:	f000 f854 	bl	800a2da <__swbuf_r>
 800a232:	3001      	adds	r0, #1
 800a234:	d1c9      	bne.n	800a1ca <_puts_r+0x2e>
 800a236:	e7df      	b.n	800a1f8 <_puts_r+0x5c>
 800a238:	6823      	ldr	r3, [r4, #0]
 800a23a:	250a      	movs	r5, #10
 800a23c:	1c5a      	adds	r2, r3, #1
 800a23e:	6022      	str	r2, [r4, #0]
 800a240:	701d      	strb	r5, [r3, #0]
 800a242:	e7db      	b.n	800a1fc <_puts_r+0x60>

0800a244 <puts>:
 800a244:	4b02      	ldr	r3, [pc, #8]	; (800a250 <puts+0xc>)
 800a246:	4601      	mov	r1, r0
 800a248:	6818      	ldr	r0, [r3, #0]
 800a24a:	f7ff bfa7 	b.w	800a19c <_puts_r>
 800a24e:	bf00      	nop
 800a250:	20000174 	.word	0x20000174

0800a254 <__sread>:
 800a254:	b510      	push	{r4, lr}
 800a256:	460c      	mov	r4, r1
 800a258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a25c:	f000 f900 	bl	800a460 <_read_r>
 800a260:	2800      	cmp	r0, #0
 800a262:	bfab      	itete	ge
 800a264:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a266:	89a3      	ldrhlt	r3, [r4, #12]
 800a268:	181b      	addge	r3, r3, r0
 800a26a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a26e:	bfac      	ite	ge
 800a270:	6563      	strge	r3, [r4, #84]	; 0x54
 800a272:	81a3      	strhlt	r3, [r4, #12]
 800a274:	bd10      	pop	{r4, pc}

0800a276 <__swrite>:
 800a276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a27a:	461f      	mov	r7, r3
 800a27c:	898b      	ldrh	r3, [r1, #12]
 800a27e:	05db      	lsls	r3, r3, #23
 800a280:	4605      	mov	r5, r0
 800a282:	460c      	mov	r4, r1
 800a284:	4616      	mov	r6, r2
 800a286:	d505      	bpl.n	800a294 <__swrite+0x1e>
 800a288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a28c:	2302      	movs	r3, #2
 800a28e:	2200      	movs	r2, #0
 800a290:	f000 f8d4 	bl	800a43c <_lseek_r>
 800a294:	89a3      	ldrh	r3, [r4, #12]
 800a296:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a29a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a29e:	81a3      	strh	r3, [r4, #12]
 800a2a0:	4632      	mov	r2, r6
 800a2a2:	463b      	mov	r3, r7
 800a2a4:	4628      	mov	r0, r5
 800a2a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2aa:	f000 b8eb 	b.w	800a484 <_write_r>

0800a2ae <__sseek>:
 800a2ae:	b510      	push	{r4, lr}
 800a2b0:	460c      	mov	r4, r1
 800a2b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2b6:	f000 f8c1 	bl	800a43c <_lseek_r>
 800a2ba:	1c43      	adds	r3, r0, #1
 800a2bc:	89a3      	ldrh	r3, [r4, #12]
 800a2be:	bf15      	itete	ne
 800a2c0:	6560      	strne	r0, [r4, #84]	; 0x54
 800a2c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a2c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a2ca:	81a3      	strheq	r3, [r4, #12]
 800a2cc:	bf18      	it	ne
 800a2ce:	81a3      	strhne	r3, [r4, #12]
 800a2d0:	bd10      	pop	{r4, pc}

0800a2d2 <__sclose>:
 800a2d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2d6:	f000 b8a1 	b.w	800a41c <_close_r>

0800a2da <__swbuf_r>:
 800a2da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2dc:	460e      	mov	r6, r1
 800a2de:	4614      	mov	r4, r2
 800a2e0:	4605      	mov	r5, r0
 800a2e2:	b118      	cbz	r0, 800a2ec <__swbuf_r+0x12>
 800a2e4:	6a03      	ldr	r3, [r0, #32]
 800a2e6:	b90b      	cbnz	r3, 800a2ec <__swbuf_r+0x12>
 800a2e8:	f7ff ff10 	bl	800a10c <__sinit>
 800a2ec:	69a3      	ldr	r3, [r4, #24]
 800a2ee:	60a3      	str	r3, [r4, #8]
 800a2f0:	89a3      	ldrh	r3, [r4, #12]
 800a2f2:	071a      	lsls	r2, r3, #28
 800a2f4:	d525      	bpl.n	800a342 <__swbuf_r+0x68>
 800a2f6:	6923      	ldr	r3, [r4, #16]
 800a2f8:	b31b      	cbz	r3, 800a342 <__swbuf_r+0x68>
 800a2fa:	6823      	ldr	r3, [r4, #0]
 800a2fc:	6922      	ldr	r2, [r4, #16]
 800a2fe:	1a98      	subs	r0, r3, r2
 800a300:	6963      	ldr	r3, [r4, #20]
 800a302:	b2f6      	uxtb	r6, r6
 800a304:	4283      	cmp	r3, r0
 800a306:	4637      	mov	r7, r6
 800a308:	dc04      	bgt.n	800a314 <__swbuf_r+0x3a>
 800a30a:	4621      	mov	r1, r4
 800a30c:	4628      	mov	r0, r5
 800a30e:	f001 fdc7 	bl	800bea0 <_fflush_r>
 800a312:	b9e0      	cbnz	r0, 800a34e <__swbuf_r+0x74>
 800a314:	68a3      	ldr	r3, [r4, #8]
 800a316:	3b01      	subs	r3, #1
 800a318:	60a3      	str	r3, [r4, #8]
 800a31a:	6823      	ldr	r3, [r4, #0]
 800a31c:	1c5a      	adds	r2, r3, #1
 800a31e:	6022      	str	r2, [r4, #0]
 800a320:	701e      	strb	r6, [r3, #0]
 800a322:	6962      	ldr	r2, [r4, #20]
 800a324:	1c43      	adds	r3, r0, #1
 800a326:	429a      	cmp	r2, r3
 800a328:	d004      	beq.n	800a334 <__swbuf_r+0x5a>
 800a32a:	89a3      	ldrh	r3, [r4, #12]
 800a32c:	07db      	lsls	r3, r3, #31
 800a32e:	d506      	bpl.n	800a33e <__swbuf_r+0x64>
 800a330:	2e0a      	cmp	r6, #10
 800a332:	d104      	bne.n	800a33e <__swbuf_r+0x64>
 800a334:	4621      	mov	r1, r4
 800a336:	4628      	mov	r0, r5
 800a338:	f001 fdb2 	bl	800bea0 <_fflush_r>
 800a33c:	b938      	cbnz	r0, 800a34e <__swbuf_r+0x74>
 800a33e:	4638      	mov	r0, r7
 800a340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a342:	4621      	mov	r1, r4
 800a344:	4628      	mov	r0, r5
 800a346:	f000 f805 	bl	800a354 <__swsetup_r>
 800a34a:	2800      	cmp	r0, #0
 800a34c:	d0d5      	beq.n	800a2fa <__swbuf_r+0x20>
 800a34e:	f04f 37ff 	mov.w	r7, #4294967295
 800a352:	e7f4      	b.n	800a33e <__swbuf_r+0x64>

0800a354 <__swsetup_r>:
 800a354:	b538      	push	{r3, r4, r5, lr}
 800a356:	4b2a      	ldr	r3, [pc, #168]	; (800a400 <__swsetup_r+0xac>)
 800a358:	4605      	mov	r5, r0
 800a35a:	6818      	ldr	r0, [r3, #0]
 800a35c:	460c      	mov	r4, r1
 800a35e:	b118      	cbz	r0, 800a368 <__swsetup_r+0x14>
 800a360:	6a03      	ldr	r3, [r0, #32]
 800a362:	b90b      	cbnz	r3, 800a368 <__swsetup_r+0x14>
 800a364:	f7ff fed2 	bl	800a10c <__sinit>
 800a368:	89a3      	ldrh	r3, [r4, #12]
 800a36a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a36e:	0718      	lsls	r0, r3, #28
 800a370:	d422      	bmi.n	800a3b8 <__swsetup_r+0x64>
 800a372:	06d9      	lsls	r1, r3, #27
 800a374:	d407      	bmi.n	800a386 <__swsetup_r+0x32>
 800a376:	2309      	movs	r3, #9
 800a378:	602b      	str	r3, [r5, #0]
 800a37a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a37e:	81a3      	strh	r3, [r4, #12]
 800a380:	f04f 30ff 	mov.w	r0, #4294967295
 800a384:	e034      	b.n	800a3f0 <__swsetup_r+0x9c>
 800a386:	0758      	lsls	r0, r3, #29
 800a388:	d512      	bpl.n	800a3b0 <__swsetup_r+0x5c>
 800a38a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a38c:	b141      	cbz	r1, 800a3a0 <__swsetup_r+0x4c>
 800a38e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a392:	4299      	cmp	r1, r3
 800a394:	d002      	beq.n	800a39c <__swsetup_r+0x48>
 800a396:	4628      	mov	r0, r5
 800a398:	f000 ff3c 	bl	800b214 <_free_r>
 800a39c:	2300      	movs	r3, #0
 800a39e:	6363      	str	r3, [r4, #52]	; 0x34
 800a3a0:	89a3      	ldrh	r3, [r4, #12]
 800a3a2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a3a6:	81a3      	strh	r3, [r4, #12]
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	6063      	str	r3, [r4, #4]
 800a3ac:	6923      	ldr	r3, [r4, #16]
 800a3ae:	6023      	str	r3, [r4, #0]
 800a3b0:	89a3      	ldrh	r3, [r4, #12]
 800a3b2:	f043 0308 	orr.w	r3, r3, #8
 800a3b6:	81a3      	strh	r3, [r4, #12]
 800a3b8:	6923      	ldr	r3, [r4, #16]
 800a3ba:	b94b      	cbnz	r3, 800a3d0 <__swsetup_r+0x7c>
 800a3bc:	89a3      	ldrh	r3, [r4, #12]
 800a3be:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a3c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3c6:	d003      	beq.n	800a3d0 <__swsetup_r+0x7c>
 800a3c8:	4621      	mov	r1, r4
 800a3ca:	4628      	mov	r0, r5
 800a3cc:	f001 fdb6 	bl	800bf3c <__smakebuf_r>
 800a3d0:	89a0      	ldrh	r0, [r4, #12]
 800a3d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a3d6:	f010 0301 	ands.w	r3, r0, #1
 800a3da:	d00a      	beq.n	800a3f2 <__swsetup_r+0x9e>
 800a3dc:	2300      	movs	r3, #0
 800a3de:	60a3      	str	r3, [r4, #8]
 800a3e0:	6963      	ldr	r3, [r4, #20]
 800a3e2:	425b      	negs	r3, r3
 800a3e4:	61a3      	str	r3, [r4, #24]
 800a3e6:	6923      	ldr	r3, [r4, #16]
 800a3e8:	b943      	cbnz	r3, 800a3fc <__swsetup_r+0xa8>
 800a3ea:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a3ee:	d1c4      	bne.n	800a37a <__swsetup_r+0x26>
 800a3f0:	bd38      	pop	{r3, r4, r5, pc}
 800a3f2:	0781      	lsls	r1, r0, #30
 800a3f4:	bf58      	it	pl
 800a3f6:	6963      	ldrpl	r3, [r4, #20]
 800a3f8:	60a3      	str	r3, [r4, #8]
 800a3fa:	e7f4      	b.n	800a3e6 <__swsetup_r+0x92>
 800a3fc:	2000      	movs	r0, #0
 800a3fe:	e7f7      	b.n	800a3f0 <__swsetup_r+0x9c>
 800a400:	20000174 	.word	0x20000174

0800a404 <memset>:
 800a404:	4402      	add	r2, r0
 800a406:	4603      	mov	r3, r0
 800a408:	4293      	cmp	r3, r2
 800a40a:	d100      	bne.n	800a40e <memset+0xa>
 800a40c:	4770      	bx	lr
 800a40e:	f803 1b01 	strb.w	r1, [r3], #1
 800a412:	e7f9      	b.n	800a408 <memset+0x4>

0800a414 <_localeconv_r>:
 800a414:	4800      	ldr	r0, [pc, #0]	; (800a418 <_localeconv_r+0x4>)
 800a416:	4770      	bx	lr
 800a418:	20000268 	.word	0x20000268

0800a41c <_close_r>:
 800a41c:	b538      	push	{r3, r4, r5, lr}
 800a41e:	4d06      	ldr	r5, [pc, #24]	; (800a438 <_close_r+0x1c>)
 800a420:	2300      	movs	r3, #0
 800a422:	4604      	mov	r4, r0
 800a424:	4608      	mov	r0, r1
 800a426:	602b      	str	r3, [r5, #0]
 800a428:	f7fa f945 	bl	80046b6 <_close>
 800a42c:	1c43      	adds	r3, r0, #1
 800a42e:	d102      	bne.n	800a436 <_close_r+0x1a>
 800a430:	682b      	ldr	r3, [r5, #0]
 800a432:	b103      	cbz	r3, 800a436 <_close_r+0x1a>
 800a434:	6023      	str	r3, [r4, #0]
 800a436:	bd38      	pop	{r3, r4, r5, pc}
 800a438:	20001ca4 	.word	0x20001ca4

0800a43c <_lseek_r>:
 800a43c:	b538      	push	{r3, r4, r5, lr}
 800a43e:	4d07      	ldr	r5, [pc, #28]	; (800a45c <_lseek_r+0x20>)
 800a440:	4604      	mov	r4, r0
 800a442:	4608      	mov	r0, r1
 800a444:	4611      	mov	r1, r2
 800a446:	2200      	movs	r2, #0
 800a448:	602a      	str	r2, [r5, #0]
 800a44a:	461a      	mov	r2, r3
 800a44c:	f7fa f95a 	bl	8004704 <_lseek>
 800a450:	1c43      	adds	r3, r0, #1
 800a452:	d102      	bne.n	800a45a <_lseek_r+0x1e>
 800a454:	682b      	ldr	r3, [r5, #0]
 800a456:	b103      	cbz	r3, 800a45a <_lseek_r+0x1e>
 800a458:	6023      	str	r3, [r4, #0]
 800a45a:	bd38      	pop	{r3, r4, r5, pc}
 800a45c:	20001ca4 	.word	0x20001ca4

0800a460 <_read_r>:
 800a460:	b538      	push	{r3, r4, r5, lr}
 800a462:	4d07      	ldr	r5, [pc, #28]	; (800a480 <_read_r+0x20>)
 800a464:	4604      	mov	r4, r0
 800a466:	4608      	mov	r0, r1
 800a468:	4611      	mov	r1, r2
 800a46a:	2200      	movs	r2, #0
 800a46c:	602a      	str	r2, [r5, #0]
 800a46e:	461a      	mov	r2, r3
 800a470:	f7fa f8e8 	bl	8004644 <_read>
 800a474:	1c43      	adds	r3, r0, #1
 800a476:	d102      	bne.n	800a47e <_read_r+0x1e>
 800a478:	682b      	ldr	r3, [r5, #0]
 800a47a:	b103      	cbz	r3, 800a47e <_read_r+0x1e>
 800a47c:	6023      	str	r3, [r4, #0]
 800a47e:	bd38      	pop	{r3, r4, r5, pc}
 800a480:	20001ca4 	.word	0x20001ca4

0800a484 <_write_r>:
 800a484:	b538      	push	{r3, r4, r5, lr}
 800a486:	4d07      	ldr	r5, [pc, #28]	; (800a4a4 <_write_r+0x20>)
 800a488:	4604      	mov	r4, r0
 800a48a:	4608      	mov	r0, r1
 800a48c:	4611      	mov	r1, r2
 800a48e:	2200      	movs	r2, #0
 800a490:	602a      	str	r2, [r5, #0]
 800a492:	461a      	mov	r2, r3
 800a494:	f7fa f8f3 	bl	800467e <_write>
 800a498:	1c43      	adds	r3, r0, #1
 800a49a:	d102      	bne.n	800a4a2 <_write_r+0x1e>
 800a49c:	682b      	ldr	r3, [r5, #0]
 800a49e:	b103      	cbz	r3, 800a4a2 <_write_r+0x1e>
 800a4a0:	6023      	str	r3, [r4, #0]
 800a4a2:	bd38      	pop	{r3, r4, r5, pc}
 800a4a4:	20001ca4 	.word	0x20001ca4

0800a4a8 <__errno>:
 800a4a8:	4b01      	ldr	r3, [pc, #4]	; (800a4b0 <__errno+0x8>)
 800a4aa:	6818      	ldr	r0, [r3, #0]
 800a4ac:	4770      	bx	lr
 800a4ae:	bf00      	nop
 800a4b0:	20000174 	.word	0x20000174

0800a4b4 <__libc_init_array>:
 800a4b4:	b570      	push	{r4, r5, r6, lr}
 800a4b6:	4d0d      	ldr	r5, [pc, #52]	; (800a4ec <__libc_init_array+0x38>)
 800a4b8:	4c0d      	ldr	r4, [pc, #52]	; (800a4f0 <__libc_init_array+0x3c>)
 800a4ba:	1b64      	subs	r4, r4, r5
 800a4bc:	10a4      	asrs	r4, r4, #2
 800a4be:	2600      	movs	r6, #0
 800a4c0:	42a6      	cmp	r6, r4
 800a4c2:	d109      	bne.n	800a4d8 <__libc_init_array+0x24>
 800a4c4:	4d0b      	ldr	r5, [pc, #44]	; (800a4f4 <__libc_init_array+0x40>)
 800a4c6:	4c0c      	ldr	r4, [pc, #48]	; (800a4f8 <__libc_init_array+0x44>)
 800a4c8:	f001 fe58 	bl	800c17c <_init>
 800a4cc:	1b64      	subs	r4, r4, r5
 800a4ce:	10a4      	asrs	r4, r4, #2
 800a4d0:	2600      	movs	r6, #0
 800a4d2:	42a6      	cmp	r6, r4
 800a4d4:	d105      	bne.n	800a4e2 <__libc_init_array+0x2e>
 800a4d6:	bd70      	pop	{r4, r5, r6, pc}
 800a4d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4dc:	4798      	blx	r3
 800a4de:	3601      	adds	r6, #1
 800a4e0:	e7ee      	b.n	800a4c0 <__libc_init_array+0xc>
 800a4e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4e6:	4798      	blx	r3
 800a4e8:	3601      	adds	r6, #1
 800a4ea:	e7f2      	b.n	800a4d2 <__libc_init_array+0x1e>
 800a4ec:	0800cfdc 	.word	0x0800cfdc
 800a4f0:	0800cfdc 	.word	0x0800cfdc
 800a4f4:	0800cfdc 	.word	0x0800cfdc
 800a4f8:	0800cfe0 	.word	0x0800cfe0

0800a4fc <__retarget_lock_acquire_recursive>:
 800a4fc:	4770      	bx	lr

0800a4fe <__retarget_lock_release_recursive>:
 800a4fe:	4770      	bx	lr

0800a500 <memcpy>:
 800a500:	440a      	add	r2, r1
 800a502:	4291      	cmp	r1, r2
 800a504:	f100 33ff 	add.w	r3, r0, #4294967295
 800a508:	d100      	bne.n	800a50c <memcpy+0xc>
 800a50a:	4770      	bx	lr
 800a50c:	b510      	push	{r4, lr}
 800a50e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a512:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a516:	4291      	cmp	r1, r2
 800a518:	d1f9      	bne.n	800a50e <memcpy+0xe>
 800a51a:	bd10      	pop	{r4, pc}

0800a51c <quorem>:
 800a51c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a520:	6903      	ldr	r3, [r0, #16]
 800a522:	690c      	ldr	r4, [r1, #16]
 800a524:	42a3      	cmp	r3, r4
 800a526:	4607      	mov	r7, r0
 800a528:	db7e      	blt.n	800a628 <quorem+0x10c>
 800a52a:	3c01      	subs	r4, #1
 800a52c:	f101 0814 	add.w	r8, r1, #20
 800a530:	f100 0514 	add.w	r5, r0, #20
 800a534:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a538:	9301      	str	r3, [sp, #4]
 800a53a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a53e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a542:	3301      	adds	r3, #1
 800a544:	429a      	cmp	r2, r3
 800a546:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a54a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a54e:	fbb2 f6f3 	udiv	r6, r2, r3
 800a552:	d331      	bcc.n	800a5b8 <quorem+0x9c>
 800a554:	f04f 0e00 	mov.w	lr, #0
 800a558:	4640      	mov	r0, r8
 800a55a:	46ac      	mov	ip, r5
 800a55c:	46f2      	mov	sl, lr
 800a55e:	f850 2b04 	ldr.w	r2, [r0], #4
 800a562:	b293      	uxth	r3, r2
 800a564:	fb06 e303 	mla	r3, r6, r3, lr
 800a568:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a56c:	0c1a      	lsrs	r2, r3, #16
 800a56e:	b29b      	uxth	r3, r3
 800a570:	ebaa 0303 	sub.w	r3, sl, r3
 800a574:	f8dc a000 	ldr.w	sl, [ip]
 800a578:	fa13 f38a 	uxtah	r3, r3, sl
 800a57c:	fb06 220e 	mla	r2, r6, lr, r2
 800a580:	9300      	str	r3, [sp, #0]
 800a582:	9b00      	ldr	r3, [sp, #0]
 800a584:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a588:	b292      	uxth	r2, r2
 800a58a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a58e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a592:	f8bd 3000 	ldrh.w	r3, [sp]
 800a596:	4581      	cmp	r9, r0
 800a598:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a59c:	f84c 3b04 	str.w	r3, [ip], #4
 800a5a0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a5a4:	d2db      	bcs.n	800a55e <quorem+0x42>
 800a5a6:	f855 300b 	ldr.w	r3, [r5, fp]
 800a5aa:	b92b      	cbnz	r3, 800a5b8 <quorem+0x9c>
 800a5ac:	9b01      	ldr	r3, [sp, #4]
 800a5ae:	3b04      	subs	r3, #4
 800a5b0:	429d      	cmp	r5, r3
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	d32c      	bcc.n	800a610 <quorem+0xf4>
 800a5b6:	613c      	str	r4, [r7, #16]
 800a5b8:	4638      	mov	r0, r7
 800a5ba:	f001 f9a7 	bl	800b90c <__mcmp>
 800a5be:	2800      	cmp	r0, #0
 800a5c0:	db22      	blt.n	800a608 <quorem+0xec>
 800a5c2:	3601      	adds	r6, #1
 800a5c4:	4629      	mov	r1, r5
 800a5c6:	2000      	movs	r0, #0
 800a5c8:	f858 2b04 	ldr.w	r2, [r8], #4
 800a5cc:	f8d1 c000 	ldr.w	ip, [r1]
 800a5d0:	b293      	uxth	r3, r2
 800a5d2:	1ac3      	subs	r3, r0, r3
 800a5d4:	0c12      	lsrs	r2, r2, #16
 800a5d6:	fa13 f38c 	uxtah	r3, r3, ip
 800a5da:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a5de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a5e2:	b29b      	uxth	r3, r3
 800a5e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a5e8:	45c1      	cmp	r9, r8
 800a5ea:	f841 3b04 	str.w	r3, [r1], #4
 800a5ee:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a5f2:	d2e9      	bcs.n	800a5c8 <quorem+0xac>
 800a5f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a5f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a5fc:	b922      	cbnz	r2, 800a608 <quorem+0xec>
 800a5fe:	3b04      	subs	r3, #4
 800a600:	429d      	cmp	r5, r3
 800a602:	461a      	mov	r2, r3
 800a604:	d30a      	bcc.n	800a61c <quorem+0x100>
 800a606:	613c      	str	r4, [r7, #16]
 800a608:	4630      	mov	r0, r6
 800a60a:	b003      	add	sp, #12
 800a60c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a610:	6812      	ldr	r2, [r2, #0]
 800a612:	3b04      	subs	r3, #4
 800a614:	2a00      	cmp	r2, #0
 800a616:	d1ce      	bne.n	800a5b6 <quorem+0x9a>
 800a618:	3c01      	subs	r4, #1
 800a61a:	e7c9      	b.n	800a5b0 <quorem+0x94>
 800a61c:	6812      	ldr	r2, [r2, #0]
 800a61e:	3b04      	subs	r3, #4
 800a620:	2a00      	cmp	r2, #0
 800a622:	d1f0      	bne.n	800a606 <quorem+0xea>
 800a624:	3c01      	subs	r4, #1
 800a626:	e7eb      	b.n	800a600 <quorem+0xe4>
 800a628:	2000      	movs	r0, #0
 800a62a:	e7ee      	b.n	800a60a <quorem+0xee>
 800a62c:	0000      	movs	r0, r0
	...

0800a630 <_dtoa_r>:
 800a630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a634:	ed2d 8b04 	vpush	{d8-d9}
 800a638:	69c5      	ldr	r5, [r0, #28]
 800a63a:	b093      	sub	sp, #76	; 0x4c
 800a63c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a640:	ec57 6b10 	vmov	r6, r7, d0
 800a644:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a648:	9107      	str	r1, [sp, #28]
 800a64a:	4604      	mov	r4, r0
 800a64c:	920a      	str	r2, [sp, #40]	; 0x28
 800a64e:	930d      	str	r3, [sp, #52]	; 0x34
 800a650:	b975      	cbnz	r5, 800a670 <_dtoa_r+0x40>
 800a652:	2010      	movs	r0, #16
 800a654:	f000 fe2a 	bl	800b2ac <malloc>
 800a658:	4602      	mov	r2, r0
 800a65a:	61e0      	str	r0, [r4, #28]
 800a65c:	b920      	cbnz	r0, 800a668 <_dtoa_r+0x38>
 800a65e:	4bae      	ldr	r3, [pc, #696]	; (800a918 <_dtoa_r+0x2e8>)
 800a660:	21ef      	movs	r1, #239	; 0xef
 800a662:	48ae      	ldr	r0, [pc, #696]	; (800a91c <_dtoa_r+0x2ec>)
 800a664:	f001 fcd8 	bl	800c018 <__assert_func>
 800a668:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a66c:	6005      	str	r5, [r0, #0]
 800a66e:	60c5      	str	r5, [r0, #12]
 800a670:	69e3      	ldr	r3, [r4, #28]
 800a672:	6819      	ldr	r1, [r3, #0]
 800a674:	b151      	cbz	r1, 800a68c <_dtoa_r+0x5c>
 800a676:	685a      	ldr	r2, [r3, #4]
 800a678:	604a      	str	r2, [r1, #4]
 800a67a:	2301      	movs	r3, #1
 800a67c:	4093      	lsls	r3, r2
 800a67e:	608b      	str	r3, [r1, #8]
 800a680:	4620      	mov	r0, r4
 800a682:	f000 ff07 	bl	800b494 <_Bfree>
 800a686:	69e3      	ldr	r3, [r4, #28]
 800a688:	2200      	movs	r2, #0
 800a68a:	601a      	str	r2, [r3, #0]
 800a68c:	1e3b      	subs	r3, r7, #0
 800a68e:	bfbb      	ittet	lt
 800a690:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a694:	9303      	strlt	r3, [sp, #12]
 800a696:	2300      	movge	r3, #0
 800a698:	2201      	movlt	r2, #1
 800a69a:	bfac      	ite	ge
 800a69c:	f8c8 3000 	strge.w	r3, [r8]
 800a6a0:	f8c8 2000 	strlt.w	r2, [r8]
 800a6a4:	4b9e      	ldr	r3, [pc, #632]	; (800a920 <_dtoa_r+0x2f0>)
 800a6a6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a6aa:	ea33 0308 	bics.w	r3, r3, r8
 800a6ae:	d11b      	bne.n	800a6e8 <_dtoa_r+0xb8>
 800a6b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a6b2:	f242 730f 	movw	r3, #9999	; 0x270f
 800a6b6:	6013      	str	r3, [r2, #0]
 800a6b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a6bc:	4333      	orrs	r3, r6
 800a6be:	f000 8593 	beq.w	800b1e8 <_dtoa_r+0xbb8>
 800a6c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a6c4:	b963      	cbnz	r3, 800a6e0 <_dtoa_r+0xb0>
 800a6c6:	4b97      	ldr	r3, [pc, #604]	; (800a924 <_dtoa_r+0x2f4>)
 800a6c8:	e027      	b.n	800a71a <_dtoa_r+0xea>
 800a6ca:	4b97      	ldr	r3, [pc, #604]	; (800a928 <_dtoa_r+0x2f8>)
 800a6cc:	9300      	str	r3, [sp, #0]
 800a6ce:	3308      	adds	r3, #8
 800a6d0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a6d2:	6013      	str	r3, [r2, #0]
 800a6d4:	9800      	ldr	r0, [sp, #0]
 800a6d6:	b013      	add	sp, #76	; 0x4c
 800a6d8:	ecbd 8b04 	vpop	{d8-d9}
 800a6dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6e0:	4b90      	ldr	r3, [pc, #576]	; (800a924 <_dtoa_r+0x2f4>)
 800a6e2:	9300      	str	r3, [sp, #0]
 800a6e4:	3303      	adds	r3, #3
 800a6e6:	e7f3      	b.n	800a6d0 <_dtoa_r+0xa0>
 800a6e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	ec51 0b17 	vmov	r0, r1, d7
 800a6f2:	eeb0 8a47 	vmov.f32	s16, s14
 800a6f6:	eef0 8a67 	vmov.f32	s17, s15
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	f7f6 f9f4 	bl	8000ae8 <__aeabi_dcmpeq>
 800a700:	4681      	mov	r9, r0
 800a702:	b160      	cbz	r0, 800a71e <_dtoa_r+0xee>
 800a704:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a706:	2301      	movs	r3, #1
 800a708:	6013      	str	r3, [r2, #0]
 800a70a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	f000 8568 	beq.w	800b1e2 <_dtoa_r+0xbb2>
 800a712:	4b86      	ldr	r3, [pc, #536]	; (800a92c <_dtoa_r+0x2fc>)
 800a714:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a716:	6013      	str	r3, [r2, #0]
 800a718:	3b01      	subs	r3, #1
 800a71a:	9300      	str	r3, [sp, #0]
 800a71c:	e7da      	b.n	800a6d4 <_dtoa_r+0xa4>
 800a71e:	aa10      	add	r2, sp, #64	; 0x40
 800a720:	a911      	add	r1, sp, #68	; 0x44
 800a722:	4620      	mov	r0, r4
 800a724:	eeb0 0a48 	vmov.f32	s0, s16
 800a728:	eef0 0a68 	vmov.f32	s1, s17
 800a72c:	f001 f994 	bl	800ba58 <__d2b>
 800a730:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a734:	4682      	mov	sl, r0
 800a736:	2d00      	cmp	r5, #0
 800a738:	d07f      	beq.n	800a83a <_dtoa_r+0x20a>
 800a73a:	ee18 3a90 	vmov	r3, s17
 800a73e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a742:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a746:	ec51 0b18 	vmov	r0, r1, d8
 800a74a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a74e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a752:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a756:	4619      	mov	r1, r3
 800a758:	2200      	movs	r2, #0
 800a75a:	4b75      	ldr	r3, [pc, #468]	; (800a930 <_dtoa_r+0x300>)
 800a75c:	f7f5 fda4 	bl	80002a8 <__aeabi_dsub>
 800a760:	a367      	add	r3, pc, #412	; (adr r3, 800a900 <_dtoa_r+0x2d0>)
 800a762:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a766:	f7f5 ff57 	bl	8000618 <__aeabi_dmul>
 800a76a:	a367      	add	r3, pc, #412	; (adr r3, 800a908 <_dtoa_r+0x2d8>)
 800a76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a770:	f7f5 fd9c 	bl	80002ac <__adddf3>
 800a774:	4606      	mov	r6, r0
 800a776:	4628      	mov	r0, r5
 800a778:	460f      	mov	r7, r1
 800a77a:	f7f5 fee3 	bl	8000544 <__aeabi_i2d>
 800a77e:	a364      	add	r3, pc, #400	; (adr r3, 800a910 <_dtoa_r+0x2e0>)
 800a780:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a784:	f7f5 ff48 	bl	8000618 <__aeabi_dmul>
 800a788:	4602      	mov	r2, r0
 800a78a:	460b      	mov	r3, r1
 800a78c:	4630      	mov	r0, r6
 800a78e:	4639      	mov	r1, r7
 800a790:	f7f5 fd8c 	bl	80002ac <__adddf3>
 800a794:	4606      	mov	r6, r0
 800a796:	460f      	mov	r7, r1
 800a798:	f7f6 f9ee 	bl	8000b78 <__aeabi_d2iz>
 800a79c:	2200      	movs	r2, #0
 800a79e:	4683      	mov	fp, r0
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	4630      	mov	r0, r6
 800a7a4:	4639      	mov	r1, r7
 800a7a6:	f7f6 f9a9 	bl	8000afc <__aeabi_dcmplt>
 800a7aa:	b148      	cbz	r0, 800a7c0 <_dtoa_r+0x190>
 800a7ac:	4658      	mov	r0, fp
 800a7ae:	f7f5 fec9 	bl	8000544 <__aeabi_i2d>
 800a7b2:	4632      	mov	r2, r6
 800a7b4:	463b      	mov	r3, r7
 800a7b6:	f7f6 f997 	bl	8000ae8 <__aeabi_dcmpeq>
 800a7ba:	b908      	cbnz	r0, 800a7c0 <_dtoa_r+0x190>
 800a7bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a7c0:	f1bb 0f16 	cmp.w	fp, #22
 800a7c4:	d857      	bhi.n	800a876 <_dtoa_r+0x246>
 800a7c6:	4b5b      	ldr	r3, [pc, #364]	; (800a934 <_dtoa_r+0x304>)
 800a7c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7d0:	ec51 0b18 	vmov	r0, r1, d8
 800a7d4:	f7f6 f992 	bl	8000afc <__aeabi_dcmplt>
 800a7d8:	2800      	cmp	r0, #0
 800a7da:	d04e      	beq.n	800a87a <_dtoa_r+0x24a>
 800a7dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	930c      	str	r3, [sp, #48]	; 0x30
 800a7e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a7e6:	1b5b      	subs	r3, r3, r5
 800a7e8:	1e5a      	subs	r2, r3, #1
 800a7ea:	bf45      	ittet	mi
 800a7ec:	f1c3 0301 	rsbmi	r3, r3, #1
 800a7f0:	9305      	strmi	r3, [sp, #20]
 800a7f2:	2300      	movpl	r3, #0
 800a7f4:	2300      	movmi	r3, #0
 800a7f6:	9206      	str	r2, [sp, #24]
 800a7f8:	bf54      	ite	pl
 800a7fa:	9305      	strpl	r3, [sp, #20]
 800a7fc:	9306      	strmi	r3, [sp, #24]
 800a7fe:	f1bb 0f00 	cmp.w	fp, #0
 800a802:	db3c      	blt.n	800a87e <_dtoa_r+0x24e>
 800a804:	9b06      	ldr	r3, [sp, #24]
 800a806:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a80a:	445b      	add	r3, fp
 800a80c:	9306      	str	r3, [sp, #24]
 800a80e:	2300      	movs	r3, #0
 800a810:	9308      	str	r3, [sp, #32]
 800a812:	9b07      	ldr	r3, [sp, #28]
 800a814:	2b09      	cmp	r3, #9
 800a816:	d868      	bhi.n	800a8ea <_dtoa_r+0x2ba>
 800a818:	2b05      	cmp	r3, #5
 800a81a:	bfc4      	itt	gt
 800a81c:	3b04      	subgt	r3, #4
 800a81e:	9307      	strgt	r3, [sp, #28]
 800a820:	9b07      	ldr	r3, [sp, #28]
 800a822:	f1a3 0302 	sub.w	r3, r3, #2
 800a826:	bfcc      	ite	gt
 800a828:	2500      	movgt	r5, #0
 800a82a:	2501      	movle	r5, #1
 800a82c:	2b03      	cmp	r3, #3
 800a82e:	f200 8085 	bhi.w	800a93c <_dtoa_r+0x30c>
 800a832:	e8df f003 	tbb	[pc, r3]
 800a836:	3b2e      	.short	0x3b2e
 800a838:	5839      	.short	0x5839
 800a83a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a83e:	441d      	add	r5, r3
 800a840:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a844:	2b20      	cmp	r3, #32
 800a846:	bfc1      	itttt	gt
 800a848:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a84c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a850:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a854:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a858:	bfd6      	itet	le
 800a85a:	f1c3 0320 	rsble	r3, r3, #32
 800a85e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a862:	fa06 f003 	lslle.w	r0, r6, r3
 800a866:	f7f5 fe5d 	bl	8000524 <__aeabi_ui2d>
 800a86a:	2201      	movs	r2, #1
 800a86c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a870:	3d01      	subs	r5, #1
 800a872:	920e      	str	r2, [sp, #56]	; 0x38
 800a874:	e76f      	b.n	800a756 <_dtoa_r+0x126>
 800a876:	2301      	movs	r3, #1
 800a878:	e7b3      	b.n	800a7e2 <_dtoa_r+0x1b2>
 800a87a:	900c      	str	r0, [sp, #48]	; 0x30
 800a87c:	e7b2      	b.n	800a7e4 <_dtoa_r+0x1b4>
 800a87e:	9b05      	ldr	r3, [sp, #20]
 800a880:	eba3 030b 	sub.w	r3, r3, fp
 800a884:	9305      	str	r3, [sp, #20]
 800a886:	f1cb 0300 	rsb	r3, fp, #0
 800a88a:	9308      	str	r3, [sp, #32]
 800a88c:	2300      	movs	r3, #0
 800a88e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a890:	e7bf      	b.n	800a812 <_dtoa_r+0x1e2>
 800a892:	2300      	movs	r3, #0
 800a894:	9309      	str	r3, [sp, #36]	; 0x24
 800a896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a898:	2b00      	cmp	r3, #0
 800a89a:	dc52      	bgt.n	800a942 <_dtoa_r+0x312>
 800a89c:	2301      	movs	r3, #1
 800a89e:	9301      	str	r3, [sp, #4]
 800a8a0:	9304      	str	r3, [sp, #16]
 800a8a2:	461a      	mov	r2, r3
 800a8a4:	920a      	str	r2, [sp, #40]	; 0x28
 800a8a6:	e00b      	b.n	800a8c0 <_dtoa_r+0x290>
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	e7f3      	b.n	800a894 <_dtoa_r+0x264>
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	9309      	str	r3, [sp, #36]	; 0x24
 800a8b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8b2:	445b      	add	r3, fp
 800a8b4:	9301      	str	r3, [sp, #4]
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	9304      	str	r3, [sp, #16]
 800a8bc:	bfb8      	it	lt
 800a8be:	2301      	movlt	r3, #1
 800a8c0:	69e0      	ldr	r0, [r4, #28]
 800a8c2:	2100      	movs	r1, #0
 800a8c4:	2204      	movs	r2, #4
 800a8c6:	f102 0614 	add.w	r6, r2, #20
 800a8ca:	429e      	cmp	r6, r3
 800a8cc:	d93d      	bls.n	800a94a <_dtoa_r+0x31a>
 800a8ce:	6041      	str	r1, [r0, #4]
 800a8d0:	4620      	mov	r0, r4
 800a8d2:	f000 fd9f 	bl	800b414 <_Balloc>
 800a8d6:	9000      	str	r0, [sp, #0]
 800a8d8:	2800      	cmp	r0, #0
 800a8da:	d139      	bne.n	800a950 <_dtoa_r+0x320>
 800a8dc:	4b16      	ldr	r3, [pc, #88]	; (800a938 <_dtoa_r+0x308>)
 800a8de:	4602      	mov	r2, r0
 800a8e0:	f240 11af 	movw	r1, #431	; 0x1af
 800a8e4:	e6bd      	b.n	800a662 <_dtoa_r+0x32>
 800a8e6:	2301      	movs	r3, #1
 800a8e8:	e7e1      	b.n	800a8ae <_dtoa_r+0x27e>
 800a8ea:	2501      	movs	r5, #1
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	9307      	str	r3, [sp, #28]
 800a8f0:	9509      	str	r5, [sp, #36]	; 0x24
 800a8f2:	f04f 33ff 	mov.w	r3, #4294967295
 800a8f6:	9301      	str	r3, [sp, #4]
 800a8f8:	9304      	str	r3, [sp, #16]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	2312      	movs	r3, #18
 800a8fe:	e7d1      	b.n	800a8a4 <_dtoa_r+0x274>
 800a900:	636f4361 	.word	0x636f4361
 800a904:	3fd287a7 	.word	0x3fd287a7
 800a908:	8b60c8b3 	.word	0x8b60c8b3
 800a90c:	3fc68a28 	.word	0x3fc68a28
 800a910:	509f79fb 	.word	0x509f79fb
 800a914:	3fd34413 	.word	0x3fd34413
 800a918:	0800cca5 	.word	0x0800cca5
 800a91c:	0800ccbc 	.word	0x0800ccbc
 800a920:	7ff00000 	.word	0x7ff00000
 800a924:	0800cca1 	.word	0x0800cca1
 800a928:	0800cc98 	.word	0x0800cc98
 800a92c:	0800cc75 	.word	0x0800cc75
 800a930:	3ff80000 	.word	0x3ff80000
 800a934:	0800cda8 	.word	0x0800cda8
 800a938:	0800cd14 	.word	0x0800cd14
 800a93c:	2301      	movs	r3, #1
 800a93e:	9309      	str	r3, [sp, #36]	; 0x24
 800a940:	e7d7      	b.n	800a8f2 <_dtoa_r+0x2c2>
 800a942:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a944:	9301      	str	r3, [sp, #4]
 800a946:	9304      	str	r3, [sp, #16]
 800a948:	e7ba      	b.n	800a8c0 <_dtoa_r+0x290>
 800a94a:	3101      	adds	r1, #1
 800a94c:	0052      	lsls	r2, r2, #1
 800a94e:	e7ba      	b.n	800a8c6 <_dtoa_r+0x296>
 800a950:	69e3      	ldr	r3, [r4, #28]
 800a952:	9a00      	ldr	r2, [sp, #0]
 800a954:	601a      	str	r2, [r3, #0]
 800a956:	9b04      	ldr	r3, [sp, #16]
 800a958:	2b0e      	cmp	r3, #14
 800a95a:	f200 80a8 	bhi.w	800aaae <_dtoa_r+0x47e>
 800a95e:	2d00      	cmp	r5, #0
 800a960:	f000 80a5 	beq.w	800aaae <_dtoa_r+0x47e>
 800a964:	f1bb 0f00 	cmp.w	fp, #0
 800a968:	dd38      	ble.n	800a9dc <_dtoa_r+0x3ac>
 800a96a:	4bc0      	ldr	r3, [pc, #768]	; (800ac6c <_dtoa_r+0x63c>)
 800a96c:	f00b 020f 	and.w	r2, fp, #15
 800a970:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a974:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a978:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a97c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a980:	d019      	beq.n	800a9b6 <_dtoa_r+0x386>
 800a982:	4bbb      	ldr	r3, [pc, #748]	; (800ac70 <_dtoa_r+0x640>)
 800a984:	ec51 0b18 	vmov	r0, r1, d8
 800a988:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a98c:	f7f5 ff6e 	bl	800086c <__aeabi_ddiv>
 800a990:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a994:	f008 080f 	and.w	r8, r8, #15
 800a998:	2503      	movs	r5, #3
 800a99a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800ac70 <_dtoa_r+0x640>
 800a99e:	f1b8 0f00 	cmp.w	r8, #0
 800a9a2:	d10a      	bne.n	800a9ba <_dtoa_r+0x38a>
 800a9a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9a8:	4632      	mov	r2, r6
 800a9aa:	463b      	mov	r3, r7
 800a9ac:	f7f5 ff5e 	bl	800086c <__aeabi_ddiv>
 800a9b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9b4:	e02b      	b.n	800aa0e <_dtoa_r+0x3de>
 800a9b6:	2502      	movs	r5, #2
 800a9b8:	e7ef      	b.n	800a99a <_dtoa_r+0x36a>
 800a9ba:	f018 0f01 	tst.w	r8, #1
 800a9be:	d008      	beq.n	800a9d2 <_dtoa_r+0x3a2>
 800a9c0:	4630      	mov	r0, r6
 800a9c2:	4639      	mov	r1, r7
 800a9c4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a9c8:	f7f5 fe26 	bl	8000618 <__aeabi_dmul>
 800a9cc:	3501      	adds	r5, #1
 800a9ce:	4606      	mov	r6, r0
 800a9d0:	460f      	mov	r7, r1
 800a9d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a9d6:	f109 0908 	add.w	r9, r9, #8
 800a9da:	e7e0      	b.n	800a99e <_dtoa_r+0x36e>
 800a9dc:	f000 809f 	beq.w	800ab1e <_dtoa_r+0x4ee>
 800a9e0:	f1cb 0600 	rsb	r6, fp, #0
 800a9e4:	4ba1      	ldr	r3, [pc, #644]	; (800ac6c <_dtoa_r+0x63c>)
 800a9e6:	4fa2      	ldr	r7, [pc, #648]	; (800ac70 <_dtoa_r+0x640>)
 800a9e8:	f006 020f 	and.w	r2, r6, #15
 800a9ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f4:	ec51 0b18 	vmov	r0, r1, d8
 800a9f8:	f7f5 fe0e 	bl	8000618 <__aeabi_dmul>
 800a9fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa00:	1136      	asrs	r6, r6, #4
 800aa02:	2300      	movs	r3, #0
 800aa04:	2502      	movs	r5, #2
 800aa06:	2e00      	cmp	r6, #0
 800aa08:	d17e      	bne.n	800ab08 <_dtoa_r+0x4d8>
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d1d0      	bne.n	800a9b0 <_dtoa_r+0x380>
 800aa0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa10:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	f000 8084 	beq.w	800ab22 <_dtoa_r+0x4f2>
 800aa1a:	4b96      	ldr	r3, [pc, #600]	; (800ac74 <_dtoa_r+0x644>)
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	4640      	mov	r0, r8
 800aa20:	4649      	mov	r1, r9
 800aa22:	f7f6 f86b 	bl	8000afc <__aeabi_dcmplt>
 800aa26:	2800      	cmp	r0, #0
 800aa28:	d07b      	beq.n	800ab22 <_dtoa_r+0x4f2>
 800aa2a:	9b04      	ldr	r3, [sp, #16]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d078      	beq.n	800ab22 <_dtoa_r+0x4f2>
 800aa30:	9b01      	ldr	r3, [sp, #4]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	dd39      	ble.n	800aaaa <_dtoa_r+0x47a>
 800aa36:	4b90      	ldr	r3, [pc, #576]	; (800ac78 <_dtoa_r+0x648>)
 800aa38:	2200      	movs	r2, #0
 800aa3a:	4640      	mov	r0, r8
 800aa3c:	4649      	mov	r1, r9
 800aa3e:	f7f5 fdeb 	bl	8000618 <__aeabi_dmul>
 800aa42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa46:	9e01      	ldr	r6, [sp, #4]
 800aa48:	f10b 37ff 	add.w	r7, fp, #4294967295
 800aa4c:	3501      	adds	r5, #1
 800aa4e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800aa52:	4628      	mov	r0, r5
 800aa54:	f7f5 fd76 	bl	8000544 <__aeabi_i2d>
 800aa58:	4642      	mov	r2, r8
 800aa5a:	464b      	mov	r3, r9
 800aa5c:	f7f5 fddc 	bl	8000618 <__aeabi_dmul>
 800aa60:	4b86      	ldr	r3, [pc, #536]	; (800ac7c <_dtoa_r+0x64c>)
 800aa62:	2200      	movs	r2, #0
 800aa64:	f7f5 fc22 	bl	80002ac <__adddf3>
 800aa68:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800aa6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa70:	9303      	str	r3, [sp, #12]
 800aa72:	2e00      	cmp	r6, #0
 800aa74:	d158      	bne.n	800ab28 <_dtoa_r+0x4f8>
 800aa76:	4b82      	ldr	r3, [pc, #520]	; (800ac80 <_dtoa_r+0x650>)
 800aa78:	2200      	movs	r2, #0
 800aa7a:	4640      	mov	r0, r8
 800aa7c:	4649      	mov	r1, r9
 800aa7e:	f7f5 fc13 	bl	80002a8 <__aeabi_dsub>
 800aa82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aa86:	4680      	mov	r8, r0
 800aa88:	4689      	mov	r9, r1
 800aa8a:	f7f6 f855 	bl	8000b38 <__aeabi_dcmpgt>
 800aa8e:	2800      	cmp	r0, #0
 800aa90:	f040 8296 	bne.w	800afc0 <_dtoa_r+0x990>
 800aa94:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800aa98:	4640      	mov	r0, r8
 800aa9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aa9e:	4649      	mov	r1, r9
 800aaa0:	f7f6 f82c 	bl	8000afc <__aeabi_dcmplt>
 800aaa4:	2800      	cmp	r0, #0
 800aaa6:	f040 8289 	bne.w	800afbc <_dtoa_r+0x98c>
 800aaaa:	ed8d 8b02 	vstr	d8, [sp, #8]
 800aaae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	f2c0 814e 	blt.w	800ad52 <_dtoa_r+0x722>
 800aab6:	f1bb 0f0e 	cmp.w	fp, #14
 800aaba:	f300 814a 	bgt.w	800ad52 <_dtoa_r+0x722>
 800aabe:	4b6b      	ldr	r3, [pc, #428]	; (800ac6c <_dtoa_r+0x63c>)
 800aac0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800aac4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aac8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	f280 80dc 	bge.w	800ac88 <_dtoa_r+0x658>
 800aad0:	9b04      	ldr	r3, [sp, #16]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	f300 80d8 	bgt.w	800ac88 <_dtoa_r+0x658>
 800aad8:	f040 826f 	bne.w	800afba <_dtoa_r+0x98a>
 800aadc:	4b68      	ldr	r3, [pc, #416]	; (800ac80 <_dtoa_r+0x650>)
 800aade:	2200      	movs	r2, #0
 800aae0:	4640      	mov	r0, r8
 800aae2:	4649      	mov	r1, r9
 800aae4:	f7f5 fd98 	bl	8000618 <__aeabi_dmul>
 800aae8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aaec:	f7f6 f81a 	bl	8000b24 <__aeabi_dcmpge>
 800aaf0:	9e04      	ldr	r6, [sp, #16]
 800aaf2:	4637      	mov	r7, r6
 800aaf4:	2800      	cmp	r0, #0
 800aaf6:	f040 8245 	bne.w	800af84 <_dtoa_r+0x954>
 800aafa:	9d00      	ldr	r5, [sp, #0]
 800aafc:	2331      	movs	r3, #49	; 0x31
 800aafe:	f805 3b01 	strb.w	r3, [r5], #1
 800ab02:	f10b 0b01 	add.w	fp, fp, #1
 800ab06:	e241      	b.n	800af8c <_dtoa_r+0x95c>
 800ab08:	07f2      	lsls	r2, r6, #31
 800ab0a:	d505      	bpl.n	800ab18 <_dtoa_r+0x4e8>
 800ab0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab10:	f7f5 fd82 	bl	8000618 <__aeabi_dmul>
 800ab14:	3501      	adds	r5, #1
 800ab16:	2301      	movs	r3, #1
 800ab18:	1076      	asrs	r6, r6, #1
 800ab1a:	3708      	adds	r7, #8
 800ab1c:	e773      	b.n	800aa06 <_dtoa_r+0x3d6>
 800ab1e:	2502      	movs	r5, #2
 800ab20:	e775      	b.n	800aa0e <_dtoa_r+0x3de>
 800ab22:	9e04      	ldr	r6, [sp, #16]
 800ab24:	465f      	mov	r7, fp
 800ab26:	e792      	b.n	800aa4e <_dtoa_r+0x41e>
 800ab28:	9900      	ldr	r1, [sp, #0]
 800ab2a:	4b50      	ldr	r3, [pc, #320]	; (800ac6c <_dtoa_r+0x63c>)
 800ab2c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ab30:	4431      	add	r1, r6
 800ab32:	9102      	str	r1, [sp, #8]
 800ab34:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ab36:	eeb0 9a47 	vmov.f32	s18, s14
 800ab3a:	eef0 9a67 	vmov.f32	s19, s15
 800ab3e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ab42:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ab46:	2900      	cmp	r1, #0
 800ab48:	d044      	beq.n	800abd4 <_dtoa_r+0x5a4>
 800ab4a:	494e      	ldr	r1, [pc, #312]	; (800ac84 <_dtoa_r+0x654>)
 800ab4c:	2000      	movs	r0, #0
 800ab4e:	f7f5 fe8d 	bl	800086c <__aeabi_ddiv>
 800ab52:	ec53 2b19 	vmov	r2, r3, d9
 800ab56:	f7f5 fba7 	bl	80002a8 <__aeabi_dsub>
 800ab5a:	9d00      	ldr	r5, [sp, #0]
 800ab5c:	ec41 0b19 	vmov	d9, r0, r1
 800ab60:	4649      	mov	r1, r9
 800ab62:	4640      	mov	r0, r8
 800ab64:	f7f6 f808 	bl	8000b78 <__aeabi_d2iz>
 800ab68:	4606      	mov	r6, r0
 800ab6a:	f7f5 fceb 	bl	8000544 <__aeabi_i2d>
 800ab6e:	4602      	mov	r2, r0
 800ab70:	460b      	mov	r3, r1
 800ab72:	4640      	mov	r0, r8
 800ab74:	4649      	mov	r1, r9
 800ab76:	f7f5 fb97 	bl	80002a8 <__aeabi_dsub>
 800ab7a:	3630      	adds	r6, #48	; 0x30
 800ab7c:	f805 6b01 	strb.w	r6, [r5], #1
 800ab80:	ec53 2b19 	vmov	r2, r3, d9
 800ab84:	4680      	mov	r8, r0
 800ab86:	4689      	mov	r9, r1
 800ab88:	f7f5 ffb8 	bl	8000afc <__aeabi_dcmplt>
 800ab8c:	2800      	cmp	r0, #0
 800ab8e:	d164      	bne.n	800ac5a <_dtoa_r+0x62a>
 800ab90:	4642      	mov	r2, r8
 800ab92:	464b      	mov	r3, r9
 800ab94:	4937      	ldr	r1, [pc, #220]	; (800ac74 <_dtoa_r+0x644>)
 800ab96:	2000      	movs	r0, #0
 800ab98:	f7f5 fb86 	bl	80002a8 <__aeabi_dsub>
 800ab9c:	ec53 2b19 	vmov	r2, r3, d9
 800aba0:	f7f5 ffac 	bl	8000afc <__aeabi_dcmplt>
 800aba4:	2800      	cmp	r0, #0
 800aba6:	f040 80b6 	bne.w	800ad16 <_dtoa_r+0x6e6>
 800abaa:	9b02      	ldr	r3, [sp, #8]
 800abac:	429d      	cmp	r5, r3
 800abae:	f43f af7c 	beq.w	800aaaa <_dtoa_r+0x47a>
 800abb2:	4b31      	ldr	r3, [pc, #196]	; (800ac78 <_dtoa_r+0x648>)
 800abb4:	ec51 0b19 	vmov	r0, r1, d9
 800abb8:	2200      	movs	r2, #0
 800abba:	f7f5 fd2d 	bl	8000618 <__aeabi_dmul>
 800abbe:	4b2e      	ldr	r3, [pc, #184]	; (800ac78 <_dtoa_r+0x648>)
 800abc0:	ec41 0b19 	vmov	d9, r0, r1
 800abc4:	2200      	movs	r2, #0
 800abc6:	4640      	mov	r0, r8
 800abc8:	4649      	mov	r1, r9
 800abca:	f7f5 fd25 	bl	8000618 <__aeabi_dmul>
 800abce:	4680      	mov	r8, r0
 800abd0:	4689      	mov	r9, r1
 800abd2:	e7c5      	b.n	800ab60 <_dtoa_r+0x530>
 800abd4:	ec51 0b17 	vmov	r0, r1, d7
 800abd8:	f7f5 fd1e 	bl	8000618 <__aeabi_dmul>
 800abdc:	9b02      	ldr	r3, [sp, #8]
 800abde:	9d00      	ldr	r5, [sp, #0]
 800abe0:	930f      	str	r3, [sp, #60]	; 0x3c
 800abe2:	ec41 0b19 	vmov	d9, r0, r1
 800abe6:	4649      	mov	r1, r9
 800abe8:	4640      	mov	r0, r8
 800abea:	f7f5 ffc5 	bl	8000b78 <__aeabi_d2iz>
 800abee:	4606      	mov	r6, r0
 800abf0:	f7f5 fca8 	bl	8000544 <__aeabi_i2d>
 800abf4:	3630      	adds	r6, #48	; 0x30
 800abf6:	4602      	mov	r2, r0
 800abf8:	460b      	mov	r3, r1
 800abfa:	4640      	mov	r0, r8
 800abfc:	4649      	mov	r1, r9
 800abfe:	f7f5 fb53 	bl	80002a8 <__aeabi_dsub>
 800ac02:	f805 6b01 	strb.w	r6, [r5], #1
 800ac06:	9b02      	ldr	r3, [sp, #8]
 800ac08:	429d      	cmp	r5, r3
 800ac0a:	4680      	mov	r8, r0
 800ac0c:	4689      	mov	r9, r1
 800ac0e:	f04f 0200 	mov.w	r2, #0
 800ac12:	d124      	bne.n	800ac5e <_dtoa_r+0x62e>
 800ac14:	4b1b      	ldr	r3, [pc, #108]	; (800ac84 <_dtoa_r+0x654>)
 800ac16:	ec51 0b19 	vmov	r0, r1, d9
 800ac1a:	f7f5 fb47 	bl	80002ac <__adddf3>
 800ac1e:	4602      	mov	r2, r0
 800ac20:	460b      	mov	r3, r1
 800ac22:	4640      	mov	r0, r8
 800ac24:	4649      	mov	r1, r9
 800ac26:	f7f5 ff87 	bl	8000b38 <__aeabi_dcmpgt>
 800ac2a:	2800      	cmp	r0, #0
 800ac2c:	d173      	bne.n	800ad16 <_dtoa_r+0x6e6>
 800ac2e:	ec53 2b19 	vmov	r2, r3, d9
 800ac32:	4914      	ldr	r1, [pc, #80]	; (800ac84 <_dtoa_r+0x654>)
 800ac34:	2000      	movs	r0, #0
 800ac36:	f7f5 fb37 	bl	80002a8 <__aeabi_dsub>
 800ac3a:	4602      	mov	r2, r0
 800ac3c:	460b      	mov	r3, r1
 800ac3e:	4640      	mov	r0, r8
 800ac40:	4649      	mov	r1, r9
 800ac42:	f7f5 ff5b 	bl	8000afc <__aeabi_dcmplt>
 800ac46:	2800      	cmp	r0, #0
 800ac48:	f43f af2f 	beq.w	800aaaa <_dtoa_r+0x47a>
 800ac4c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ac4e:	1e6b      	subs	r3, r5, #1
 800ac50:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac52:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ac56:	2b30      	cmp	r3, #48	; 0x30
 800ac58:	d0f8      	beq.n	800ac4c <_dtoa_r+0x61c>
 800ac5a:	46bb      	mov	fp, r7
 800ac5c:	e04a      	b.n	800acf4 <_dtoa_r+0x6c4>
 800ac5e:	4b06      	ldr	r3, [pc, #24]	; (800ac78 <_dtoa_r+0x648>)
 800ac60:	f7f5 fcda 	bl	8000618 <__aeabi_dmul>
 800ac64:	4680      	mov	r8, r0
 800ac66:	4689      	mov	r9, r1
 800ac68:	e7bd      	b.n	800abe6 <_dtoa_r+0x5b6>
 800ac6a:	bf00      	nop
 800ac6c:	0800cda8 	.word	0x0800cda8
 800ac70:	0800cd80 	.word	0x0800cd80
 800ac74:	3ff00000 	.word	0x3ff00000
 800ac78:	40240000 	.word	0x40240000
 800ac7c:	401c0000 	.word	0x401c0000
 800ac80:	40140000 	.word	0x40140000
 800ac84:	3fe00000 	.word	0x3fe00000
 800ac88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ac8c:	9d00      	ldr	r5, [sp, #0]
 800ac8e:	4642      	mov	r2, r8
 800ac90:	464b      	mov	r3, r9
 800ac92:	4630      	mov	r0, r6
 800ac94:	4639      	mov	r1, r7
 800ac96:	f7f5 fde9 	bl	800086c <__aeabi_ddiv>
 800ac9a:	f7f5 ff6d 	bl	8000b78 <__aeabi_d2iz>
 800ac9e:	9001      	str	r0, [sp, #4]
 800aca0:	f7f5 fc50 	bl	8000544 <__aeabi_i2d>
 800aca4:	4642      	mov	r2, r8
 800aca6:	464b      	mov	r3, r9
 800aca8:	f7f5 fcb6 	bl	8000618 <__aeabi_dmul>
 800acac:	4602      	mov	r2, r0
 800acae:	460b      	mov	r3, r1
 800acb0:	4630      	mov	r0, r6
 800acb2:	4639      	mov	r1, r7
 800acb4:	f7f5 faf8 	bl	80002a8 <__aeabi_dsub>
 800acb8:	9e01      	ldr	r6, [sp, #4]
 800acba:	9f04      	ldr	r7, [sp, #16]
 800acbc:	3630      	adds	r6, #48	; 0x30
 800acbe:	f805 6b01 	strb.w	r6, [r5], #1
 800acc2:	9e00      	ldr	r6, [sp, #0]
 800acc4:	1bae      	subs	r6, r5, r6
 800acc6:	42b7      	cmp	r7, r6
 800acc8:	4602      	mov	r2, r0
 800acca:	460b      	mov	r3, r1
 800accc:	d134      	bne.n	800ad38 <_dtoa_r+0x708>
 800acce:	f7f5 faed 	bl	80002ac <__adddf3>
 800acd2:	4642      	mov	r2, r8
 800acd4:	464b      	mov	r3, r9
 800acd6:	4606      	mov	r6, r0
 800acd8:	460f      	mov	r7, r1
 800acda:	f7f5 ff2d 	bl	8000b38 <__aeabi_dcmpgt>
 800acde:	b9c8      	cbnz	r0, 800ad14 <_dtoa_r+0x6e4>
 800ace0:	4642      	mov	r2, r8
 800ace2:	464b      	mov	r3, r9
 800ace4:	4630      	mov	r0, r6
 800ace6:	4639      	mov	r1, r7
 800ace8:	f7f5 fefe 	bl	8000ae8 <__aeabi_dcmpeq>
 800acec:	b110      	cbz	r0, 800acf4 <_dtoa_r+0x6c4>
 800acee:	9b01      	ldr	r3, [sp, #4]
 800acf0:	07db      	lsls	r3, r3, #31
 800acf2:	d40f      	bmi.n	800ad14 <_dtoa_r+0x6e4>
 800acf4:	4651      	mov	r1, sl
 800acf6:	4620      	mov	r0, r4
 800acf8:	f000 fbcc 	bl	800b494 <_Bfree>
 800acfc:	2300      	movs	r3, #0
 800acfe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ad00:	702b      	strb	r3, [r5, #0]
 800ad02:	f10b 0301 	add.w	r3, fp, #1
 800ad06:	6013      	str	r3, [r2, #0]
 800ad08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	f43f ace2 	beq.w	800a6d4 <_dtoa_r+0xa4>
 800ad10:	601d      	str	r5, [r3, #0]
 800ad12:	e4df      	b.n	800a6d4 <_dtoa_r+0xa4>
 800ad14:	465f      	mov	r7, fp
 800ad16:	462b      	mov	r3, r5
 800ad18:	461d      	mov	r5, r3
 800ad1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad1e:	2a39      	cmp	r2, #57	; 0x39
 800ad20:	d106      	bne.n	800ad30 <_dtoa_r+0x700>
 800ad22:	9a00      	ldr	r2, [sp, #0]
 800ad24:	429a      	cmp	r2, r3
 800ad26:	d1f7      	bne.n	800ad18 <_dtoa_r+0x6e8>
 800ad28:	9900      	ldr	r1, [sp, #0]
 800ad2a:	2230      	movs	r2, #48	; 0x30
 800ad2c:	3701      	adds	r7, #1
 800ad2e:	700a      	strb	r2, [r1, #0]
 800ad30:	781a      	ldrb	r2, [r3, #0]
 800ad32:	3201      	adds	r2, #1
 800ad34:	701a      	strb	r2, [r3, #0]
 800ad36:	e790      	b.n	800ac5a <_dtoa_r+0x62a>
 800ad38:	4ba3      	ldr	r3, [pc, #652]	; (800afc8 <_dtoa_r+0x998>)
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	f7f5 fc6c 	bl	8000618 <__aeabi_dmul>
 800ad40:	2200      	movs	r2, #0
 800ad42:	2300      	movs	r3, #0
 800ad44:	4606      	mov	r6, r0
 800ad46:	460f      	mov	r7, r1
 800ad48:	f7f5 fece 	bl	8000ae8 <__aeabi_dcmpeq>
 800ad4c:	2800      	cmp	r0, #0
 800ad4e:	d09e      	beq.n	800ac8e <_dtoa_r+0x65e>
 800ad50:	e7d0      	b.n	800acf4 <_dtoa_r+0x6c4>
 800ad52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad54:	2a00      	cmp	r2, #0
 800ad56:	f000 80ca 	beq.w	800aeee <_dtoa_r+0x8be>
 800ad5a:	9a07      	ldr	r2, [sp, #28]
 800ad5c:	2a01      	cmp	r2, #1
 800ad5e:	f300 80ad 	bgt.w	800aebc <_dtoa_r+0x88c>
 800ad62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad64:	2a00      	cmp	r2, #0
 800ad66:	f000 80a5 	beq.w	800aeb4 <_dtoa_r+0x884>
 800ad6a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ad6e:	9e08      	ldr	r6, [sp, #32]
 800ad70:	9d05      	ldr	r5, [sp, #20]
 800ad72:	9a05      	ldr	r2, [sp, #20]
 800ad74:	441a      	add	r2, r3
 800ad76:	9205      	str	r2, [sp, #20]
 800ad78:	9a06      	ldr	r2, [sp, #24]
 800ad7a:	2101      	movs	r1, #1
 800ad7c:	441a      	add	r2, r3
 800ad7e:	4620      	mov	r0, r4
 800ad80:	9206      	str	r2, [sp, #24]
 800ad82:	f000 fc3d 	bl	800b600 <__i2b>
 800ad86:	4607      	mov	r7, r0
 800ad88:	b165      	cbz	r5, 800ada4 <_dtoa_r+0x774>
 800ad8a:	9b06      	ldr	r3, [sp, #24]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	dd09      	ble.n	800ada4 <_dtoa_r+0x774>
 800ad90:	42ab      	cmp	r3, r5
 800ad92:	9a05      	ldr	r2, [sp, #20]
 800ad94:	bfa8      	it	ge
 800ad96:	462b      	movge	r3, r5
 800ad98:	1ad2      	subs	r2, r2, r3
 800ad9a:	9205      	str	r2, [sp, #20]
 800ad9c:	9a06      	ldr	r2, [sp, #24]
 800ad9e:	1aed      	subs	r5, r5, r3
 800ada0:	1ad3      	subs	r3, r2, r3
 800ada2:	9306      	str	r3, [sp, #24]
 800ada4:	9b08      	ldr	r3, [sp, #32]
 800ada6:	b1f3      	cbz	r3, 800ade6 <_dtoa_r+0x7b6>
 800ada8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adaa:	2b00      	cmp	r3, #0
 800adac:	f000 80a3 	beq.w	800aef6 <_dtoa_r+0x8c6>
 800adb0:	2e00      	cmp	r6, #0
 800adb2:	dd10      	ble.n	800add6 <_dtoa_r+0x7a6>
 800adb4:	4639      	mov	r1, r7
 800adb6:	4632      	mov	r2, r6
 800adb8:	4620      	mov	r0, r4
 800adba:	f000 fce1 	bl	800b780 <__pow5mult>
 800adbe:	4652      	mov	r2, sl
 800adc0:	4601      	mov	r1, r0
 800adc2:	4607      	mov	r7, r0
 800adc4:	4620      	mov	r0, r4
 800adc6:	f000 fc31 	bl	800b62c <__multiply>
 800adca:	4651      	mov	r1, sl
 800adcc:	4680      	mov	r8, r0
 800adce:	4620      	mov	r0, r4
 800add0:	f000 fb60 	bl	800b494 <_Bfree>
 800add4:	46c2      	mov	sl, r8
 800add6:	9b08      	ldr	r3, [sp, #32]
 800add8:	1b9a      	subs	r2, r3, r6
 800adda:	d004      	beq.n	800ade6 <_dtoa_r+0x7b6>
 800addc:	4651      	mov	r1, sl
 800adde:	4620      	mov	r0, r4
 800ade0:	f000 fcce 	bl	800b780 <__pow5mult>
 800ade4:	4682      	mov	sl, r0
 800ade6:	2101      	movs	r1, #1
 800ade8:	4620      	mov	r0, r4
 800adea:	f000 fc09 	bl	800b600 <__i2b>
 800adee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	4606      	mov	r6, r0
 800adf4:	f340 8081 	ble.w	800aefa <_dtoa_r+0x8ca>
 800adf8:	461a      	mov	r2, r3
 800adfa:	4601      	mov	r1, r0
 800adfc:	4620      	mov	r0, r4
 800adfe:	f000 fcbf 	bl	800b780 <__pow5mult>
 800ae02:	9b07      	ldr	r3, [sp, #28]
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	4606      	mov	r6, r0
 800ae08:	dd7a      	ble.n	800af00 <_dtoa_r+0x8d0>
 800ae0a:	f04f 0800 	mov.w	r8, #0
 800ae0e:	6933      	ldr	r3, [r6, #16]
 800ae10:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ae14:	6918      	ldr	r0, [r3, #16]
 800ae16:	f000 fba5 	bl	800b564 <__hi0bits>
 800ae1a:	f1c0 0020 	rsb	r0, r0, #32
 800ae1e:	9b06      	ldr	r3, [sp, #24]
 800ae20:	4418      	add	r0, r3
 800ae22:	f010 001f 	ands.w	r0, r0, #31
 800ae26:	f000 8094 	beq.w	800af52 <_dtoa_r+0x922>
 800ae2a:	f1c0 0320 	rsb	r3, r0, #32
 800ae2e:	2b04      	cmp	r3, #4
 800ae30:	f340 8085 	ble.w	800af3e <_dtoa_r+0x90e>
 800ae34:	9b05      	ldr	r3, [sp, #20]
 800ae36:	f1c0 001c 	rsb	r0, r0, #28
 800ae3a:	4403      	add	r3, r0
 800ae3c:	9305      	str	r3, [sp, #20]
 800ae3e:	9b06      	ldr	r3, [sp, #24]
 800ae40:	4403      	add	r3, r0
 800ae42:	4405      	add	r5, r0
 800ae44:	9306      	str	r3, [sp, #24]
 800ae46:	9b05      	ldr	r3, [sp, #20]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	dd05      	ble.n	800ae58 <_dtoa_r+0x828>
 800ae4c:	4651      	mov	r1, sl
 800ae4e:	461a      	mov	r2, r3
 800ae50:	4620      	mov	r0, r4
 800ae52:	f000 fcef 	bl	800b834 <__lshift>
 800ae56:	4682      	mov	sl, r0
 800ae58:	9b06      	ldr	r3, [sp, #24]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	dd05      	ble.n	800ae6a <_dtoa_r+0x83a>
 800ae5e:	4631      	mov	r1, r6
 800ae60:	461a      	mov	r2, r3
 800ae62:	4620      	mov	r0, r4
 800ae64:	f000 fce6 	bl	800b834 <__lshift>
 800ae68:	4606      	mov	r6, r0
 800ae6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d072      	beq.n	800af56 <_dtoa_r+0x926>
 800ae70:	4631      	mov	r1, r6
 800ae72:	4650      	mov	r0, sl
 800ae74:	f000 fd4a 	bl	800b90c <__mcmp>
 800ae78:	2800      	cmp	r0, #0
 800ae7a:	da6c      	bge.n	800af56 <_dtoa_r+0x926>
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	4651      	mov	r1, sl
 800ae80:	220a      	movs	r2, #10
 800ae82:	4620      	mov	r0, r4
 800ae84:	f000 fb28 	bl	800b4d8 <__multadd>
 800ae88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae8a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ae8e:	4682      	mov	sl, r0
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	f000 81b0 	beq.w	800b1f6 <_dtoa_r+0xbc6>
 800ae96:	2300      	movs	r3, #0
 800ae98:	4639      	mov	r1, r7
 800ae9a:	220a      	movs	r2, #10
 800ae9c:	4620      	mov	r0, r4
 800ae9e:	f000 fb1b 	bl	800b4d8 <__multadd>
 800aea2:	9b01      	ldr	r3, [sp, #4]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	4607      	mov	r7, r0
 800aea8:	f300 8096 	bgt.w	800afd8 <_dtoa_r+0x9a8>
 800aeac:	9b07      	ldr	r3, [sp, #28]
 800aeae:	2b02      	cmp	r3, #2
 800aeb0:	dc59      	bgt.n	800af66 <_dtoa_r+0x936>
 800aeb2:	e091      	b.n	800afd8 <_dtoa_r+0x9a8>
 800aeb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aeb6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aeba:	e758      	b.n	800ad6e <_dtoa_r+0x73e>
 800aebc:	9b04      	ldr	r3, [sp, #16]
 800aebe:	1e5e      	subs	r6, r3, #1
 800aec0:	9b08      	ldr	r3, [sp, #32]
 800aec2:	42b3      	cmp	r3, r6
 800aec4:	bfbf      	itttt	lt
 800aec6:	9b08      	ldrlt	r3, [sp, #32]
 800aec8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800aeca:	9608      	strlt	r6, [sp, #32]
 800aecc:	1af3      	sublt	r3, r6, r3
 800aece:	bfb4      	ite	lt
 800aed0:	18d2      	addlt	r2, r2, r3
 800aed2:	1b9e      	subge	r6, r3, r6
 800aed4:	9b04      	ldr	r3, [sp, #16]
 800aed6:	bfbc      	itt	lt
 800aed8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800aeda:	2600      	movlt	r6, #0
 800aedc:	2b00      	cmp	r3, #0
 800aede:	bfb7      	itett	lt
 800aee0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800aee4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800aee8:	1a9d      	sublt	r5, r3, r2
 800aeea:	2300      	movlt	r3, #0
 800aeec:	e741      	b.n	800ad72 <_dtoa_r+0x742>
 800aeee:	9e08      	ldr	r6, [sp, #32]
 800aef0:	9d05      	ldr	r5, [sp, #20]
 800aef2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800aef4:	e748      	b.n	800ad88 <_dtoa_r+0x758>
 800aef6:	9a08      	ldr	r2, [sp, #32]
 800aef8:	e770      	b.n	800addc <_dtoa_r+0x7ac>
 800aefa:	9b07      	ldr	r3, [sp, #28]
 800aefc:	2b01      	cmp	r3, #1
 800aefe:	dc19      	bgt.n	800af34 <_dtoa_r+0x904>
 800af00:	9b02      	ldr	r3, [sp, #8]
 800af02:	b9bb      	cbnz	r3, 800af34 <_dtoa_r+0x904>
 800af04:	9b03      	ldr	r3, [sp, #12]
 800af06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af0a:	b99b      	cbnz	r3, 800af34 <_dtoa_r+0x904>
 800af0c:	9b03      	ldr	r3, [sp, #12]
 800af0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800af12:	0d1b      	lsrs	r3, r3, #20
 800af14:	051b      	lsls	r3, r3, #20
 800af16:	b183      	cbz	r3, 800af3a <_dtoa_r+0x90a>
 800af18:	9b05      	ldr	r3, [sp, #20]
 800af1a:	3301      	adds	r3, #1
 800af1c:	9305      	str	r3, [sp, #20]
 800af1e:	9b06      	ldr	r3, [sp, #24]
 800af20:	3301      	adds	r3, #1
 800af22:	9306      	str	r3, [sp, #24]
 800af24:	f04f 0801 	mov.w	r8, #1
 800af28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	f47f af6f 	bne.w	800ae0e <_dtoa_r+0x7de>
 800af30:	2001      	movs	r0, #1
 800af32:	e774      	b.n	800ae1e <_dtoa_r+0x7ee>
 800af34:	f04f 0800 	mov.w	r8, #0
 800af38:	e7f6      	b.n	800af28 <_dtoa_r+0x8f8>
 800af3a:	4698      	mov	r8, r3
 800af3c:	e7f4      	b.n	800af28 <_dtoa_r+0x8f8>
 800af3e:	d082      	beq.n	800ae46 <_dtoa_r+0x816>
 800af40:	9a05      	ldr	r2, [sp, #20]
 800af42:	331c      	adds	r3, #28
 800af44:	441a      	add	r2, r3
 800af46:	9205      	str	r2, [sp, #20]
 800af48:	9a06      	ldr	r2, [sp, #24]
 800af4a:	441a      	add	r2, r3
 800af4c:	441d      	add	r5, r3
 800af4e:	9206      	str	r2, [sp, #24]
 800af50:	e779      	b.n	800ae46 <_dtoa_r+0x816>
 800af52:	4603      	mov	r3, r0
 800af54:	e7f4      	b.n	800af40 <_dtoa_r+0x910>
 800af56:	9b04      	ldr	r3, [sp, #16]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	dc37      	bgt.n	800afcc <_dtoa_r+0x99c>
 800af5c:	9b07      	ldr	r3, [sp, #28]
 800af5e:	2b02      	cmp	r3, #2
 800af60:	dd34      	ble.n	800afcc <_dtoa_r+0x99c>
 800af62:	9b04      	ldr	r3, [sp, #16]
 800af64:	9301      	str	r3, [sp, #4]
 800af66:	9b01      	ldr	r3, [sp, #4]
 800af68:	b963      	cbnz	r3, 800af84 <_dtoa_r+0x954>
 800af6a:	4631      	mov	r1, r6
 800af6c:	2205      	movs	r2, #5
 800af6e:	4620      	mov	r0, r4
 800af70:	f000 fab2 	bl	800b4d8 <__multadd>
 800af74:	4601      	mov	r1, r0
 800af76:	4606      	mov	r6, r0
 800af78:	4650      	mov	r0, sl
 800af7a:	f000 fcc7 	bl	800b90c <__mcmp>
 800af7e:	2800      	cmp	r0, #0
 800af80:	f73f adbb 	bgt.w	800aafa <_dtoa_r+0x4ca>
 800af84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af86:	9d00      	ldr	r5, [sp, #0]
 800af88:	ea6f 0b03 	mvn.w	fp, r3
 800af8c:	f04f 0800 	mov.w	r8, #0
 800af90:	4631      	mov	r1, r6
 800af92:	4620      	mov	r0, r4
 800af94:	f000 fa7e 	bl	800b494 <_Bfree>
 800af98:	2f00      	cmp	r7, #0
 800af9a:	f43f aeab 	beq.w	800acf4 <_dtoa_r+0x6c4>
 800af9e:	f1b8 0f00 	cmp.w	r8, #0
 800afa2:	d005      	beq.n	800afb0 <_dtoa_r+0x980>
 800afa4:	45b8      	cmp	r8, r7
 800afa6:	d003      	beq.n	800afb0 <_dtoa_r+0x980>
 800afa8:	4641      	mov	r1, r8
 800afaa:	4620      	mov	r0, r4
 800afac:	f000 fa72 	bl	800b494 <_Bfree>
 800afb0:	4639      	mov	r1, r7
 800afb2:	4620      	mov	r0, r4
 800afb4:	f000 fa6e 	bl	800b494 <_Bfree>
 800afb8:	e69c      	b.n	800acf4 <_dtoa_r+0x6c4>
 800afba:	2600      	movs	r6, #0
 800afbc:	4637      	mov	r7, r6
 800afbe:	e7e1      	b.n	800af84 <_dtoa_r+0x954>
 800afc0:	46bb      	mov	fp, r7
 800afc2:	4637      	mov	r7, r6
 800afc4:	e599      	b.n	800aafa <_dtoa_r+0x4ca>
 800afc6:	bf00      	nop
 800afc8:	40240000 	.word	0x40240000
 800afcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afce:	2b00      	cmp	r3, #0
 800afd0:	f000 80c8 	beq.w	800b164 <_dtoa_r+0xb34>
 800afd4:	9b04      	ldr	r3, [sp, #16]
 800afd6:	9301      	str	r3, [sp, #4]
 800afd8:	2d00      	cmp	r5, #0
 800afda:	dd05      	ble.n	800afe8 <_dtoa_r+0x9b8>
 800afdc:	4639      	mov	r1, r7
 800afde:	462a      	mov	r2, r5
 800afe0:	4620      	mov	r0, r4
 800afe2:	f000 fc27 	bl	800b834 <__lshift>
 800afe6:	4607      	mov	r7, r0
 800afe8:	f1b8 0f00 	cmp.w	r8, #0
 800afec:	d05b      	beq.n	800b0a6 <_dtoa_r+0xa76>
 800afee:	6879      	ldr	r1, [r7, #4]
 800aff0:	4620      	mov	r0, r4
 800aff2:	f000 fa0f 	bl	800b414 <_Balloc>
 800aff6:	4605      	mov	r5, r0
 800aff8:	b928      	cbnz	r0, 800b006 <_dtoa_r+0x9d6>
 800affa:	4b83      	ldr	r3, [pc, #524]	; (800b208 <_dtoa_r+0xbd8>)
 800affc:	4602      	mov	r2, r0
 800affe:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b002:	f7ff bb2e 	b.w	800a662 <_dtoa_r+0x32>
 800b006:	693a      	ldr	r2, [r7, #16]
 800b008:	3202      	adds	r2, #2
 800b00a:	0092      	lsls	r2, r2, #2
 800b00c:	f107 010c 	add.w	r1, r7, #12
 800b010:	300c      	adds	r0, #12
 800b012:	f7ff fa75 	bl	800a500 <memcpy>
 800b016:	2201      	movs	r2, #1
 800b018:	4629      	mov	r1, r5
 800b01a:	4620      	mov	r0, r4
 800b01c:	f000 fc0a 	bl	800b834 <__lshift>
 800b020:	9b00      	ldr	r3, [sp, #0]
 800b022:	3301      	adds	r3, #1
 800b024:	9304      	str	r3, [sp, #16]
 800b026:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b02a:	4413      	add	r3, r2
 800b02c:	9308      	str	r3, [sp, #32]
 800b02e:	9b02      	ldr	r3, [sp, #8]
 800b030:	f003 0301 	and.w	r3, r3, #1
 800b034:	46b8      	mov	r8, r7
 800b036:	9306      	str	r3, [sp, #24]
 800b038:	4607      	mov	r7, r0
 800b03a:	9b04      	ldr	r3, [sp, #16]
 800b03c:	4631      	mov	r1, r6
 800b03e:	3b01      	subs	r3, #1
 800b040:	4650      	mov	r0, sl
 800b042:	9301      	str	r3, [sp, #4]
 800b044:	f7ff fa6a 	bl	800a51c <quorem>
 800b048:	4641      	mov	r1, r8
 800b04a:	9002      	str	r0, [sp, #8]
 800b04c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b050:	4650      	mov	r0, sl
 800b052:	f000 fc5b 	bl	800b90c <__mcmp>
 800b056:	463a      	mov	r2, r7
 800b058:	9005      	str	r0, [sp, #20]
 800b05a:	4631      	mov	r1, r6
 800b05c:	4620      	mov	r0, r4
 800b05e:	f000 fc71 	bl	800b944 <__mdiff>
 800b062:	68c2      	ldr	r2, [r0, #12]
 800b064:	4605      	mov	r5, r0
 800b066:	bb02      	cbnz	r2, 800b0aa <_dtoa_r+0xa7a>
 800b068:	4601      	mov	r1, r0
 800b06a:	4650      	mov	r0, sl
 800b06c:	f000 fc4e 	bl	800b90c <__mcmp>
 800b070:	4602      	mov	r2, r0
 800b072:	4629      	mov	r1, r5
 800b074:	4620      	mov	r0, r4
 800b076:	9209      	str	r2, [sp, #36]	; 0x24
 800b078:	f000 fa0c 	bl	800b494 <_Bfree>
 800b07c:	9b07      	ldr	r3, [sp, #28]
 800b07e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b080:	9d04      	ldr	r5, [sp, #16]
 800b082:	ea43 0102 	orr.w	r1, r3, r2
 800b086:	9b06      	ldr	r3, [sp, #24]
 800b088:	4319      	orrs	r1, r3
 800b08a:	d110      	bne.n	800b0ae <_dtoa_r+0xa7e>
 800b08c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b090:	d029      	beq.n	800b0e6 <_dtoa_r+0xab6>
 800b092:	9b05      	ldr	r3, [sp, #20]
 800b094:	2b00      	cmp	r3, #0
 800b096:	dd02      	ble.n	800b09e <_dtoa_r+0xa6e>
 800b098:	9b02      	ldr	r3, [sp, #8]
 800b09a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b09e:	9b01      	ldr	r3, [sp, #4]
 800b0a0:	f883 9000 	strb.w	r9, [r3]
 800b0a4:	e774      	b.n	800af90 <_dtoa_r+0x960>
 800b0a6:	4638      	mov	r0, r7
 800b0a8:	e7ba      	b.n	800b020 <_dtoa_r+0x9f0>
 800b0aa:	2201      	movs	r2, #1
 800b0ac:	e7e1      	b.n	800b072 <_dtoa_r+0xa42>
 800b0ae:	9b05      	ldr	r3, [sp, #20]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	db04      	blt.n	800b0be <_dtoa_r+0xa8e>
 800b0b4:	9907      	ldr	r1, [sp, #28]
 800b0b6:	430b      	orrs	r3, r1
 800b0b8:	9906      	ldr	r1, [sp, #24]
 800b0ba:	430b      	orrs	r3, r1
 800b0bc:	d120      	bne.n	800b100 <_dtoa_r+0xad0>
 800b0be:	2a00      	cmp	r2, #0
 800b0c0:	dded      	ble.n	800b09e <_dtoa_r+0xa6e>
 800b0c2:	4651      	mov	r1, sl
 800b0c4:	2201      	movs	r2, #1
 800b0c6:	4620      	mov	r0, r4
 800b0c8:	f000 fbb4 	bl	800b834 <__lshift>
 800b0cc:	4631      	mov	r1, r6
 800b0ce:	4682      	mov	sl, r0
 800b0d0:	f000 fc1c 	bl	800b90c <__mcmp>
 800b0d4:	2800      	cmp	r0, #0
 800b0d6:	dc03      	bgt.n	800b0e0 <_dtoa_r+0xab0>
 800b0d8:	d1e1      	bne.n	800b09e <_dtoa_r+0xa6e>
 800b0da:	f019 0f01 	tst.w	r9, #1
 800b0de:	d0de      	beq.n	800b09e <_dtoa_r+0xa6e>
 800b0e0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b0e4:	d1d8      	bne.n	800b098 <_dtoa_r+0xa68>
 800b0e6:	9a01      	ldr	r2, [sp, #4]
 800b0e8:	2339      	movs	r3, #57	; 0x39
 800b0ea:	7013      	strb	r3, [r2, #0]
 800b0ec:	462b      	mov	r3, r5
 800b0ee:	461d      	mov	r5, r3
 800b0f0:	3b01      	subs	r3, #1
 800b0f2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b0f6:	2a39      	cmp	r2, #57	; 0x39
 800b0f8:	d06c      	beq.n	800b1d4 <_dtoa_r+0xba4>
 800b0fa:	3201      	adds	r2, #1
 800b0fc:	701a      	strb	r2, [r3, #0]
 800b0fe:	e747      	b.n	800af90 <_dtoa_r+0x960>
 800b100:	2a00      	cmp	r2, #0
 800b102:	dd07      	ble.n	800b114 <_dtoa_r+0xae4>
 800b104:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b108:	d0ed      	beq.n	800b0e6 <_dtoa_r+0xab6>
 800b10a:	9a01      	ldr	r2, [sp, #4]
 800b10c:	f109 0301 	add.w	r3, r9, #1
 800b110:	7013      	strb	r3, [r2, #0]
 800b112:	e73d      	b.n	800af90 <_dtoa_r+0x960>
 800b114:	9b04      	ldr	r3, [sp, #16]
 800b116:	9a08      	ldr	r2, [sp, #32]
 800b118:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b11c:	4293      	cmp	r3, r2
 800b11e:	d043      	beq.n	800b1a8 <_dtoa_r+0xb78>
 800b120:	4651      	mov	r1, sl
 800b122:	2300      	movs	r3, #0
 800b124:	220a      	movs	r2, #10
 800b126:	4620      	mov	r0, r4
 800b128:	f000 f9d6 	bl	800b4d8 <__multadd>
 800b12c:	45b8      	cmp	r8, r7
 800b12e:	4682      	mov	sl, r0
 800b130:	f04f 0300 	mov.w	r3, #0
 800b134:	f04f 020a 	mov.w	r2, #10
 800b138:	4641      	mov	r1, r8
 800b13a:	4620      	mov	r0, r4
 800b13c:	d107      	bne.n	800b14e <_dtoa_r+0xb1e>
 800b13e:	f000 f9cb 	bl	800b4d8 <__multadd>
 800b142:	4680      	mov	r8, r0
 800b144:	4607      	mov	r7, r0
 800b146:	9b04      	ldr	r3, [sp, #16]
 800b148:	3301      	adds	r3, #1
 800b14a:	9304      	str	r3, [sp, #16]
 800b14c:	e775      	b.n	800b03a <_dtoa_r+0xa0a>
 800b14e:	f000 f9c3 	bl	800b4d8 <__multadd>
 800b152:	4639      	mov	r1, r7
 800b154:	4680      	mov	r8, r0
 800b156:	2300      	movs	r3, #0
 800b158:	220a      	movs	r2, #10
 800b15a:	4620      	mov	r0, r4
 800b15c:	f000 f9bc 	bl	800b4d8 <__multadd>
 800b160:	4607      	mov	r7, r0
 800b162:	e7f0      	b.n	800b146 <_dtoa_r+0xb16>
 800b164:	9b04      	ldr	r3, [sp, #16]
 800b166:	9301      	str	r3, [sp, #4]
 800b168:	9d00      	ldr	r5, [sp, #0]
 800b16a:	4631      	mov	r1, r6
 800b16c:	4650      	mov	r0, sl
 800b16e:	f7ff f9d5 	bl	800a51c <quorem>
 800b172:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b176:	9b00      	ldr	r3, [sp, #0]
 800b178:	f805 9b01 	strb.w	r9, [r5], #1
 800b17c:	1aea      	subs	r2, r5, r3
 800b17e:	9b01      	ldr	r3, [sp, #4]
 800b180:	4293      	cmp	r3, r2
 800b182:	dd07      	ble.n	800b194 <_dtoa_r+0xb64>
 800b184:	4651      	mov	r1, sl
 800b186:	2300      	movs	r3, #0
 800b188:	220a      	movs	r2, #10
 800b18a:	4620      	mov	r0, r4
 800b18c:	f000 f9a4 	bl	800b4d8 <__multadd>
 800b190:	4682      	mov	sl, r0
 800b192:	e7ea      	b.n	800b16a <_dtoa_r+0xb3a>
 800b194:	9b01      	ldr	r3, [sp, #4]
 800b196:	2b00      	cmp	r3, #0
 800b198:	bfc8      	it	gt
 800b19a:	461d      	movgt	r5, r3
 800b19c:	9b00      	ldr	r3, [sp, #0]
 800b19e:	bfd8      	it	le
 800b1a0:	2501      	movle	r5, #1
 800b1a2:	441d      	add	r5, r3
 800b1a4:	f04f 0800 	mov.w	r8, #0
 800b1a8:	4651      	mov	r1, sl
 800b1aa:	2201      	movs	r2, #1
 800b1ac:	4620      	mov	r0, r4
 800b1ae:	f000 fb41 	bl	800b834 <__lshift>
 800b1b2:	4631      	mov	r1, r6
 800b1b4:	4682      	mov	sl, r0
 800b1b6:	f000 fba9 	bl	800b90c <__mcmp>
 800b1ba:	2800      	cmp	r0, #0
 800b1bc:	dc96      	bgt.n	800b0ec <_dtoa_r+0xabc>
 800b1be:	d102      	bne.n	800b1c6 <_dtoa_r+0xb96>
 800b1c0:	f019 0f01 	tst.w	r9, #1
 800b1c4:	d192      	bne.n	800b0ec <_dtoa_r+0xabc>
 800b1c6:	462b      	mov	r3, r5
 800b1c8:	461d      	mov	r5, r3
 800b1ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1ce:	2a30      	cmp	r2, #48	; 0x30
 800b1d0:	d0fa      	beq.n	800b1c8 <_dtoa_r+0xb98>
 800b1d2:	e6dd      	b.n	800af90 <_dtoa_r+0x960>
 800b1d4:	9a00      	ldr	r2, [sp, #0]
 800b1d6:	429a      	cmp	r2, r3
 800b1d8:	d189      	bne.n	800b0ee <_dtoa_r+0xabe>
 800b1da:	f10b 0b01 	add.w	fp, fp, #1
 800b1de:	2331      	movs	r3, #49	; 0x31
 800b1e0:	e796      	b.n	800b110 <_dtoa_r+0xae0>
 800b1e2:	4b0a      	ldr	r3, [pc, #40]	; (800b20c <_dtoa_r+0xbdc>)
 800b1e4:	f7ff ba99 	b.w	800a71a <_dtoa_r+0xea>
 800b1e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	f47f aa6d 	bne.w	800a6ca <_dtoa_r+0x9a>
 800b1f0:	4b07      	ldr	r3, [pc, #28]	; (800b210 <_dtoa_r+0xbe0>)
 800b1f2:	f7ff ba92 	b.w	800a71a <_dtoa_r+0xea>
 800b1f6:	9b01      	ldr	r3, [sp, #4]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	dcb5      	bgt.n	800b168 <_dtoa_r+0xb38>
 800b1fc:	9b07      	ldr	r3, [sp, #28]
 800b1fe:	2b02      	cmp	r3, #2
 800b200:	f73f aeb1 	bgt.w	800af66 <_dtoa_r+0x936>
 800b204:	e7b0      	b.n	800b168 <_dtoa_r+0xb38>
 800b206:	bf00      	nop
 800b208:	0800cd14 	.word	0x0800cd14
 800b20c:	0800cc74 	.word	0x0800cc74
 800b210:	0800cc98 	.word	0x0800cc98

0800b214 <_free_r>:
 800b214:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b216:	2900      	cmp	r1, #0
 800b218:	d044      	beq.n	800b2a4 <_free_r+0x90>
 800b21a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b21e:	9001      	str	r0, [sp, #4]
 800b220:	2b00      	cmp	r3, #0
 800b222:	f1a1 0404 	sub.w	r4, r1, #4
 800b226:	bfb8      	it	lt
 800b228:	18e4      	addlt	r4, r4, r3
 800b22a:	f000 f8e7 	bl	800b3fc <__malloc_lock>
 800b22e:	4a1e      	ldr	r2, [pc, #120]	; (800b2a8 <_free_r+0x94>)
 800b230:	9801      	ldr	r0, [sp, #4]
 800b232:	6813      	ldr	r3, [r2, #0]
 800b234:	b933      	cbnz	r3, 800b244 <_free_r+0x30>
 800b236:	6063      	str	r3, [r4, #4]
 800b238:	6014      	str	r4, [r2, #0]
 800b23a:	b003      	add	sp, #12
 800b23c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b240:	f000 b8e2 	b.w	800b408 <__malloc_unlock>
 800b244:	42a3      	cmp	r3, r4
 800b246:	d908      	bls.n	800b25a <_free_r+0x46>
 800b248:	6825      	ldr	r5, [r4, #0]
 800b24a:	1961      	adds	r1, r4, r5
 800b24c:	428b      	cmp	r3, r1
 800b24e:	bf01      	itttt	eq
 800b250:	6819      	ldreq	r1, [r3, #0]
 800b252:	685b      	ldreq	r3, [r3, #4]
 800b254:	1949      	addeq	r1, r1, r5
 800b256:	6021      	streq	r1, [r4, #0]
 800b258:	e7ed      	b.n	800b236 <_free_r+0x22>
 800b25a:	461a      	mov	r2, r3
 800b25c:	685b      	ldr	r3, [r3, #4]
 800b25e:	b10b      	cbz	r3, 800b264 <_free_r+0x50>
 800b260:	42a3      	cmp	r3, r4
 800b262:	d9fa      	bls.n	800b25a <_free_r+0x46>
 800b264:	6811      	ldr	r1, [r2, #0]
 800b266:	1855      	adds	r5, r2, r1
 800b268:	42a5      	cmp	r5, r4
 800b26a:	d10b      	bne.n	800b284 <_free_r+0x70>
 800b26c:	6824      	ldr	r4, [r4, #0]
 800b26e:	4421      	add	r1, r4
 800b270:	1854      	adds	r4, r2, r1
 800b272:	42a3      	cmp	r3, r4
 800b274:	6011      	str	r1, [r2, #0]
 800b276:	d1e0      	bne.n	800b23a <_free_r+0x26>
 800b278:	681c      	ldr	r4, [r3, #0]
 800b27a:	685b      	ldr	r3, [r3, #4]
 800b27c:	6053      	str	r3, [r2, #4]
 800b27e:	440c      	add	r4, r1
 800b280:	6014      	str	r4, [r2, #0]
 800b282:	e7da      	b.n	800b23a <_free_r+0x26>
 800b284:	d902      	bls.n	800b28c <_free_r+0x78>
 800b286:	230c      	movs	r3, #12
 800b288:	6003      	str	r3, [r0, #0]
 800b28a:	e7d6      	b.n	800b23a <_free_r+0x26>
 800b28c:	6825      	ldr	r5, [r4, #0]
 800b28e:	1961      	adds	r1, r4, r5
 800b290:	428b      	cmp	r3, r1
 800b292:	bf04      	itt	eq
 800b294:	6819      	ldreq	r1, [r3, #0]
 800b296:	685b      	ldreq	r3, [r3, #4]
 800b298:	6063      	str	r3, [r4, #4]
 800b29a:	bf04      	itt	eq
 800b29c:	1949      	addeq	r1, r1, r5
 800b29e:	6021      	streq	r1, [r4, #0]
 800b2a0:	6054      	str	r4, [r2, #4]
 800b2a2:	e7ca      	b.n	800b23a <_free_r+0x26>
 800b2a4:	b003      	add	sp, #12
 800b2a6:	bd30      	pop	{r4, r5, pc}
 800b2a8:	20001cac 	.word	0x20001cac

0800b2ac <malloc>:
 800b2ac:	4b02      	ldr	r3, [pc, #8]	; (800b2b8 <malloc+0xc>)
 800b2ae:	4601      	mov	r1, r0
 800b2b0:	6818      	ldr	r0, [r3, #0]
 800b2b2:	f000 b823 	b.w	800b2fc <_malloc_r>
 800b2b6:	bf00      	nop
 800b2b8:	20000174 	.word	0x20000174

0800b2bc <sbrk_aligned>:
 800b2bc:	b570      	push	{r4, r5, r6, lr}
 800b2be:	4e0e      	ldr	r6, [pc, #56]	; (800b2f8 <sbrk_aligned+0x3c>)
 800b2c0:	460c      	mov	r4, r1
 800b2c2:	6831      	ldr	r1, [r6, #0]
 800b2c4:	4605      	mov	r5, r0
 800b2c6:	b911      	cbnz	r1, 800b2ce <sbrk_aligned+0x12>
 800b2c8:	f000 fe96 	bl	800bff8 <_sbrk_r>
 800b2cc:	6030      	str	r0, [r6, #0]
 800b2ce:	4621      	mov	r1, r4
 800b2d0:	4628      	mov	r0, r5
 800b2d2:	f000 fe91 	bl	800bff8 <_sbrk_r>
 800b2d6:	1c43      	adds	r3, r0, #1
 800b2d8:	d00a      	beq.n	800b2f0 <sbrk_aligned+0x34>
 800b2da:	1cc4      	adds	r4, r0, #3
 800b2dc:	f024 0403 	bic.w	r4, r4, #3
 800b2e0:	42a0      	cmp	r0, r4
 800b2e2:	d007      	beq.n	800b2f4 <sbrk_aligned+0x38>
 800b2e4:	1a21      	subs	r1, r4, r0
 800b2e6:	4628      	mov	r0, r5
 800b2e8:	f000 fe86 	bl	800bff8 <_sbrk_r>
 800b2ec:	3001      	adds	r0, #1
 800b2ee:	d101      	bne.n	800b2f4 <sbrk_aligned+0x38>
 800b2f0:	f04f 34ff 	mov.w	r4, #4294967295
 800b2f4:	4620      	mov	r0, r4
 800b2f6:	bd70      	pop	{r4, r5, r6, pc}
 800b2f8:	20001cb0 	.word	0x20001cb0

0800b2fc <_malloc_r>:
 800b2fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b300:	1ccd      	adds	r5, r1, #3
 800b302:	f025 0503 	bic.w	r5, r5, #3
 800b306:	3508      	adds	r5, #8
 800b308:	2d0c      	cmp	r5, #12
 800b30a:	bf38      	it	cc
 800b30c:	250c      	movcc	r5, #12
 800b30e:	2d00      	cmp	r5, #0
 800b310:	4607      	mov	r7, r0
 800b312:	db01      	blt.n	800b318 <_malloc_r+0x1c>
 800b314:	42a9      	cmp	r1, r5
 800b316:	d905      	bls.n	800b324 <_malloc_r+0x28>
 800b318:	230c      	movs	r3, #12
 800b31a:	603b      	str	r3, [r7, #0]
 800b31c:	2600      	movs	r6, #0
 800b31e:	4630      	mov	r0, r6
 800b320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b324:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b3f8 <_malloc_r+0xfc>
 800b328:	f000 f868 	bl	800b3fc <__malloc_lock>
 800b32c:	f8d8 3000 	ldr.w	r3, [r8]
 800b330:	461c      	mov	r4, r3
 800b332:	bb5c      	cbnz	r4, 800b38c <_malloc_r+0x90>
 800b334:	4629      	mov	r1, r5
 800b336:	4638      	mov	r0, r7
 800b338:	f7ff ffc0 	bl	800b2bc <sbrk_aligned>
 800b33c:	1c43      	adds	r3, r0, #1
 800b33e:	4604      	mov	r4, r0
 800b340:	d155      	bne.n	800b3ee <_malloc_r+0xf2>
 800b342:	f8d8 4000 	ldr.w	r4, [r8]
 800b346:	4626      	mov	r6, r4
 800b348:	2e00      	cmp	r6, #0
 800b34a:	d145      	bne.n	800b3d8 <_malloc_r+0xdc>
 800b34c:	2c00      	cmp	r4, #0
 800b34e:	d048      	beq.n	800b3e2 <_malloc_r+0xe6>
 800b350:	6823      	ldr	r3, [r4, #0]
 800b352:	4631      	mov	r1, r6
 800b354:	4638      	mov	r0, r7
 800b356:	eb04 0903 	add.w	r9, r4, r3
 800b35a:	f000 fe4d 	bl	800bff8 <_sbrk_r>
 800b35e:	4581      	cmp	r9, r0
 800b360:	d13f      	bne.n	800b3e2 <_malloc_r+0xe6>
 800b362:	6821      	ldr	r1, [r4, #0]
 800b364:	1a6d      	subs	r5, r5, r1
 800b366:	4629      	mov	r1, r5
 800b368:	4638      	mov	r0, r7
 800b36a:	f7ff ffa7 	bl	800b2bc <sbrk_aligned>
 800b36e:	3001      	adds	r0, #1
 800b370:	d037      	beq.n	800b3e2 <_malloc_r+0xe6>
 800b372:	6823      	ldr	r3, [r4, #0]
 800b374:	442b      	add	r3, r5
 800b376:	6023      	str	r3, [r4, #0]
 800b378:	f8d8 3000 	ldr.w	r3, [r8]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d038      	beq.n	800b3f2 <_malloc_r+0xf6>
 800b380:	685a      	ldr	r2, [r3, #4]
 800b382:	42a2      	cmp	r2, r4
 800b384:	d12b      	bne.n	800b3de <_malloc_r+0xe2>
 800b386:	2200      	movs	r2, #0
 800b388:	605a      	str	r2, [r3, #4]
 800b38a:	e00f      	b.n	800b3ac <_malloc_r+0xb0>
 800b38c:	6822      	ldr	r2, [r4, #0]
 800b38e:	1b52      	subs	r2, r2, r5
 800b390:	d41f      	bmi.n	800b3d2 <_malloc_r+0xd6>
 800b392:	2a0b      	cmp	r2, #11
 800b394:	d917      	bls.n	800b3c6 <_malloc_r+0xca>
 800b396:	1961      	adds	r1, r4, r5
 800b398:	42a3      	cmp	r3, r4
 800b39a:	6025      	str	r5, [r4, #0]
 800b39c:	bf18      	it	ne
 800b39e:	6059      	strne	r1, [r3, #4]
 800b3a0:	6863      	ldr	r3, [r4, #4]
 800b3a2:	bf08      	it	eq
 800b3a4:	f8c8 1000 	streq.w	r1, [r8]
 800b3a8:	5162      	str	r2, [r4, r5]
 800b3aa:	604b      	str	r3, [r1, #4]
 800b3ac:	4638      	mov	r0, r7
 800b3ae:	f104 060b 	add.w	r6, r4, #11
 800b3b2:	f000 f829 	bl	800b408 <__malloc_unlock>
 800b3b6:	f026 0607 	bic.w	r6, r6, #7
 800b3ba:	1d23      	adds	r3, r4, #4
 800b3bc:	1af2      	subs	r2, r6, r3
 800b3be:	d0ae      	beq.n	800b31e <_malloc_r+0x22>
 800b3c0:	1b9b      	subs	r3, r3, r6
 800b3c2:	50a3      	str	r3, [r4, r2]
 800b3c4:	e7ab      	b.n	800b31e <_malloc_r+0x22>
 800b3c6:	42a3      	cmp	r3, r4
 800b3c8:	6862      	ldr	r2, [r4, #4]
 800b3ca:	d1dd      	bne.n	800b388 <_malloc_r+0x8c>
 800b3cc:	f8c8 2000 	str.w	r2, [r8]
 800b3d0:	e7ec      	b.n	800b3ac <_malloc_r+0xb0>
 800b3d2:	4623      	mov	r3, r4
 800b3d4:	6864      	ldr	r4, [r4, #4]
 800b3d6:	e7ac      	b.n	800b332 <_malloc_r+0x36>
 800b3d8:	4634      	mov	r4, r6
 800b3da:	6876      	ldr	r6, [r6, #4]
 800b3dc:	e7b4      	b.n	800b348 <_malloc_r+0x4c>
 800b3de:	4613      	mov	r3, r2
 800b3e0:	e7cc      	b.n	800b37c <_malloc_r+0x80>
 800b3e2:	230c      	movs	r3, #12
 800b3e4:	603b      	str	r3, [r7, #0]
 800b3e6:	4638      	mov	r0, r7
 800b3e8:	f000 f80e 	bl	800b408 <__malloc_unlock>
 800b3ec:	e797      	b.n	800b31e <_malloc_r+0x22>
 800b3ee:	6025      	str	r5, [r4, #0]
 800b3f0:	e7dc      	b.n	800b3ac <_malloc_r+0xb0>
 800b3f2:	605b      	str	r3, [r3, #4]
 800b3f4:	deff      	udf	#255	; 0xff
 800b3f6:	bf00      	nop
 800b3f8:	20001cac 	.word	0x20001cac

0800b3fc <__malloc_lock>:
 800b3fc:	4801      	ldr	r0, [pc, #4]	; (800b404 <__malloc_lock+0x8>)
 800b3fe:	f7ff b87d 	b.w	800a4fc <__retarget_lock_acquire_recursive>
 800b402:	bf00      	nop
 800b404:	20001ca8 	.word	0x20001ca8

0800b408 <__malloc_unlock>:
 800b408:	4801      	ldr	r0, [pc, #4]	; (800b410 <__malloc_unlock+0x8>)
 800b40a:	f7ff b878 	b.w	800a4fe <__retarget_lock_release_recursive>
 800b40e:	bf00      	nop
 800b410:	20001ca8 	.word	0x20001ca8

0800b414 <_Balloc>:
 800b414:	b570      	push	{r4, r5, r6, lr}
 800b416:	69c6      	ldr	r6, [r0, #28]
 800b418:	4604      	mov	r4, r0
 800b41a:	460d      	mov	r5, r1
 800b41c:	b976      	cbnz	r6, 800b43c <_Balloc+0x28>
 800b41e:	2010      	movs	r0, #16
 800b420:	f7ff ff44 	bl	800b2ac <malloc>
 800b424:	4602      	mov	r2, r0
 800b426:	61e0      	str	r0, [r4, #28]
 800b428:	b920      	cbnz	r0, 800b434 <_Balloc+0x20>
 800b42a:	4b18      	ldr	r3, [pc, #96]	; (800b48c <_Balloc+0x78>)
 800b42c:	4818      	ldr	r0, [pc, #96]	; (800b490 <_Balloc+0x7c>)
 800b42e:	216b      	movs	r1, #107	; 0x6b
 800b430:	f000 fdf2 	bl	800c018 <__assert_func>
 800b434:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b438:	6006      	str	r6, [r0, #0]
 800b43a:	60c6      	str	r6, [r0, #12]
 800b43c:	69e6      	ldr	r6, [r4, #28]
 800b43e:	68f3      	ldr	r3, [r6, #12]
 800b440:	b183      	cbz	r3, 800b464 <_Balloc+0x50>
 800b442:	69e3      	ldr	r3, [r4, #28]
 800b444:	68db      	ldr	r3, [r3, #12]
 800b446:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b44a:	b9b8      	cbnz	r0, 800b47c <_Balloc+0x68>
 800b44c:	2101      	movs	r1, #1
 800b44e:	fa01 f605 	lsl.w	r6, r1, r5
 800b452:	1d72      	adds	r2, r6, #5
 800b454:	0092      	lsls	r2, r2, #2
 800b456:	4620      	mov	r0, r4
 800b458:	f000 fdfc 	bl	800c054 <_calloc_r>
 800b45c:	b160      	cbz	r0, 800b478 <_Balloc+0x64>
 800b45e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b462:	e00e      	b.n	800b482 <_Balloc+0x6e>
 800b464:	2221      	movs	r2, #33	; 0x21
 800b466:	2104      	movs	r1, #4
 800b468:	4620      	mov	r0, r4
 800b46a:	f000 fdf3 	bl	800c054 <_calloc_r>
 800b46e:	69e3      	ldr	r3, [r4, #28]
 800b470:	60f0      	str	r0, [r6, #12]
 800b472:	68db      	ldr	r3, [r3, #12]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d1e4      	bne.n	800b442 <_Balloc+0x2e>
 800b478:	2000      	movs	r0, #0
 800b47a:	bd70      	pop	{r4, r5, r6, pc}
 800b47c:	6802      	ldr	r2, [r0, #0]
 800b47e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b482:	2300      	movs	r3, #0
 800b484:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b488:	e7f7      	b.n	800b47a <_Balloc+0x66>
 800b48a:	bf00      	nop
 800b48c:	0800cca5 	.word	0x0800cca5
 800b490:	0800cd25 	.word	0x0800cd25

0800b494 <_Bfree>:
 800b494:	b570      	push	{r4, r5, r6, lr}
 800b496:	69c6      	ldr	r6, [r0, #28]
 800b498:	4605      	mov	r5, r0
 800b49a:	460c      	mov	r4, r1
 800b49c:	b976      	cbnz	r6, 800b4bc <_Bfree+0x28>
 800b49e:	2010      	movs	r0, #16
 800b4a0:	f7ff ff04 	bl	800b2ac <malloc>
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	61e8      	str	r0, [r5, #28]
 800b4a8:	b920      	cbnz	r0, 800b4b4 <_Bfree+0x20>
 800b4aa:	4b09      	ldr	r3, [pc, #36]	; (800b4d0 <_Bfree+0x3c>)
 800b4ac:	4809      	ldr	r0, [pc, #36]	; (800b4d4 <_Bfree+0x40>)
 800b4ae:	218f      	movs	r1, #143	; 0x8f
 800b4b0:	f000 fdb2 	bl	800c018 <__assert_func>
 800b4b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b4b8:	6006      	str	r6, [r0, #0]
 800b4ba:	60c6      	str	r6, [r0, #12]
 800b4bc:	b13c      	cbz	r4, 800b4ce <_Bfree+0x3a>
 800b4be:	69eb      	ldr	r3, [r5, #28]
 800b4c0:	6862      	ldr	r2, [r4, #4]
 800b4c2:	68db      	ldr	r3, [r3, #12]
 800b4c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b4c8:	6021      	str	r1, [r4, #0]
 800b4ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b4ce:	bd70      	pop	{r4, r5, r6, pc}
 800b4d0:	0800cca5 	.word	0x0800cca5
 800b4d4:	0800cd25 	.word	0x0800cd25

0800b4d8 <__multadd>:
 800b4d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4dc:	690d      	ldr	r5, [r1, #16]
 800b4de:	4607      	mov	r7, r0
 800b4e0:	460c      	mov	r4, r1
 800b4e2:	461e      	mov	r6, r3
 800b4e4:	f101 0c14 	add.w	ip, r1, #20
 800b4e8:	2000      	movs	r0, #0
 800b4ea:	f8dc 3000 	ldr.w	r3, [ip]
 800b4ee:	b299      	uxth	r1, r3
 800b4f0:	fb02 6101 	mla	r1, r2, r1, r6
 800b4f4:	0c1e      	lsrs	r6, r3, #16
 800b4f6:	0c0b      	lsrs	r3, r1, #16
 800b4f8:	fb02 3306 	mla	r3, r2, r6, r3
 800b4fc:	b289      	uxth	r1, r1
 800b4fe:	3001      	adds	r0, #1
 800b500:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b504:	4285      	cmp	r5, r0
 800b506:	f84c 1b04 	str.w	r1, [ip], #4
 800b50a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b50e:	dcec      	bgt.n	800b4ea <__multadd+0x12>
 800b510:	b30e      	cbz	r6, 800b556 <__multadd+0x7e>
 800b512:	68a3      	ldr	r3, [r4, #8]
 800b514:	42ab      	cmp	r3, r5
 800b516:	dc19      	bgt.n	800b54c <__multadd+0x74>
 800b518:	6861      	ldr	r1, [r4, #4]
 800b51a:	4638      	mov	r0, r7
 800b51c:	3101      	adds	r1, #1
 800b51e:	f7ff ff79 	bl	800b414 <_Balloc>
 800b522:	4680      	mov	r8, r0
 800b524:	b928      	cbnz	r0, 800b532 <__multadd+0x5a>
 800b526:	4602      	mov	r2, r0
 800b528:	4b0c      	ldr	r3, [pc, #48]	; (800b55c <__multadd+0x84>)
 800b52a:	480d      	ldr	r0, [pc, #52]	; (800b560 <__multadd+0x88>)
 800b52c:	21ba      	movs	r1, #186	; 0xba
 800b52e:	f000 fd73 	bl	800c018 <__assert_func>
 800b532:	6922      	ldr	r2, [r4, #16]
 800b534:	3202      	adds	r2, #2
 800b536:	f104 010c 	add.w	r1, r4, #12
 800b53a:	0092      	lsls	r2, r2, #2
 800b53c:	300c      	adds	r0, #12
 800b53e:	f7fe ffdf 	bl	800a500 <memcpy>
 800b542:	4621      	mov	r1, r4
 800b544:	4638      	mov	r0, r7
 800b546:	f7ff ffa5 	bl	800b494 <_Bfree>
 800b54a:	4644      	mov	r4, r8
 800b54c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b550:	3501      	adds	r5, #1
 800b552:	615e      	str	r6, [r3, #20]
 800b554:	6125      	str	r5, [r4, #16]
 800b556:	4620      	mov	r0, r4
 800b558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b55c:	0800cd14 	.word	0x0800cd14
 800b560:	0800cd25 	.word	0x0800cd25

0800b564 <__hi0bits>:
 800b564:	0c03      	lsrs	r3, r0, #16
 800b566:	041b      	lsls	r3, r3, #16
 800b568:	b9d3      	cbnz	r3, 800b5a0 <__hi0bits+0x3c>
 800b56a:	0400      	lsls	r0, r0, #16
 800b56c:	2310      	movs	r3, #16
 800b56e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b572:	bf04      	itt	eq
 800b574:	0200      	lsleq	r0, r0, #8
 800b576:	3308      	addeq	r3, #8
 800b578:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b57c:	bf04      	itt	eq
 800b57e:	0100      	lsleq	r0, r0, #4
 800b580:	3304      	addeq	r3, #4
 800b582:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b586:	bf04      	itt	eq
 800b588:	0080      	lsleq	r0, r0, #2
 800b58a:	3302      	addeq	r3, #2
 800b58c:	2800      	cmp	r0, #0
 800b58e:	db05      	blt.n	800b59c <__hi0bits+0x38>
 800b590:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b594:	f103 0301 	add.w	r3, r3, #1
 800b598:	bf08      	it	eq
 800b59a:	2320      	moveq	r3, #32
 800b59c:	4618      	mov	r0, r3
 800b59e:	4770      	bx	lr
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	e7e4      	b.n	800b56e <__hi0bits+0xa>

0800b5a4 <__lo0bits>:
 800b5a4:	6803      	ldr	r3, [r0, #0]
 800b5a6:	f013 0207 	ands.w	r2, r3, #7
 800b5aa:	d00c      	beq.n	800b5c6 <__lo0bits+0x22>
 800b5ac:	07d9      	lsls	r1, r3, #31
 800b5ae:	d422      	bmi.n	800b5f6 <__lo0bits+0x52>
 800b5b0:	079a      	lsls	r2, r3, #30
 800b5b2:	bf49      	itett	mi
 800b5b4:	085b      	lsrmi	r3, r3, #1
 800b5b6:	089b      	lsrpl	r3, r3, #2
 800b5b8:	6003      	strmi	r3, [r0, #0]
 800b5ba:	2201      	movmi	r2, #1
 800b5bc:	bf5c      	itt	pl
 800b5be:	6003      	strpl	r3, [r0, #0]
 800b5c0:	2202      	movpl	r2, #2
 800b5c2:	4610      	mov	r0, r2
 800b5c4:	4770      	bx	lr
 800b5c6:	b299      	uxth	r1, r3
 800b5c8:	b909      	cbnz	r1, 800b5ce <__lo0bits+0x2a>
 800b5ca:	0c1b      	lsrs	r3, r3, #16
 800b5cc:	2210      	movs	r2, #16
 800b5ce:	b2d9      	uxtb	r1, r3
 800b5d0:	b909      	cbnz	r1, 800b5d6 <__lo0bits+0x32>
 800b5d2:	3208      	adds	r2, #8
 800b5d4:	0a1b      	lsrs	r3, r3, #8
 800b5d6:	0719      	lsls	r1, r3, #28
 800b5d8:	bf04      	itt	eq
 800b5da:	091b      	lsreq	r3, r3, #4
 800b5dc:	3204      	addeq	r2, #4
 800b5de:	0799      	lsls	r1, r3, #30
 800b5e0:	bf04      	itt	eq
 800b5e2:	089b      	lsreq	r3, r3, #2
 800b5e4:	3202      	addeq	r2, #2
 800b5e6:	07d9      	lsls	r1, r3, #31
 800b5e8:	d403      	bmi.n	800b5f2 <__lo0bits+0x4e>
 800b5ea:	085b      	lsrs	r3, r3, #1
 800b5ec:	f102 0201 	add.w	r2, r2, #1
 800b5f0:	d003      	beq.n	800b5fa <__lo0bits+0x56>
 800b5f2:	6003      	str	r3, [r0, #0]
 800b5f4:	e7e5      	b.n	800b5c2 <__lo0bits+0x1e>
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	e7e3      	b.n	800b5c2 <__lo0bits+0x1e>
 800b5fa:	2220      	movs	r2, #32
 800b5fc:	e7e1      	b.n	800b5c2 <__lo0bits+0x1e>
	...

0800b600 <__i2b>:
 800b600:	b510      	push	{r4, lr}
 800b602:	460c      	mov	r4, r1
 800b604:	2101      	movs	r1, #1
 800b606:	f7ff ff05 	bl	800b414 <_Balloc>
 800b60a:	4602      	mov	r2, r0
 800b60c:	b928      	cbnz	r0, 800b61a <__i2b+0x1a>
 800b60e:	4b05      	ldr	r3, [pc, #20]	; (800b624 <__i2b+0x24>)
 800b610:	4805      	ldr	r0, [pc, #20]	; (800b628 <__i2b+0x28>)
 800b612:	f240 1145 	movw	r1, #325	; 0x145
 800b616:	f000 fcff 	bl	800c018 <__assert_func>
 800b61a:	2301      	movs	r3, #1
 800b61c:	6144      	str	r4, [r0, #20]
 800b61e:	6103      	str	r3, [r0, #16]
 800b620:	bd10      	pop	{r4, pc}
 800b622:	bf00      	nop
 800b624:	0800cd14 	.word	0x0800cd14
 800b628:	0800cd25 	.word	0x0800cd25

0800b62c <__multiply>:
 800b62c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b630:	4691      	mov	r9, r2
 800b632:	690a      	ldr	r2, [r1, #16]
 800b634:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b638:	429a      	cmp	r2, r3
 800b63a:	bfb8      	it	lt
 800b63c:	460b      	movlt	r3, r1
 800b63e:	460c      	mov	r4, r1
 800b640:	bfbc      	itt	lt
 800b642:	464c      	movlt	r4, r9
 800b644:	4699      	movlt	r9, r3
 800b646:	6927      	ldr	r7, [r4, #16]
 800b648:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b64c:	68a3      	ldr	r3, [r4, #8]
 800b64e:	6861      	ldr	r1, [r4, #4]
 800b650:	eb07 060a 	add.w	r6, r7, sl
 800b654:	42b3      	cmp	r3, r6
 800b656:	b085      	sub	sp, #20
 800b658:	bfb8      	it	lt
 800b65a:	3101      	addlt	r1, #1
 800b65c:	f7ff feda 	bl	800b414 <_Balloc>
 800b660:	b930      	cbnz	r0, 800b670 <__multiply+0x44>
 800b662:	4602      	mov	r2, r0
 800b664:	4b44      	ldr	r3, [pc, #272]	; (800b778 <__multiply+0x14c>)
 800b666:	4845      	ldr	r0, [pc, #276]	; (800b77c <__multiply+0x150>)
 800b668:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b66c:	f000 fcd4 	bl	800c018 <__assert_func>
 800b670:	f100 0514 	add.w	r5, r0, #20
 800b674:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b678:	462b      	mov	r3, r5
 800b67a:	2200      	movs	r2, #0
 800b67c:	4543      	cmp	r3, r8
 800b67e:	d321      	bcc.n	800b6c4 <__multiply+0x98>
 800b680:	f104 0314 	add.w	r3, r4, #20
 800b684:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b688:	f109 0314 	add.w	r3, r9, #20
 800b68c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b690:	9202      	str	r2, [sp, #8]
 800b692:	1b3a      	subs	r2, r7, r4
 800b694:	3a15      	subs	r2, #21
 800b696:	f022 0203 	bic.w	r2, r2, #3
 800b69a:	3204      	adds	r2, #4
 800b69c:	f104 0115 	add.w	r1, r4, #21
 800b6a0:	428f      	cmp	r7, r1
 800b6a2:	bf38      	it	cc
 800b6a4:	2204      	movcc	r2, #4
 800b6a6:	9201      	str	r2, [sp, #4]
 800b6a8:	9a02      	ldr	r2, [sp, #8]
 800b6aa:	9303      	str	r3, [sp, #12]
 800b6ac:	429a      	cmp	r2, r3
 800b6ae:	d80c      	bhi.n	800b6ca <__multiply+0x9e>
 800b6b0:	2e00      	cmp	r6, #0
 800b6b2:	dd03      	ble.n	800b6bc <__multiply+0x90>
 800b6b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d05b      	beq.n	800b774 <__multiply+0x148>
 800b6bc:	6106      	str	r6, [r0, #16]
 800b6be:	b005      	add	sp, #20
 800b6c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6c4:	f843 2b04 	str.w	r2, [r3], #4
 800b6c8:	e7d8      	b.n	800b67c <__multiply+0x50>
 800b6ca:	f8b3 a000 	ldrh.w	sl, [r3]
 800b6ce:	f1ba 0f00 	cmp.w	sl, #0
 800b6d2:	d024      	beq.n	800b71e <__multiply+0xf2>
 800b6d4:	f104 0e14 	add.w	lr, r4, #20
 800b6d8:	46a9      	mov	r9, r5
 800b6da:	f04f 0c00 	mov.w	ip, #0
 800b6de:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b6e2:	f8d9 1000 	ldr.w	r1, [r9]
 800b6e6:	fa1f fb82 	uxth.w	fp, r2
 800b6ea:	b289      	uxth	r1, r1
 800b6ec:	fb0a 110b 	mla	r1, sl, fp, r1
 800b6f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b6f4:	f8d9 2000 	ldr.w	r2, [r9]
 800b6f8:	4461      	add	r1, ip
 800b6fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b6fe:	fb0a c20b 	mla	r2, sl, fp, ip
 800b702:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b706:	b289      	uxth	r1, r1
 800b708:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b70c:	4577      	cmp	r7, lr
 800b70e:	f849 1b04 	str.w	r1, [r9], #4
 800b712:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b716:	d8e2      	bhi.n	800b6de <__multiply+0xb2>
 800b718:	9a01      	ldr	r2, [sp, #4]
 800b71a:	f845 c002 	str.w	ip, [r5, r2]
 800b71e:	9a03      	ldr	r2, [sp, #12]
 800b720:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b724:	3304      	adds	r3, #4
 800b726:	f1b9 0f00 	cmp.w	r9, #0
 800b72a:	d021      	beq.n	800b770 <__multiply+0x144>
 800b72c:	6829      	ldr	r1, [r5, #0]
 800b72e:	f104 0c14 	add.w	ip, r4, #20
 800b732:	46ae      	mov	lr, r5
 800b734:	f04f 0a00 	mov.w	sl, #0
 800b738:	f8bc b000 	ldrh.w	fp, [ip]
 800b73c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b740:	fb09 220b 	mla	r2, r9, fp, r2
 800b744:	4452      	add	r2, sl
 800b746:	b289      	uxth	r1, r1
 800b748:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b74c:	f84e 1b04 	str.w	r1, [lr], #4
 800b750:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b754:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b758:	f8be 1000 	ldrh.w	r1, [lr]
 800b75c:	fb09 110a 	mla	r1, r9, sl, r1
 800b760:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b764:	4567      	cmp	r7, ip
 800b766:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b76a:	d8e5      	bhi.n	800b738 <__multiply+0x10c>
 800b76c:	9a01      	ldr	r2, [sp, #4]
 800b76e:	50a9      	str	r1, [r5, r2]
 800b770:	3504      	adds	r5, #4
 800b772:	e799      	b.n	800b6a8 <__multiply+0x7c>
 800b774:	3e01      	subs	r6, #1
 800b776:	e79b      	b.n	800b6b0 <__multiply+0x84>
 800b778:	0800cd14 	.word	0x0800cd14
 800b77c:	0800cd25 	.word	0x0800cd25

0800b780 <__pow5mult>:
 800b780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b784:	4615      	mov	r5, r2
 800b786:	f012 0203 	ands.w	r2, r2, #3
 800b78a:	4606      	mov	r6, r0
 800b78c:	460f      	mov	r7, r1
 800b78e:	d007      	beq.n	800b7a0 <__pow5mult+0x20>
 800b790:	4c25      	ldr	r4, [pc, #148]	; (800b828 <__pow5mult+0xa8>)
 800b792:	3a01      	subs	r2, #1
 800b794:	2300      	movs	r3, #0
 800b796:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b79a:	f7ff fe9d 	bl	800b4d8 <__multadd>
 800b79e:	4607      	mov	r7, r0
 800b7a0:	10ad      	asrs	r5, r5, #2
 800b7a2:	d03d      	beq.n	800b820 <__pow5mult+0xa0>
 800b7a4:	69f4      	ldr	r4, [r6, #28]
 800b7a6:	b97c      	cbnz	r4, 800b7c8 <__pow5mult+0x48>
 800b7a8:	2010      	movs	r0, #16
 800b7aa:	f7ff fd7f 	bl	800b2ac <malloc>
 800b7ae:	4602      	mov	r2, r0
 800b7b0:	61f0      	str	r0, [r6, #28]
 800b7b2:	b928      	cbnz	r0, 800b7c0 <__pow5mult+0x40>
 800b7b4:	4b1d      	ldr	r3, [pc, #116]	; (800b82c <__pow5mult+0xac>)
 800b7b6:	481e      	ldr	r0, [pc, #120]	; (800b830 <__pow5mult+0xb0>)
 800b7b8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b7bc:	f000 fc2c 	bl	800c018 <__assert_func>
 800b7c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b7c4:	6004      	str	r4, [r0, #0]
 800b7c6:	60c4      	str	r4, [r0, #12]
 800b7c8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b7cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b7d0:	b94c      	cbnz	r4, 800b7e6 <__pow5mult+0x66>
 800b7d2:	f240 2171 	movw	r1, #625	; 0x271
 800b7d6:	4630      	mov	r0, r6
 800b7d8:	f7ff ff12 	bl	800b600 <__i2b>
 800b7dc:	2300      	movs	r3, #0
 800b7de:	f8c8 0008 	str.w	r0, [r8, #8]
 800b7e2:	4604      	mov	r4, r0
 800b7e4:	6003      	str	r3, [r0, #0]
 800b7e6:	f04f 0900 	mov.w	r9, #0
 800b7ea:	07eb      	lsls	r3, r5, #31
 800b7ec:	d50a      	bpl.n	800b804 <__pow5mult+0x84>
 800b7ee:	4639      	mov	r1, r7
 800b7f0:	4622      	mov	r2, r4
 800b7f2:	4630      	mov	r0, r6
 800b7f4:	f7ff ff1a 	bl	800b62c <__multiply>
 800b7f8:	4639      	mov	r1, r7
 800b7fa:	4680      	mov	r8, r0
 800b7fc:	4630      	mov	r0, r6
 800b7fe:	f7ff fe49 	bl	800b494 <_Bfree>
 800b802:	4647      	mov	r7, r8
 800b804:	106d      	asrs	r5, r5, #1
 800b806:	d00b      	beq.n	800b820 <__pow5mult+0xa0>
 800b808:	6820      	ldr	r0, [r4, #0]
 800b80a:	b938      	cbnz	r0, 800b81c <__pow5mult+0x9c>
 800b80c:	4622      	mov	r2, r4
 800b80e:	4621      	mov	r1, r4
 800b810:	4630      	mov	r0, r6
 800b812:	f7ff ff0b 	bl	800b62c <__multiply>
 800b816:	6020      	str	r0, [r4, #0]
 800b818:	f8c0 9000 	str.w	r9, [r0]
 800b81c:	4604      	mov	r4, r0
 800b81e:	e7e4      	b.n	800b7ea <__pow5mult+0x6a>
 800b820:	4638      	mov	r0, r7
 800b822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b826:	bf00      	nop
 800b828:	0800ce70 	.word	0x0800ce70
 800b82c:	0800cca5 	.word	0x0800cca5
 800b830:	0800cd25 	.word	0x0800cd25

0800b834 <__lshift>:
 800b834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b838:	460c      	mov	r4, r1
 800b83a:	6849      	ldr	r1, [r1, #4]
 800b83c:	6923      	ldr	r3, [r4, #16]
 800b83e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b842:	68a3      	ldr	r3, [r4, #8]
 800b844:	4607      	mov	r7, r0
 800b846:	4691      	mov	r9, r2
 800b848:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b84c:	f108 0601 	add.w	r6, r8, #1
 800b850:	42b3      	cmp	r3, r6
 800b852:	db0b      	blt.n	800b86c <__lshift+0x38>
 800b854:	4638      	mov	r0, r7
 800b856:	f7ff fddd 	bl	800b414 <_Balloc>
 800b85a:	4605      	mov	r5, r0
 800b85c:	b948      	cbnz	r0, 800b872 <__lshift+0x3e>
 800b85e:	4602      	mov	r2, r0
 800b860:	4b28      	ldr	r3, [pc, #160]	; (800b904 <__lshift+0xd0>)
 800b862:	4829      	ldr	r0, [pc, #164]	; (800b908 <__lshift+0xd4>)
 800b864:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b868:	f000 fbd6 	bl	800c018 <__assert_func>
 800b86c:	3101      	adds	r1, #1
 800b86e:	005b      	lsls	r3, r3, #1
 800b870:	e7ee      	b.n	800b850 <__lshift+0x1c>
 800b872:	2300      	movs	r3, #0
 800b874:	f100 0114 	add.w	r1, r0, #20
 800b878:	f100 0210 	add.w	r2, r0, #16
 800b87c:	4618      	mov	r0, r3
 800b87e:	4553      	cmp	r3, sl
 800b880:	db33      	blt.n	800b8ea <__lshift+0xb6>
 800b882:	6920      	ldr	r0, [r4, #16]
 800b884:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b888:	f104 0314 	add.w	r3, r4, #20
 800b88c:	f019 091f 	ands.w	r9, r9, #31
 800b890:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b894:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b898:	d02b      	beq.n	800b8f2 <__lshift+0xbe>
 800b89a:	f1c9 0e20 	rsb	lr, r9, #32
 800b89e:	468a      	mov	sl, r1
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	6818      	ldr	r0, [r3, #0]
 800b8a4:	fa00 f009 	lsl.w	r0, r0, r9
 800b8a8:	4310      	orrs	r0, r2
 800b8aa:	f84a 0b04 	str.w	r0, [sl], #4
 800b8ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8b2:	459c      	cmp	ip, r3
 800b8b4:	fa22 f20e 	lsr.w	r2, r2, lr
 800b8b8:	d8f3      	bhi.n	800b8a2 <__lshift+0x6e>
 800b8ba:	ebac 0304 	sub.w	r3, ip, r4
 800b8be:	3b15      	subs	r3, #21
 800b8c0:	f023 0303 	bic.w	r3, r3, #3
 800b8c4:	3304      	adds	r3, #4
 800b8c6:	f104 0015 	add.w	r0, r4, #21
 800b8ca:	4584      	cmp	ip, r0
 800b8cc:	bf38      	it	cc
 800b8ce:	2304      	movcc	r3, #4
 800b8d0:	50ca      	str	r2, [r1, r3]
 800b8d2:	b10a      	cbz	r2, 800b8d8 <__lshift+0xa4>
 800b8d4:	f108 0602 	add.w	r6, r8, #2
 800b8d8:	3e01      	subs	r6, #1
 800b8da:	4638      	mov	r0, r7
 800b8dc:	612e      	str	r6, [r5, #16]
 800b8de:	4621      	mov	r1, r4
 800b8e0:	f7ff fdd8 	bl	800b494 <_Bfree>
 800b8e4:	4628      	mov	r0, r5
 800b8e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8ea:	f842 0f04 	str.w	r0, [r2, #4]!
 800b8ee:	3301      	adds	r3, #1
 800b8f0:	e7c5      	b.n	800b87e <__lshift+0x4a>
 800b8f2:	3904      	subs	r1, #4
 800b8f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8f8:	f841 2f04 	str.w	r2, [r1, #4]!
 800b8fc:	459c      	cmp	ip, r3
 800b8fe:	d8f9      	bhi.n	800b8f4 <__lshift+0xc0>
 800b900:	e7ea      	b.n	800b8d8 <__lshift+0xa4>
 800b902:	bf00      	nop
 800b904:	0800cd14 	.word	0x0800cd14
 800b908:	0800cd25 	.word	0x0800cd25

0800b90c <__mcmp>:
 800b90c:	b530      	push	{r4, r5, lr}
 800b90e:	6902      	ldr	r2, [r0, #16]
 800b910:	690c      	ldr	r4, [r1, #16]
 800b912:	1b12      	subs	r2, r2, r4
 800b914:	d10e      	bne.n	800b934 <__mcmp+0x28>
 800b916:	f100 0314 	add.w	r3, r0, #20
 800b91a:	3114      	adds	r1, #20
 800b91c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b920:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b924:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b928:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b92c:	42a5      	cmp	r5, r4
 800b92e:	d003      	beq.n	800b938 <__mcmp+0x2c>
 800b930:	d305      	bcc.n	800b93e <__mcmp+0x32>
 800b932:	2201      	movs	r2, #1
 800b934:	4610      	mov	r0, r2
 800b936:	bd30      	pop	{r4, r5, pc}
 800b938:	4283      	cmp	r3, r0
 800b93a:	d3f3      	bcc.n	800b924 <__mcmp+0x18>
 800b93c:	e7fa      	b.n	800b934 <__mcmp+0x28>
 800b93e:	f04f 32ff 	mov.w	r2, #4294967295
 800b942:	e7f7      	b.n	800b934 <__mcmp+0x28>

0800b944 <__mdiff>:
 800b944:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b948:	460c      	mov	r4, r1
 800b94a:	4606      	mov	r6, r0
 800b94c:	4611      	mov	r1, r2
 800b94e:	4620      	mov	r0, r4
 800b950:	4690      	mov	r8, r2
 800b952:	f7ff ffdb 	bl	800b90c <__mcmp>
 800b956:	1e05      	subs	r5, r0, #0
 800b958:	d110      	bne.n	800b97c <__mdiff+0x38>
 800b95a:	4629      	mov	r1, r5
 800b95c:	4630      	mov	r0, r6
 800b95e:	f7ff fd59 	bl	800b414 <_Balloc>
 800b962:	b930      	cbnz	r0, 800b972 <__mdiff+0x2e>
 800b964:	4b3a      	ldr	r3, [pc, #232]	; (800ba50 <__mdiff+0x10c>)
 800b966:	4602      	mov	r2, r0
 800b968:	f240 2137 	movw	r1, #567	; 0x237
 800b96c:	4839      	ldr	r0, [pc, #228]	; (800ba54 <__mdiff+0x110>)
 800b96e:	f000 fb53 	bl	800c018 <__assert_func>
 800b972:	2301      	movs	r3, #1
 800b974:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b978:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b97c:	bfa4      	itt	ge
 800b97e:	4643      	movge	r3, r8
 800b980:	46a0      	movge	r8, r4
 800b982:	4630      	mov	r0, r6
 800b984:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b988:	bfa6      	itte	ge
 800b98a:	461c      	movge	r4, r3
 800b98c:	2500      	movge	r5, #0
 800b98e:	2501      	movlt	r5, #1
 800b990:	f7ff fd40 	bl	800b414 <_Balloc>
 800b994:	b920      	cbnz	r0, 800b9a0 <__mdiff+0x5c>
 800b996:	4b2e      	ldr	r3, [pc, #184]	; (800ba50 <__mdiff+0x10c>)
 800b998:	4602      	mov	r2, r0
 800b99a:	f240 2145 	movw	r1, #581	; 0x245
 800b99e:	e7e5      	b.n	800b96c <__mdiff+0x28>
 800b9a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b9a4:	6926      	ldr	r6, [r4, #16]
 800b9a6:	60c5      	str	r5, [r0, #12]
 800b9a8:	f104 0914 	add.w	r9, r4, #20
 800b9ac:	f108 0514 	add.w	r5, r8, #20
 800b9b0:	f100 0e14 	add.w	lr, r0, #20
 800b9b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b9b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b9bc:	f108 0210 	add.w	r2, r8, #16
 800b9c0:	46f2      	mov	sl, lr
 800b9c2:	2100      	movs	r1, #0
 800b9c4:	f859 3b04 	ldr.w	r3, [r9], #4
 800b9c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b9cc:	fa11 f88b 	uxtah	r8, r1, fp
 800b9d0:	b299      	uxth	r1, r3
 800b9d2:	0c1b      	lsrs	r3, r3, #16
 800b9d4:	eba8 0801 	sub.w	r8, r8, r1
 800b9d8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b9dc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b9e0:	fa1f f888 	uxth.w	r8, r8
 800b9e4:	1419      	asrs	r1, r3, #16
 800b9e6:	454e      	cmp	r6, r9
 800b9e8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b9ec:	f84a 3b04 	str.w	r3, [sl], #4
 800b9f0:	d8e8      	bhi.n	800b9c4 <__mdiff+0x80>
 800b9f2:	1b33      	subs	r3, r6, r4
 800b9f4:	3b15      	subs	r3, #21
 800b9f6:	f023 0303 	bic.w	r3, r3, #3
 800b9fa:	3304      	adds	r3, #4
 800b9fc:	3415      	adds	r4, #21
 800b9fe:	42a6      	cmp	r6, r4
 800ba00:	bf38      	it	cc
 800ba02:	2304      	movcc	r3, #4
 800ba04:	441d      	add	r5, r3
 800ba06:	4473      	add	r3, lr
 800ba08:	469e      	mov	lr, r3
 800ba0a:	462e      	mov	r6, r5
 800ba0c:	4566      	cmp	r6, ip
 800ba0e:	d30e      	bcc.n	800ba2e <__mdiff+0xea>
 800ba10:	f10c 0203 	add.w	r2, ip, #3
 800ba14:	1b52      	subs	r2, r2, r5
 800ba16:	f022 0203 	bic.w	r2, r2, #3
 800ba1a:	3d03      	subs	r5, #3
 800ba1c:	45ac      	cmp	ip, r5
 800ba1e:	bf38      	it	cc
 800ba20:	2200      	movcc	r2, #0
 800ba22:	4413      	add	r3, r2
 800ba24:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ba28:	b17a      	cbz	r2, 800ba4a <__mdiff+0x106>
 800ba2a:	6107      	str	r7, [r0, #16]
 800ba2c:	e7a4      	b.n	800b978 <__mdiff+0x34>
 800ba2e:	f856 8b04 	ldr.w	r8, [r6], #4
 800ba32:	fa11 f288 	uxtah	r2, r1, r8
 800ba36:	1414      	asrs	r4, r2, #16
 800ba38:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ba3c:	b292      	uxth	r2, r2
 800ba3e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ba42:	f84e 2b04 	str.w	r2, [lr], #4
 800ba46:	1421      	asrs	r1, r4, #16
 800ba48:	e7e0      	b.n	800ba0c <__mdiff+0xc8>
 800ba4a:	3f01      	subs	r7, #1
 800ba4c:	e7ea      	b.n	800ba24 <__mdiff+0xe0>
 800ba4e:	bf00      	nop
 800ba50:	0800cd14 	.word	0x0800cd14
 800ba54:	0800cd25 	.word	0x0800cd25

0800ba58 <__d2b>:
 800ba58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ba5c:	460f      	mov	r7, r1
 800ba5e:	2101      	movs	r1, #1
 800ba60:	ec59 8b10 	vmov	r8, r9, d0
 800ba64:	4616      	mov	r6, r2
 800ba66:	f7ff fcd5 	bl	800b414 <_Balloc>
 800ba6a:	4604      	mov	r4, r0
 800ba6c:	b930      	cbnz	r0, 800ba7c <__d2b+0x24>
 800ba6e:	4602      	mov	r2, r0
 800ba70:	4b24      	ldr	r3, [pc, #144]	; (800bb04 <__d2b+0xac>)
 800ba72:	4825      	ldr	r0, [pc, #148]	; (800bb08 <__d2b+0xb0>)
 800ba74:	f240 310f 	movw	r1, #783	; 0x30f
 800ba78:	f000 face 	bl	800c018 <__assert_func>
 800ba7c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ba80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ba84:	bb2d      	cbnz	r5, 800bad2 <__d2b+0x7a>
 800ba86:	9301      	str	r3, [sp, #4]
 800ba88:	f1b8 0300 	subs.w	r3, r8, #0
 800ba8c:	d026      	beq.n	800badc <__d2b+0x84>
 800ba8e:	4668      	mov	r0, sp
 800ba90:	9300      	str	r3, [sp, #0]
 800ba92:	f7ff fd87 	bl	800b5a4 <__lo0bits>
 800ba96:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ba9a:	b1e8      	cbz	r0, 800bad8 <__d2b+0x80>
 800ba9c:	f1c0 0320 	rsb	r3, r0, #32
 800baa0:	fa02 f303 	lsl.w	r3, r2, r3
 800baa4:	430b      	orrs	r3, r1
 800baa6:	40c2      	lsrs	r2, r0
 800baa8:	6163      	str	r3, [r4, #20]
 800baaa:	9201      	str	r2, [sp, #4]
 800baac:	9b01      	ldr	r3, [sp, #4]
 800baae:	61a3      	str	r3, [r4, #24]
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	bf14      	ite	ne
 800bab4:	2202      	movne	r2, #2
 800bab6:	2201      	moveq	r2, #1
 800bab8:	6122      	str	r2, [r4, #16]
 800baba:	b1bd      	cbz	r5, 800baec <__d2b+0x94>
 800babc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bac0:	4405      	add	r5, r0
 800bac2:	603d      	str	r5, [r7, #0]
 800bac4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bac8:	6030      	str	r0, [r6, #0]
 800baca:	4620      	mov	r0, r4
 800bacc:	b003      	add	sp, #12
 800bace:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bad2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bad6:	e7d6      	b.n	800ba86 <__d2b+0x2e>
 800bad8:	6161      	str	r1, [r4, #20]
 800bada:	e7e7      	b.n	800baac <__d2b+0x54>
 800badc:	a801      	add	r0, sp, #4
 800bade:	f7ff fd61 	bl	800b5a4 <__lo0bits>
 800bae2:	9b01      	ldr	r3, [sp, #4]
 800bae4:	6163      	str	r3, [r4, #20]
 800bae6:	3020      	adds	r0, #32
 800bae8:	2201      	movs	r2, #1
 800baea:	e7e5      	b.n	800bab8 <__d2b+0x60>
 800baec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800baf0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800baf4:	6038      	str	r0, [r7, #0]
 800baf6:	6918      	ldr	r0, [r3, #16]
 800baf8:	f7ff fd34 	bl	800b564 <__hi0bits>
 800bafc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bb00:	e7e2      	b.n	800bac8 <__d2b+0x70>
 800bb02:	bf00      	nop
 800bb04:	0800cd14 	.word	0x0800cd14
 800bb08:	0800cd25 	.word	0x0800cd25

0800bb0c <__sfputc_r>:
 800bb0c:	6893      	ldr	r3, [r2, #8]
 800bb0e:	3b01      	subs	r3, #1
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	b410      	push	{r4}
 800bb14:	6093      	str	r3, [r2, #8]
 800bb16:	da08      	bge.n	800bb2a <__sfputc_r+0x1e>
 800bb18:	6994      	ldr	r4, [r2, #24]
 800bb1a:	42a3      	cmp	r3, r4
 800bb1c:	db01      	blt.n	800bb22 <__sfputc_r+0x16>
 800bb1e:	290a      	cmp	r1, #10
 800bb20:	d103      	bne.n	800bb2a <__sfputc_r+0x1e>
 800bb22:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb26:	f7fe bbd8 	b.w	800a2da <__swbuf_r>
 800bb2a:	6813      	ldr	r3, [r2, #0]
 800bb2c:	1c58      	adds	r0, r3, #1
 800bb2e:	6010      	str	r0, [r2, #0]
 800bb30:	7019      	strb	r1, [r3, #0]
 800bb32:	4608      	mov	r0, r1
 800bb34:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb38:	4770      	bx	lr

0800bb3a <__sfputs_r>:
 800bb3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb3c:	4606      	mov	r6, r0
 800bb3e:	460f      	mov	r7, r1
 800bb40:	4614      	mov	r4, r2
 800bb42:	18d5      	adds	r5, r2, r3
 800bb44:	42ac      	cmp	r4, r5
 800bb46:	d101      	bne.n	800bb4c <__sfputs_r+0x12>
 800bb48:	2000      	movs	r0, #0
 800bb4a:	e007      	b.n	800bb5c <__sfputs_r+0x22>
 800bb4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb50:	463a      	mov	r2, r7
 800bb52:	4630      	mov	r0, r6
 800bb54:	f7ff ffda 	bl	800bb0c <__sfputc_r>
 800bb58:	1c43      	adds	r3, r0, #1
 800bb5a:	d1f3      	bne.n	800bb44 <__sfputs_r+0xa>
 800bb5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bb60 <_vfiprintf_r>:
 800bb60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb64:	460d      	mov	r5, r1
 800bb66:	b09d      	sub	sp, #116	; 0x74
 800bb68:	4614      	mov	r4, r2
 800bb6a:	4698      	mov	r8, r3
 800bb6c:	4606      	mov	r6, r0
 800bb6e:	b118      	cbz	r0, 800bb78 <_vfiprintf_r+0x18>
 800bb70:	6a03      	ldr	r3, [r0, #32]
 800bb72:	b90b      	cbnz	r3, 800bb78 <_vfiprintf_r+0x18>
 800bb74:	f7fe faca 	bl	800a10c <__sinit>
 800bb78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bb7a:	07d9      	lsls	r1, r3, #31
 800bb7c:	d405      	bmi.n	800bb8a <_vfiprintf_r+0x2a>
 800bb7e:	89ab      	ldrh	r3, [r5, #12]
 800bb80:	059a      	lsls	r2, r3, #22
 800bb82:	d402      	bmi.n	800bb8a <_vfiprintf_r+0x2a>
 800bb84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bb86:	f7fe fcb9 	bl	800a4fc <__retarget_lock_acquire_recursive>
 800bb8a:	89ab      	ldrh	r3, [r5, #12]
 800bb8c:	071b      	lsls	r3, r3, #28
 800bb8e:	d501      	bpl.n	800bb94 <_vfiprintf_r+0x34>
 800bb90:	692b      	ldr	r3, [r5, #16]
 800bb92:	b99b      	cbnz	r3, 800bbbc <_vfiprintf_r+0x5c>
 800bb94:	4629      	mov	r1, r5
 800bb96:	4630      	mov	r0, r6
 800bb98:	f7fe fbdc 	bl	800a354 <__swsetup_r>
 800bb9c:	b170      	cbz	r0, 800bbbc <_vfiprintf_r+0x5c>
 800bb9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bba0:	07dc      	lsls	r4, r3, #31
 800bba2:	d504      	bpl.n	800bbae <_vfiprintf_r+0x4e>
 800bba4:	f04f 30ff 	mov.w	r0, #4294967295
 800bba8:	b01d      	add	sp, #116	; 0x74
 800bbaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbae:	89ab      	ldrh	r3, [r5, #12]
 800bbb0:	0598      	lsls	r0, r3, #22
 800bbb2:	d4f7      	bmi.n	800bba4 <_vfiprintf_r+0x44>
 800bbb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bbb6:	f7fe fca2 	bl	800a4fe <__retarget_lock_release_recursive>
 800bbba:	e7f3      	b.n	800bba4 <_vfiprintf_r+0x44>
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	9309      	str	r3, [sp, #36]	; 0x24
 800bbc0:	2320      	movs	r3, #32
 800bbc2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bbc6:	f8cd 800c 	str.w	r8, [sp, #12]
 800bbca:	2330      	movs	r3, #48	; 0x30
 800bbcc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800bd80 <_vfiprintf_r+0x220>
 800bbd0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bbd4:	f04f 0901 	mov.w	r9, #1
 800bbd8:	4623      	mov	r3, r4
 800bbda:	469a      	mov	sl, r3
 800bbdc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bbe0:	b10a      	cbz	r2, 800bbe6 <_vfiprintf_r+0x86>
 800bbe2:	2a25      	cmp	r2, #37	; 0x25
 800bbe4:	d1f9      	bne.n	800bbda <_vfiprintf_r+0x7a>
 800bbe6:	ebba 0b04 	subs.w	fp, sl, r4
 800bbea:	d00b      	beq.n	800bc04 <_vfiprintf_r+0xa4>
 800bbec:	465b      	mov	r3, fp
 800bbee:	4622      	mov	r2, r4
 800bbf0:	4629      	mov	r1, r5
 800bbf2:	4630      	mov	r0, r6
 800bbf4:	f7ff ffa1 	bl	800bb3a <__sfputs_r>
 800bbf8:	3001      	adds	r0, #1
 800bbfa:	f000 80a9 	beq.w	800bd50 <_vfiprintf_r+0x1f0>
 800bbfe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc00:	445a      	add	r2, fp
 800bc02:	9209      	str	r2, [sp, #36]	; 0x24
 800bc04:	f89a 3000 	ldrb.w	r3, [sl]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	f000 80a1 	beq.w	800bd50 <_vfiprintf_r+0x1f0>
 800bc0e:	2300      	movs	r3, #0
 800bc10:	f04f 32ff 	mov.w	r2, #4294967295
 800bc14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc18:	f10a 0a01 	add.w	sl, sl, #1
 800bc1c:	9304      	str	r3, [sp, #16]
 800bc1e:	9307      	str	r3, [sp, #28]
 800bc20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc24:	931a      	str	r3, [sp, #104]	; 0x68
 800bc26:	4654      	mov	r4, sl
 800bc28:	2205      	movs	r2, #5
 800bc2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc2e:	4854      	ldr	r0, [pc, #336]	; (800bd80 <_vfiprintf_r+0x220>)
 800bc30:	f7f4 fade 	bl	80001f0 <memchr>
 800bc34:	9a04      	ldr	r2, [sp, #16]
 800bc36:	b9d8      	cbnz	r0, 800bc70 <_vfiprintf_r+0x110>
 800bc38:	06d1      	lsls	r1, r2, #27
 800bc3a:	bf44      	itt	mi
 800bc3c:	2320      	movmi	r3, #32
 800bc3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc42:	0713      	lsls	r3, r2, #28
 800bc44:	bf44      	itt	mi
 800bc46:	232b      	movmi	r3, #43	; 0x2b
 800bc48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc4c:	f89a 3000 	ldrb.w	r3, [sl]
 800bc50:	2b2a      	cmp	r3, #42	; 0x2a
 800bc52:	d015      	beq.n	800bc80 <_vfiprintf_r+0x120>
 800bc54:	9a07      	ldr	r2, [sp, #28]
 800bc56:	4654      	mov	r4, sl
 800bc58:	2000      	movs	r0, #0
 800bc5a:	f04f 0c0a 	mov.w	ip, #10
 800bc5e:	4621      	mov	r1, r4
 800bc60:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc64:	3b30      	subs	r3, #48	; 0x30
 800bc66:	2b09      	cmp	r3, #9
 800bc68:	d94d      	bls.n	800bd06 <_vfiprintf_r+0x1a6>
 800bc6a:	b1b0      	cbz	r0, 800bc9a <_vfiprintf_r+0x13a>
 800bc6c:	9207      	str	r2, [sp, #28]
 800bc6e:	e014      	b.n	800bc9a <_vfiprintf_r+0x13a>
 800bc70:	eba0 0308 	sub.w	r3, r0, r8
 800bc74:	fa09 f303 	lsl.w	r3, r9, r3
 800bc78:	4313      	orrs	r3, r2
 800bc7a:	9304      	str	r3, [sp, #16]
 800bc7c:	46a2      	mov	sl, r4
 800bc7e:	e7d2      	b.n	800bc26 <_vfiprintf_r+0xc6>
 800bc80:	9b03      	ldr	r3, [sp, #12]
 800bc82:	1d19      	adds	r1, r3, #4
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	9103      	str	r1, [sp, #12]
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	bfbb      	ittet	lt
 800bc8c:	425b      	neglt	r3, r3
 800bc8e:	f042 0202 	orrlt.w	r2, r2, #2
 800bc92:	9307      	strge	r3, [sp, #28]
 800bc94:	9307      	strlt	r3, [sp, #28]
 800bc96:	bfb8      	it	lt
 800bc98:	9204      	strlt	r2, [sp, #16]
 800bc9a:	7823      	ldrb	r3, [r4, #0]
 800bc9c:	2b2e      	cmp	r3, #46	; 0x2e
 800bc9e:	d10c      	bne.n	800bcba <_vfiprintf_r+0x15a>
 800bca0:	7863      	ldrb	r3, [r4, #1]
 800bca2:	2b2a      	cmp	r3, #42	; 0x2a
 800bca4:	d134      	bne.n	800bd10 <_vfiprintf_r+0x1b0>
 800bca6:	9b03      	ldr	r3, [sp, #12]
 800bca8:	1d1a      	adds	r2, r3, #4
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	9203      	str	r2, [sp, #12]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	bfb8      	it	lt
 800bcb2:	f04f 33ff 	movlt.w	r3, #4294967295
 800bcb6:	3402      	adds	r4, #2
 800bcb8:	9305      	str	r3, [sp, #20]
 800bcba:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800bd90 <_vfiprintf_r+0x230>
 800bcbe:	7821      	ldrb	r1, [r4, #0]
 800bcc0:	2203      	movs	r2, #3
 800bcc2:	4650      	mov	r0, sl
 800bcc4:	f7f4 fa94 	bl	80001f0 <memchr>
 800bcc8:	b138      	cbz	r0, 800bcda <_vfiprintf_r+0x17a>
 800bcca:	9b04      	ldr	r3, [sp, #16]
 800bccc:	eba0 000a 	sub.w	r0, r0, sl
 800bcd0:	2240      	movs	r2, #64	; 0x40
 800bcd2:	4082      	lsls	r2, r0
 800bcd4:	4313      	orrs	r3, r2
 800bcd6:	3401      	adds	r4, #1
 800bcd8:	9304      	str	r3, [sp, #16]
 800bcda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcde:	4829      	ldr	r0, [pc, #164]	; (800bd84 <_vfiprintf_r+0x224>)
 800bce0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bce4:	2206      	movs	r2, #6
 800bce6:	f7f4 fa83 	bl	80001f0 <memchr>
 800bcea:	2800      	cmp	r0, #0
 800bcec:	d03f      	beq.n	800bd6e <_vfiprintf_r+0x20e>
 800bcee:	4b26      	ldr	r3, [pc, #152]	; (800bd88 <_vfiprintf_r+0x228>)
 800bcf0:	bb1b      	cbnz	r3, 800bd3a <_vfiprintf_r+0x1da>
 800bcf2:	9b03      	ldr	r3, [sp, #12]
 800bcf4:	3307      	adds	r3, #7
 800bcf6:	f023 0307 	bic.w	r3, r3, #7
 800bcfa:	3308      	adds	r3, #8
 800bcfc:	9303      	str	r3, [sp, #12]
 800bcfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd00:	443b      	add	r3, r7
 800bd02:	9309      	str	r3, [sp, #36]	; 0x24
 800bd04:	e768      	b.n	800bbd8 <_vfiprintf_r+0x78>
 800bd06:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd0a:	460c      	mov	r4, r1
 800bd0c:	2001      	movs	r0, #1
 800bd0e:	e7a6      	b.n	800bc5e <_vfiprintf_r+0xfe>
 800bd10:	2300      	movs	r3, #0
 800bd12:	3401      	adds	r4, #1
 800bd14:	9305      	str	r3, [sp, #20]
 800bd16:	4619      	mov	r1, r3
 800bd18:	f04f 0c0a 	mov.w	ip, #10
 800bd1c:	4620      	mov	r0, r4
 800bd1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd22:	3a30      	subs	r2, #48	; 0x30
 800bd24:	2a09      	cmp	r2, #9
 800bd26:	d903      	bls.n	800bd30 <_vfiprintf_r+0x1d0>
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d0c6      	beq.n	800bcba <_vfiprintf_r+0x15a>
 800bd2c:	9105      	str	r1, [sp, #20]
 800bd2e:	e7c4      	b.n	800bcba <_vfiprintf_r+0x15a>
 800bd30:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd34:	4604      	mov	r4, r0
 800bd36:	2301      	movs	r3, #1
 800bd38:	e7f0      	b.n	800bd1c <_vfiprintf_r+0x1bc>
 800bd3a:	ab03      	add	r3, sp, #12
 800bd3c:	9300      	str	r3, [sp, #0]
 800bd3e:	462a      	mov	r2, r5
 800bd40:	4b12      	ldr	r3, [pc, #72]	; (800bd8c <_vfiprintf_r+0x22c>)
 800bd42:	a904      	add	r1, sp, #16
 800bd44:	4630      	mov	r0, r6
 800bd46:	f7fd fda1 	bl	800988c <_printf_float>
 800bd4a:	4607      	mov	r7, r0
 800bd4c:	1c78      	adds	r0, r7, #1
 800bd4e:	d1d6      	bne.n	800bcfe <_vfiprintf_r+0x19e>
 800bd50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd52:	07d9      	lsls	r1, r3, #31
 800bd54:	d405      	bmi.n	800bd62 <_vfiprintf_r+0x202>
 800bd56:	89ab      	ldrh	r3, [r5, #12]
 800bd58:	059a      	lsls	r2, r3, #22
 800bd5a:	d402      	bmi.n	800bd62 <_vfiprintf_r+0x202>
 800bd5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd5e:	f7fe fbce 	bl	800a4fe <__retarget_lock_release_recursive>
 800bd62:	89ab      	ldrh	r3, [r5, #12]
 800bd64:	065b      	lsls	r3, r3, #25
 800bd66:	f53f af1d 	bmi.w	800bba4 <_vfiprintf_r+0x44>
 800bd6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bd6c:	e71c      	b.n	800bba8 <_vfiprintf_r+0x48>
 800bd6e:	ab03      	add	r3, sp, #12
 800bd70:	9300      	str	r3, [sp, #0]
 800bd72:	462a      	mov	r2, r5
 800bd74:	4b05      	ldr	r3, [pc, #20]	; (800bd8c <_vfiprintf_r+0x22c>)
 800bd76:	a904      	add	r1, sp, #16
 800bd78:	4630      	mov	r0, r6
 800bd7a:	f7fe f82b 	bl	8009dd4 <_printf_i>
 800bd7e:	e7e4      	b.n	800bd4a <_vfiprintf_r+0x1ea>
 800bd80:	0800ce7c 	.word	0x0800ce7c
 800bd84:	0800ce86 	.word	0x0800ce86
 800bd88:	0800988d 	.word	0x0800988d
 800bd8c:	0800bb3b 	.word	0x0800bb3b
 800bd90:	0800ce82 	.word	0x0800ce82

0800bd94 <__sflush_r>:
 800bd94:	898a      	ldrh	r2, [r1, #12]
 800bd96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd9a:	4605      	mov	r5, r0
 800bd9c:	0710      	lsls	r0, r2, #28
 800bd9e:	460c      	mov	r4, r1
 800bda0:	d458      	bmi.n	800be54 <__sflush_r+0xc0>
 800bda2:	684b      	ldr	r3, [r1, #4]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	dc05      	bgt.n	800bdb4 <__sflush_r+0x20>
 800bda8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	dc02      	bgt.n	800bdb4 <__sflush_r+0x20>
 800bdae:	2000      	movs	r0, #0
 800bdb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bdb6:	2e00      	cmp	r6, #0
 800bdb8:	d0f9      	beq.n	800bdae <__sflush_r+0x1a>
 800bdba:	2300      	movs	r3, #0
 800bdbc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bdc0:	682f      	ldr	r7, [r5, #0]
 800bdc2:	6a21      	ldr	r1, [r4, #32]
 800bdc4:	602b      	str	r3, [r5, #0]
 800bdc6:	d032      	beq.n	800be2e <__sflush_r+0x9a>
 800bdc8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bdca:	89a3      	ldrh	r3, [r4, #12]
 800bdcc:	075a      	lsls	r2, r3, #29
 800bdce:	d505      	bpl.n	800bddc <__sflush_r+0x48>
 800bdd0:	6863      	ldr	r3, [r4, #4]
 800bdd2:	1ac0      	subs	r0, r0, r3
 800bdd4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bdd6:	b10b      	cbz	r3, 800bddc <__sflush_r+0x48>
 800bdd8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bdda:	1ac0      	subs	r0, r0, r3
 800bddc:	2300      	movs	r3, #0
 800bdde:	4602      	mov	r2, r0
 800bde0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bde2:	6a21      	ldr	r1, [r4, #32]
 800bde4:	4628      	mov	r0, r5
 800bde6:	47b0      	blx	r6
 800bde8:	1c43      	adds	r3, r0, #1
 800bdea:	89a3      	ldrh	r3, [r4, #12]
 800bdec:	d106      	bne.n	800bdfc <__sflush_r+0x68>
 800bdee:	6829      	ldr	r1, [r5, #0]
 800bdf0:	291d      	cmp	r1, #29
 800bdf2:	d82b      	bhi.n	800be4c <__sflush_r+0xb8>
 800bdf4:	4a29      	ldr	r2, [pc, #164]	; (800be9c <__sflush_r+0x108>)
 800bdf6:	410a      	asrs	r2, r1
 800bdf8:	07d6      	lsls	r6, r2, #31
 800bdfa:	d427      	bmi.n	800be4c <__sflush_r+0xb8>
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	6062      	str	r2, [r4, #4]
 800be00:	04d9      	lsls	r1, r3, #19
 800be02:	6922      	ldr	r2, [r4, #16]
 800be04:	6022      	str	r2, [r4, #0]
 800be06:	d504      	bpl.n	800be12 <__sflush_r+0x7e>
 800be08:	1c42      	adds	r2, r0, #1
 800be0a:	d101      	bne.n	800be10 <__sflush_r+0x7c>
 800be0c:	682b      	ldr	r3, [r5, #0]
 800be0e:	b903      	cbnz	r3, 800be12 <__sflush_r+0x7e>
 800be10:	6560      	str	r0, [r4, #84]	; 0x54
 800be12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be14:	602f      	str	r7, [r5, #0]
 800be16:	2900      	cmp	r1, #0
 800be18:	d0c9      	beq.n	800bdae <__sflush_r+0x1a>
 800be1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800be1e:	4299      	cmp	r1, r3
 800be20:	d002      	beq.n	800be28 <__sflush_r+0x94>
 800be22:	4628      	mov	r0, r5
 800be24:	f7ff f9f6 	bl	800b214 <_free_r>
 800be28:	2000      	movs	r0, #0
 800be2a:	6360      	str	r0, [r4, #52]	; 0x34
 800be2c:	e7c0      	b.n	800bdb0 <__sflush_r+0x1c>
 800be2e:	2301      	movs	r3, #1
 800be30:	4628      	mov	r0, r5
 800be32:	47b0      	blx	r6
 800be34:	1c41      	adds	r1, r0, #1
 800be36:	d1c8      	bne.n	800bdca <__sflush_r+0x36>
 800be38:	682b      	ldr	r3, [r5, #0]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d0c5      	beq.n	800bdca <__sflush_r+0x36>
 800be3e:	2b1d      	cmp	r3, #29
 800be40:	d001      	beq.n	800be46 <__sflush_r+0xb2>
 800be42:	2b16      	cmp	r3, #22
 800be44:	d101      	bne.n	800be4a <__sflush_r+0xb6>
 800be46:	602f      	str	r7, [r5, #0]
 800be48:	e7b1      	b.n	800bdae <__sflush_r+0x1a>
 800be4a:	89a3      	ldrh	r3, [r4, #12]
 800be4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be50:	81a3      	strh	r3, [r4, #12]
 800be52:	e7ad      	b.n	800bdb0 <__sflush_r+0x1c>
 800be54:	690f      	ldr	r7, [r1, #16]
 800be56:	2f00      	cmp	r7, #0
 800be58:	d0a9      	beq.n	800bdae <__sflush_r+0x1a>
 800be5a:	0793      	lsls	r3, r2, #30
 800be5c:	680e      	ldr	r6, [r1, #0]
 800be5e:	bf08      	it	eq
 800be60:	694b      	ldreq	r3, [r1, #20]
 800be62:	600f      	str	r7, [r1, #0]
 800be64:	bf18      	it	ne
 800be66:	2300      	movne	r3, #0
 800be68:	eba6 0807 	sub.w	r8, r6, r7
 800be6c:	608b      	str	r3, [r1, #8]
 800be6e:	f1b8 0f00 	cmp.w	r8, #0
 800be72:	dd9c      	ble.n	800bdae <__sflush_r+0x1a>
 800be74:	6a21      	ldr	r1, [r4, #32]
 800be76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800be78:	4643      	mov	r3, r8
 800be7a:	463a      	mov	r2, r7
 800be7c:	4628      	mov	r0, r5
 800be7e:	47b0      	blx	r6
 800be80:	2800      	cmp	r0, #0
 800be82:	dc06      	bgt.n	800be92 <__sflush_r+0xfe>
 800be84:	89a3      	ldrh	r3, [r4, #12]
 800be86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be8a:	81a3      	strh	r3, [r4, #12]
 800be8c:	f04f 30ff 	mov.w	r0, #4294967295
 800be90:	e78e      	b.n	800bdb0 <__sflush_r+0x1c>
 800be92:	4407      	add	r7, r0
 800be94:	eba8 0800 	sub.w	r8, r8, r0
 800be98:	e7e9      	b.n	800be6e <__sflush_r+0xda>
 800be9a:	bf00      	nop
 800be9c:	dfbffffe 	.word	0xdfbffffe

0800bea0 <_fflush_r>:
 800bea0:	b538      	push	{r3, r4, r5, lr}
 800bea2:	690b      	ldr	r3, [r1, #16]
 800bea4:	4605      	mov	r5, r0
 800bea6:	460c      	mov	r4, r1
 800bea8:	b913      	cbnz	r3, 800beb0 <_fflush_r+0x10>
 800beaa:	2500      	movs	r5, #0
 800beac:	4628      	mov	r0, r5
 800beae:	bd38      	pop	{r3, r4, r5, pc}
 800beb0:	b118      	cbz	r0, 800beba <_fflush_r+0x1a>
 800beb2:	6a03      	ldr	r3, [r0, #32]
 800beb4:	b90b      	cbnz	r3, 800beba <_fflush_r+0x1a>
 800beb6:	f7fe f929 	bl	800a10c <__sinit>
 800beba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d0f3      	beq.n	800beaa <_fflush_r+0xa>
 800bec2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bec4:	07d0      	lsls	r0, r2, #31
 800bec6:	d404      	bmi.n	800bed2 <_fflush_r+0x32>
 800bec8:	0599      	lsls	r1, r3, #22
 800beca:	d402      	bmi.n	800bed2 <_fflush_r+0x32>
 800becc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bece:	f7fe fb15 	bl	800a4fc <__retarget_lock_acquire_recursive>
 800bed2:	4628      	mov	r0, r5
 800bed4:	4621      	mov	r1, r4
 800bed6:	f7ff ff5d 	bl	800bd94 <__sflush_r>
 800beda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bedc:	07da      	lsls	r2, r3, #31
 800bede:	4605      	mov	r5, r0
 800bee0:	d4e4      	bmi.n	800beac <_fflush_r+0xc>
 800bee2:	89a3      	ldrh	r3, [r4, #12]
 800bee4:	059b      	lsls	r3, r3, #22
 800bee6:	d4e1      	bmi.n	800beac <_fflush_r+0xc>
 800bee8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800beea:	f7fe fb08 	bl	800a4fe <__retarget_lock_release_recursive>
 800beee:	e7dd      	b.n	800beac <_fflush_r+0xc>

0800bef0 <__swhatbuf_r>:
 800bef0:	b570      	push	{r4, r5, r6, lr}
 800bef2:	460c      	mov	r4, r1
 800bef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bef8:	2900      	cmp	r1, #0
 800befa:	b096      	sub	sp, #88	; 0x58
 800befc:	4615      	mov	r5, r2
 800befe:	461e      	mov	r6, r3
 800bf00:	da0d      	bge.n	800bf1e <__swhatbuf_r+0x2e>
 800bf02:	89a3      	ldrh	r3, [r4, #12]
 800bf04:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bf08:	f04f 0100 	mov.w	r1, #0
 800bf0c:	bf0c      	ite	eq
 800bf0e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800bf12:	2340      	movne	r3, #64	; 0x40
 800bf14:	2000      	movs	r0, #0
 800bf16:	6031      	str	r1, [r6, #0]
 800bf18:	602b      	str	r3, [r5, #0]
 800bf1a:	b016      	add	sp, #88	; 0x58
 800bf1c:	bd70      	pop	{r4, r5, r6, pc}
 800bf1e:	466a      	mov	r2, sp
 800bf20:	f000 f848 	bl	800bfb4 <_fstat_r>
 800bf24:	2800      	cmp	r0, #0
 800bf26:	dbec      	blt.n	800bf02 <__swhatbuf_r+0x12>
 800bf28:	9901      	ldr	r1, [sp, #4]
 800bf2a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800bf2e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800bf32:	4259      	negs	r1, r3
 800bf34:	4159      	adcs	r1, r3
 800bf36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bf3a:	e7eb      	b.n	800bf14 <__swhatbuf_r+0x24>

0800bf3c <__smakebuf_r>:
 800bf3c:	898b      	ldrh	r3, [r1, #12]
 800bf3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bf40:	079d      	lsls	r5, r3, #30
 800bf42:	4606      	mov	r6, r0
 800bf44:	460c      	mov	r4, r1
 800bf46:	d507      	bpl.n	800bf58 <__smakebuf_r+0x1c>
 800bf48:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bf4c:	6023      	str	r3, [r4, #0]
 800bf4e:	6123      	str	r3, [r4, #16]
 800bf50:	2301      	movs	r3, #1
 800bf52:	6163      	str	r3, [r4, #20]
 800bf54:	b002      	add	sp, #8
 800bf56:	bd70      	pop	{r4, r5, r6, pc}
 800bf58:	ab01      	add	r3, sp, #4
 800bf5a:	466a      	mov	r2, sp
 800bf5c:	f7ff ffc8 	bl	800bef0 <__swhatbuf_r>
 800bf60:	9900      	ldr	r1, [sp, #0]
 800bf62:	4605      	mov	r5, r0
 800bf64:	4630      	mov	r0, r6
 800bf66:	f7ff f9c9 	bl	800b2fc <_malloc_r>
 800bf6a:	b948      	cbnz	r0, 800bf80 <__smakebuf_r+0x44>
 800bf6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf70:	059a      	lsls	r2, r3, #22
 800bf72:	d4ef      	bmi.n	800bf54 <__smakebuf_r+0x18>
 800bf74:	f023 0303 	bic.w	r3, r3, #3
 800bf78:	f043 0302 	orr.w	r3, r3, #2
 800bf7c:	81a3      	strh	r3, [r4, #12]
 800bf7e:	e7e3      	b.n	800bf48 <__smakebuf_r+0xc>
 800bf80:	89a3      	ldrh	r3, [r4, #12]
 800bf82:	6020      	str	r0, [r4, #0]
 800bf84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf88:	81a3      	strh	r3, [r4, #12]
 800bf8a:	9b00      	ldr	r3, [sp, #0]
 800bf8c:	6163      	str	r3, [r4, #20]
 800bf8e:	9b01      	ldr	r3, [sp, #4]
 800bf90:	6120      	str	r0, [r4, #16]
 800bf92:	b15b      	cbz	r3, 800bfac <__smakebuf_r+0x70>
 800bf94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf98:	4630      	mov	r0, r6
 800bf9a:	f000 f81d 	bl	800bfd8 <_isatty_r>
 800bf9e:	b128      	cbz	r0, 800bfac <__smakebuf_r+0x70>
 800bfa0:	89a3      	ldrh	r3, [r4, #12]
 800bfa2:	f023 0303 	bic.w	r3, r3, #3
 800bfa6:	f043 0301 	orr.w	r3, r3, #1
 800bfaa:	81a3      	strh	r3, [r4, #12]
 800bfac:	89a3      	ldrh	r3, [r4, #12]
 800bfae:	431d      	orrs	r5, r3
 800bfb0:	81a5      	strh	r5, [r4, #12]
 800bfb2:	e7cf      	b.n	800bf54 <__smakebuf_r+0x18>

0800bfb4 <_fstat_r>:
 800bfb4:	b538      	push	{r3, r4, r5, lr}
 800bfb6:	4d07      	ldr	r5, [pc, #28]	; (800bfd4 <_fstat_r+0x20>)
 800bfb8:	2300      	movs	r3, #0
 800bfba:	4604      	mov	r4, r0
 800bfbc:	4608      	mov	r0, r1
 800bfbe:	4611      	mov	r1, r2
 800bfc0:	602b      	str	r3, [r5, #0]
 800bfc2:	f7f8 fb84 	bl	80046ce <_fstat>
 800bfc6:	1c43      	adds	r3, r0, #1
 800bfc8:	d102      	bne.n	800bfd0 <_fstat_r+0x1c>
 800bfca:	682b      	ldr	r3, [r5, #0]
 800bfcc:	b103      	cbz	r3, 800bfd0 <_fstat_r+0x1c>
 800bfce:	6023      	str	r3, [r4, #0]
 800bfd0:	bd38      	pop	{r3, r4, r5, pc}
 800bfd2:	bf00      	nop
 800bfd4:	20001ca4 	.word	0x20001ca4

0800bfd8 <_isatty_r>:
 800bfd8:	b538      	push	{r3, r4, r5, lr}
 800bfda:	4d06      	ldr	r5, [pc, #24]	; (800bff4 <_isatty_r+0x1c>)
 800bfdc:	2300      	movs	r3, #0
 800bfde:	4604      	mov	r4, r0
 800bfe0:	4608      	mov	r0, r1
 800bfe2:	602b      	str	r3, [r5, #0]
 800bfe4:	f7f8 fb83 	bl	80046ee <_isatty>
 800bfe8:	1c43      	adds	r3, r0, #1
 800bfea:	d102      	bne.n	800bff2 <_isatty_r+0x1a>
 800bfec:	682b      	ldr	r3, [r5, #0]
 800bfee:	b103      	cbz	r3, 800bff2 <_isatty_r+0x1a>
 800bff0:	6023      	str	r3, [r4, #0]
 800bff2:	bd38      	pop	{r3, r4, r5, pc}
 800bff4:	20001ca4 	.word	0x20001ca4

0800bff8 <_sbrk_r>:
 800bff8:	b538      	push	{r3, r4, r5, lr}
 800bffa:	4d06      	ldr	r5, [pc, #24]	; (800c014 <_sbrk_r+0x1c>)
 800bffc:	2300      	movs	r3, #0
 800bffe:	4604      	mov	r4, r0
 800c000:	4608      	mov	r0, r1
 800c002:	602b      	str	r3, [r5, #0]
 800c004:	f7f8 fb8c 	bl	8004720 <_sbrk>
 800c008:	1c43      	adds	r3, r0, #1
 800c00a:	d102      	bne.n	800c012 <_sbrk_r+0x1a>
 800c00c:	682b      	ldr	r3, [r5, #0]
 800c00e:	b103      	cbz	r3, 800c012 <_sbrk_r+0x1a>
 800c010:	6023      	str	r3, [r4, #0]
 800c012:	bd38      	pop	{r3, r4, r5, pc}
 800c014:	20001ca4 	.word	0x20001ca4

0800c018 <__assert_func>:
 800c018:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c01a:	4614      	mov	r4, r2
 800c01c:	461a      	mov	r2, r3
 800c01e:	4b09      	ldr	r3, [pc, #36]	; (800c044 <__assert_func+0x2c>)
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	4605      	mov	r5, r0
 800c024:	68d8      	ldr	r0, [r3, #12]
 800c026:	b14c      	cbz	r4, 800c03c <__assert_func+0x24>
 800c028:	4b07      	ldr	r3, [pc, #28]	; (800c048 <__assert_func+0x30>)
 800c02a:	9100      	str	r1, [sp, #0]
 800c02c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c030:	4906      	ldr	r1, [pc, #24]	; (800c04c <__assert_func+0x34>)
 800c032:	462b      	mov	r3, r5
 800c034:	f000 f844 	bl	800c0c0 <fiprintf>
 800c038:	f000 f854 	bl	800c0e4 <abort>
 800c03c:	4b04      	ldr	r3, [pc, #16]	; (800c050 <__assert_func+0x38>)
 800c03e:	461c      	mov	r4, r3
 800c040:	e7f3      	b.n	800c02a <__assert_func+0x12>
 800c042:	bf00      	nop
 800c044:	20000174 	.word	0x20000174
 800c048:	0800ce97 	.word	0x0800ce97
 800c04c:	0800cea4 	.word	0x0800cea4
 800c050:	0800ced2 	.word	0x0800ced2

0800c054 <_calloc_r>:
 800c054:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c056:	fba1 2402 	umull	r2, r4, r1, r2
 800c05a:	b94c      	cbnz	r4, 800c070 <_calloc_r+0x1c>
 800c05c:	4611      	mov	r1, r2
 800c05e:	9201      	str	r2, [sp, #4]
 800c060:	f7ff f94c 	bl	800b2fc <_malloc_r>
 800c064:	9a01      	ldr	r2, [sp, #4]
 800c066:	4605      	mov	r5, r0
 800c068:	b930      	cbnz	r0, 800c078 <_calloc_r+0x24>
 800c06a:	4628      	mov	r0, r5
 800c06c:	b003      	add	sp, #12
 800c06e:	bd30      	pop	{r4, r5, pc}
 800c070:	220c      	movs	r2, #12
 800c072:	6002      	str	r2, [r0, #0]
 800c074:	2500      	movs	r5, #0
 800c076:	e7f8      	b.n	800c06a <_calloc_r+0x16>
 800c078:	4621      	mov	r1, r4
 800c07a:	f7fe f9c3 	bl	800a404 <memset>
 800c07e:	e7f4      	b.n	800c06a <_calloc_r+0x16>

0800c080 <__ascii_mbtowc>:
 800c080:	b082      	sub	sp, #8
 800c082:	b901      	cbnz	r1, 800c086 <__ascii_mbtowc+0x6>
 800c084:	a901      	add	r1, sp, #4
 800c086:	b142      	cbz	r2, 800c09a <__ascii_mbtowc+0x1a>
 800c088:	b14b      	cbz	r3, 800c09e <__ascii_mbtowc+0x1e>
 800c08a:	7813      	ldrb	r3, [r2, #0]
 800c08c:	600b      	str	r3, [r1, #0]
 800c08e:	7812      	ldrb	r2, [r2, #0]
 800c090:	1e10      	subs	r0, r2, #0
 800c092:	bf18      	it	ne
 800c094:	2001      	movne	r0, #1
 800c096:	b002      	add	sp, #8
 800c098:	4770      	bx	lr
 800c09a:	4610      	mov	r0, r2
 800c09c:	e7fb      	b.n	800c096 <__ascii_mbtowc+0x16>
 800c09e:	f06f 0001 	mvn.w	r0, #1
 800c0a2:	e7f8      	b.n	800c096 <__ascii_mbtowc+0x16>

0800c0a4 <__ascii_wctomb>:
 800c0a4:	b149      	cbz	r1, 800c0ba <__ascii_wctomb+0x16>
 800c0a6:	2aff      	cmp	r2, #255	; 0xff
 800c0a8:	bf85      	ittet	hi
 800c0aa:	238a      	movhi	r3, #138	; 0x8a
 800c0ac:	6003      	strhi	r3, [r0, #0]
 800c0ae:	700a      	strbls	r2, [r1, #0]
 800c0b0:	f04f 30ff 	movhi.w	r0, #4294967295
 800c0b4:	bf98      	it	ls
 800c0b6:	2001      	movls	r0, #1
 800c0b8:	4770      	bx	lr
 800c0ba:	4608      	mov	r0, r1
 800c0bc:	4770      	bx	lr
	...

0800c0c0 <fiprintf>:
 800c0c0:	b40e      	push	{r1, r2, r3}
 800c0c2:	b503      	push	{r0, r1, lr}
 800c0c4:	4601      	mov	r1, r0
 800c0c6:	ab03      	add	r3, sp, #12
 800c0c8:	4805      	ldr	r0, [pc, #20]	; (800c0e0 <fiprintf+0x20>)
 800c0ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0ce:	6800      	ldr	r0, [r0, #0]
 800c0d0:	9301      	str	r3, [sp, #4]
 800c0d2:	f7ff fd45 	bl	800bb60 <_vfiprintf_r>
 800c0d6:	b002      	add	sp, #8
 800c0d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c0dc:	b003      	add	sp, #12
 800c0de:	4770      	bx	lr
 800c0e0:	20000174 	.word	0x20000174

0800c0e4 <abort>:
 800c0e4:	b508      	push	{r3, lr}
 800c0e6:	2006      	movs	r0, #6
 800c0e8:	f000 f82c 	bl	800c144 <raise>
 800c0ec:	2001      	movs	r0, #1
 800c0ee:	f7f8 fa9f 	bl	8004630 <_exit>

0800c0f2 <_raise_r>:
 800c0f2:	291f      	cmp	r1, #31
 800c0f4:	b538      	push	{r3, r4, r5, lr}
 800c0f6:	4604      	mov	r4, r0
 800c0f8:	460d      	mov	r5, r1
 800c0fa:	d904      	bls.n	800c106 <_raise_r+0x14>
 800c0fc:	2316      	movs	r3, #22
 800c0fe:	6003      	str	r3, [r0, #0]
 800c100:	f04f 30ff 	mov.w	r0, #4294967295
 800c104:	bd38      	pop	{r3, r4, r5, pc}
 800c106:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c108:	b112      	cbz	r2, 800c110 <_raise_r+0x1e>
 800c10a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c10e:	b94b      	cbnz	r3, 800c124 <_raise_r+0x32>
 800c110:	4620      	mov	r0, r4
 800c112:	f000 f831 	bl	800c178 <_getpid_r>
 800c116:	462a      	mov	r2, r5
 800c118:	4601      	mov	r1, r0
 800c11a:	4620      	mov	r0, r4
 800c11c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c120:	f000 b818 	b.w	800c154 <_kill_r>
 800c124:	2b01      	cmp	r3, #1
 800c126:	d00a      	beq.n	800c13e <_raise_r+0x4c>
 800c128:	1c59      	adds	r1, r3, #1
 800c12a:	d103      	bne.n	800c134 <_raise_r+0x42>
 800c12c:	2316      	movs	r3, #22
 800c12e:	6003      	str	r3, [r0, #0]
 800c130:	2001      	movs	r0, #1
 800c132:	e7e7      	b.n	800c104 <_raise_r+0x12>
 800c134:	2400      	movs	r4, #0
 800c136:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c13a:	4628      	mov	r0, r5
 800c13c:	4798      	blx	r3
 800c13e:	2000      	movs	r0, #0
 800c140:	e7e0      	b.n	800c104 <_raise_r+0x12>
	...

0800c144 <raise>:
 800c144:	4b02      	ldr	r3, [pc, #8]	; (800c150 <raise+0xc>)
 800c146:	4601      	mov	r1, r0
 800c148:	6818      	ldr	r0, [r3, #0]
 800c14a:	f7ff bfd2 	b.w	800c0f2 <_raise_r>
 800c14e:	bf00      	nop
 800c150:	20000174 	.word	0x20000174

0800c154 <_kill_r>:
 800c154:	b538      	push	{r3, r4, r5, lr}
 800c156:	4d07      	ldr	r5, [pc, #28]	; (800c174 <_kill_r+0x20>)
 800c158:	2300      	movs	r3, #0
 800c15a:	4604      	mov	r4, r0
 800c15c:	4608      	mov	r0, r1
 800c15e:	4611      	mov	r1, r2
 800c160:	602b      	str	r3, [r5, #0]
 800c162:	f7f8 fa55 	bl	8004610 <_kill>
 800c166:	1c43      	adds	r3, r0, #1
 800c168:	d102      	bne.n	800c170 <_kill_r+0x1c>
 800c16a:	682b      	ldr	r3, [r5, #0]
 800c16c:	b103      	cbz	r3, 800c170 <_kill_r+0x1c>
 800c16e:	6023      	str	r3, [r4, #0]
 800c170:	bd38      	pop	{r3, r4, r5, pc}
 800c172:	bf00      	nop
 800c174:	20001ca4 	.word	0x20001ca4

0800c178 <_getpid_r>:
 800c178:	f7f8 ba42 	b.w	8004600 <_getpid>

0800c17c <_init>:
 800c17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c17e:	bf00      	nop
 800c180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c182:	bc08      	pop	{r3}
 800c184:	469e      	mov	lr, r3
 800c186:	4770      	bx	lr

0800c188 <_fini>:
 800c188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c18a:	bf00      	nop
 800c18c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c18e:	bc08      	pop	{r3}
 800c190:	469e      	mov	lr, r3
 800c192:	4770      	bx	lr
