================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Dec 31 11:33:54 +0800 2023
    * Version:         2023.2 (Build 4070103 on Dec 13 2023)
    * Project:         rv32i_npp_ip
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              5770
FF:               2894
DSP:              0
BRAM:             256
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 7.443       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name              | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst              | 5770 | 2894 |     | 256  |      |     |        |      |         |          |        |
|   (inst)          | 128  | 2756 |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U | 5642 | 138  |     | 256  |      |     |        |      |         |          |        |
+-------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 10.85% | OK     |
| FD                                                        | 50%       | 2.72%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.97%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 91.43% | REVIEW |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 91.43% | REVIEW |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 53     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 3.91   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                       | ENDPOINT PIN                | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                      |                             |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.557 | control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK | pc_fu_270_reg[15]/D         |           11 |         65 |          7.436 |          3.478 |        3.958 |
| Path2 | 2.557 | control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK | pc_fu_270_reg[15]_rep/D     |           11 |         65 |          7.436 |          3.478 |        3.958 |
| Path3 | 2.557 | control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK | pc_fu_270_reg[15]_rep__0/D  |           11 |         65 |          7.436 |          3.478 |        3.958 |
| Path4 | 2.557 | control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK | pc_fu_270_reg[15]_rep__1/D  |           11 |         65 |          7.436 |          3.478 |        3.958 |
| Path5 | 2.557 | control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK | pc_fu_270_reg[15]_rep__10/D |           11 |         65 |          7.436 |          3.478 |        3.958 |
+-------+-------+------------------------------------------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------+----------------------+
    | Path1 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_5              | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_5              | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11 | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3   | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2   | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12          | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5       | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5       | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5      | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10     | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3          | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/pc_fu_270[15]_i_2          | LUT.others.LUT6      |
    | pc_fu_270_reg[15]                                       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path2 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_5              | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_5              | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11 | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3   | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2   | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12          | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5       | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5       | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5      | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10     | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3          | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/pc_fu_270[15]_rep_i_1      | LUT.others.LUT6      |
    | pc_fu_270_reg[15]_rep                                   | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path3 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_5              | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_5              | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11 | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3   | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2   | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12          | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5       | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5       | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5      | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10     | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3          | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__0_i_1   | LUT.others.LUT6      |
    | pc_fu_270_reg[15]_rep__0                                | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path4 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_5              | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_5              | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11 | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3   | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2   | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12          | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5       | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5       | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5      | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10     | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3          | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__1_i_1   | LUT.others.LUT6      |
    | pc_fu_270_reg[15]_rep__1                                | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+

    +---------------------------------------------------------+----------------------+
    | Path5 Cells                                             | Primitive Type       |
    +---------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_5              | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_5              | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11 | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3   | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2   | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12          | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5       | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5       | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5      | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10     | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3          | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__10_i_1  | LUT.others.LUT6      |
    | pc_fu_270_reg[15]_rep__10                               | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------+
| Report Type              | Report Location                                                     |
+--------------------------+---------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/rv32i_npp_ip_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/rv32i_npp_ip_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/rv32i_npp_ip_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/rv32i_npp_ip_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/rv32i_npp_ip_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/rv32i_npp_ip_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------------+


