

================================================================
== Vitis HLS Report for 'broadcast'
================================================================
* Date:           Mon Feb  3 14:21:55 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        filter_dut
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.815 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_broadcast_Pipeline_VITIS_LOOP_88_1_fu_48  |broadcast_Pipeline_VITIS_LOOP_88_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        5|       80|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      116|    -|
|Register             |        -|     -|        8|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       13|      200|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+---+----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------------------+------------------------------------+---------+----+---+----+-----+
    |grp_broadcast_Pipeline_VITIS_LOOP_88_1_fu_48  |broadcast_Pipeline_VITIS_LOOP_88_1  |        0|   0|  5|  80|    0|
    +----------------------------------------------+------------------------------------+---------+----+---+----+-----+
    |Total                                         |                                    |        0|   0|  5|  80|    0|
    +----------------------------------------------+------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  26|          5|    1|          5|
    |ap_done         |   9|          2|    1|          2|
    |e_p_strm_blk_n  |   9|          2|    1|          2|
    |e_p_strm_din    |   9|          2|    1|          2|
    |e_p_strm_write  |   9|          2|    1|          2|
    |e_strm_blk_n    |   9|          2|    1|          2|
    |e_strm_read     |   9|          2|    1|          2|
    |e_v_strm_blk_n  |   9|          2|    1|          2|
    |e_v_strm_din    |   9|          2|    1|          2|
    |e_v_strm_write  |   9|          2|    1|          2|
    |real_start      |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 116|         25|   11|         25|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  4|   0|    4|          0|
    |ap_done_reg                                                |  1|   0|    1|          0|
    |e_reg_59                                                   |  1|   0|    1|          0|
    |grp_broadcast_Pipeline_VITIS_LOOP_88_1_fu_48_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                             |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      |  8|   0|    8|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|     broadcast|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|     broadcast|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|     broadcast|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|     broadcast|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|     broadcast|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|     broadcast|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|     broadcast|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|     broadcast|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|     broadcast|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|     broadcast|  return value|
|e_strm_dout              |   in|    1|     ap_fifo|        e_strm|       pointer|
|e_strm_empty_n           |   in|    1|     ap_fifo|        e_strm|       pointer|
|e_strm_read              |  out|    1|     ap_fifo|        e_strm|       pointer|
|e_v_strm_din             |  out|    1|     ap_fifo|      e_v_strm|       pointer|
|e_v_strm_num_data_valid  |   in|    4|     ap_fifo|      e_v_strm|       pointer|
|e_v_strm_fifo_cap        |   in|    4|     ap_fifo|      e_v_strm|       pointer|
|e_v_strm_full_n          |   in|    1|     ap_fifo|      e_v_strm|       pointer|
|e_v_strm_write           |  out|    1|     ap_fifo|      e_v_strm|       pointer|
|e_p_strm_din             |  out|    1|     ap_fifo|      e_p_strm|       pointer|
|e_p_strm_num_data_valid  |   in|    6|     ap_fifo|      e_p_strm|       pointer|
|e_p_strm_fifo_cap        |   in|    6|     ap_fifo|      e_p_strm|       pointer|
|e_p_strm_full_n          |   in|    1|     ap_fifo|      e_p_strm|       pointer|
|e_p_strm_write           |  out|    1|     ap_fifo|      e_p_strm|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 5 [1/1] (1.42ns)   --->   "%e = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %e_strm" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:87]   --->   Operation 5 'read' 'e' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 6 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [2/2] (1.42ns)   --->   "%call_ln87 = call void @broadcast_Pipeline_VITIS_LOOP_88_1, i1 %e, i1 %e_v_strm, i1 %e_p_strm, i1 %e_strm" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:87]   --->   Operation 7 'call' 'call_ln87' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.77>
ST_3 : Operation 8 [1/2] (0.77ns)   --->   "%call_ln87 = call void @broadcast_Pipeline_VITIS_LOOP_88_1, i1 %e, i1 %e_v_strm, i1 %e_p_strm, i1 %e_strm" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:87]   --->   Operation 8 'call' 'call_ln87' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.38>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %e_p_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %e_v_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %e_strm, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 12 'wait' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (1.31ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %e_v_strm, i1 1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:93]   --->   Operation 13 'write' 'write_ln93' <Predicate = true> <Delay = 1.31> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 8> <FIFO>
ST_4 : Operation 14 [1/1] (1.38ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %e_p_strm, i1 1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:94]   --->   Operation 14 'write' 'write_ln94' <Predicate = true> <Delay = 1.38> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln95 = ret" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:95]   --->   Operation 15 'ret' 'ret_ln95' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ e_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ e_v_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ e_p_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
e                 (read         ) [ 00110]
empty             (wait         ) [ 00000]
call_ln87         (call         ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
empty_57          (wait         ) [ 00000]
write_ln93        (write        ) [ 00000]
write_ln94        (write        ) [ 00000]
ret_ln95          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="e_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="e_v_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_v_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e_p_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_p_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="broadcast_Pipeline_VITIS_LOOP_88_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="e_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="write_ln93_write_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="1" slack="0"/>
<pin id="36" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/4 "/>
</bind>
</comp>

<comp id="40" class="1004" name="write_ln94_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/4 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_broadcast_Pipeline_VITIS_LOOP_88_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="1"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="0" index="3" bw="1" slack="0"/>
<pin id="53" dir="0" index="4" bw="1" slack="0"/>
<pin id="54" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/2 "/>
</bind>
</comp>

<comp id="59" class="1005" name="e_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="1"/>
<pin id="61" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="22" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="39"><net_src comp="24" pin="0"/><net_sink comp="32" pin=2"/></net>

<net id="45"><net_src comp="22" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="24" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="48" pin=4"/></net>

<net id="62"><net_src comp="26" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="63"><net_src comp="59" pin="1"/><net_sink comp="48" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: e_strm | {}
	Port: e_v_strm | {2 3 4 }
	Port: e_p_strm | {2 3 4 }
 - Input state : 
	Port: broadcast : e_strm | {1 2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|
| Operation|                Functional Unit               |    FF   |
|----------|----------------------------------------------|---------|
|   call   | grp_broadcast_Pipeline_VITIS_LOOP_88_1_fu_48 |    2    |
|----------|----------------------------------------------|---------|
|   read   |                 e_read_fu_26                 |    0    |
|----------|----------------------------------------------|---------|
|   write  |            write_ln93_write_fu_32            |    0    |
|          |            write_ln94_write_fu_40            |    0    |
|----------|----------------------------------------------|---------|
|   Total  |                                              |    2    |
|----------|----------------------------------------------|---------|

Memories:
N/A

* Register list:
+--------+--------+
|        |   FF   |
+--------+--------+
|e_reg_59|    1   |
+--------+--------+
|  Total |    1   |
+--------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    2   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |    1   |
+-----------+--------+
|   Total   |    3   |
+-----------+--------+
