============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 15 2025  02:31:11 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                         Type                Fanout Load Slew Delay Arrival   
                                   (Domain)                    (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R 
(fp.sdc_line_33_81_1)   ext delay                                         +500     500 R 
data_rvalid_i           in port                             22 25.1    0    +0     500 R 
g152694/I                                                                   +0     500   
g152694/ZN              CKND6BWP16P90(timing)                1  5.2    7    +6     506 F 
g152474/B1                                                                  +0     506   
g152474/ZN              IND2OPTPBD8BWP16P90LVT(timing)       5  5.7   10    +6     512 R 
g241316/A1                                                                  +0     512   
g241316/ZN              ND2SKND3BWP16P90LVT(timing)          2  3.1   24   +12     524 F 
g241243/I                                                                   +0     524   
g241243/ZN              INVSKPD2BWP16P90LVT(timing)          3  3.0   12   +12     536 R 
g239434/A1                                                                  +0     536   
g239434/ZN              ND2SKNBD2BWP16P90LVT(timing)         1  1.9   14   +11     547 F 
g238823/A2                                                                  +0     547   
g238823/ZN              ND4D2BWP16P90LVT(timing)             1  1.6   16   +11     558 R 
core_busy_q_reg/D       DFCNQND2BWP16P90LVT(timing)                         +0     558   
core_busy_q_reg/CP      setup                                          0   +30     588 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R 
-----------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -28ps (TIMING VIOLATION)
Start-point  : data_rvalid_i
End-point    : core_busy_q_reg/D

