/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire [23:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  reg [7:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [32:0] celloutsig_0_35z;
  wire [9:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  reg [6:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [15:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_51z;
  wire [9:0] celloutsig_0_52z;
  wire [4:0] celloutsig_0_53z;
  reg [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [21:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [6:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = celloutsig_0_0z[8] ? celloutsig_0_8z[5] : celloutsig_0_16z;
  assign celloutsig_0_28z = celloutsig_0_4z ? celloutsig_0_6z : celloutsig_0_1z[1];
  assign celloutsig_0_45z = ~celloutsig_0_28z;
  assign celloutsig_1_18z = ~in_data[113];
  assign celloutsig_0_13z = ~celloutsig_0_10z[3];
  assign celloutsig_0_15z = ~celloutsig_0_5z[0];
  assign celloutsig_0_29z = ~celloutsig_0_27z[0];
  assign celloutsig_0_9z = celloutsig_0_2z[11:5] && celloutsig_0_8z[12:6];
  assign celloutsig_0_34z = { celloutsig_0_12z[17:2], celloutsig_0_9z } && { celloutsig_0_0z[9:1], celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_0_3z = ! in_data[61:54];
  assign celloutsig_0_11z = ! celloutsig_0_10z[18:3];
  assign celloutsig_1_19z = { celloutsig_1_7z[2:1], celloutsig_1_18z } || celloutsig_1_0z[3:1];
  assign celloutsig_0_6z = { celloutsig_0_5z[2:1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z } < { in_data[19:18], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[101:97] % { 1'h1, in_data[173:170] };
  assign celloutsig_0_1z = in_data[89:84] % { 1'h1, in_data[72:68] };
  assign celloutsig_0_18z = { celloutsig_0_0z[8:7], celloutsig_0_15z, celloutsig_0_1z } % { 1'h1, celloutsig_0_12z[8:1] };
  assign celloutsig_0_51z = { celloutsig_0_35z[5:1], celloutsig_0_1z } * { celloutsig_0_5z[1], celloutsig_0_39z };
  assign celloutsig_0_39z = - celloutsig_0_2z[11:2];
  assign celloutsig_0_52z = - { celloutsig_0_47z[10:2], celloutsig_0_45z };
  assign celloutsig_0_7z = - { in_data[62:55], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_20z = - { celloutsig_0_2z[4:1], celloutsig_0_15z };
  assign celloutsig_0_21z = - { celloutsig_0_2z[10:6], celloutsig_0_9z };
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_7z } | { in_data[15:2], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_19z = celloutsig_0_2z[5:1] | celloutsig_0_10z[16:12];
  assign celloutsig_0_25z = { celloutsig_0_19z[3], celloutsig_0_5z, celloutsig_0_5z } | { celloutsig_0_22z[4:1], celloutsig_0_5z };
  assign celloutsig_0_2z = { celloutsig_0_0z[0], celloutsig_0_0z } | { in_data[4], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_11z } | celloutsig_0_25z[6:4];
  assign celloutsig_0_4z = ^ in_data[53:21];
  assign celloutsig_0_16z = ^ { celloutsig_0_1z[1], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[13:3] << in_data[74:64];
  assign celloutsig_0_47z = { celloutsig_0_44z[6], celloutsig_0_44z, celloutsig_0_21z, celloutsig_0_34z, celloutsig_0_11z } << { celloutsig_0_8z[15:1], celloutsig_0_45z };
  assign celloutsig_0_53z = { celloutsig_0_51z[10:9], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_29z } << { celloutsig_0_7z[9:6], celloutsig_0_16z };
  assign celloutsig_1_7z = { celloutsig_1_1z[6:5], 1'h0 } << celloutsig_1_1z[6:4];
  assign celloutsig_0_8z = { celloutsig_0_0z[8:7], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z } << { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z } << { celloutsig_0_8z[17:3], celloutsig_0_5z };
  assign celloutsig_0_35z = in_data[79:47] << { celloutsig_0_18z[8:2], celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_25z };
  always_latch
    if (clkin_data[32]) celloutsig_0_44z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_44z = celloutsig_0_35z[18:12];
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_5z = in_data[82:80];
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_1z = { in_data[119:118], celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_22z = 8'h00;
    else if (celloutsig_1_19z) celloutsig_0_22z = { celloutsig_0_2z[5], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_19z };
  assign { out_data[128], out_data[96], out_data[41:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
