library ieee;
use ieee.std_logic_1164.all;

entity Banco8bits is 
	port (clock, regdst: in std_logic;
			end_reg1, end_reg2: in std_logic_vector(1 DOWNTO 0);
			datawrite : in std_logic_vector(7 DOWNTO 0);
			readata1, readata2: out std_logic_vector(7 DOWNTO 0)
	);
end Banco8bits;
	
architecture bank of Banco8bits is 
	component Multiplexador is
			Port (seletor:in STD_LOGIC_VECTOR (1 downto 0);
					entrada1, entrada2: in std_logic_vector (7 downto 0);
					saida: out std_logic_vector (7 downto 0)
					);
	end component;
	RegA: regA port map (clock, regdst, datawriteA, saidaA);
	RegB: regB port map (clock, regdst, datawriteB, saidaB);
	
	Mux1: multiplexador port map (end_regt1, saida, readata1);
	Mux2: multiplexador port map (end_reg2, saida, readata2);
	
end bank;