{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 20:42:16 2022 " "Info: Processing started: Mon Mar 14 20:42:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter_16 -c counter_16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_16 -c counter_16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2~latch " "Warning: Node \"inst2~latch\" is a latch" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PRN " "Info: Assuming node \"PRN\" is an undefined clock" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 232 0 168 248 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLRN " "Info: Assuming node \"CLRN\" is an undefined clock" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst2~latch " "Info: Detected ripple clock \"inst2~latch\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst~_emulated " "Info: Detected ripple clock \"inst~_emulated\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst~head_lut " "Info: Detected gated clock \"inst~head_lut\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst2~head_lut " "Info: Detected gated clock \"inst2~head_lut\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1~_emulated " "Info: Detected ripple clock \"inst1~_emulated\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst1~head_lut " "Info: Detected gated clock \"inst1~head_lut\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~_emulated " "Info: Detected ripple clock \"inst2~_emulated\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PRN register inst3~_emulated register inst3~_emulated 141.9 MHz 7.047 ns Internal " "Info: Clock \"PRN\" has Internal fmax of 141.9 MHz between source register \"inst3~_emulated\" and destination register \"inst3~_emulated\" (period= 7.047 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.716 ns + Longest register register " "Info: + Longest register to register delay is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3~_emulated 1 REG LCFF_X29_Y4_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 1.327 ns inst3~head_lut 2 COMB LCCOMB_X30_Y3_N10 2 " "Info: 2: + IC(1.121 ns) + CELL(0.206 ns) = 1.327 ns; Loc. = LCCOMB_X30_Y3_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.206 ns) 2.608 ns inst3~data_lut 3 COMB LCCOMB_X29_Y4_N10 1 " "Info: 3: + IC(1.075 ns) + CELL(0.206 ns) = 2.608 ns; Loc. = LCCOMB_X29_Y4_N10; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { inst3~head_lut inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.716 ns inst3~_emulated 4 REG LCFF_X29_Y4_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.716 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 19.15 % ) " "Info: Total cell delay = 0.520 ns ( 19.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.196 ns ( 80.85 % ) " "Info: Total interconnect delay = 2.196 ns ( 80.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.121ns 1.075ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.067 ns - Smallest " "Info: - Smallest clock skew is -4.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN destination 5.039 ns + Shortest register " "Info: + Shortest clock path from clock \"PRN\" to destination register is 5.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 6; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(0.206 ns) 3.341 ns inst2~head_lut 2 COMB LCCOMB_X30_Y3_N26 3 " "Info: 2: + IC(2.151 ns) + CELL(0.206 ns) = 3.341 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { PRN inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.666 ns) 5.039 ns inst3~_emulated 3 REG LCFF_X29_Y4_N11 1 " "Info: 3: + IC(1.032 ns) + CELL(0.666 ns) = 5.039 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 36.83 % ) " "Info: Total cell delay = 1.856 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.183 ns ( 63.17 % ) " "Info: Total interconnect delay = 3.183 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { PRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.151ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN source 9.106 ns - Longest register " "Info: - Longest clock path from clock \"PRN\" to source register is 9.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 6; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(0.206 ns) 3.343 ns inst~head_lut 2 COMB LCCOMB_X30_Y3_N0 3 " "Info: 2: + IC(2.153 ns) + CELL(0.206 ns) = 3.343 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { PRN inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.970 ns) 4.663 ns inst1~_emulated 3 REG LCFF_X30_Y3_N29 1 " "Info: 3: + IC(0.350 ns) + CELL(0.970 ns) = 4.663 ns; Loc. = LCFF_X30_Y3_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 5.300 ns inst1~head_lut 4 COMB LCCOMB_X30_Y3_N6 3 " "Info: 4: + IC(0.431 ns) + CELL(0.206 ns) = 5.300 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 6.603 ns inst2~_emulated 5 REG LCFF_X30_Y3_N9 1 " "Info: 5: + IC(0.333 ns) + CELL(0.970 ns) = 6.603 ns; Loc. = LCFF_X30_Y3_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 7.408 ns inst2~head_lut 6 COMB LCCOMB_X30_Y3_N26 3 " "Info: 6: + IC(0.435 ns) + CELL(0.370 ns) = 7.408 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.666 ns) 9.106 ns inst3~_emulated 7 REG LCFF_X29_Y4_N11 1 " "Info: 7: + IC(1.032 ns) + CELL(0.666 ns) = 9.106 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.372 ns ( 48.01 % ) " "Info: Total cell delay = 4.372 ns ( 48.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.734 ns ( 51.99 % ) " "Info: Total interconnect delay = 4.734 ns ( 51.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.106 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.106 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.153ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { PRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.151ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.106 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.106 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.153ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.121ns 1.075ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { PRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.151ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.106 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.106 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.153ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register inst~_emulated register inst~_emulated 324.04 MHz 3.086 ns Internal " "Info: Clock \"CP\" has Internal fmax of 324.04 MHz between source register \"inst~_emulated\" and destination register \"inst~_emulated\" (period= 3.086 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.822 ns + Longest register register " "Info: + Longest register to register delay is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst~_emulated 1 REG LCFF_X29_Y4_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y4_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.370 ns) 1.439 ns inst~head_lut 2 COMB LCCOMB_X30_Y3_N0 3 " "Info: 2: + IC(1.069 ns) + CELL(0.370 ns) = 1.439 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.206 ns) 2.714 ns inst~data_lut 3 COMB LCCOMB_X29_Y4_N16 1 " "Info: 3: + IC(1.069 ns) + CELL(0.206 ns) = 2.714 ns; Loc. = LCCOMB_X29_Y4_N16; Fanout = 1; COMB Node = 'inst~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst~head_lut inst~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.822 ns inst~_emulated 4 REG LCFF_X29_Y4_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.822 ns; Loc. = LCFF_X29_Y4_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst~data_lut inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 24.24 % ) " "Info: Total cell delay = 0.684 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.138 ns ( 75.76 % ) " "Info: Total interconnect delay = 2.138 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { inst~_emulated inst~head_lut inst~data_lut inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { inst~_emulated {} inst~head_lut {} inst~data_lut {} inst~_emulated {} } { 0.000ns 1.069ns 1.069ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 3.529 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 3.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 232 0 168 248 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.666 ns) 3.529 ns inst~_emulated 2 REG LCFF_X29_Y4_N17 1 " "Info: 2: + IC(1.713 ns) + CELL(0.666 ns) = 3.529 ns; Loc. = LCFF_X29_Y4_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 51.46 % ) " "Info: Total cell delay = 1.816 ns ( 51.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.713 ns ( 48.54 % ) " "Info: Total interconnect delay = 1.713 ns ( 48.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.529 ns" { CP inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.529 ns" { CP {} CP~combout {} inst~_emulated {} } { 0.000ns 0.000ns 1.713ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 3.529 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 3.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 232 0 168 248 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.666 ns) 3.529 ns inst~_emulated 2 REG LCFF_X29_Y4_N17 1 " "Info: 2: + IC(1.713 ns) + CELL(0.666 ns) = 3.529 ns; Loc. = LCFF_X29_Y4_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 51.46 % ) " "Info: Total cell delay = 1.816 ns ( 51.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.713 ns ( 48.54 % ) " "Info: Total interconnect delay = 1.713 ns ( 48.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.529 ns" { CP inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.529 ns" { CP {} CP~combout {} inst~_emulated {} } { 0.000ns 0.000ns 1.713ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.529 ns" { CP inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.529 ns" { CP {} CP~combout {} inst~_emulated {} } { 0.000ns 0.000ns 1.713ns } { 0.000ns 1.150ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.529 ns" { CP {} CP~combout {} inst~_emulated {} } { 0.000ns 0.000ns 1.713ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { inst~_emulated inst~head_lut inst~data_lut inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { inst~_emulated {} inst~head_lut {} inst~data_lut {} inst~_emulated {} } { 0.000ns 1.069ns 1.069ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.529 ns" { CP inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.529 ns" { CP {} CP~combout {} inst~_emulated {} } { 0.000ns 0.000ns 1.713ns } { 0.000ns 1.150ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.529 ns" { CP {} CP~combout {} inst~_emulated {} } { 0.000ns 0.000ns 1.713ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLRN register inst3~_emulated register inst3~_emulated 142.01 MHz 7.042 ns Internal " "Info: Clock \"CLRN\" has Internal fmax of 142.01 MHz between source register \"inst3~_emulated\" and destination register \"inst3~_emulated\" (period= 7.042 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.716 ns + Longest register register " "Info: + Longest register to register delay is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3~_emulated 1 REG LCFF_X29_Y4_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 1.327 ns inst3~head_lut 2 COMB LCCOMB_X30_Y3_N10 2 " "Info: 2: + IC(1.121 ns) + CELL(0.206 ns) = 1.327 ns; Loc. = LCCOMB_X30_Y3_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.206 ns) 2.608 ns inst3~data_lut 3 COMB LCCOMB_X29_Y4_N10 1 " "Info: 3: + IC(1.075 ns) + CELL(0.206 ns) = 2.608 ns; Loc. = LCCOMB_X29_Y4_N10; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { inst3~head_lut inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.716 ns inst3~_emulated 4 REG LCFF_X29_Y4_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.716 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 19.15 % ) " "Info: Total cell delay = 0.520 ns ( 19.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.196 ns ( 80.85 % ) " "Info: Total interconnect delay = 2.196 ns ( 80.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.121ns 1.075ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.062 ns - Smallest " "Info: - Smallest clock skew is -4.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 5.781 ns + Shortest register " "Info: + Shortest clock path from clock \"CLRN\" to destination register is 5.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLRN 1 CLK PIN_77 6 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 6; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.495 ns) + CELL(0.614 ns) 4.083 ns inst2~head_lut 2 COMB LCCOMB_X30_Y3_N26 3 " "Info: 2: + IC(2.495 ns) + CELL(0.614 ns) = 4.083 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { CLRN inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.666 ns) 5.781 ns inst3~_emulated 3 REG LCFF_X29_Y4_N11 1 " "Info: 3: + IC(1.032 ns) + CELL(0.666 ns) = 5.781 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 38.99 % ) " "Info: Total cell delay = 2.254 ns ( 38.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.527 ns ( 61.01 % ) " "Info: Total interconnect delay = 3.527 ns ( 61.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.781 ns" { CLRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.781 ns" { CLRN {} CLRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.495ns 1.032ns } { 0.000ns 0.974ns 0.614ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 9.843 ns - Longest register " "Info: - Longest clock path from clock \"CLRN\" to source register is 9.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLRN 1 CLK PIN_77 6 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 6; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(0.614 ns) 4.080 ns inst~head_lut 2 COMB LCCOMB_X30_Y3_N0 3 " "Info: 2: + IC(2.492 ns) + CELL(0.614 ns) = 4.080 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { CLRN inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.970 ns) 5.400 ns inst1~_emulated 3 REG LCFF_X30_Y3_N29 1 " "Info: 3: + IC(0.350 ns) + CELL(0.970 ns) = 5.400 ns; Loc. = LCFF_X30_Y3_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 6.037 ns inst1~head_lut 4 COMB LCCOMB_X30_Y3_N6 3 " "Info: 4: + IC(0.431 ns) + CELL(0.206 ns) = 6.037 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 7.340 ns inst2~_emulated 5 REG LCFF_X30_Y3_N9 1 " "Info: 5: + IC(0.333 ns) + CELL(0.970 ns) = 7.340 ns; Loc. = LCFF_X30_Y3_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 8.145 ns inst2~head_lut 6 COMB LCCOMB_X30_Y3_N26 3 " "Info: 6: + IC(0.435 ns) + CELL(0.370 ns) = 8.145 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.666 ns) 9.843 ns inst3~_emulated 7 REG LCFF_X29_Y4_N11 1 " "Info: 7: + IC(1.032 ns) + CELL(0.666 ns) = 9.843 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.770 ns ( 48.46 % ) " "Info: Total cell delay = 4.770 ns ( 48.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.073 ns ( 51.54 % ) " "Info: Total interconnect delay = 5.073 ns ( 51.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.492ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 0.974ns 0.614ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.781 ns" { CLRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.781 ns" { CLRN {} CLRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.495ns 1.032ns } { 0.000ns 0.974ns 0.614ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.492ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 0.974ns 0.614ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.121ns 1.075ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.781 ns" { CLRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.781 ns" { CLRN {} CLRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.495ns 1.032ns } { 0.000ns 0.974ns 0.614ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.492ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 0.974ns 0.614ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "PRN 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"PRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst3~_emulated inst3~_emulated PRN 1.353 ns " "Info: Found hold time violation between source  pin or register \"inst3~_emulated\" and destination pin or register \"inst3~_emulated\" for clock \"PRN\" (Hold time is 1.353 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.067 ns + Largest " "Info: + Largest clock skew is 4.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN destination 9.106 ns + Longest register " "Info: + Longest clock path from clock \"PRN\" to destination register is 9.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 6; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(0.206 ns) 3.343 ns inst~head_lut 2 COMB LCCOMB_X30_Y3_N0 3 " "Info: 2: + IC(2.153 ns) + CELL(0.206 ns) = 3.343 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { PRN inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.970 ns) 4.663 ns inst1~_emulated 3 REG LCFF_X30_Y3_N29 1 " "Info: 3: + IC(0.350 ns) + CELL(0.970 ns) = 4.663 ns; Loc. = LCFF_X30_Y3_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 5.300 ns inst1~head_lut 4 COMB LCCOMB_X30_Y3_N6 3 " "Info: 4: + IC(0.431 ns) + CELL(0.206 ns) = 5.300 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 6.603 ns inst2~_emulated 5 REG LCFF_X30_Y3_N9 1 " "Info: 5: + IC(0.333 ns) + CELL(0.970 ns) = 6.603 ns; Loc. = LCFF_X30_Y3_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 7.408 ns inst2~head_lut 6 COMB LCCOMB_X30_Y3_N26 3 " "Info: 6: + IC(0.435 ns) + CELL(0.370 ns) = 7.408 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.666 ns) 9.106 ns inst3~_emulated 7 REG LCFF_X29_Y4_N11 1 " "Info: 7: + IC(1.032 ns) + CELL(0.666 ns) = 9.106 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.372 ns ( 48.01 % ) " "Info: Total cell delay = 4.372 ns ( 48.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.734 ns ( 51.99 % ) " "Info: Total interconnect delay = 4.734 ns ( 51.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.106 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.106 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.153ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN source 5.039 ns - Shortest register " "Info: - Shortest clock path from clock \"PRN\" to source register is 5.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 6; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(0.206 ns) 3.341 ns inst2~head_lut 2 COMB LCCOMB_X30_Y3_N26 3 " "Info: 2: + IC(2.151 ns) + CELL(0.206 ns) = 3.341 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { PRN inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.666 ns) 5.039 ns inst3~_emulated 3 REG LCFF_X29_Y4_N11 1 " "Info: 3: + IC(1.032 ns) + CELL(0.666 ns) = 5.039 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 36.83 % ) " "Info: Total cell delay = 1.856 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.183 ns ( 63.17 % ) " "Info: Total interconnect delay = 3.183 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { PRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.151ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.106 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.106 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.153ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { PRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.151ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.716 ns - Shortest register register " "Info: - Shortest register to register delay is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3~_emulated 1 REG LCFF_X29_Y4_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 1.327 ns inst3~head_lut 2 COMB LCCOMB_X30_Y3_N10 2 " "Info: 2: + IC(1.121 ns) + CELL(0.206 ns) = 1.327 ns; Loc. = LCCOMB_X30_Y3_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.206 ns) 2.608 ns inst3~data_lut 3 COMB LCCOMB_X29_Y4_N10 1 " "Info: 3: + IC(1.075 ns) + CELL(0.206 ns) = 2.608 ns; Loc. = LCCOMB_X29_Y4_N10; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { inst3~head_lut inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.716 ns inst3~_emulated 4 REG LCFF_X29_Y4_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.716 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 19.15 % ) " "Info: Total cell delay = 0.520 ns ( 19.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.196 ns ( 80.85 % ) " "Info: Total interconnect delay = 2.196 ns ( 80.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.121ns 1.075ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.106 ns" { PRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.106 ns" { PRN {} PRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.153ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { PRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.151ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.121ns 1.075ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLRN 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"CLRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst3~_emulated inst3~_emulated CLRN 1.348 ns " "Info: Found hold time violation between source  pin or register \"inst3~_emulated\" and destination pin or register \"inst3~_emulated\" for clock \"CLRN\" (Hold time is 1.348 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.062 ns + Largest " "Info: + Largest clock skew is 4.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 9.843 ns + Longest register " "Info: + Longest clock path from clock \"CLRN\" to destination register is 9.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLRN 1 CLK PIN_77 6 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 6; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(0.614 ns) 4.080 ns inst~head_lut 2 COMB LCCOMB_X30_Y3_N0 3 " "Info: 2: + IC(2.492 ns) + CELL(0.614 ns) = 4.080 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { CLRN inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.970 ns) 5.400 ns inst1~_emulated 3 REG LCFF_X30_Y3_N29 1 " "Info: 3: + IC(0.350 ns) + CELL(0.970 ns) = 5.400 ns; Loc. = LCFF_X30_Y3_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 6.037 ns inst1~head_lut 4 COMB LCCOMB_X30_Y3_N6 3 " "Info: 4: + IC(0.431 ns) + CELL(0.206 ns) = 6.037 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 7.340 ns inst2~_emulated 5 REG LCFF_X30_Y3_N9 1 " "Info: 5: + IC(0.333 ns) + CELL(0.970 ns) = 7.340 ns; Loc. = LCFF_X30_Y3_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 8.145 ns inst2~head_lut 6 COMB LCCOMB_X30_Y3_N26 3 " "Info: 6: + IC(0.435 ns) + CELL(0.370 ns) = 8.145 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.666 ns) 9.843 ns inst3~_emulated 7 REG LCFF_X29_Y4_N11 1 " "Info: 7: + IC(1.032 ns) + CELL(0.666 ns) = 9.843 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.770 ns ( 48.46 % ) " "Info: Total cell delay = 4.770 ns ( 48.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.073 ns ( 51.54 % ) " "Info: Total interconnect delay = 5.073 ns ( 51.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.492ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 0.974ns 0.614ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 5.781 ns - Shortest register " "Info: - Shortest clock path from clock \"CLRN\" to source register is 5.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLRN 1 CLK PIN_77 6 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 6; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.495 ns) + CELL(0.614 ns) 4.083 ns inst2~head_lut 2 COMB LCCOMB_X30_Y3_N26 3 " "Info: 2: + IC(2.495 ns) + CELL(0.614 ns) = 4.083 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { CLRN inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.666 ns) 5.781 ns inst3~_emulated 3 REG LCFF_X29_Y4_N11 1 " "Info: 3: + IC(1.032 ns) + CELL(0.666 ns) = 5.781 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 38.99 % ) " "Info: Total cell delay = 2.254 ns ( 38.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.527 ns ( 61.01 % ) " "Info: Total interconnect delay = 3.527 ns ( 61.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.781 ns" { CLRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.781 ns" { CLRN {} CLRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.495ns 1.032ns } { 0.000ns 0.974ns 0.614ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.492ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 0.974ns 0.614ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.781 ns" { CLRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.781 ns" { CLRN {} CLRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.495ns 1.032ns } { 0.000ns 0.974ns 0.614ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.716 ns - Shortest register register " "Info: - Shortest register to register delay is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3~_emulated 1 REG LCFF_X29_Y4_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 1.327 ns inst3~head_lut 2 COMB LCCOMB_X30_Y3_N10 2 " "Info: 2: + IC(1.121 ns) + CELL(0.206 ns) = 1.327 ns; Loc. = LCCOMB_X30_Y3_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.206 ns) 2.608 ns inst3~data_lut 3 COMB LCCOMB_X29_Y4_N10 1 " "Info: 3: + IC(1.075 ns) + CELL(0.206 ns) = 2.608 ns; Loc. = LCCOMB_X29_Y4_N10; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { inst3~head_lut inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.716 ns inst3~_emulated 4 REG LCFF_X29_Y4_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.716 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 19.15 % ) " "Info: Total cell delay = 0.520 ns ( 19.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.196 ns ( 80.85 % ) " "Info: Total interconnect delay = 2.196 ns ( 80.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.121ns 1.075ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { CLRN inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { CLRN {} CLRN~combout {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.492ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 0.974ns 0.614ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.781 ns" { CLRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.781 ns" { CLRN {} CLRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.495ns 1.032ns } { 0.000ns 0.974ns 0.614ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { inst3~_emulated inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { inst3~_emulated {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 1.121ns 1.075ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst3~_emulated CLRN PRN 4.743 ns register " "Info: tsu for register \"inst3~_emulated\" (data pin = \"CLRN\", clock pin = \"PRN\") is 4.743 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.822 ns + Longest pin register " "Info: + Longest pin to register delay is 9.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLRN 1 CLK PIN_77 6 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 6; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.809 ns) + CELL(0.650 ns) 8.433 ns inst3~head_lut 2 COMB LCCOMB_X30_Y3_N10 2 " "Info: 2: + IC(6.809 ns) + CELL(0.650 ns) = 8.433 ns; Loc. = LCCOMB_X30_Y3_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.459 ns" { CLRN inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.206 ns) 9.714 ns inst3~data_lut 3 COMB LCCOMB_X29_Y4_N10 1 " "Info: 3: + IC(1.075 ns) + CELL(0.206 ns) = 9.714 ns; Loc. = LCCOMB_X29_Y4_N10; Fanout = 1; COMB Node = 'inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { inst3~head_lut inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.822 ns inst3~_emulated 4 REG LCFF_X29_Y4_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.822 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 19.73 % ) " "Info: Total cell delay = 1.938 ns ( 19.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.884 ns ( 80.27 % ) " "Info: Total interconnect delay = 7.884 ns ( 80.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.822 ns" { CLRN inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.822 ns" { CLRN {} CLRN~combout {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 6.809ns 1.075ns 0.000ns } { 0.000ns 0.974ns 0.650ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN destination 5.039 ns - Shortest register " "Info: - Shortest clock path from clock \"PRN\" to destination register is 5.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 6; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(0.206 ns) 3.341 ns inst2~head_lut 2 COMB LCCOMB_X30_Y3_N26 3 " "Info: 2: + IC(2.151 ns) + CELL(0.206 ns) = 3.341 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { PRN inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.666 ns) 5.039 ns inst3~_emulated 3 REG LCFF_X29_Y4_N11 1 " "Info: 3: + IC(1.032 ns) + CELL(0.666 ns) = 5.039 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 36.83 % ) " "Info: Total cell delay = 1.856 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.183 ns ( 63.17 % ) " "Info: Total interconnect delay = 3.183 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { PRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.151ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.822 ns" { CLRN inst3~head_lut inst3~data_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.822 ns" { CLRN {} CLRN~combout {} inst3~head_lut {} inst3~data_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 6.809ns 1.075ns 0.000ns } { 0.000ns 0.974ns 0.650ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { PRN inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 2.151ns 1.032ns } { 0.000ns 0.984ns 0.206ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q3 inst3~_emulated 18.048 ns register " "Info: tco from clock \"CP\" to destination pin \"Q3\" through register \"inst3~_emulated\" is 18.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 11.035 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 11.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 232 0 168 248 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.970 ns) 3.833 ns inst~_emulated 2 REG LCFF_X29_Y4_N17 1 " "Info: 2: + IC(1.713 ns) + CELL(0.970 ns) = 3.833 ns; Loc. = LCFF_X29_Y4_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.370 ns) 5.272 ns inst~head_lut 3 COMB LCCOMB_X30_Y3_N0 3 " "Info: 3: + IC(1.069 ns) + CELL(0.370 ns) = 5.272 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.970 ns) 6.592 ns inst1~_emulated 4 REG LCFF_X30_Y3_N29 1 " "Info: 4: + IC(0.350 ns) + CELL(0.970 ns) = 6.592 ns; Loc. = LCFF_X30_Y3_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 7.229 ns inst1~head_lut 5 COMB LCCOMB_X30_Y3_N6 3 " "Info: 5: + IC(0.431 ns) + CELL(0.206 ns) = 7.229 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 8.532 ns inst2~_emulated 6 REG LCFF_X30_Y3_N9 1 " "Info: 6: + IC(0.333 ns) + CELL(0.970 ns) = 8.532 ns; Loc. = LCFF_X30_Y3_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 9.337 ns inst2~head_lut 7 COMB LCCOMB_X30_Y3_N26 3 " "Info: 7: + IC(0.435 ns) + CELL(0.370 ns) = 9.337 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.666 ns) 11.035 ns inst3~_emulated 8 REG LCFF_X29_Y4_N11 1 " "Info: 8: + IC(1.032 ns) + CELL(0.666 ns) = 11.035 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.672 ns ( 51.40 % ) " "Info: Total cell delay = 5.672 ns ( 51.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.363 ns ( 48.60 % ) " "Info: Total interconnect delay = 5.363 ns ( 48.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.035 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.035 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.713ns 1.069ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.709 ns + Longest register pin " "Info: + Longest register to pin delay is 6.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3~_emulated 1 REG LCFF_X29_Y4_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y4_N11; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.206 ns) 1.327 ns inst3~head_lut 2 COMB LCCOMB_X30_Y3_N10 2 " "Info: 2: + IC(1.121 ns) + CELL(0.206 ns) = 1.327 ns; Loc. = LCCOMB_X30_Y3_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.276 ns) + CELL(3.106 ns) 6.709 ns Q3 3 PIN PIN_145 0 " "Info: 3: + IC(2.276 ns) + CELL(3.106 ns) = 6.709 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'Q3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.382 ns" { inst3~head_lut Q3 } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 384 1200 1376 400 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.312 ns ( 49.37 % ) " "Info: Total cell delay = 3.312 ns ( 49.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.397 ns ( 50.63 % ) " "Info: Total interconnect delay = 3.397 ns ( 50.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { inst3~_emulated inst3~head_lut Q3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.709 ns" { inst3~_emulated {} inst3~head_lut {} Q3 {} } { 0.000ns 1.121ns 2.276ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.035 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.035 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst3~_emulated {} } { 0.000ns 0.000ns 1.713ns 1.069ns 0.350ns 0.431ns 0.333ns 0.435ns 1.032ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { inst3~_emulated inst3~head_lut Q3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.709 ns" { inst3~_emulated {} inst3~head_lut {} Q3 {} } { 0.000ns 1.121ns 2.276ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLRN Q3 13.815 ns Longest " "Info: Longest tpd from source pin \"CLRN\" to destination pin \"Q3\" is 13.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLRN 1 CLK PIN_77 6 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 6; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 328 0 168 344 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.809 ns) + CELL(0.650 ns) 8.433 ns inst3~head_lut 2 COMB LCCOMB_X30_Y3_N10 2 " "Info: 2: + IC(6.809 ns) + CELL(0.650 ns) = 8.433 ns; Loc. = LCCOMB_X30_Y3_N10; Fanout = 2; COMB Node = 'inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.459 ns" { CLRN inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.276 ns) + CELL(3.106 ns) 13.815 ns Q3 3 PIN PIN_145 0 " "Info: 3: + IC(2.276 ns) + CELL(3.106 ns) = 13.815 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'Q3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.382 ns" { inst3~head_lut Q3 } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 384 1200 1376 400 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.730 ns ( 34.24 % ) " "Info: Total cell delay = 4.730 ns ( 34.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.085 ns ( 65.76 % ) " "Info: Total interconnect delay = 9.085 ns ( 65.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "13.815 ns" { CLRN inst3~head_lut Q3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "13.815 ns" { CLRN {} CLRN~combout {} inst3~head_lut {} Q3 {} } { 0.000ns 0.000ns 6.809ns 2.276ns } { 0.000ns 0.974ns 0.650ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst2~_emulated PRN CP 4.501 ns register " "Info: th for register \"inst2~_emulated\" (data pin = \"PRN\", clock pin = \"CP\") is 4.501 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 8.228 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 8.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 232 0 168 248 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.970 ns) 3.833 ns inst~_emulated 2 REG LCFF_X29_Y4_N17 1 " "Info: 2: + IC(1.713 ns) + CELL(0.970 ns) = 3.833 ns; Loc. = LCFF_X29_Y4_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.370 ns) 5.272 ns inst~head_lut 3 COMB LCCOMB_X30_Y3_N0 3 " "Info: 3: + IC(1.069 ns) + CELL(0.370 ns) = 5.272 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.970 ns) 6.592 ns inst1~_emulated 4 REG LCFF_X30_Y3_N29 1 " "Info: 4: + IC(0.350 ns) + CELL(0.970 ns) = 6.592 ns; Loc. = LCFF_X30_Y3_N29; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 7.229 ns inst1~head_lut 5 COMB LCCOMB_X30_Y3_N6 3 " "Info: 5: + IC(0.431 ns) + CELL(0.206 ns) = 7.229 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 8.228 ns inst2~_emulated 6 REG LCFF_X30_Y3_N9 1 " "Info: 6: + IC(0.333 ns) + CELL(0.666 ns) = 8.228 ns; Loc. = LCFF_X30_Y3_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.332 ns ( 52.65 % ) " "Info: Total cell delay = 4.332 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.896 ns ( 47.35 % ) " "Info: Total interconnect delay = 3.896 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.228 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.228 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.713ns 1.069ns 0.350ns 0.431ns 0.333ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.033 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns PRN 1 CLK PIN_80 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 6; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 312 0 168 328 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(0.206 ns) 3.341 ns inst2~head_lut 2 COMB LCCOMB_X30_Y3_N26 3 " "Info: 2: + IC(2.151 ns) + CELL(0.206 ns) = 3.341 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { PRN inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.925 ns inst2~data_lut 3 COMB LCCOMB_X30_Y3_N8 1 " "Info: 3: + IC(0.378 ns) + CELL(0.206 ns) = 3.925 ns; Loc. = LCCOMB_X30_Y3_N8; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.033 ns inst2~_emulated 4 REG LCFF_X30_Y3_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.033 ns; Loc. = LCFF_X30_Y3_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_16/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 37.29 % ) " "Info: Total cell delay = 1.504 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.529 ns ( 62.71 % ) " "Info: Total interconnect delay = 2.529 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.033 ns" { PRN inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.033 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 2.151ns 0.378ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.228 ns" { CP inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.228 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.713ns 1.069ns 0.350ns 0.431ns 0.333ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.033 ns" { PRN inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.033 ns" { PRN {} PRN~combout {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 2.151ns 0.378ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 20:42:16 2022 " "Info: Processing ended: Mon Mar 14 20:42:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
