$date
	Thu May  7 20:27:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module encoder8_3_tb $end
$var wire 3 ! output1 [2:0] $end
$var wire 1 " g $end
$var reg 1 # enable $end
$var reg 8 $ input1 [7:0] $end
$scope module encoder $end
$var wire 1 # enable $end
$var wire 8 % input1 [7:0] $end
$var reg 1 " g $end
$var reg 3 & output1 [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
1#
0"
b0 !
$end
#1
1"
b1 $
b1 %
#2
b1 !
b1 &
b10 $
b10 %
#3
b10 !
b10 &
b111 $
b111 %
#4
b11 !
b11 &
b1100 $
b1100 %
#5
b100 !
b100 &
b11101 $
b11101 %
#6
b101 !
b101 &
b111010 $
b111010 %
#7
b110 !
b110 &
b1111011 $
b1111011 %
#8
b111 !
b111 &
b11110000 $
b11110000 %
#9
b0 !
b0 &
0"
b11110101 $
b11110101 %
0#
#10
b11100110 $
b11100110 %
