// ------------------------------------------------------------------
// Copyright (c) 2004-2012 Qualcomm Atheros.  All rights reserved.
// $ATH_LICENSE_TARGET_C$
// ------------------------------------------------------------------
//===================================================================
// Author(s): ="Qualcomm Atheros"
//===================================================================



#ifndef _RADIO_PEREGRINE_H_
#define _RADIO_PEREGRINE_H_


/* macros for rxrf_b0_RXRFSA_BIAS1 */
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_ADDRESS                                                      0x00000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_OFFSET                                                       0x00000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_SPARE_MSB                                                             0
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_SPARE_LSB                                                             0
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_SPARE_MASK                                                   0x00000001
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_SPARE_GET(x)                                  (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_SPARE_SET(x)                                  (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25SPARE_MSB                                                     3
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25SPARE_LSB                                                     1
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25SPARE_MASK                                           0x0000000e
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25SPARE_GET(x)                          (((x) & 0x0000000e) >> 1)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25SPARE_SET(x)                          (((x) << 1) & 0x0000000e)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25LO18_MSB                                                      6
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25LO18_LSB                                                      4
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25LO18_MASK                                            0x00000070
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25LO18_GET(x)                           (((x) & 0x00000070) >> 4)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25LO18_SET(x)                           (((x) << 4) & 0x00000070)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25LO36_MSB                                                      9
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25LO36_LSB                                                      7
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25LO36_MASK                                            0x00000380
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25LO36_GET(x)                           (((x) & 0x00000380) >> 7)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25LO36_SET(x)                           (((x) << 7) & 0x00000380)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_MSB                                                 12
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_LSB                                                 10
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_MASK                                        0x00001c00
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_GET(x)                      (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_SET(x)                      (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR5GH_MSB                                                   15
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR5GH_LSB                                                   13
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR5GH_MASK                                          0x0000e000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR5GH_GET(x)                        (((x) & 0x0000e000) >> 13)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR5GH_SET(x)                        (((x) << 13) & 0x0000e000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25VGA5G_MSB                                                    18
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25VGA5G_LSB                                                    16
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25VGA5G_MASK                                           0x00070000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25VGA5G_GET(x)                         (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25VGA5G_SET(x)                         (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC75LNA5G_MSB                                                    21
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC75LNA5G_LSB                                                    19
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC75LNA5G_MASK                                           0x00380000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC75LNA5G_GET(x)                         (((x) & 0x00380000) >> 19)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC75LNA5G_SET(x)                         (((x) << 19) & 0x00380000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25LO24_MSB                                                     24
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25LO24_LSB                                                     22
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25LO24_MASK                                            0x01c00000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25LO24_GET(x)                          (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IR25LO24_SET(x)                          (((x) << 22) & 0x01c00000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR2GH_MSB                                                   27
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR2GH_LSB                                                   25
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR2GH_MASK                                          0x0e000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR2GH_GET(x)                        (((x) & 0x0e000000) >> 25)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC25MXR2GH_SET(x)                        (((x) << 25) & 0x0e000000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC75LNA2G_MSB                                                    30
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC75LNA2G_LSB                                                    28
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC75LNA2G_MASK                                           0x70000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC75LNA2G_GET(x)                         (((x) & 0x70000000) >> 28)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_IC75LNA2G_SET(x)                         (((x) << 28) & 0x70000000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_BIAS_MSB                                                         31
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_BIAS_LSB                                                         31
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_BIAS_MASK                                                0x80000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_BIAS_GET(x)                              (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS1_PWD_BIAS_SET(x)                              (((x) << 31) & 0x80000000)

/* macros for rxrf_b0_RXRFSA_BIAS2 */
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_ADDRESS                                                      0x00000004
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_OFFSET                                                       0x00000004
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PKEN_MSB                                                              3
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PKEN_LSB                                                              0
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PKEN_MASK                                                    0x0000000f
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PKEN_GET(x)                                   (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PKEN_SET(x)                                   (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_VCMVALUE_MSB                                                          6
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_VCMVALUE_LSB                                                          4
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_VCMVALUE_MASK                                                0x00000070
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_VCMVALUE_GET(x)                               (((x) & 0x00000070) >> 4)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_VCMVALUE_SET(x)                               (((x) << 4) & 0x00000070)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_VCMBUF_MSB                                                        7
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_VCMBUF_LSB                                                        7
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_VCMBUF_MASK                                              0x00000080
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_VCMBUF_GET(x)                             (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_VCMBUF_SET(x)                             (((x) << 7) & 0x00000080)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25SPAREH_MSB                                                   10
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25SPAREH_LSB                                                    8
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25SPAREH_MASK                                          0x00000700
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25SPAREH_GET(x)                         (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25SPAREH_SET(x)                         (((x) << 8) & 0x00000700)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25SPARE_MSB                                                    13
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25SPARE_LSB                                                    11
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25SPARE_MASK                                           0x00003800
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25SPARE_GET(x)                         (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25SPARE_SET(x)                         (((x) << 11) & 0x00003800)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25LNABUF_MSB                                                   16
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25LNABUF_LSB                                                   14
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25LNABUF_MASK                                          0x0001c000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25LNABUF_GET(x)                        (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25LNABUF_SET(x)                        (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25AGCH_MSB                                                     19
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25AGCH_LSB                                                     17
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25AGCH_MASK                                            0x000e0000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25AGCH_GET(x)                          (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25AGCH_SET(x)                          (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25AGC_MSB                                                      22
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25AGC_LSB                                                      20
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25AGC_MASK                                             0x00700000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25AGC_GET(x)                           (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25AGC_SET(x)                           (((x) << 20) & 0x00700000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25AGC_MSB                                                      25
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25AGC_LSB                                                      23
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25AGC_MASK                                             0x03800000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25AGC_GET(x)                           (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25AGC_SET(x)                           (((x) << 23) & 0x03800000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25VCMBUF_MSB                                                   28
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25VCMBUF_LSB                                                   26
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25VCMBUF_MASK                                          0x1c000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25VCMBUF_GET(x)                        (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IC25VCMBUF_SET(x)                        (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25VCM_MSB                                                      31
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25VCM_LSB                                                      29
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25VCM_MASK                                             0xe0000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25VCM_GET(x)                           (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS2_PWD_IR25VCM_SET(x)                           (((x) << 29) & 0xe0000000)

/* macros for rxrf_b0_RXRFSA_GAINSTAGES */
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_ADDRESS                                                 0x00000008
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_OFFSET                                                  0x00000008
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_SPARE_MSB                                                        0
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_SPARE_LSB                                                        0
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_SPARE_MASK                                              0x00000001
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_SPARE_GET(x)                             (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_SPARE_SET(x)                             (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNAON_CALDC_MSB                                                  1
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNAON_CALDC_LSB                                                  1
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNAON_CALDC_MASK                                        0x00000002
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNAON_CALDC_GET(x)                       (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNAON_CALDC_SET(x)                       (((x) << 1) & 0x00000002)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_VGA5G_CAP_MSB                                                    3
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_VGA5G_CAP_LSB                                                    2
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_VGA5G_CAP_MASK                                          0x0000000c
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_VGA5G_CAP_GET(x)                         (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_VGA5G_CAP_SET(x)                         (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_CAP_MSB                                                    5
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_CAP_LSB                                                    4
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_CAP_MASK                                          0x00000030
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_CAP_GET(x)                         (((x) & 0x00000030) >> 4)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_CAP_SET(x)                         (((x) << 4) & 0x00000030)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_MSB                                               6
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_LSB                                               6
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_MASK                                     0x00000040
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_GET(x)                    (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_SET(x)                    (((x) << 6) & 0x00000040)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LO5G_MSB                                                     7
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LO5G_LSB                                                     7
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LO5G_MASK                                           0x00000080
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LO5G_GET(x)                          (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LO5G_SET(x)                          (((x) << 7) & 0x00000080)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_VGA5G_MSB                                                    8
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_VGA5G_LSB                                                    8
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_VGA5G_MASK                                          0x00000100
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_VGA5G_GET(x)                         (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_VGA5G_SET(x)                         (((x) << 8) & 0x00000100)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_MXR5G_MSB                                                    9
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_MXR5G_LSB                                                    9
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_MXR5G_MASK                                          0x00000200
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_MXR5G_GET(x)                         (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_MXR5G_SET(x)                         (((x) << 9) & 0x00000200)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LNA5G_MSB                                                   10
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LNA5G_LSB                                                   10
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LNA5G_MASK                                          0x00000400
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LNA5G_GET(x)                        (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LNA5G_SET(x)                        (((x) << 10) & 0x00000400)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_CAP_MSB                                                   12
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_CAP_LSB                                                   11
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_CAP_MASK                                          0x00001800
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_CAP_GET(x)                        (((x) & 0x00001800) >> 11)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_CAP_SET(x)                        (((x) << 11) & 0x00001800)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_MSB                                              13
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_LSB                                              13
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_MASK                                     0x00002000
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_GET(x)                   (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_SET(x)                   (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_LP_MSB                                                    14
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_LP_LSB                                                    14
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_LP_MASK                                           0x00004000
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_LP_GET(x)                         (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_LP_SET(x)                         (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LO2G_MSB                                                    15
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LO2G_LSB                                                    15
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LO2G_MASK                                           0x00008000
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LO2G_GET(x)                         (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LO2G_SET(x)                         (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_MXR2G_MSB                                                   16
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_MXR2G_LSB                                                   16
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_MXR2G_MASK                                          0x00010000
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_MXR2G_GET(x)                        (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_MXR2G_SET(x)                        (((x) << 16) & 0x00010000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LNA2G_MSB                                                   17
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LNA2G_LSB                                                   17
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LNA2G_MASK                                          0x00020000
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LNA2G_GET(x)                        (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_PWD_LNA2G_SET(x)                        (((x) << 17) & 0x00020000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_MSB                                              19
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_LSB                                              18
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_MASK                                     0x000c0000
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_GET(x)                   (((x) & 0x000c0000) >> 18)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_SET(x)                   (((x) << 18) & 0x000c0000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_MSB                                              22
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_LSB                                              20
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_MASK                                     0x00700000
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_GET(x)                   (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_SET(x)                   (((x) << 20) & 0x00700000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_MSB                                              25
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_LSB                                              23
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_MASK                                     0x03800000
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_GET(x)                   (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_SET(x)                   (((x) << 23) & 0x03800000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_MSB                                              27
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_LSB                                              26
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_MASK                                     0x0c000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_GET(x)                   (((x) & 0x0c000000) >> 26)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_SET(x)                   (((x) << 26) & 0x0c000000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_MSB                                              30
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_LSB                                              28
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_MASK                                     0x70000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_GET(x)                   (((x) & 0x70000000) >> 28)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_SET(x)                   (((x) << 28) & 0x70000000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_RX_OVERRIDE_MSB                                                 31
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_RX_OVERRIDE_LSB                                                 31
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_RX_OVERRIDE_MASK                                        0x80000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_RX_OVERRIDE_GET(x)                      (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXRF_B0_RXRFSA_GAINSTAGES_RX_OVERRIDE_SET(x)                      (((x) << 31) & 0x80000000)

/* macros for rxrf_b0_RXRFSA_AGC */
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_ADDRESS                                                        0x0000000c
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_OFFSET                                                         0x0000000c
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_RF5G_ON_DURING_CALPA_MSB                                                0
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_RF5G_ON_DURING_CALPA_LSB                                                0
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_RF5G_ON_DURING_CALPA_MASK                                      0x00000001
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_RF5G_ON_DURING_CALPA_GET(x)                     (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_RF5G_ON_DURING_CALPA_SET(x)                     (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_RF2G_ON_DURING_CALPA_MSB                                                1
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_RF2G_ON_DURING_CALPA_LSB                                                1
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_RF2G_ON_DURING_CALPA_MASK                                      0x00000002
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_RF2G_ON_DURING_CALPA_GET(x)                     (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_RF2G_ON_DURING_CALPA_SET(x)                     (((x) << 1) & 0x00000002)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_OUT_MSB                                                             2
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_OUT_LSB                                                             2
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_OUT_MASK                                                   0x00000004
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_OUT_GET(x)                                  (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_LNABUFGAIN2X_MSB                                                        3
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_LNABUFGAIN2X_LSB                                                        3
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_LNABUFGAIN2X_MASK                                              0x00000008
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_LNABUFGAIN2X_GET(x)                             (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_LNABUFGAIN2X_SET(x)                             (((x) << 3) & 0x00000008)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_LNABUF_PWD_OVR_MSB                                                      4
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_LNABUF_PWD_OVR_LSB                                                      4
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_LNABUF_PWD_OVR_MASK                                            0x00000010
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_LNABUF_PWD_OVR_GET(x)                           (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_LNABUF_PWD_OVR_SET(x)                           (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_PWD_LNABUF_MSB                                                          5
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_PWD_LNABUF_LSB                                                          5
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_PWD_LNABUF_MASK                                                0x00000020
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_PWD_LNABUF_GET(x)                               (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_PWD_LNABUF_SET(x)                               (((x) << 5) & 0x00000020)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_FALL_CTRL_MSB                                                       8
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_FALL_CTRL_LSB                                                       6
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_FALL_CTRL_MASK                                             0x000001c0
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_FALL_CTRL_GET(x)                            (((x) & 0x000001c0) >> 6)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_FALL_CTRL_SET(x)                            (((x) << 6) & 0x000001c0)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC5G_CALDAC_OVR_MSB                                                   14
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC5G_CALDAC_OVR_LSB                                                    9
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC5G_CALDAC_OVR_MASK                                          0x00007e00
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC5G_CALDAC_OVR_GET(x)                         (((x) & 0x00007e00) >> 9)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC5G_CALDAC_OVR_SET(x)                         (((x) << 9) & 0x00007e00)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC5G_DBDAC_OVR_MSB                                                    18
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC5G_DBDAC_OVR_LSB                                                    15
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC5G_DBDAC_OVR_MASK                                           0x00078000
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC5G_DBDAC_OVR_GET(x)                         (((x) & 0x00078000) >> 15)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC5G_DBDAC_OVR_SET(x)                         (((x) << 15) & 0x00078000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC2G_CALDAC_OVR_MSB                                                   24
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC2G_CALDAC_OVR_LSB                                                   19
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC2G_CALDAC_OVR_MASK                                          0x01f80000
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC2G_CALDAC_OVR_GET(x)                        (((x) & 0x01f80000) >> 19)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC2G_CALDAC_OVR_SET(x)                        (((x) << 19) & 0x01f80000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC2G_DBDAC_OVR_MSB                                                    28
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC2G_DBDAC_OVR_LSB                                                    25
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC2G_DBDAC_OVR_MASK                                           0x1e000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC2G_DBDAC_OVR_GET(x)                         (((x) & 0x1e000000) >> 25)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC2G_DBDAC_OVR_SET(x)                         (((x) << 25) & 0x1e000000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_CAL_OVR_MSB                                                        29
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_CAL_OVR_LSB                                                        29
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_CAL_OVR_MASK                                               0x20000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_CAL_OVR_GET(x)                             (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_CAL_OVR_SET(x)                             (((x) << 29) & 0x20000000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_ON_OVR_MSB                                                         30
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_ON_OVR_LSB                                                         30
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_ON_OVR_MASK                                                0x40000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_ON_OVR_GET(x)                              (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_ON_OVR_SET(x)                              (((x) << 30) & 0x40000000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_OVERRIDE_MSB                                                       31
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_OVERRIDE_LSB                                                       31
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_OVERRIDE_MASK                                              0x80000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_OVERRIDE_GET(x)                            (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXRF_B0_RXRFSA_AGC_AGC_OVERRIDE_SET(x)                            (((x) << 31) & 0x80000000)

/* macros for rxrf_b0_RXRFSA_BIAS3 */
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_ADDRESS                                                      0x00000010
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_OFFSET                                                       0x00000010
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_CONTROLSPARE_MSB                                                     12
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_CONTROLSPARE_LSB                                                      0
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_CONTROLSPARE_MASK                                            0x00001fff
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_CONTROLSPARE_GET(x)                           (((x) & 0x00001fff) >> 0)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_CONTROLSPARE_SET(x)                           (((x) << 0) & 0x00001fff)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_MSB                                             13
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_LSB                                             13
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_MASK                                    0x00002000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_GET(x)                  (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_SET(x)                  (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_MSB                                             14
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_LSB                                             14
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_MASK                                    0x00004000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_GET(x)                  (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_SET(x)                  (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_MSB                                               15
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_LSB                                               15
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_MASK                                      0x00008000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_GET(x)                    (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_SET(x)                    (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_MSB                                             16
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_LSB                                             16
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_MASK                                    0x00010000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_GET(x)                  (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_SET(x)                  (((x) << 16) & 0x00010000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_AICSTBY_ENABLE_MSB                                                   17
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_AICSTBY_ENABLE_LSB                                                   17
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_AICSTBY_ENABLE_MASK                                          0x00020000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_AICSTBY_ENABLE_GET(x)                        (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_AICSTBY_ENABLE_SET(x)                        (((x) << 17) & 0x00020000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_AICGM_OVR_MSB                                                    18
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_AICGM_OVR_LSB                                                    18
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_AICGM_OVR_MASK                                           0x00040000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_AICGM_OVR_GET(x)                         (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_AICGM_OVR_SET(x)                         (((x) << 18) & 0x00040000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_AICGM_MSB                                                        19
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_AICGM_LSB                                                        19
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_AICGM_MASK                                               0x00080000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_AICGM_GET(x)                             (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_AICGM_SET(x)                             (((x) << 19) & 0x00080000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_USE_BT_LNA_MSB                                                       20
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_USE_BT_LNA_LSB                                                       20
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_USE_BT_LNA_MASK                                              0x00100000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_USE_BT_LNA_GET(x)                            (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_USE_BT_LNA_SET(x)                            (((x) << 20) & 0x00100000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_BT_LNA_CNT_OVR_MSB                                                   21
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_BT_LNA_CNT_OVR_LSB                                                   21
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_BT_LNA_CNT_OVR_MASK                                          0x00200000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_BT_LNA_CNT_OVR_GET(x)                        (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_BT_LNA_CNT_OVR_SET(x)                        (((x) << 21) & 0x00200000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_MXRFORCEDON_MSB                                                      22
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_MXRFORCEDON_LSB                                                      22
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_MXRFORCEDON_MASK                                             0x00400000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_MXRFORCEDON_GET(x)                           (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_MXRFORCEDON_SET(x)                           (((x) << 22) & 0x00400000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC25SPARE_MSB                                                    25
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC25SPARE_LSB                                                    23
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC25SPARE_MASK                                           0x03800000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC25SPARE_GET(x)                         (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC25SPARE_SET(x)                         (((x) << 23) & 0x03800000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC50LNABUF2G_MSB                                                 28
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC50LNABUF2G_LSB                                                 26
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC50LNABUF2G_MASK                                        0x1c000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC50LNABUF2G_GET(x)                      (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC50LNABUF2G_SET(x)                      (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC50AIC_MSB                                                      31
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC50AIC_LSB                                                      29
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC50AIC_MASK                                             0xe0000000
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC50AIC_GET(x)                           (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_RXRF_B0_RXRFSA_BIAS3_PWD_IC50AIC_SET(x)                           (((x) << 29) & 0xe0000000)

/* macros for txrf_b0_TXRFSA1 */
#define PHY_ANALOG_TXRF_B0_TXRFSA1_ADDRESS                                                           0x00000040
#define PHY_ANALOG_TXRF_B0_TXRFSA1_OFFSET                                                            0x00000040
#define PHY_ANALOG_TXRF_B0_TXRFSA1_RESERVED_PA2G_MSB                                                          2
#define PHY_ANALOG_TXRF_B0_TXRFSA1_RESERVED_PA2G_LSB                                                          0
#define PHY_ANALOG_TXRF_B0_TXRFSA1_RESERVED_PA2G_MASK                                                0x00000007
#define PHY_ANALOG_TXRF_B0_TXRFSA1_RESERVED_PA2G_GET(x)                               (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_RESERVED_PA2G_SET(x)                               (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_AUX2_MSB                                                        5
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_AUX2_LSB                                                        3
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_AUX2_MASK                                              0x00000038
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_AUX2_GET(x)                             (((x) & 0x00000038) >> 3)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_AUX2_SET(x)                             (((x) << 3) & 0x00000038)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_AUX1_MSB                                                        8
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_AUX1_LSB                                                        6
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_AUX1_MASK                                              0x000001c0
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_AUX1_GET(x)                             (((x) & 0x000001c0) >> 6)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_AUX1_SET(x)                             (((x) << 6) & 0x000001c0)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_MAIN_MSB                                                       11
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_MAIN_LSB                                                        9
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_MAIN_MASK                                              0x00000e00
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_MAIN_GET(x)                             (((x) & 0x00000e00) >> 9)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV2GN5G_MAIN_SET(x)                             (((x) << 9) & 0x00000e00)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV3GN5G_MSB                                                            15
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV3GN5G_LSB                                                            12
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV3GN5G_MASK                                                   0x0000f000
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV3GN5G_GET(x)                                 (((x) & 0x0000f000) >> 12)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRV3GN5G_SET(x)                                 (((x) << 12) & 0x0000f000)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOCALTXGAIN5G_MSB                                                         16
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOCALTXGAIN5G_LSB                                                         16
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOCALTXGAIN5G_MASK                                                0x00010000
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOCALTXGAIN5G_GET(x)                              (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOCALTXGAIN5G_SET(x)                              (((x) << 16) & 0x00010000)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDOUT2G_MSB                                                               17
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDOUT2G_LSB                                                               17
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDOUT2G_MASK                                                      0x00020000
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDOUT2G_GET(x)                                    (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDOUT2G_SET(x)                                    (((x) << 17) & 0x00020000)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDDR2G_MSB                                                                18
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDDR2G_LSB                                                                18
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDDR2G_MASK                                                       0x00040000
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDDR2G_GET(x)                                     (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDDR2G_SET(x)                                     (((x) << 18) & 0x00040000)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDMXR2G_MSB                                                               19
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDMXR2G_LSB                                                               19
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDMXR2G_MASK                                                      0x00080000
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDMXR2G_GET(x)                                    (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDMXR2G_SET(x)                                    (((x) << 19) & 0x00080000)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDLOBUF2G_MSB                                                             20
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDLOBUF2G_LSB                                                             20
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDLOBUF2G_MASK                                                    0x00100000
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDLOBUF2G_GET(x)                                  (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDLOBUF2G_SET(x)                                  (((x) << 20) & 0x00100000)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDLODIV2G_MSB                                                             21
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDLODIV2G_LSB                                                             21
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDLODIV2G_MASK                                                    0x00200000
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDLODIV2G_GET(x)                                  (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PDLODIV2G_SET(x)                                  (((x) << 21) & 0x00200000)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOBUF2GFORCED_MSB                                                         22
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOBUF2GFORCED_LSB                                                         22
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOBUF2GFORCED_MASK                                                0x00400000
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOBUF2GFORCED_GET(x)                              (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOBUF2GFORCED_SET(x)                              (((x) << 22) & 0x00400000)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LODIV2GFORCED_MSB                                                         23
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LODIV2GFORCED_LSB                                                         23
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LODIV2GFORCED_MASK                                                0x00800000
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LODIV2GFORCED_GET(x)                              (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LODIV2GFORCED_SET(x)                              (((x) << 23) & 0x00800000)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRVGN2G_MSB                                                             30
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRVGN2G_LSB                                                             24
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRVGN2G_MASK                                                    0x7f000000
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRVGN2G_GET(x)                                  (((x) & 0x7f000000) >> 24)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_PADRVGN2G_SET(x)                                  (((x) << 24) & 0x7f000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOCALTXGAIN2G_MSB                                                         31
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOCALTXGAIN2G_LSB                                                         31
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOCALTXGAIN2G_MASK                                                0x80000000
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOCALTXGAIN2G_GET(x)                              (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TXRF_B0_TXRFSA1_LOCALTXGAIN2G_SET(x)                              (((x) << 31) & 0x80000000)

/* macros for txrf_b0_TXRFSA2 */
#define PHY_ANALOG_TXRF_B0_TXRFSA2_ADDRESS                                                           0x00000044
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OFFSET                                                            0x00000044
#define PHY_ANALOG_TXRF_B0_TXRFSA2_RESERVED_PA2G_MSB                                                          2
#define PHY_ANALOG_TXRF_B0_TXRFSA2_RESERVED_PA2G_LSB                                                          0
#define PHY_ANALOG_TXRF_B0_TXRFSA2_RESERVED_PA2G_MASK                                                0x00000007
#define PHY_ANALOG_TXRF_B0_TXRFSA2_RESERVED_PA2G_GET(x)                               (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_RESERVED_PA2G_SET(x)                               (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OCAS2G_WLAN_MSB                                                            5
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OCAS2G_WLAN_LSB                                                            3
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OCAS2G_WLAN_MASK                                                  0x00000038
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OCAS2G_WLAN_GET(x)                                 (((x) & 0x00000038) >> 3)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OCAS2G_WLAN_SET(x)                                 (((x) << 3) & 0x00000038)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_DCAS2G_MSB                                                                 8
#define PHY_ANALOG_TXRF_B0_TXRFSA2_DCAS2G_LSB                                                                 6
#define PHY_ANALOG_TXRF_B0_TXRFSA2_DCAS2G_MASK                                                       0x000001c0
#define PHY_ANALOG_TXRF_B0_TXRFSA2_DCAS2G_GET(x)                                      (((x) & 0x000001c0) >> 6)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_DCAS2G_SET(x)                                      (((x) << 6) & 0x000001c0)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_SOFTPD_MSB                                                           11
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_SOFTPD_LSB                                                            9
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_SOFTPD_MASK                                                  0x00000e00
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_SOFTPD_GET(x)                                 (((x) & 0x00000e00) >> 9)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_SOFTPD_SET(x)                                 (((x) << 9) & 0x00000e00)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_QAM_MSB                                                              14
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_QAM_LSB                                                              12
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_QAM_MASK                                                     0x00007000
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_QAM_GET(x)                                   (((x) & 0x00007000) >> 12)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_QAM_SET(x)                                   (((x) << 12) & 0x00007000)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_PSK_MSB                                                              17
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_PSK_LSB                                                              15
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_PSK_MASK                                                     0x00038000
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_PSK_GET(x)                                   (((x) & 0x00038000) >> 15)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_PSK_SET(x)                                   (((x) << 15) & 0x00038000)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_CCK_MSB                                                              20
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_CCK_LSB                                                              18
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_CCK_MASK                                                     0x001c0000
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_CCK_GET(x)                                   (((x) & 0x001c0000) >> 18)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_OB2G_CCK_SET(x)                                   (((x) << 18) & 0x001c0000)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_DB2G_MSB                                                                  23
#define PHY_ANALOG_TXRF_B0_TXRFSA2_DB2G_LSB                                                                  21
#define PHY_ANALOG_TXRF_B0_TXRFSA2_DB2G_MASK                                                         0x00e00000
#define PHY_ANALOG_TXRF_B0_TXRFSA2_DB2G_GET(x)                                       (((x) & 0x00e00000) >> 21)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_DB2G_SET(x)                                       (((x) << 21) & 0x00e00000)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDOUT5G_MSB                                                               26
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDOUT5G_LSB                                                               24
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDOUT5G_MASK                                                      0x07000000
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDOUT5G_GET(x)                                    (((x) & 0x07000000) >> 24)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDOUT5G_SET(x)                                    (((x) << 24) & 0x07000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDLOBUF5G_MSB                                                             27
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDLOBUF5G_LSB                                                             27
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDLOBUF5G_MASK                                                    0x08000000
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDLOBUF5G_GET(x)                                  (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDLOBUF5G_SET(x)                                  (((x) << 27) & 0x08000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDLODIV5G_MSB                                                             28
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDLODIV5G_LSB                                                             28
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDLODIV5G_MASK                                                    0x10000000
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDLODIV5G_GET(x)                                  (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDLODIV5G_SET(x)                                  (((x) << 28) & 0x10000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_LOBUF5GFORCED_MSB                                                         29
#define PHY_ANALOG_TXRF_B0_TXRFSA2_LOBUF5GFORCED_LSB                                                         29
#define PHY_ANALOG_TXRF_B0_TXRFSA2_LOBUF5GFORCED_MASK                                                0x20000000
#define PHY_ANALOG_TXRF_B0_TXRFSA2_LOBUF5GFORCED_GET(x)                              (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_LOBUF5GFORCED_SET(x)                              (((x) << 29) & 0x20000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_LODIV5GFORCED_MSB                                                         30
#define PHY_ANALOG_TXRF_B0_TXRFSA2_LODIV5GFORCED_LSB                                                         30
#define PHY_ANALOG_TXRF_B0_TXRFSA2_LODIV5GFORCED_MASK                                                0x40000000
#define PHY_ANALOG_TXRF_B0_TXRFSA2_LODIV5GFORCED_GET(x)                              (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_LODIV5GFORCED_SET(x)                              (((x) << 30) & 0x40000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDMXR5G_MSB                                                               31
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDMXR5G_LSB                                                               31
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDMXR5G_MASK                                                      0x80000000
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDMXR5G_GET(x)                                    (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TXRF_B0_TXRFSA2_PDMXR5G_SET(x)                                    (((x) << 31) & 0x80000000)

/* macros for txrf_b0_TXRFSA3 */
#define PHY_ANALOG_TXRF_B0_TXRFSA3_ADDRESS                                                           0x00000048
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OFFSET                                                            0x00000048
#define PHY_ANALOG_TXRF_B0_TXRFSA3_RESERVED_3_MSB                                                             1
#define PHY_ANALOG_TXRF_B0_TXRFSA3_RESERVED_3_LSB                                                             0
#define PHY_ANALOG_TXRF_B0_TXRFSA3_RESERVED_3_MASK                                                   0x00000003
#define PHY_ANALOG_TXRF_B0_TXRFSA3_RESERVED_3_GET(x)                                  (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_RESERVED_3_SET(x)                                  (((x) << 0) & 0x00000003)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D3CAS5G_MSB                                                                4
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D3CAS5G_LSB                                                                2
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D3CAS5G_MASK                                                      0x0000001c
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D3CAS5G_GET(x)                                     (((x) & 0x0000001c) >> 2)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D3CAS5G_SET(x)                                     (((x) << 2) & 0x0000001c)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST5G_AUX2_MSB                                                       7
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST5G_AUX2_LSB                                                       5
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST5G_AUX2_MASK                                             0x000000e0
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST5G_AUX2_GET(x)                            (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST5G_AUX2_SET(x)                            (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST5G_AUX1_MSB                                                      10
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST5G_AUX1_LSB                                                       8
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST5G_AUX1_MASK                                             0x00000700
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST5G_AUX1_GET(x)                            (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST5G_AUX1_SET(x)                            (((x) << 8) & 0x00000700)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_QAM_MSB                                                              13
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_QAM_LSB                                                              11
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_QAM_MASK                                                     0x00003800
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_QAM_GET(x)                                   (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_QAM_SET(x)                                   (((x) << 11) & 0x00003800)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_PSK_MSB                                                              16
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_PSK_LSB                                                              14
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_PSK_MASK                                                     0x0001c000
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_PSK_GET(x)                                   (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_PSK_SET(x)                                   (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_CCK_MSB                                                              19
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_CCK_LSB                                                              17
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_CCK_MASK                                                     0x000e0000
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_CCK_GET(x)                                   (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OB5G_CCK_SET(x)                                   (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D2B5G_MSB                                                                 22
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D2B5G_LSB                                                                 20
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D2B5G_MASK                                                        0x00700000
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D2B5G_GET(x)                                      (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D2B5G_SET(x)                                      (((x) << 20) & 0x00700000)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D3B5G_MSB                                                                 25
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D3B5G_LSB                                                                 23
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D3B5G_MASK                                                        0x03800000
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D3B5G_GET(x)                                      (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_D3B5G_SET(x)                                      (((x) << 23) & 0x03800000)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST2G_AUX2_MSB                                                      28
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST2G_AUX2_LSB                                                      26
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST2G_AUX2_MASK                                             0x1c000000
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST2G_AUX2_GET(x)                           (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST2G_AUX2_SET(x)                           (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST2G_AUX1_MSB                                                      31
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST2G_AUX1_LSB                                                      29
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST2G_AUX1_MASK                                             0xe0000000
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST2G_AUX1_GET(x)                           (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B0_TXRFSA3_OBDBOFFST2G_AUX1_SET(x)                           (((x) << 29) & 0xe0000000)

/* macros for txrf_b0_TXRFSA4 */
#define PHY_ANALOG_TXRF_B0_TXRFSA4_ADDRESS                                                           0x0000004c
#define PHY_ANALOG_TXRF_B0_TXRFSA4_OFFSET                                                            0x0000004c
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PWD_IC25SPARE_MSB                                                          2
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PWD_IC25SPARE_LSB                                                          0
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PWD_IC25SPARE_MASK                                                0x00000007
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PWD_IC25SPARE_GET(x)                               (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PWD_IC25SPARE_SET(x)                               (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PWD_IC25AIC_MSB                                                            5
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PWD_IC25AIC_LSB                                                            3
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PWD_IC25AIC_MASK                                                  0x00000038
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PWD_IC25AIC_GET(x)                                 (((x) & 0x00000038) >> 3)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PWD_IC25AIC_SET(x)                                 (((x) << 3) & 0x00000038)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_USEBTOB_WLANSR_MSB                                                         6
#define PHY_ANALOG_TXRF_B0_TXRFSA4_USEBTOB_WLANSR_LSB                                                         6
#define PHY_ANALOG_TXRF_B0_TXRFSA4_USEBTOB_WLANSR_MASK                                               0x00000040
#define PHY_ANALOG_TXRF_B0_TXRFSA4_USEBTOB_WLANSR_GET(x)                              (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_USEBTOB_WLANSR_SET(x)                              (((x) << 6) & 0x00000040)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PAFORCEDON_WLAN_MSB                                                        7
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PAFORCEDON_WLAN_LSB                                                        7
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PAFORCEDON_WLAN_MASK                                              0x00000080
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PAFORCEDON_WLAN_GET(x)                             (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_PAFORCEDON_WLAN_SET(x)                             (((x) << 7) & 0x00000080)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_BTOB_SOFTPD_WLAN_MSB                                                      10
#define PHY_ANALOG_TXRF_B0_TXRFSA4_BTOB_SOFTPD_WLAN_LSB                                                       8
#define PHY_ANALOG_TXRF_B0_TXRFSA4_BTOB_SOFTPD_WLAN_MASK                                             0x00000700
#define PHY_ANALOG_TXRF_B0_TXRFSA4_BTOB_SOFTPD_WLAN_GET(x)                            (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_BTOB_SOFTPD_WLAN_SET(x)                            (((x) << 8) & 0x00000700)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_BTOB_WLAN_MSB                                                             13
#define PHY_ANALOG_TXRF_B0_TXRFSA4_BTOB_WLAN_LSB                                                             11
#define PHY_ANALOG_TXRF_B0_TXRFSA4_BTOB_WLAN_MASK                                                    0x00003800
#define PHY_ANALOG_TXRF_B0_TXRFSA4_BTOB_WLAN_GET(x)                                  (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_BTOB_WLAN_SET(x)                                  (((x) << 11) & 0x00003800)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_AUX2_MSB                                                          16
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_AUX2_LSB                                                          14
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_AUX2_MASK                                                 0x0001c000
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_AUX2_GET(x)                               (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_AUX2_SET(x)                               (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_AUX1_MSB                                                          19
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_AUX1_LSB                                                          17
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_AUX1_MASK                                                 0x000e0000
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_AUX1_GET(x)                               (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_AUX1_SET(x)                               (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_MAIN_MSB                                                          22
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_MAIN_LSB                                                          20
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_MAIN_MASK                                                 0x00700000
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_MAIN_GET(x)                               (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D2CAS5G_MAIN_SET(x)                               (((x) << 20) & 0x00700000)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_AUX2_MSB                                                          25
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_AUX2_LSB                                                          23
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_AUX2_MASK                                                 0x03800000
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_AUX2_GET(x)                               (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_AUX2_SET(x)                               (((x) << 23) & 0x03800000)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_AUX1_MSB                                                          28
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_AUX1_LSB                                                          26
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_AUX1_MASK                                                 0x1c000000
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_AUX1_GET(x)                               (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_AUX1_SET(x)                               (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_MAIN_MSB                                                          31
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_MAIN_LSB                                                          29
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_MAIN_MASK                                                 0xe0000000
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_MAIN_GET(x)                               (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B0_TXRFSA4_D1CAS5G_MAIN_SET(x)                               (((x) << 29) & 0xe0000000)

/* macros for txrf_b0_TXRFSA5 */
#define PHY_ANALOG_TXRF_B0_TXRFSA5_ADDRESS                                                           0x00000050
#define PHY_ANALOG_TXRF_B0_TXRFSA5_OFFSET                                                            0x00000050
#define PHY_ANALOG_TXRF_B0_TXRFSA5_RESERVED7_1_MSB                                                           26
#define PHY_ANALOG_TXRF_B0_TXRFSA5_RESERVED7_1_LSB                                                            0
#define PHY_ANALOG_TXRF_B0_TXRFSA5_RESERVED7_1_MASK                                                  0x07ffffff
#define PHY_ANALOG_TXRF_B0_TXRFSA5_RESERVED7_1_GET(x)                                 (((x) & 0x07ffffff) >> 0)
#define PHY_ANALOG_TXRF_B0_TXRFSA5_RESERVED7_1_SET(x)                                 (((x) << 0) & 0x07ffffff)
#define PHY_ANALOG_TXRF_B0_TXRFSA5_CSTEER_EN_MSB                                                             27
#define PHY_ANALOG_TXRF_B0_TXRFSA5_CSTEER_EN_LSB                                                             27
#define PHY_ANALOG_TXRF_B0_TXRFSA5_CSTEER_EN_MASK                                                    0x08000000
#define PHY_ANALOG_TXRF_B0_TXRFSA5_CSTEER_EN_GET(x)                                  (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_TXRF_B0_TXRFSA5_CSTEER_EN_SET(x)                                  (((x) << 27) & 0x08000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA5_PWDAICVGAQ_LS_MSB                                                         28
#define PHY_ANALOG_TXRF_B0_TXRFSA5_PWDAICVGAQ_LS_LSB                                                         28
#define PHY_ANALOG_TXRF_B0_TXRFSA5_PWDAICVGAQ_LS_MASK                                                0x10000000
#define PHY_ANALOG_TXRF_B0_TXRFSA5_PWDAICVGAQ_LS_GET(x)                              (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_TXRF_B0_TXRFSA5_PWDAICVGAQ_LS_SET(x)                              (((x) << 28) & 0x10000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA5_PWDAICVGAI_LS_MSB                                                         29
#define PHY_ANALOG_TXRF_B0_TXRFSA5_PWDAICVGAI_LS_LSB                                                         29
#define PHY_ANALOG_TXRF_B0_TXRFSA5_PWDAICVGAI_LS_MASK                                                0x20000000
#define PHY_ANALOG_TXRF_B0_TXRFSA5_PWDAICVGAI_LS_GET(x)                              (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_TXRF_B0_TXRFSA5_PWDAICVGAI_LS_SET(x)                              (((x) << 29) & 0x20000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA5_LOCAL_AICPWD_MSB                                                          30
#define PHY_ANALOG_TXRF_B0_TXRFSA5_LOCAL_AICPWD_LSB                                                          30
#define PHY_ANALOG_TXRF_B0_TXRFSA5_LOCAL_AICPWD_MASK                                                 0x40000000
#define PHY_ANALOG_TXRF_B0_TXRFSA5_LOCAL_AICPWD_GET(x)                               (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_TXRF_B0_TXRFSA5_LOCAL_AICPWD_SET(x)                               (((x) << 30) & 0x40000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA5_AICSTBY_ENABLE_MSB                                                        31
#define PHY_ANALOG_TXRF_B0_TXRFSA5_AICSTBY_ENABLE_LSB                                                        31
#define PHY_ANALOG_TXRF_B0_TXRFSA5_AICSTBY_ENABLE_MASK                                               0x80000000
#define PHY_ANALOG_TXRF_B0_TXRFSA5_AICSTBY_ENABLE_GET(x)                             (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TXRF_B0_TXRFSA5_AICSTBY_ENABLE_SET(x)                             (((x) << 31) & 0x80000000)

/* macros for txrf_b0_TXRFSA6 */
#define PHY_ANALOG_TXRF_B0_TXRFSA6_ADDRESS                                                           0x00000054
#define PHY_ANALOG_TXRF_B0_TXRFSA6_OFFSET                                                            0x00000054
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RESERVED_5_MSB                                                             2
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RESERVED_5_LSB                                                             0
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RESERVED_5_MASK                                                   0x00000007
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RESERVED_5_GET(x)                                  (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RESERVED_5_SET(x)                                  (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDOUT5G_3CALTX_MSB                                                         3
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDOUT5G_3CALTX_LSB                                                         3
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDOUT5G_3CALTX_MASK                                               0x00000008
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDOUT5G_3CALTX_GET(x)                              (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDOUT5G_3CALTX_SET(x)                              (((x) << 3) & 0x00000008)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_D3B5GCALTX_MSB                                                             6
#define PHY_ANALOG_TXRF_B0_TXRFSA6_D3B5GCALTX_LSB                                                             4
#define PHY_ANALOG_TXRF_B0_TXRFSA6_D3B5GCALTX_MASK                                                   0x00000070
#define PHY_ANALOG_TXRF_B0_TXRFSA6_D3B5GCALTX_GET(x)                                  (((x) & 0x00000070) >> 4)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_D3B5GCALTX_SET(x)                                  (((x) << 4) & 0x00000070)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PADRVGN2GCALTX_MSB                                                        13
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PADRVGN2GCALTX_LSB                                                         7
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PADRVGN2GCALTX_MASK                                               0x00003f80
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PADRVGN2GCALTX_GET(x)                              (((x) & 0x00003f80) >> 7)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PADRVGN2GCALTX_SET(x)                              (((x) << 7) & 0x00003f80)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_DB2GCALTX_MSB                                                             16
#define PHY_ANALOG_TXRF_B0_TXRFSA6_DB2GCALTX_LSB                                                             14
#define PHY_ANALOG_TXRF_B0_TXRFSA6_DB2GCALTX_MASK                                                    0x0001c000
#define PHY_ANALOG_TXRF_B0_TXRFSA6_DB2GCALTX_GET(x)                                  (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_DB2GCALTX_SET(x)                                  (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CALTXSHIFT_MSB                                                            17
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CALTXSHIFT_LSB                                                            17
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CALTXSHIFT_MASK                                                   0x00020000
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CALTXSHIFT_GET(x)                                 (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CALTXSHIFT_SET(x)                                 (((x) << 17) & 0x00020000)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CALTXSHIFTOVR_MSB                                                         18
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CALTXSHIFTOVR_LSB                                                         18
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CALTXSHIFTOVR_MASK                                                0x00040000
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CALTXSHIFTOVR_GET(x)                              (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CALTXSHIFTOVR_SET(x)                              (((x) << 18) & 0x00040000)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RDIV5G_MSB                                                                20
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RDIV5G_LSB                                                                19
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RDIV5G_MASK                                                       0x00180000
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RDIV5G_GET(x)                                     (((x) & 0x00180000) >> 19)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RDIV5G_SET(x)                                     (((x) << 19) & 0x00180000)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CAPDIV5G_MSB                                                              23
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CAPDIV5G_LSB                                                              21
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CAPDIV5G_MASK                                                     0x00e00000
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CAPDIV5G_GET(x)                                   (((x) & 0x00e00000) >> 21)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CAPDIV5G_SET(x)                                   (((x) << 21) & 0x00e00000)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDPREDIST5G_MSB                                                           24
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDPREDIST5G_LSB                                                           24
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDPREDIST5G_MASK                                                  0x01000000
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDPREDIST5G_GET(x)                                (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDPREDIST5G_SET(x)                                (((x) << 24) & 0x01000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RDIV2G_MSB                                                                26
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RDIV2G_LSB                                                                25
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RDIV2G_MASK                                                       0x06000000
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RDIV2G_GET(x)                                     (((x) & 0x06000000) >> 25)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_RDIV2G_SET(x)                                     (((x) << 25) & 0x06000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CAPDIV2G_PREDIST_MSB                                                      30
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CAPDIV2G_PREDIST_LSB                                                      27
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CAPDIV2G_PREDIST_MASK                                             0x78000000
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CAPDIV2G_PREDIST_GET(x)                           (((x) & 0x78000000) >> 27)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_CAPDIV2G_PREDIST_SET(x)                           (((x) << 27) & 0x78000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDPREDIST2G_MSB                                                           31
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDPREDIST2G_LSB                                                           31
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDPREDIST2G_MASK                                                  0x80000000
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDPREDIST2G_GET(x)                                (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TXRF_B0_TXRFSA6_PDPREDIST2G_SET(x)                                (((x) << 31) & 0x80000000)

/* macros for txrf_b0_TXRFSA7 */
#define PHY_ANALOG_TXRF_B0_TXRFSA7_ADDRESS                                                           0x00000058
#define PHY_ANALOG_TXRF_B0_TXRFSA7_OFFSET                                                            0x00000058
#define PHY_ANALOG_TXRF_B0_TXRFSA7_SHORTBIASRES_DIV2GTX_MSB                                                   0
#define PHY_ANALOG_TXRF_B0_TXRFSA7_SHORTBIASRES_DIV2GTX_LSB                                                   0
#define PHY_ANALOG_TXRF_B0_TXRFSA7_SHORTBIASRES_DIV2GTX_MASK                                         0x00000001
#define PHY_ANALOG_TXRF_B0_TXRFSA7_SHORTBIASRES_DIV2GTX_GET(x)                        (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_SHORTBIASRES_DIV2GTX_SET(x)                        (((x) << 0) & 0x00000001)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_OFFST_AUX2_M2_21_MSB                                                       2
#define PHY_ANALOG_TXRF_B0_TXRFSA7_OFFST_AUX2_M2_21_LSB                                                       1
#define PHY_ANALOG_TXRF_B0_TXRFSA7_OFFST_AUX2_M2_21_MASK                                             0x00000006
#define PHY_ANALOG_TXRF_B0_TXRFSA7_OFFST_AUX2_M2_21_GET(x)                            (((x) & 0x00000006) >> 1)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_OFFST_AUX2_M2_21_SET(x)                            (((x) << 1) & 0x00000006)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_SHORTBIASRES_DIV5GTX_MSB                                                   3
#define PHY_ANALOG_TXRF_B0_TXRFSA7_SHORTBIASRES_DIV5GTX_LSB                                                   3
#define PHY_ANALOG_TXRF_B0_TXRFSA7_SHORTBIASRES_DIV5GTX_MASK                                         0x00000008
#define PHY_ANALOG_TXRF_B0_TXRFSA7_SHORTBIASRES_DIV5GTX_GET(x)                        (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_SHORTBIASRES_DIV5GTX_SET(x)                        (((x) << 3) & 0x00000008)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_AICCAPDIVMASKING_B_MSB                                                     4
#define PHY_ANALOG_TXRF_B0_TXRFSA7_AICCAPDIVMASKING_B_LSB                                                     4
#define PHY_ANALOG_TXRF_B0_TXRFSA7_AICCAPDIVMASKING_B_MASK                                           0x00000010
#define PHY_ANALOG_TXRF_B0_TXRFSA7_AICCAPDIVMASKING_B_GET(x)                          (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_AICCAPDIVMASKING_B_SET(x)                          (((x) << 4) & 0x00000010)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXDIV5G_MSB                                                       7
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXDIV5G_LSB                                                       5
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXDIV5G_MASK                                             0x000000e0
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXDIV5G_GET(x)                            (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXDIV5G_SET(x)                            (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWDWLAN_IR25PA2G_MSB                                                      10
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWDWLAN_IR25PA2G_LSB                                                       8
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWDWLAN_IR25PA2G_MASK                                             0x00000700
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWDWLAN_IR25PA2G_GET(x)                            (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWDWLAN_IR25PA2G_SET(x)                            (((x) << 8) & 0x00000700)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXBIAS2G_MSB                                                     13
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXBIAS2G_LSB                                                     11
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXBIAS2G_MASK                                            0x00003800
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXBIAS2G_GET(x)                          (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXBIAS2G_SET(x)                          (((x) << 11) & 0x00003800)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXDIV2G_MSB                                                      16
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXDIV2G_LSB                                                      14
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXDIV2G_MASK                                             0x0001c000
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXDIV2G_GET(x)                           (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25MIXDIV2G_SET(x)                           (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWDWLAN_IC25PABT_MSB                                                      19
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWDWLAN_IC25PABT_LSB                                                      17
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWDWLAN_IC25PABT_MASK                                             0x000e0000
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWDWLAN_IC25PABT_GET(x)                           (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWDWLAN_IC25PABT_SET(x)                           (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IC25TEMPSEN_MSB                                                       22
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IC25TEMPSEN_LSB                                                       20
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IC25TEMPSEN_MASK                                              0x00700000
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IC25TEMPSEN_GET(x)                            (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IC25TEMPSEN_SET(x)                            (((x) << 20) & 0x00700000)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25PA5G2_MSB                                                         25
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25PA5G2_LSB                                                         23
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25PA5G2_MASK                                                0x03800000
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25PA5G2_GET(x)                              (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25PA5G2_SET(x)                              (((x) << 23) & 0x03800000)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25PA5G1_MSB                                                         28
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25PA5G1_LSB                                                         26
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25PA5G1_MASK                                                0x1c000000
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25PA5G1_GET(x)                              (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IR25PA5G1_SET(x)                              (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IC25MIXBUF5G_MSB                                                      31
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IC25MIXBUF5G_LSB                                                      29
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IC25MIXBUF5G_MASK                                             0xe0000000
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IC25MIXBUF5G_GET(x)                           (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B0_TXRFSA7_PWD_IC25MIXBUF5G_SET(x)                           (((x) << 29) & 0xe0000000)

/* macros for txrf_b0_TXRFSA8 */
#define PHY_ANALOG_TXRF_B0_TXRFSA8_ADDRESS                                                           0x0000005c
#define PHY_ANALOG_TXRF_B0_TXRFSA8_OFFSET                                                            0x0000005c
#define PHY_ANALOG_TXRF_B0_TXRFSA8_RESERVED6_2_MSB                                                            4
#define PHY_ANALOG_TXRF_B0_TXRFSA8_RESERVED6_2_LSB                                                            0
#define PHY_ANALOG_TXRF_B0_TXRFSA8_RESERVED6_2_MASK                                                  0x0000001f
#define PHY_ANALOG_TXRF_B0_TXRFSA8_RESERVED6_2_GET(x)                                 (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_SHSHOBDB5G_MSB                                                             5
#define PHY_ANALOG_TXRF_B0_TXRFSA8_SHSHOBDB5G_LSB                                                             5
#define PHY_ANALOG_TXRF_B0_TXRFSA8_SHSHOBDB5G_MASK                                                   0x00000020
#define PHY_ANALOG_TXRF_B0_TXRFSA8_SHSHOBDB5G_GET(x)                                  (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_SHSHOBDB5G_SET(x)                                  (((x) << 5) & 0x00000020)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_SHSHOBDB2G_MSB                                                             6
#define PHY_ANALOG_TXRF_B0_TXRFSA8_SHSHOBDB2G_LSB                                                             6
#define PHY_ANALOG_TXRF_B0_TXRFSA8_SHSHOBDB2G_MASK                                                   0x00000040
#define PHY_ANALOG_TXRF_B0_TXRFSA8_SHSHOBDB2G_GET(x)                                  (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_SHSHOBDB2G_SET(x)                                  (((x) << 6) & 0x00000040)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IRSPARE_MSB                                                            9
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IRSPARE_LSB                                                            7
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IRSPARE_MASK                                                  0x00000380
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IRSPARE_GET(x)                                 (((x) & 0x00000380) >> 7)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IRSPARE_SET(x)                                 (((x) << 7) & 0x00000380)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IR25TEMPSEN_MSB                                                       12
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IR25TEMPSEN_LSB                                                       10
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IR25TEMPSEN_MASK                                              0x00001c00
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IR25TEMPSEN_GET(x)                            (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IR25TEMPSEN_SET(x)                            (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_ICSEL_PA5G_MSB                                                   16
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_ICSEL_PA5G_LSB                                                   13
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_ICSEL_PA5G_MASK                                          0x0001e000
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_ICSEL_PA5G_GET(x)                        (((x) & 0x0001e000) >> 13)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_ICSEL_PA5G_SET(x)                        (((x) << 13) & 0x0001e000)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_IGSEL_PA5G_MSB                                                   20
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_IGSEL_PA5G_LSB                                                   17
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_IGSEL_PA5G_MASK                                          0x001e0000
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_IGSEL_PA5G_GET(x)                        (((x) & 0x001e0000) >> 17)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_IGSEL_PA5G_SET(x)                        (((x) << 17) & 0x001e0000)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_ICSEL_PA2G_MSB                                                   24
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_ICSEL_PA2G_LSB                                                   21
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_ICSEL_PA2G_MASK                                          0x01e00000
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_ICSEL_PA2G_GET(x)                        (((x) & 0x01e00000) >> 21)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_ICSEL_PA2G_SET(x)                        (((x) << 21) & 0x01e00000)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_IGSEL_PA2G_MSB                                                   28
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_IGSEL_PA2G_LSB                                                   25
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_IGSEL_PA2G_MASK                                          0x1e000000
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_IGSEL_PA2G_GET(x)                        (((x) & 0x1e000000) >> 25)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_BIAS_CGM_IGSEL_PA2G_SET(x)                        (((x) << 25) & 0x1e000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IR25MIXBIAS5G_MSB                                                     31
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IR25MIXBIAS5G_LSB                                                     29
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IR25MIXBIAS5G_MASK                                            0xe0000000
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IR25MIXBIAS5G_GET(x)                          (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B0_TXRFSA8_PWD_IR25MIXBIAS5G_SET(x)                          (((x) << 29) & 0xe0000000)

/* macros for txrf_b0_TXRFSA9 */
#define PHY_ANALOG_TXRF_B0_TXRFSA9_ADDRESS                                                           0x00000060
#define PHY_ANALOG_TXRF_B0_TXRFSA9_OFFSET                                                            0x00000060
#define PHY_ANALOG_TXRF_B0_TXRFSA9_RESERVED7_MSB                                                              7
#define PHY_ANALOG_TXRF_B0_TXRFSA9_RESERVED7_LSB                                                              0
#define PHY_ANALOG_TXRF_B0_TXRFSA9_RESERVED7_MASK                                                    0x000000ff
#define PHY_ANALOG_TXRF_B0_TXRFSA9_RESERVED7_GET(x)                                   (((x) & 0x000000ff) >> 0)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_RESERVED7_SET(x)                                   (((x) << 0) & 0x000000ff)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_ATBSEL5G_MSB                                                              11
#define PHY_ANALOG_TXRF_B0_TXRFSA9_ATBSEL5G_LSB                                                               8
#define PHY_ANALOG_TXRF_B0_TXRFSA9_ATBSEL5G_MASK                                                     0x00000f00
#define PHY_ANALOG_TXRF_B0_TXRFSA9_ATBSEL5G_GET(x)                                    (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_ATBSEL5G_SET(x)                                    (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_ATBSEL2G_MSB                                                              15
#define PHY_ANALOG_TXRF_B0_TXRFSA9_ATBSEL2G_LSB                                                              12
#define PHY_ANALOG_TXRF_B0_TXRFSA9_ATBSEL2G_MASK                                                     0x0000f000
#define PHY_ANALOG_TXRF_B0_TXRFSA9_ATBSEL2G_GET(x)                                   (((x) & 0x0000f000) >> 12)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_ATBSEL2G_SET(x)                                   (((x) << 12) & 0x0000f000)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_11_MSB                                                     18
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_11_LSB                                                     16
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_11_MASK                                            0x00070000
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_11_GET(x)                          (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_11_SET(x)                          (((x) << 16) & 0x00070000)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_10_MSB                                                     21
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_10_LSB                                                     19
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_10_MASK                                            0x00380000
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_10_GET(x)                          (((x) & 0x00380000) >> 19)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_10_SET(x)                          (((x) << 19) & 0x00380000)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_01_MSB                                                     24
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_01_LSB                                                     22
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_01_MASK                                            0x01c00000
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_01_GET(x)                          (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_CAP_SWTBL_01_SET(x)                          (((x) << 22) & 0x01c00000)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_OFFST_AUX2_M1_MSB                                                         27
#define PHY_ANALOG_TXRF_B0_TXRFSA9_OFFST_AUX2_M1_LSB                                                         25
#define PHY_ANALOG_TXRF_B0_TXRFSA9_OFFST_AUX2_M1_MASK                                                0x0e000000
#define PHY_ANALOG_TXRF_B0_TXRFSA9_OFFST_AUX2_M1_GET(x)                              (((x) & 0x0e000000) >> 25)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_OFFST_AUX2_M1_SET(x)                              (((x) << 25) & 0x0e000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_OFFST_AUX2_M2_0_MSB                                                       28
#define PHY_ANALOG_TXRF_B0_TXRFSA9_OFFST_AUX2_M2_0_LSB                                                       28
#define PHY_ANALOG_TXRF_B0_TXRFSA9_OFFST_AUX2_M2_0_MASK                                              0x10000000
#define PHY_ANALOG_TXRF_B0_TXRFSA9_OFFST_AUX2_M2_0_GET(x)                            (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_OFFST_AUX2_M2_0_SET(x)                            (((x) << 28) & 0x10000000)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_IND_SWTBL_MSB                                                        31
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_IND_SWTBL_LSB                                                        29
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_IND_SWTBL_MASK                                               0xe0000000
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_IND_SWTBL_GET(x)                             (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B0_TXRFSA9_PA5G_IND_SWTBL_SET(x)                             (((x) << 29) & 0xe0000000)

/* macros for synth_SYNTH1 */
#define PHY_ANALOG_SYNTH_SYNTH1_ADDRESS                                                              0x00000080
#define PHY_ANALOG_SYNTH_SYNTH1_OFFSET                                                               0x00000080
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCMONABUS_MSB                                                             2
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCMONABUS_LSB                                                             0
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCMONABUS_MASK                                                   0x00000007
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCMONABUS_GET(x)                                  (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCMONABUS_SET(x)                                  (((x) << 0) & 0x00000007)
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCOABUS_MSB                                                               5
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCOABUS_LSB                                                               3
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCOABUS_MASK                                                     0x00000038
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCOABUS_GET(x)                                    (((x) & 0x00000038) >> 3)
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCOABUS_SET(x)                                    (((x) << 3) & 0x00000038)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_SYNTHLOCKVCOK_MSB                                                     6
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_SYNTHLOCKVCOK_LSB                                                     6
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_SYNTHLOCKVCOK_MASK                                           0x00000040
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_SYNTHLOCKVCOK_GET(x)                          (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_SYNTHLOCKVCOK_SET(x)                          (((x) << 6) & 0x00000040)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_VC2LOW_MSB                                                            7
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_VC2LOW_LSB                                                            7
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_VC2LOW_MASK                                                  0x00000080
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_VC2LOW_GET(x)                                 (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_VC2LOW_SET(x)                                 (((x) << 7) & 0x00000080)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_VC2HIGH_MSB                                                           8
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_VC2HIGH_LSB                                                           8
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_VC2HIGH_MASK                                                 0x00000100
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_VC2HIGH_GET(x)                                (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_VC2HIGH_SET(x)                                (((x) << 8) & 0x00000100)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_FB_DIV2_MSB                                                           9
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_FB_DIV2_LSB                                                           9
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_FB_DIV2_MASK                                                 0x00000200
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_FB_DIV2_GET(x)                                (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_FB_DIV2_SET(x)                                (((x) << 9) & 0x00000200)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_REF_MSB                                                              10
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_REF_LSB                                                              10
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_REF_MASK                                                     0x00000400
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_REF_GET(x)                                   (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_REF_SET(x)                                   (((x) << 10) & 0x00000400)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_FB_MSB                                                               11
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_FB_LSB                                                               11
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_FB_MASK                                                      0x00000800
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_FB_GET(x)                                    (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_FB_SET(x)                                    (((x) << 11) & 0x00000800)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_DLL_MSB                                                              13
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_DLL_LSB                                                              12
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_DLL_MASK                                                     0x00003000
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_DLL_GET(x)                                   (((x) & 0x00003000) >> 12)
#define PHY_ANALOG_SYNTH_SYNTH1_MONITOR_DLL_SET(x)                                   (((x) << 12) & 0x00003000)
#define PHY_ANALOG_SYNTH_SYNTH1_PWUP_LOGEN_PD_MSB                                                            16
#define PHY_ANALOG_SYNTH_SYNTH1_PWUP_LOGEN_PD_LSB                                                            14
#define PHY_ANALOG_SYNTH_SYNTH1_PWUP_LOGEN_PD_MASK                                                   0x0001c000
#define PHY_ANALOG_SYNTH_SYNTH1_PWUP_LOGEN_PD_GET(x)                                 (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_SYNTH_SYNTH1_PWUP_LOGEN_PD_SET(x)                                 (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCMON_LOGEN_ABUS_MSB                                                     17
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCMON_LOGEN_ABUS_LSB                                                     17
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCMON_LOGEN_ABUS_MASK                                            0x00020000
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCMON_LOGEN_ABUS_GET(x)                          (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_SYNTH_SYNTH1_SEL_VCMON_LOGEN_ABUS_SET(x)                          (((x) << 17) & 0x00020000)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOMIX_MSB                                                                18
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOMIX_LSB                                                                18
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOMIX_MASK                                                       0x00040000
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOMIX_GET(x)                                     (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOMIX_SET(x)                                     (((x) << 18) & 0x00040000)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LODIV_MSB                                                                19
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LODIV_LSB                                                                19
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LODIV_MASK                                                       0x00080000
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LODIV_GET(x)                                     (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LODIV_SET(x)                                     (((x) << 19) & 0x00080000)
#define PHY_ANALOG_SYNTH_SYNTH1_SPARE1A_MSB                                                                  24
#define PHY_ANALOG_SYNTH_SYNTH1_SPARE1A_LSB                                                                  20
#define PHY_ANALOG_SYNTH_SYNTH1_SPARE1A_MASK                                                         0x01f00000
#define PHY_ANALOG_SYNTH_SYNTH1_SPARE1A_GET(x)                                       (((x) & 0x01f00000) >> 20)
#define PHY_ANALOG_SYNTH_SYNTH1_SPARE1A_SET(x)                                       (((x) << 20) & 0x01f00000)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOBUFB2G_MSB                                                             25
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOBUFB2G_LSB                                                             25
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOBUFB2G_MASK                                                    0x02000000
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOBUFB2G_GET(x)                                  (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOBUFB2G_SET(x)                                  (((x) << 25) & 0x02000000)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOBUFA2G_MSB                                                             26
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOBUFA2G_LSB                                                             26
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOBUFA2G_MASK                                                    0x04000000
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOBUFA2G_GET(x)                                  (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_LOBUFA2G_SET(x)                                  (((x) << 26) & 0x04000000)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_PRESC_MSB                                                                27
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_PRESC_LSB                                                                27
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_PRESC_MASK                                                       0x08000000
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_PRESC_GET(x)                                     (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_PRESC_SET(x)                                     (((x) << 27) & 0x08000000)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_VCO_MSB                                                                  28
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_VCO_LSB                                                                  28
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_VCO_MASK                                                         0x10000000
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_VCO_GET(x)                                       (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_VCO_SET(x)                                       (((x) << 28) & 0x10000000)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_VCMON_MSB                                                                29
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_VCMON_LSB                                                                29
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_VCMON_MASK                                                       0x20000000
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_VCMON_GET(x)                                     (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_VCMON_SET(x)                                     (((x) << 29) & 0x20000000)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_CP_MSB                                                                   30
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_CP_LSB                                                                   30
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_CP_MASK                                                          0x40000000
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_CP_GET(x)                                        (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_CP_SET(x)                                        (((x) << 30) & 0x40000000)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_BIAS_MSB                                                                 31
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_BIAS_LSB                                                                 31
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_BIAS_MASK                                                        0x80000000
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_BIAS_GET(x)                                      (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_SYNTH_SYNTH1_PWD_BIAS_SET(x)                                      (((x) << 31) & 0x80000000)

/* macros for synth_SYNTH2 */
#define PHY_ANALOG_SYNTH_SYNTH2_ADDRESS                                                              0x00000084
#define PHY_ANALOG_SYNTH_SYNTH2_OFFSET                                                               0x00000084
#define PHY_ANALOG_SYNTH_SYNTH2_MAXLINSTEPS_MSB                                                               3
#define PHY_ANALOG_SYNTH_SYNTH2_MAXLINSTEPS_LSB                                                               0
#define PHY_ANALOG_SYNTH_SYNTH2_MAXLINSTEPS_MASK                                                     0x0000000f
#define PHY_ANALOG_SYNTH_SYNTH2_MAXLINSTEPS_GET(x)                                    (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH2_MAXLINSTEPS_SET(x)                                    (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_SYNTH_SYNTH2_SKIPLINCAPSEARCH_MSB                                                          4
#define PHY_ANALOG_SYNTH_SYNTH2_SKIPLINCAPSEARCH_LSB                                                          4
#define PHY_ANALOG_SYNTH_SYNTH2_SKIPLINCAPSEARCH_MASK                                                0x00000010
#define PHY_ANALOG_SYNTH_SYNTH2_SKIPLINCAPSEARCH_GET(x)                               (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_SYNTH_SYNTH2_SKIPLINCAPSEARCH_SET(x)                               (((x) << 4) & 0x00000010)
#define PHY_ANALOG_SYNTH_SYNTH2_LIN_SEARCH_STEP_SIZE_MSB                                                      7
#define PHY_ANALOG_SYNTH_SYNTH2_LIN_SEARCH_STEP_SIZE_LSB                                                      5
#define PHY_ANALOG_SYNTH_SYNTH2_LIN_SEARCH_STEP_SIZE_MASK                                            0x000000e0
#define PHY_ANALOG_SYNTH_SYNTH2_LIN_SEARCH_STEP_SIZE_GET(x)                           (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_SYNTH_SYNTH2_LIN_SEARCH_STEP_SIZE_SET(x)                           (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_SYNTH_SYNTH2_SKIP_MON_ALIGN_MSB                                                            8
#define PHY_ANALOG_SYNTH_SYNTH2_SKIP_MON_ALIGN_LSB                                                            8
#define PHY_ANALOG_SYNTH_SYNTH2_SKIP_MON_ALIGN_MASK                                                  0x00000100
#define PHY_ANALOG_SYNTH_SYNTH2_SKIP_MON_ALIGN_GET(x)                                 (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_SYNTH_SYNTH2_SKIP_MON_ALIGN_SET(x)                                 (((x) << 8) & 0x00000100)
#define PHY_ANALOG_SYNTH_SYNTH2_CENTER_VC_MON_MSB                                                             9
#define PHY_ANALOG_SYNTH_SYNTH2_CENTER_VC_MON_LSB                                                             9
#define PHY_ANALOG_SYNTH_SYNTH2_CENTER_VC_MON_MASK                                                   0x00000200
#define PHY_ANALOG_SYNTH_SYNTH2_CENTER_VC_MON_GET(x)                                  (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_SYNTH_SYNTH2_CENTER_VC_MON_SET(x)                                  (((x) << 9) & 0x00000200)
#define PHY_ANALOG_SYNTH_SYNTH2_CENTER_VC_BIN_MSB                                                            10
#define PHY_ANALOG_SYNTH_SYNTH2_CENTER_VC_BIN_LSB                                                            10
#define PHY_ANALOG_SYNTH_SYNTH2_CENTER_VC_BIN_MASK                                                   0x00000400
#define PHY_ANALOG_SYNTH_SYNTH2_CENTER_VC_BIN_GET(x)                                 (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_SYNTH_SYNTH2_CENTER_VC_BIN_SET(x)                                 (((x) << 10) & 0x00000400)
#define PHY_ANALOG_SYNTH_SYNTH2_RESERVED2A_MSB                                                               12
#define PHY_ANALOG_SYNTH_SYNTH2_RESERVED2A_LSB                                                               11
#define PHY_ANALOG_SYNTH_SYNTH2_RESERVED2A_MASK                                                      0x00001800
#define PHY_ANALOG_SYNTH_SYNTH2_RESERVED2A_GET(x)                                    (((x) & 0x00001800) >> 11)
#define PHY_ANALOG_SYNTH_SYNTH2_RESERVED2A_SET(x)                                    (((x) << 11) & 0x00001800)
#define PHY_ANALOG_SYNTH_SYNTH2_INTERP_ENABLE_VCO_CAP_CHECK_MSB                                              13
#define PHY_ANALOG_SYNTH_SYNTH2_INTERP_ENABLE_VCO_CAP_CHECK_LSB                                              13
#define PHY_ANALOG_SYNTH_SYNTH2_INTERP_ENABLE_VCO_CAP_CHECK_MASK                                     0x00002000
#define PHY_ANALOG_SYNTH_SYNTH2_INTERP_ENABLE_VCO_CAP_CHECK_GET(x)                   (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_SYNTH_SYNTH2_INTERP_ENABLE_VCO_CAP_CHECK_SET(x)                   (((x) << 13) & 0x00002000)
#define PHY_ANALOG_SYNTH_SYNTH2_ENINTERPOLATION_MSB                                                          14
#define PHY_ANALOG_SYNTH_SYNTH2_ENINTERPOLATION_LSB                                                          14
#define PHY_ANALOG_SYNTH_SYNTH2_ENINTERPOLATION_MASK                                                 0x00004000
#define PHY_ANALOG_SYNTH_SYNTH2_ENINTERPOLATION_GET(x)                               (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_SYNTH_SYNTH2_ENINTERPOLATION_SET(x)                               (((x) << 14) & 0x00004000)
#define PHY_ANALOG_SYNTH_SYNTH2_MODULATELSB_MSB                                                              15
#define PHY_ANALOG_SYNTH_SYNTH2_MODULATELSB_LSB                                                              15
#define PHY_ANALOG_SYNTH_SYNTH2_MODULATELSB_MASK                                                     0x00008000
#define PHY_ANALOG_SYNTH_SYNTH2_MODULATELSB_GET(x)                                   (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_SYNTH_SYNTH2_MODULATELSB_SET(x)                                   (((x) << 15) & 0x00008000)
#define PHY_ANALOG_SYNTH_SYNTH2_BIT_INDEX_SAVE_VCO_CAP_MSB                                                   19
#define PHY_ANALOG_SYNTH_SYNTH2_BIT_INDEX_SAVE_VCO_CAP_LSB                                                   16
#define PHY_ANALOG_SYNTH_SYNTH2_BIT_INDEX_SAVE_VCO_CAP_MASK                                          0x000f0000
#define PHY_ANALOG_SYNTH_SYNTH2_BIT_INDEX_SAVE_VCO_CAP_GET(x)                        (((x) & 0x000f0000) >> 16)
#define PHY_ANALOG_SYNTH_SYNTH2_BIT_INDEX_SAVE_VCO_CAP_SET(x)                        (((x) << 16) & 0x000f0000)
#define PHY_ANALOG_SYNTH_SYNTH2_VC_LOW_REF_MSB                                                               22
#define PHY_ANALOG_SYNTH_SYNTH2_VC_LOW_REF_LSB                                                               20
#define PHY_ANALOG_SYNTH_SYNTH2_VC_LOW_REF_MASK                                                      0x00700000
#define PHY_ANALOG_SYNTH_SYNTH2_VC_LOW_REF_GET(x)                                    (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_SYNTH_SYNTH2_VC_LOW_REF_SET(x)                                    (((x) << 20) & 0x00700000)
#define PHY_ANALOG_SYNTH_SYNTH2_VC_MID_REF_MSB                                                               25
#define PHY_ANALOG_SYNTH_SYNTH2_VC_MID_REF_LSB                                                               23
#define PHY_ANALOG_SYNTH_SYNTH2_VC_MID_REF_MASK                                                      0x03800000
#define PHY_ANALOG_SYNTH_SYNTH2_VC_MID_REF_GET(x)                                    (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_SYNTH_SYNTH2_VC_MID_REF_SET(x)                                    (((x) << 23) & 0x03800000)
#define PHY_ANALOG_SYNTH_SYNTH2_VC_HI_REF_MSB                                                                28
#define PHY_ANALOG_SYNTH_SYNTH2_VC_HI_REF_LSB                                                                26
#define PHY_ANALOG_SYNTH_SYNTH2_VC_HI_REF_MASK                                                       0x1c000000
#define PHY_ANALOG_SYNTH_SYNTH2_VC_HI_REF_GET(x)                                     (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_SYNTH_SYNTH2_VC_HI_REF_SET(x)                                     (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_SYNTH_SYNTH2_VC_CAL_REF_MSB                                                               31
#define PHY_ANALOG_SYNTH_SYNTH2_VC_CAL_REF_LSB                                                               29
#define PHY_ANALOG_SYNTH_SYNTH2_VC_CAL_REF_MASK                                                      0xe0000000
#define PHY_ANALOG_SYNTH_SYNTH2_VC_CAL_REF_GET(x)                                    (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_SYNTH_SYNTH2_VC_CAL_REF_SET(x)                                    (((x) << 29) & 0xe0000000)

/* macros for synth_SYNTH3 */
#define PHY_ANALOG_SYNTH_SYNTH3_ADDRESS                                                              0x00000088
#define PHY_ANALOG_SYNTH_SYNTH3_OFFSET                                                               0x00000088
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_VC_CHECK_MSB                                                             5
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_VC_CHECK_LSB                                                             0
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_VC_CHECK_MASK                                                   0x0000003f
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_VC_CHECK_GET(x)                                  (((x) & 0x0000003f) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_VC_CHECK_SET(x)                                  (((x) << 0) & 0x0000003f)
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_CAL_LIN_MSB                                                             11
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_CAL_LIN_LSB                                                              6
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_CAL_LIN_MASK                                                    0x00000fc0
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_CAL_LIN_GET(x)                                   (((x) & 0x00000fc0) >> 6)
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_CAL_LIN_SET(x)                                   (((x) << 6) & 0x00000fc0)
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_VCO_SETTLE_EXTRA_MSB                                                    17
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_VCO_SETTLE_EXTRA_LSB                                                    12
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_VCO_SETTLE_EXTRA_MASK                                           0x0003f000
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_VCO_SETTLE_EXTRA_GET(x)                         (((x) & 0x0003f000) >> 12)
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_VCO_SETTLE_EXTRA_SET(x)                         (((x) << 12) & 0x0003f000)
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_PWRUP_MSB                                                               23
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_PWRUP_LSB                                                               18
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_PWRUP_MASK                                                      0x00fc0000
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_PWRUP_GET(x)                                    (((x) & 0x00fc0000) >> 18)
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_PWRUP_SET(x)                                    (((x) << 18) & 0x00fc0000)
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_SHORTR_PWRUP_MSB                                                        29
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_SHORTR_PWRUP_LSB                                                        24
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_SHORTR_PWRUP_MASK                                               0x3f000000
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_SHORTR_PWRUP_GET(x)                             (((x) & 0x3f000000) >> 24)
#define PHY_ANALOG_SYNTH_SYNTH3_WAIT_SHORTR_PWRUP_SET(x)                             (((x) << 24) & 0x3f000000)
#define PHY_ANALOG_SYNTH_SYNTH3_SEL_CLK_DIV2_MSB                                                             30
#define PHY_ANALOG_SYNTH_SYNTH3_SEL_CLK_DIV2_LSB                                                             30
#define PHY_ANALOG_SYNTH_SYNTH3_SEL_CLK_DIV2_MASK                                                    0x40000000
#define PHY_ANALOG_SYNTH_SYNTH3_SEL_CLK_DIV2_GET(x)                                  (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_SYNTH_SYNTH3_SEL_CLK_DIV2_SET(x)                                  (((x) << 30) & 0x40000000)
#define PHY_ANALOG_SYNTH_SYNTH3_DIS_CLK_XTAL_MSB                                                             31
#define PHY_ANALOG_SYNTH_SYNTH3_DIS_CLK_XTAL_LSB                                                             31
#define PHY_ANALOG_SYNTH_SYNTH3_DIS_CLK_XTAL_MASK                                                    0x80000000
#define PHY_ANALOG_SYNTH_SYNTH3_DIS_CLK_XTAL_GET(x)                                  (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_SYNTH_SYNTH3_DIS_CLK_XTAL_SET(x)                                  (((x) << 31) & 0x80000000)

/* macros for synth_SYNTH4 */
#define PHY_ANALOG_SYNTH_SYNTH4_ADDRESS                                                              0x0000008c
#define PHY_ANALOG_SYNTH_SYNTH4_OFFSET                                                               0x0000008c
#define PHY_ANALOG_SYNTH_SYNTH4_LO5GIBIAS_MSB                                                                 1
#define PHY_ANALOG_SYNTH_SYNTH4_LO5GIBIAS_LSB                                                                 0
#define PHY_ANALOG_SYNTH_SYNTH4_LO5GIBIAS_MASK                                                       0x00000003
#define PHY_ANALOG_SYNTH_SYNTH4_LO5GIBIAS_GET(x)                                      (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH4_LO5GIBIAS_SET(x)                                      (((x) << 0) & 0x00000003)
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_SPARE1_MSB                                                                2
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_SPARE1_LSB                                                                2
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_SPARE1_MASK                                                      0x00000004
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_SPARE1_GET(x)                                     (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_SPARE1_SET(x)                                     (((x) << 2) & 0x00000004)
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_MODE_MSB                                                                  3
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_MODE_LSB                                                                  3
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_MODE_MASK                                                        0x00000008
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_MODE_GET(x)                                       (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_MODE_SET(x)                                       (((x) << 3) & 0x00000008)
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_DISABLE_MSB                                                               4
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_DISABLE_LSB                                                               4
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_DISABLE_MASK                                                     0x00000010
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_DISABLE_GET(x)                                    (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_SYNTH_SYNTH4_SDM_DISABLE_SET(x)                                    (((x) << 4) & 0x00000010)
#define PHY_ANALOG_SYNTH_SYNTH4_PFD_DISABLE_MSB                                                               5
#define PHY_ANALOG_SYNTH_SYNTH4_PFD_DISABLE_LSB                                                               5
#define PHY_ANALOG_SYNTH_SYNTH4_PFD_DISABLE_MASK                                                     0x00000020
#define PHY_ANALOG_SYNTH_SYNTH4_PFD_DISABLE_GET(x)                                    (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_SYNTH_SYNTH4_PFD_DISABLE_SET(x)                                    (((x) << 5) & 0x00000020)
#define PHY_ANALOG_SYNTH_SYNTH4_DELCLKSD_MSB                                                                  6
#define PHY_ANALOG_SYNTH_SYNTH4_DELCLKSD_LSB                                                                  6
#define PHY_ANALOG_SYNTH_SYNTH4_DELCLKSD_MASK                                                        0x00000040
#define PHY_ANALOG_SYNTH_SYNTH4_DELCLKSD_GET(x)                                       (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_SYNTH_SYNTH4_DELCLKSD_SET(x)                                       (((x) << 6) & 0x00000040)
#define PHY_ANALOG_SYNTH_SYNTH4_FBWIDTH_MSB                                                                   8
#define PHY_ANALOG_SYNTH_SYNTH4_FBWIDTH_LSB                                                                   7
#define PHY_ANALOG_SYNTH_SYNTH4_FBWIDTH_MASK                                                         0x00000180
#define PHY_ANALOG_SYNTH_SYNTH4_FBWIDTH_GET(x)                                        (((x) & 0x00000180) >> 7)
#define PHY_ANALOG_SYNTH_SYNTH4_FBWIDTH_SET(x)                                        (((x) << 7) & 0x00000180)
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_LO_ON_MSB                                                               9
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_LO_ON_LSB                                                               9
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_LO_ON_MASK                                                     0x00000200
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_LO_ON_GET(x)                                    (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_LO_ON_SET(x)                                    (((x) << 9) & 0x00000200)
#define PHY_ANALOG_SYNTH_SYNTH4_CLKXTAL_EDGE_SEL_D_MSB                                                       10
#define PHY_ANALOG_SYNTH_SYNTH4_CLKXTAL_EDGE_SEL_D_LSB                                                       10
#define PHY_ANALOG_SYNTH_SYNTH4_CLKXTAL_EDGE_SEL_D_MASK                                              0x00000400
#define PHY_ANALOG_SYNTH_SYNTH4_CLKXTAL_EDGE_SEL_D_GET(x)                            (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_SYNTH_SYNTH4_CLKXTAL_EDGE_SEL_D_SET(x)                            (((x) << 10) & 0x00000400)
#define PHY_ANALOG_SYNTH_SYNTH4_CNT_WITH_FORCE_CAP_MSB                                                       11
#define PHY_ANALOG_SYNTH_SYNTH4_CNT_WITH_FORCE_CAP_LSB                                                       11
#define PHY_ANALOG_SYNTH_SYNTH4_CNT_WITH_FORCE_CAP_MASK                                              0x00000800
#define PHY_ANALOG_SYNTH_SYNTH4_CNT_WITH_FORCE_CAP_GET(x)                            (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_SYNTH_SYNTH4_CNT_WITH_FORCE_CAP_SET(x)                            (((x) << 11) & 0x00000800)
#define PHY_ANALOG_SYNTH_SYNTH4_VCOCAP_OVR_MSB                                                               21
#define PHY_ANALOG_SYNTH_SYNTH4_VCOCAP_OVR_LSB                                                               12
#define PHY_ANALOG_SYNTH_SYNTH4_VCOCAP_OVR_MASK                                                      0x003ff000
#define PHY_ANALOG_SYNTH_SYNTH4_VCOCAP_OVR_GET(x)                                    (((x) & 0x003ff000) >> 12)
#define PHY_ANALOG_SYNTH_SYNTH4_VCOCAP_OVR_SET(x)                                    (((x) << 12) & 0x003ff000)
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_VCOCAP_MSB                                                             22
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_VCOCAP_LSB                                                             22
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_VCOCAP_MASK                                                    0x00400000
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_VCOCAP_GET(x)                                  (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_VCOCAP_SET(x)                                  (((x) << 22) & 0x00400000)
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_PINVC_MSB                                                              23
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_PINVC_LSB                                                              23
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_PINVC_MASK                                                     0x00800000
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_PINVC_GET(x)                                   (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_SYNTH_SYNTH4_FORCE_PINVC_SET(x)                                   (((x) << 23) & 0x00800000)
#define PHY_ANALOG_SYNTH_SYNTH4_SHORTR_UNTIL_LOCKED_MSB                                                      24
#define PHY_ANALOG_SYNTH_SYNTH4_SHORTR_UNTIL_LOCKED_LSB                                                      24
#define PHY_ANALOG_SYNTH_SYNTH4_SHORTR_UNTIL_LOCKED_MASK                                             0x01000000
#define PHY_ANALOG_SYNTH_SYNTH4_SHORTR_UNTIL_LOCKED_GET(x)                           (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_SYNTH_SYNTH4_SHORTR_UNTIL_LOCKED_SET(x)                           (((x) << 24) & 0x01000000)
#define PHY_ANALOG_SYNTH_SYNTH4_ALWAYS_SHORTR_MSB                                                            25
#define PHY_ANALOG_SYNTH_SYNTH4_ALWAYS_SHORTR_LSB                                                            25
#define PHY_ANALOG_SYNTH_SYNTH4_ALWAYS_SHORTR_MASK                                                   0x02000000
#define PHY_ANALOG_SYNTH_SYNTH4_ALWAYS_SHORTR_GET(x)                                 (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_SYNTH_SYNTH4_ALWAYS_SHORTR_SET(x)                                 (((x) << 25) & 0x02000000)
#define PHY_ANALOG_SYNTH_SYNTH4_DIS_LOSTVC_MSB                                                               26
#define PHY_ANALOG_SYNTH_SYNTH4_DIS_LOSTVC_LSB                                                               26
#define PHY_ANALOG_SYNTH_SYNTH4_DIS_LOSTVC_MASK                                                      0x04000000
#define PHY_ANALOG_SYNTH_SYNTH4_DIS_LOSTVC_GET(x)                                    (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_SYNTH_SYNTH4_DIS_LOSTVC_SET(x)                                    (((x) << 26) & 0x04000000)
#define PHY_ANALOG_SYNTH_SYNTH4_XTAL_CLK_DIV2_EN_MSB                                                         27
#define PHY_ANALOG_SYNTH_SYNTH4_XTAL_CLK_DIV2_EN_LSB                                                         27
#define PHY_ANALOG_SYNTH_SYNTH4_XTAL_CLK_DIV2_EN_MASK                                                0x08000000
#define PHY_ANALOG_SYNTH_SYNTH4_XTAL_CLK_DIV2_EN_GET(x)                              (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_SYNTH_SYNTH4_XTAL_CLK_DIV2_EN_SET(x)                              (((x) << 27) & 0x08000000)
#define PHY_ANALOG_SYNTH_SYNTH4_WAIT_PIN_VC_EXTRA_MSB                                                        31
#define PHY_ANALOG_SYNTH_SYNTH4_WAIT_PIN_VC_EXTRA_LSB                                                        28
#define PHY_ANALOG_SYNTH_SYNTH4_WAIT_PIN_VC_EXTRA_MASK                                               0xf0000000
#define PHY_ANALOG_SYNTH_SYNTH4_WAIT_PIN_VC_EXTRA_GET(x)                             (((x) & 0xf0000000) >> 28)
#define PHY_ANALOG_SYNTH_SYNTH4_WAIT_PIN_VC_EXTRA_SET(x)                             (((x) << 28) & 0xf0000000)

/* macros for synth_SYNTH5 */
#define PHY_ANALOG_SYNTH_SYNTH5_ADDRESS                                                              0x00000090
#define PHY_ANALOG_SYNTH_SYNTH5_OFFSET                                                               0x00000090
#define PHY_ANALOG_SYNTH_SYNTH5_LSBOVERLAPVALUE_MSB                                                           4
#define PHY_ANALOG_SYNTH_SYNTH5_LSBOVERLAPVALUE_LSB                                                           0
#define PHY_ANALOG_SYNTH_SYNTH5_LSBOVERLAPVALUE_MASK                                                 0x0000001f
#define PHY_ANALOG_SYNTH_SYNTH5_LSBOVERLAPVALUE_GET(x)                                (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH5_LSBOVERLAPVALUE_SET(x)                                (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_SYNTH_SYNTH5_VCOCAPIN_MSB                                                                 14
#define PHY_ANALOG_SYNTH_SYNTH5_VCOCAPIN_LSB                                                                  5
#define PHY_ANALOG_SYNTH_SYNTH5_VCOCAPIN_MASK                                                        0x00007fe0
#define PHY_ANALOG_SYNTH_SYNTH5_VCOCAPIN_GET(x)                                       (((x) & 0x00007fe0) >> 5)
#define PHY_ANALOG_SYNTH_SYNTH5_VCOCAPIN_SET(x)                                       (((x) << 5) & 0x00007fe0)
#define PHY_ANALOG_SYNTH_SYNTH5_USEVCOCAPIN_MSB                                                              15
#define PHY_ANALOG_SYNTH_SYNTH5_USEVCOCAPIN_LSB                                                              15
#define PHY_ANALOG_SYNTH_SYNTH5_USEVCOCAPIN_MASK                                                     0x00008000
#define PHY_ANALOG_SYNTH_SYNTH5_USEVCOCAPIN_GET(x)                                   (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_SYNTH_SYNTH5_USEVCOCAPIN_SET(x)                                   (((x) << 15) & 0x00008000)
#define PHY_ANALOG_SYNTH_SYNTH5_LO5GIBIAS_CH0_MSB                                                            17
#define PHY_ANALOG_SYNTH_SYNTH5_LO5GIBIAS_CH0_LSB                                                            16
#define PHY_ANALOG_SYNTH_SYNTH5_LO5GIBIAS_CH0_MASK                                                   0x00030000
#define PHY_ANALOG_SYNTH_SYNTH5_LO5GIBIAS_CH0_GET(x)                                 (((x) & 0x00030000) >> 16)
#define PHY_ANALOG_SYNTH_SYNTH5_LO5GIBIAS_CH0_SET(x)                                 (((x) << 16) & 0x00030000)
#define PHY_ANALOG_SYNTH_SYNTH5_EN_PRECH_VCO_MSB                                                             18
#define PHY_ANALOG_SYNTH_SYNTH5_EN_PRECH_VCO_LSB                                                             18
#define PHY_ANALOG_SYNTH_SYNTH5_EN_PRECH_VCO_MASK                                                    0x00040000
#define PHY_ANALOG_SYNTH_SYNTH5_EN_PRECH_VCO_GET(x)                                  (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_SYNTH_SYNTH5_EN_PRECH_VCO_SET(x)                                  (((x) << 18) & 0x00040000)
#define PHY_ANALOG_SYNTH_SYNTH5_PRECH_VCO_REF_MSB                                                            21
#define PHY_ANALOG_SYNTH_SYNTH5_PRECH_VCO_REF_LSB                                                            19
#define PHY_ANALOG_SYNTH_SYNTH5_PRECH_VCO_REF_MASK                                                   0x00380000
#define PHY_ANALOG_SYNTH_SYNTH5_PRECH_VCO_REF_GET(x)                                 (((x) & 0x00380000) >> 19)
#define PHY_ANALOG_SYNTH_SYNTH5_PRECH_VCO_REF_SET(x)                                 (((x) << 19) & 0x00380000)
#define PHY_ANALOG_SYNTH_SYNTH5_OVRCHANDECODER_MSB                                                           22
#define PHY_ANALOG_SYNTH_SYNTH5_OVRCHANDECODER_LSB                                                           22
#define PHY_ANALOG_SYNTH_SYNTH5_OVRCHANDECODER_MASK                                                  0x00400000
#define PHY_ANALOG_SYNTH_SYNTH5_OVRCHANDECODER_GET(x)                                (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_SYNTH_SYNTH5_OVRCHANDECODER_SET(x)                                (((x) << 22) & 0x00400000)
#define PHY_ANALOG_SYNTH_SYNTH5_FORCE_FRACLSB_MSB                                                            23
#define PHY_ANALOG_SYNTH_SYNTH5_FORCE_FRACLSB_LSB                                                            23
#define PHY_ANALOG_SYNTH_SYNTH5_FORCE_FRACLSB_MASK                                                   0x00800000
#define PHY_ANALOG_SYNTH_SYNTH5_FORCE_FRACLSB_GET(x)                                 (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_SYNTH_SYNTH5_FORCE_FRACLSB_SET(x)                                 (((x) << 23) & 0x00800000)
#define PHY_ANALOG_SYNTH_SYNTH5_FRACMODE_MSB                                                                 24
#define PHY_ANALOG_SYNTH_SYNTH5_FRACMODE_LSB                                                                 24
#define PHY_ANALOG_SYNTH_SYNTH5_FRACMODE_MASK                                                        0x01000000
#define PHY_ANALOG_SYNTH_SYNTH5_FRACMODE_GET(x)                                      (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_SYNTH_SYNTH5_FRACMODE_SET(x)                                      (((x) << 24) & 0x01000000)
#define PHY_ANALOG_SYNTH_SYNTH5_BIASVCO_MSB                                                                  28
#define PHY_ANALOG_SYNTH_SYNTH5_BIASVCO_LSB                                                                  25
#define PHY_ANALOG_SYNTH_SYNTH5_BIASVCO_MASK                                                         0x1e000000
#define PHY_ANALOG_SYNTH_SYNTH5_BIASVCO_GET(x)                                       (((x) & 0x1e000000) >> 25)
#define PHY_ANALOG_SYNTH_SYNTH5_BIASVCO_SET(x)                                       (((x) << 25) & 0x1e000000)
#define PHY_ANALOG_SYNTH_SYNTH5_LO48BUF_ATB_MSB                                                              29
#define PHY_ANALOG_SYNTH_SYNTH5_LO48BUF_ATB_LSB                                                              29
#define PHY_ANALOG_SYNTH_SYNTH5_LO48BUF_ATB_MASK                                                     0x20000000
#define PHY_ANALOG_SYNTH_SYNTH5_LO48BUF_ATB_GET(x)                                   (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_SYNTH_SYNTH5_LO48BUF_ATB_SET(x)                                   (((x) << 29) & 0x20000000)
#define PHY_ANALOG_SYNTH_SYNTH5_SDM_SPARE2_MSB                                                               31
#define PHY_ANALOG_SYNTH_SYNTH5_SDM_SPARE2_LSB                                                               30
#define PHY_ANALOG_SYNTH_SYNTH5_SDM_SPARE2_MASK                                                      0xc0000000
#define PHY_ANALOG_SYNTH_SYNTH5_SDM_SPARE2_GET(x)                                    (((x) & 0xc0000000) >> 30)
#define PHY_ANALOG_SYNTH_SYNTH5_SDM_SPARE2_SET(x)                                    (((x) << 30) & 0xc0000000)

/* macros for synth_SYNTH6 */
#define PHY_ANALOG_SYNTH_SYNTH6_ADDRESS                                                              0x00000094
#define PHY_ANALOG_SYNTH_SYNTH6_OFFSET                                                               0x00000094
#define PHY_ANALOG_SYNTH_SYNTH6_RESERVED6A_MSB                                                                4
#define PHY_ANALOG_SYNTH_SYNTH6_RESERVED6A_LSB                                                                0
#define PHY_ANALOG_SYNTH_SYNTH6_RESERVED6A_MASK                                                      0x0000001f
#define PHY_ANALOG_SYNTH_SYNTH6_RESERVED6A_GET(x)                                     (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH6_DLLVC2LO_MSB                                                                  5
#define PHY_ANALOG_SYNTH_SYNTH6_DLLVC2LO_LSB                                                                  5
#define PHY_ANALOG_SYNTH_SYNTH6_DLLVC2LO_MASK                                                        0x00000020
#define PHY_ANALOG_SYNTH_SYNTH6_DLLVC2LO_GET(x)                                       (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_SYNTH_SYNTH6_DLLVC2HI_MSB                                                                  6
#define PHY_ANALOG_SYNTH_SYNTH6_DLLVC2HI_LSB                                                                  6
#define PHY_ANALOG_SYNTH_SYNTH6_DLLVC2HI_MASK                                                        0x00000040
#define PHY_ANALOG_SYNTH_SYNTH6_DLLVC2HI_GET(x)                                       (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_SYNTH_SYNTH6_VC2LOW_MSB                                                                    7
#define PHY_ANALOG_SYNTH_SYNTH6_VC2LOW_LSB                                                                    7
#define PHY_ANALOG_SYNTH_SYNTH6_VC2LOW_MASK                                                          0x00000080
#define PHY_ANALOG_SYNTH_SYNTH6_VC2LOW_GET(x)                                         (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_SYNTH_SYNTH6_VC2HIGH_MSB                                                                   8
#define PHY_ANALOG_SYNTH_SYNTH6_VC2HIGH_LSB                                                                   8
#define PHY_ANALOG_SYNTH_SYNTH6_VC2HIGH_MASK                                                         0x00000100
#define PHY_ANALOG_SYNTH_SYNTH6_VC2HIGH_GET(x)                                        (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_SYNTH_SYNTH6_RESET_SDM_B_MSB                                                               9
#define PHY_ANALOG_SYNTH_SYNTH6_RESET_SDM_B_LSB                                                               9
#define PHY_ANALOG_SYNTH_SYNTH6_RESET_SDM_B_MASK                                                     0x00000200
#define PHY_ANALOG_SYNTH_SYNTH6_RESET_SDM_B_GET(x)                                    (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_SYNTH_SYNTH6_RESET_PSCOUNTERS_MSB                                                         10
#define PHY_ANALOG_SYNTH_SYNTH6_RESET_PSCOUNTERS_LSB                                                         10
#define PHY_ANALOG_SYNTH_SYNTH6_RESET_PSCOUNTERS_MASK                                                0x00000400
#define PHY_ANALOG_SYNTH_SYNTH6_RESET_PSCOUNTERS_GET(x)                              (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_SYNTH_SYNTH6_RESET_PFD_MSB                                                                11
#define PHY_ANALOG_SYNTH_SYNTH6_RESET_PFD_LSB                                                                11
#define PHY_ANALOG_SYNTH_SYNTH6_RESET_PFD_MASK                                                       0x00000800
#define PHY_ANALOG_SYNTH_SYNTH6_RESET_PFD_GET(x)                                     (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_SYNTH_SYNTH6_SHORT_R_MSB                                                                  12
#define PHY_ANALOG_SYNTH_SYNTH6_SHORT_R_LSB                                                                  12
#define PHY_ANALOG_SYNTH_SYNTH6_SHORT_R_MASK                                                         0x00001000
#define PHY_ANALOG_SYNTH_SYNTH6_SHORT_R_GET(x)                                       (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_SYNTH_SYNTH6_VCO_CAP_ST_MSB                                                               22
#define PHY_ANALOG_SYNTH_SYNTH6_VCO_CAP_ST_LSB                                                               13
#define PHY_ANALOG_SYNTH_SYNTH6_VCO_CAP_ST_MASK                                                      0x007fe000
#define PHY_ANALOG_SYNTH_SYNTH6_VCO_CAP_ST_GET(x)                                    (((x) & 0x007fe000) >> 13)
#define PHY_ANALOG_SYNTH_SYNTH6_PIN_VC_MSB                                                                   23
#define PHY_ANALOG_SYNTH_SYNTH6_PIN_VC_LSB                                                                   23
#define PHY_ANALOG_SYNTH_SYNTH6_PIN_VC_MASK                                                          0x00800000
#define PHY_ANALOG_SYNTH_SYNTH6_PIN_VC_GET(x)                                        (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_IS_LOCKED_MSB                                                          24
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_IS_LOCKED_LSB                                                          24
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_IS_LOCKED_MASK                                                 0x01000000
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_IS_LOCKED_GET(x)                               (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_LOCK_VC_OK_MSB                                                         25
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_LOCK_VC_OK_LSB                                                         25
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_LOCK_VC_OK_MASK                                                0x02000000
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_LOCK_VC_OK_GET(x)                              (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_SYNTH_SYNTH6_CAP_SEARCH_MSB                                                               26
#define PHY_ANALOG_SYNTH_SYNTH6_CAP_SEARCH_LSB                                                               26
#define PHY_ANALOG_SYNTH_SYNTH6_CAP_SEARCH_MASK                                                      0x04000000
#define PHY_ANALOG_SYNTH_SYNTH6_CAP_SEARCH_GET(x)                                    (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_SM_STATE_MSB                                                           30
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_SM_STATE_LSB                                                           27
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_SM_STATE_MASK                                                  0x78000000
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_SM_STATE_GET(x)                                (((x) & 0x78000000) >> 27)
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_ON_MSB                                                                 31
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_ON_LSB                                                                 31
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_ON_MASK                                                        0x80000000
#define PHY_ANALOG_SYNTH_SYNTH6_SYNTH_ON_GET(x)                                      (((x) & 0x80000000) >> 31)

/* macros for synth_SYNTH7 */
#define PHY_ANALOG_SYNTH_SYNTH7_ADDRESS                                                              0x00000098
#define PHY_ANALOG_SYNTH_SYNTH7_OFFSET                                                               0x00000098
#define PHY_ANALOG_SYNTH_SYNTH7_CHANFRAC_MSB                                                                 20
#define PHY_ANALOG_SYNTH_SYNTH7_CHANFRAC_LSB                                                                  0
#define PHY_ANALOG_SYNTH_SYNTH7_CHANFRAC_MASK                                                        0x001fffff
#define PHY_ANALOG_SYNTH_SYNTH7_CHANFRAC_GET(x)                                       (((x) & 0x001fffff) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH7_CHANFRAC_SET(x)                                       (((x) << 0) & 0x001fffff)
#define PHY_ANALOG_SYNTH_SYNTH7_CHANSEL_MSB                                                                  28
#define PHY_ANALOG_SYNTH_SYNTH7_CHANSEL_LSB                                                                  21
#define PHY_ANALOG_SYNTH_SYNTH7_CHANSEL_MASK                                                         0x1fe00000
#define PHY_ANALOG_SYNTH_SYNTH7_CHANSEL_GET(x)                                       (((x) & 0x1fe00000) >> 21)
#define PHY_ANALOG_SYNTH_SYNTH7_CHANSEL_SET(x)                                       (((x) << 21) & 0x1fe00000)
#define PHY_ANALOG_SYNTH_SYNTH7_BANDSEL5G_MSB                                                                30
#define PHY_ANALOG_SYNTH_SYNTH7_BANDSEL5G_LSB                                                                29
#define PHY_ANALOG_SYNTH_SYNTH7_BANDSEL5G_MASK                                                       0x60000000
#define PHY_ANALOG_SYNTH_SYNTH7_BANDSEL5G_GET(x)                                     (((x) & 0x60000000) >> 29)
#define PHY_ANALOG_SYNTH_SYNTH7_BANDSEL5G_SET(x)                                     (((x) << 29) & 0x60000000)
#define PHY_ANALOG_SYNTH_SYNTH7_LOADSYNTHCHANNEL_MSB                                                         31
#define PHY_ANALOG_SYNTH_SYNTH7_LOADSYNTHCHANNEL_LSB                                                         31
#define PHY_ANALOG_SYNTH_SYNTH7_LOADSYNTHCHANNEL_MASK                                                0x80000000
#define PHY_ANALOG_SYNTH_SYNTH7_LOADSYNTHCHANNEL_GET(x)                              (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_SYNTH_SYNTH7_LOADSYNTHCHANNEL_SET(x)                              (((x) << 31) & 0x80000000)

/* macros for synth_SYNTH8 */
#define PHY_ANALOG_SYNTH_SYNTH8_ADDRESS                                                              0x0000009c
#define PHY_ANALOG_SYNTH_SYNTH8_OFFSET                                                               0x0000009c
#define PHY_ANALOG_SYNTH_SYNTH8_ICPLKB_MSB                                                                    3
#define PHY_ANALOG_SYNTH_SYNTH8_ICPLKB_LSB                                                                    0
#define PHY_ANALOG_SYNTH_SYNTH8_ICPLKB_MASK                                                          0x0000000f
#define PHY_ANALOG_SYNTH_SYNTH8_ICPLKB_GET(x)                                         (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH8_ICPLKB_SET(x)                                         (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_SYNTH_SYNTH8_ICPB_MSB                                                                     10
#define PHY_ANALOG_SYNTH_SYNTH8_ICPB_LSB                                                                      4
#define PHY_ANALOG_SYNTH_SYNTH8_ICPB_MASK                                                            0x000007f0
#define PHY_ANALOG_SYNTH_SYNTH8_ICPB_GET(x)                                           (((x) & 0x000007f0) >> 4)
#define PHY_ANALOG_SYNTH_SYNTH8_ICPB_SET(x)                                           (((x) << 4) & 0x000007f0)
#define PHY_ANALOG_SYNTH_SYNTH8_LOOP_RSB_MSB                                                                 14
#define PHY_ANALOG_SYNTH_SYNTH8_LOOP_RSB_LSB                                                                 11
#define PHY_ANALOG_SYNTH_SYNTH8_LOOP_RSB_MASK                                                        0x00007800
#define PHY_ANALOG_SYNTH_SYNTH8_LOOP_RSB_GET(x)                                      (((x) & 0x00007800) >> 11)
#define PHY_ANALOG_SYNTH_SYNTH8_LOOP_RSB_SET(x)                                      (((x) << 11) & 0x00007800)
#define PHY_ANALOG_SYNTH_SYNTH8_DLLCPCAL_B_MSB                                                               16
#define PHY_ANALOG_SYNTH_SYNTH8_DLLCPCAL_B_LSB                                                               15
#define PHY_ANALOG_SYNTH_SYNTH8_DLLCPCAL_B_MASK                                                      0x00018000
#define PHY_ANALOG_SYNTH_SYNTH8_DLLCPCAL_B_GET(x)                                    (((x) & 0x00018000) >> 15)
#define PHY_ANALOG_SYNTH_SYNTH8_DLLCPCAL_B_SET(x)                                    (((x) << 15) & 0x00018000)
#define PHY_ANALOG_SYNTH_SYNTH8_KVCOB_MSB                                                                    19
#define PHY_ANALOG_SYNTH_SYNTH8_KVCOB_LSB                                                                    17
#define PHY_ANALOG_SYNTH_SYNTH8_KVCOB_MASK                                                           0x000e0000
#define PHY_ANALOG_SYNTH_SYNTH8_KVCOB_GET(x)                                         (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_SYNTH_SYNTH8_KVCOB_SET(x)                                         (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_SYNTH_SYNTH8_LOOP_3RD_ORDER_RB_MSB                                                        22
#define PHY_ANALOG_SYNTH_SYNTH8_LOOP_3RD_ORDER_RB_LSB                                                        20
#define PHY_ANALOG_SYNTH_SYNTH8_LOOP_3RD_ORDER_RB_MASK                                               0x00700000
#define PHY_ANALOG_SYNTH_SYNTH8_LOOP_3RD_ORDER_RB_GET(x)                             (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_SYNTH_SYNTH8_LOOP_3RD_ORDER_RB_SET(x)                             (((x) << 20) & 0x00700000)
#define PHY_ANALOG_SYNTH_SYNTH8_DLLVCOCURB_MSB                                                               25
#define PHY_ANALOG_SYNTH_SYNTH8_DLLVCOCURB_LSB                                                               23
#define PHY_ANALOG_SYNTH_SYNTH8_DLLVCOCURB_MASK                                                      0x03800000
#define PHY_ANALOG_SYNTH_SYNTH8_DLLVCOCURB_GET(x)                                    (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_SYNTH_SYNTH8_DLLVCOCURB_SET(x)                                    (((x) << 23) & 0x03800000)
#define PHY_ANALOG_SYNTH_SYNTH8_DLLVCOCAPB_MSB                                                               28
#define PHY_ANALOG_SYNTH_SYNTH8_DLLVCOCAPB_LSB                                                               26
#define PHY_ANALOG_SYNTH_SYNTH8_DLLVCOCAPB_MASK                                                      0x1c000000
#define PHY_ANALOG_SYNTH_SYNTH8_DLLVCOCAPB_GET(x)                                    (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_SYNTH_SYNTH8_DLLVCOCAPB_SET(x)                                    (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_SYNTH_SYNTH8_REFMULTB_MSB                                                                 31
#define PHY_ANALOG_SYNTH_SYNTH8_REFMULTB_LSB                                                                 29
#define PHY_ANALOG_SYNTH_SYNTH8_REFMULTB_MASK                                                        0xe0000000
#define PHY_ANALOG_SYNTH_SYNTH8_REFMULTB_GET(x)                                      (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_SYNTH_SYNTH8_REFMULTB_SET(x)                                      (((x) << 29) & 0xe0000000)

/* macros for synth_SYNTH9 */
#define PHY_ANALOG_SYNTH_SYNTH9_ADDRESS                                                              0x000000a0
#define PHY_ANALOG_SYNTH_SYNTH9_OFFSET                                                               0x000000a0
#define PHY_ANALOG_SYNTH_SYNTH9_ICPLKA0_MSB                                                                   3
#define PHY_ANALOG_SYNTH_SYNTH9_ICPLKA0_LSB                                                                   0
#define PHY_ANALOG_SYNTH_SYNTH9_ICPLKA0_MASK                                                         0x0000000f
#define PHY_ANALOG_SYNTH_SYNTH9_ICPLKA0_GET(x)                                        (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH9_ICPLKA0_SET(x)                                        (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_SYNTH_SYNTH9_ICPA0_MSB                                                                    10
#define PHY_ANALOG_SYNTH_SYNTH9_ICPA0_LSB                                                                     4
#define PHY_ANALOG_SYNTH_SYNTH9_ICPA0_MASK                                                           0x000007f0
#define PHY_ANALOG_SYNTH_SYNTH9_ICPA0_GET(x)                                          (((x) & 0x000007f0) >> 4)
#define PHY_ANALOG_SYNTH_SYNTH9_ICPA0_SET(x)                                          (((x) << 4) & 0x000007f0)
#define PHY_ANALOG_SYNTH_SYNTH9_LOOP_RSA0_MSB                                                                14
#define PHY_ANALOG_SYNTH_SYNTH9_LOOP_RSA0_LSB                                                                11
#define PHY_ANALOG_SYNTH_SYNTH9_LOOP_RSA0_MASK                                                       0x00007800
#define PHY_ANALOG_SYNTH_SYNTH9_LOOP_RSA0_GET(x)                                     (((x) & 0x00007800) >> 11)
#define PHY_ANALOG_SYNTH_SYNTH9_LOOP_RSA0_SET(x)                                     (((x) << 11) & 0x00007800)
#define PHY_ANALOG_SYNTH_SYNTH9_LOOP_3RD_ORDER_RA0_MSB                                                       17
#define PHY_ANALOG_SYNTH_SYNTH9_LOOP_3RD_ORDER_RA0_LSB                                                       15
#define PHY_ANALOG_SYNTH_SYNTH9_LOOP_3RD_ORDER_RA0_MASK                                              0x00038000
#define PHY_ANALOG_SYNTH_SYNTH9_LOOP_3RD_ORDER_RA0_GET(x)                            (((x) & 0x00038000) >> 15)
#define PHY_ANALOG_SYNTH_SYNTH9_LOOP_3RD_ORDER_RA0_SET(x)                            (((x) << 15) & 0x00038000)
#define PHY_ANALOG_SYNTH_SYNTH9_DLLCPCAL_A01_MSB                                                             19
#define PHY_ANALOG_SYNTH_SYNTH9_DLLCPCAL_A01_LSB                                                             18
#define PHY_ANALOG_SYNTH_SYNTH9_DLLCPCAL_A01_MASK                                                    0x000c0000
#define PHY_ANALOG_SYNTH_SYNTH9_DLLCPCAL_A01_GET(x)                                  (((x) & 0x000c0000) >> 18)
#define PHY_ANALOG_SYNTH_SYNTH9_DLLCPCAL_A01_SET(x)                                  (((x) << 18) & 0x000c0000)
#define PHY_ANALOG_SYNTH_SYNTH9_DLLVCOCURA01_MSB                                                             22
#define PHY_ANALOG_SYNTH_SYNTH9_DLLVCOCURA01_LSB                                                             20
#define PHY_ANALOG_SYNTH_SYNTH9_DLLVCOCURA01_MASK                                                    0x00700000
#define PHY_ANALOG_SYNTH_SYNTH9_DLLVCOCURA01_GET(x)                                  (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_SYNTH_SYNTH9_DLLVCOCURA01_SET(x)                                  (((x) << 20) & 0x00700000)
#define PHY_ANALOG_SYNTH_SYNTH9_DLLVCOCAPA01_MSB                                                             25
#define PHY_ANALOG_SYNTH_SYNTH9_DLLVCOCAPA01_LSB                                                             23
#define PHY_ANALOG_SYNTH_SYNTH9_DLLVCOCAPA01_MASK                                                    0x03800000
#define PHY_ANALOG_SYNTH_SYNTH9_DLLVCOCAPA01_GET(x)                                  (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_SYNTH_SYNTH9_DLLVCOCAPA01_SET(x)                                  (((x) << 23) & 0x03800000)
#define PHY_ANALOG_SYNTH_SYNTH9_KVCOA0_MSB                                                                   28
#define PHY_ANALOG_SYNTH_SYNTH9_KVCOA0_LSB                                                                   26
#define PHY_ANALOG_SYNTH_SYNTH9_KVCOA0_MASK                                                          0x1c000000
#define PHY_ANALOG_SYNTH_SYNTH9_KVCOA0_GET(x)                                        (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_SYNTH_SYNTH9_KVCOA0_SET(x)                                        (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_SYNTH_SYNTH9_REFMULTA01_MSB                                                               31
#define PHY_ANALOG_SYNTH_SYNTH9_REFMULTA01_LSB                                                               29
#define PHY_ANALOG_SYNTH_SYNTH9_REFMULTA01_MASK                                                      0xe0000000
#define PHY_ANALOG_SYNTH_SYNTH9_REFMULTA01_GET(x)                                    (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_SYNTH_SYNTH9_REFMULTA01_SET(x)                                    (((x) << 29) & 0xe0000000)

/* macros for synth_SYNTH10 */
#define PHY_ANALOG_SYNTH_SYNTH10_ADDRESS                                                             0x000000a4
#define PHY_ANALOG_SYNTH_SYNTH10_OFFSET                                                              0x000000a4
#define PHY_ANALOG_SYNTH_SYNTH10_LOBUFB2GTUNE_MSB                                                             1
#define PHY_ANALOG_SYNTH_SYNTH10_LOBUFB2GTUNE_LSB                                                             0
#define PHY_ANALOG_SYNTH_SYNTH10_LOBUFB2GTUNE_MASK                                                   0x00000003
#define PHY_ANALOG_SYNTH_SYNTH10_LOBUFB2GTUNE_GET(x)                                  (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH10_LOBUFB2GTUNE_SET(x)                                  (((x) << 0) & 0x00000003)
#define PHY_ANALOG_SYNTH_SYNTH10_LO36BUF_ATB_MSB                                                              4
#define PHY_ANALOG_SYNTH_SYNTH10_LO36BUF_ATB_LSB                                                              2
#define PHY_ANALOG_SYNTH_SYNTH10_LO36BUF_ATB_MASK                                                    0x0000001c
#define PHY_ANALOG_SYNTH_SYNTH10_LO36BUF_ATB_GET(x)                                   (((x) & 0x0000001c) >> 2)
#define PHY_ANALOG_SYNTH_SYNTH10_LO36BUF_ATB_SET(x)                                   (((x) << 2) & 0x0000001c)
#define PHY_ANALOG_SYNTH_SYNTH10_LOMIXIBIAS_MSB                                                               6
#define PHY_ANALOG_SYNTH_SYNTH10_LOMIXIBIAS_LSB                                                               5
#define PHY_ANALOG_SYNTH_SYNTH10_LOMIXIBIAS_MASK                                                     0x00000060
#define PHY_ANALOG_SYNTH_SYNTH10_LOMIXIBIAS_GET(x)                                    (((x) & 0x00000060) >> 5)
#define PHY_ANALOG_SYNTH_SYNTH10_LOMIXIBIAS_SET(x)                                    (((x) << 5) & 0x00000060)
#define PHY_ANALOG_SYNTH_SYNTH10_LODIV2IBIAS_MSB                                                              8
#define PHY_ANALOG_SYNTH_SYNTH10_LODIV2IBIAS_LSB                                                              7
#define PHY_ANALOG_SYNTH_SYNTH10_LODIV2IBIAS_MASK                                                    0x00000180
#define PHY_ANALOG_SYNTH_SYNTH10_LODIV2IBIAS_GET(x)                                   (((x) & 0x00000180) >> 7)
#define PHY_ANALOG_SYNTH_SYNTH10_LODIV2IBIAS_SET(x)                                   (((x) << 7) & 0x00000180)
#define PHY_ANALOG_SYNTH_SYNTH10_LOOP_3RD_ORDER_RA1_MSB                                                      11
#define PHY_ANALOG_SYNTH_SYNTH10_LOOP_3RD_ORDER_RA1_LSB                                                       9
#define PHY_ANALOG_SYNTH_SYNTH10_LOOP_3RD_ORDER_RA1_MASK                                             0x00000e00
#define PHY_ANALOG_SYNTH_SYNTH10_LOOP_3RD_ORDER_RA1_GET(x)                            (((x) & 0x00000e00) >> 9)
#define PHY_ANALOG_SYNTH_SYNTH10_LOOP_3RD_ORDER_RA1_SET(x)                            (((x) << 9) & 0x00000e00)
#define PHY_ANALOG_SYNTH_SYNTH10_LO5GIBIAS_CH1_MSB                                                           13
#define PHY_ANALOG_SYNTH_SYNTH10_LO5GIBIAS_CH1_LSB                                                           12
#define PHY_ANALOG_SYNTH_SYNTH10_LO5GIBIAS_CH1_MASK                                                  0x00003000
#define PHY_ANALOG_SYNTH_SYNTH10_LO5GIBIAS_CH1_GET(x)                                (((x) & 0x00003000) >> 12)
#define PHY_ANALOG_SYNTH_SYNTH10_LO5GIBIAS_CH1_SET(x)                                (((x) << 12) & 0x00003000)
#define PHY_ANALOG_SYNTH_SYNTH10_ICPLKA1_MSB                                                                 17
#define PHY_ANALOG_SYNTH_SYNTH10_ICPLKA1_LSB                                                                 14
#define PHY_ANALOG_SYNTH_SYNTH10_ICPLKA1_MASK                                                        0x0003c000
#define PHY_ANALOG_SYNTH_SYNTH10_ICPLKA1_GET(x)                                      (((x) & 0x0003c000) >> 14)
#define PHY_ANALOG_SYNTH_SYNTH10_ICPLKA1_SET(x)                                      (((x) << 14) & 0x0003c000)
#define PHY_ANALOG_SYNTH_SYNTH10_ICPA1_MSB                                                                   24
#define PHY_ANALOG_SYNTH_SYNTH10_ICPA1_LSB                                                                   18
#define PHY_ANALOG_SYNTH_SYNTH10_ICPA1_MASK                                                          0x01fc0000
#define PHY_ANALOG_SYNTH_SYNTH10_ICPA1_GET(x)                                        (((x) & 0x01fc0000) >> 18)
#define PHY_ANALOG_SYNTH_SYNTH10_ICPA1_SET(x)                                        (((x) << 18) & 0x01fc0000)
#define PHY_ANALOG_SYNTH_SYNTH10_LOOP_RSA1_MSB                                                               28
#define PHY_ANALOG_SYNTH_SYNTH10_LOOP_RSA1_LSB                                                               25
#define PHY_ANALOG_SYNTH_SYNTH10_LOOP_RSA1_MASK                                                      0x1e000000
#define PHY_ANALOG_SYNTH_SYNTH10_LOOP_RSA1_GET(x)                                    (((x) & 0x1e000000) >> 25)
#define PHY_ANALOG_SYNTH_SYNTH10_LOOP_RSA1_SET(x)                                    (((x) << 25) & 0x1e000000)
#define PHY_ANALOG_SYNTH_SYNTH10_KVCOA1_MSB                                                                  31
#define PHY_ANALOG_SYNTH_SYNTH10_KVCOA1_LSB                                                                  29
#define PHY_ANALOG_SYNTH_SYNTH10_KVCOA1_MASK                                                         0xe0000000
#define PHY_ANALOG_SYNTH_SYNTH10_KVCOA1_GET(x)                                       (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_SYNTH_SYNTH10_KVCOA1_SET(x)                                       (((x) << 29) & 0xe0000000)

/* macros for synth_SYNTH11 */
#define PHY_ANALOG_SYNTH_SYNTH11_ADDRESS                                                             0x000000a8
#define PHY_ANALOG_SYNTH_SYNTH11_OFFSET                                                              0x000000a8
#define PHY_ANALOG_SYNTH_SYNTH11_INVERT_SDM_CLK_MSB                                                           0
#define PHY_ANALOG_SYNTH_SYNTH11_INVERT_SDM_CLK_LSB                                                           0
#define PHY_ANALOG_SYNTH_SYNTH11_INVERT_SDM_CLK_MASK                                                 0x00000001
#define PHY_ANALOG_SYNTH_SYNTH11_INVERT_SDM_CLK_GET(x)                                (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH11_INVERT_SDM_CLK_SET(x)                                (((x) << 0) & 0x00000001)
#define PHY_ANALOG_SYNTH_SYNTH11_LOBUFA2GTUNE_MSB                                                             2
#define PHY_ANALOG_SYNTH_SYNTH11_LOBUFA2GTUNE_LSB                                                             1
#define PHY_ANALOG_SYNTH_SYNTH11_LOBUFA2GTUNE_MASK                                                   0x00000006
#define PHY_ANALOG_SYNTH_SYNTH11_LOBUFA2GTUNE_GET(x)                                  (((x) & 0x00000006) >> 1)
#define PHY_ANALOG_SYNTH_SYNTH11_LOBUFA2GTUNE_SET(x)                                  (((x) << 1) & 0x00000006)
#define PHY_ANALOG_SYNTH_SYNTH11_RESERVED11A_MSB                                                              4
#define PHY_ANALOG_SYNTH_SYNTH11_RESERVED11A_LSB                                                              3
#define PHY_ANALOG_SYNTH_SYNTH11_RESERVED11A_MASK                                                    0x00000018
#define PHY_ANALOG_SYNTH_SYNTH11_RESERVED11A_GET(x)                                   (((x) & 0x00000018) >> 3)
#define PHY_ANALOG_SYNTH_SYNTH11_RESERVED11A_SET(x)                                   (((x) << 3) & 0x00000018)
#define PHY_ANALOG_SYNTH_SYNTH11_LOOP_3RD_ORDER_RA2_MSB                                                       7
#define PHY_ANALOG_SYNTH_SYNTH11_LOOP_3RD_ORDER_RA2_LSB                                                       5
#define PHY_ANALOG_SYNTH_SYNTH11_LOOP_3RD_ORDER_RA2_MASK                                             0x000000e0
#define PHY_ANALOG_SYNTH_SYNTH11_LOOP_3RD_ORDER_RA2_GET(x)                            (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_SYNTH_SYNTH11_LOOP_3RD_ORDER_RA2_SET(x)                            (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_SYNTH_SYNTH11_ICPLKA2_MSB                                                                 11
#define PHY_ANALOG_SYNTH_SYNTH11_ICPLKA2_LSB                                                                  8
#define PHY_ANALOG_SYNTH_SYNTH11_ICPLKA2_MASK                                                        0x00000f00
#define PHY_ANALOG_SYNTH_SYNTH11_ICPLKA2_GET(x)                                       (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_SYNTH_SYNTH11_ICPLKA2_SET(x)                                       (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_SYNTH_SYNTH11_ICPA2_MSB                                                                   18
#define PHY_ANALOG_SYNTH_SYNTH11_ICPA2_LSB                                                                   12
#define PHY_ANALOG_SYNTH_SYNTH11_ICPA2_MASK                                                          0x0007f000
#define PHY_ANALOG_SYNTH_SYNTH11_ICPA2_GET(x)                                        (((x) & 0x0007f000) >> 12)
#define PHY_ANALOG_SYNTH_SYNTH11_ICPA2_SET(x)                                        (((x) << 12) & 0x0007f000)
#define PHY_ANALOG_SYNTH_SYNTH11_LOOP_RSA2_MSB                                                               22
#define PHY_ANALOG_SYNTH_SYNTH11_LOOP_RSA2_LSB                                                               19
#define PHY_ANALOG_SYNTH_SYNTH11_LOOP_RSA2_MASK                                                      0x00780000
#define PHY_ANALOG_SYNTH_SYNTH11_LOOP_RSA2_GET(x)                                    (((x) & 0x00780000) >> 19)
#define PHY_ANALOG_SYNTH_SYNTH11_LOOP_RSA2_SET(x)                                    (((x) << 19) & 0x00780000)
#define PHY_ANALOG_SYNTH_SYNTH11_KVCOA2_MSB                                                                  25
#define PHY_ANALOG_SYNTH_SYNTH11_KVCOA2_LSB                                                                  23
#define PHY_ANALOG_SYNTH_SYNTH11_KVCOA2_MASK                                                         0x03800000
#define PHY_ANALOG_SYNTH_SYNTH11_KVCOA2_GET(x)                                       (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_SYNTH_SYNTH11_KVCOA2_SET(x)                                       (((x) << 23) & 0x03800000)
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_CP_OVR_MSB                                                           26
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_CP_OVR_LSB                                                           26
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_CP_OVR_MASK                                                  0x04000000
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_CP_OVR_GET(x)                                (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_CP_OVR_SET(x)                                (((x) << 26) & 0x04000000)
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_VCO_OVR_MSB                                                          27
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_VCO_OVR_LSB                                                          27
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_VCO_OVR_MASK                                                 0x08000000
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_VCO_OVR_GET(x)                               (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_VCO_OVR_SET(x)                               (((x) << 27) & 0x08000000)
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_BIASNREF_OVR_MSB                                                     28
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_BIASNREF_OVR_LSB                                                     28
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_BIASNREF_OVR_MASK                                            0x10000000
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_BIASNREF_OVR_GET(x)                          (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_SYNTH_SYNTH11_SHORTR_BIASNREF_OVR_SET(x)                          (((x) << 28) & 0x10000000)
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_CP_MSB                                                         29
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_CP_LSB                                                         29
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_CP_MASK                                                0x20000000
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_CP_GET(x)                              (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_CP_SET(x)                              (((x) << 29) & 0x20000000)
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_VCO_MSB                                                        30
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_VCO_LSB                                                        30
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_VCO_MASK                                               0x40000000
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_VCO_GET(x)                             (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_VCO_SET(x)                             (((x) << 30) & 0x40000000)
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_BIASNREF_MSB                                                   31
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_BIASNREF_LSB                                                   31
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_BIASNREF_MASK                                          0x80000000
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_BIASNREF_GET(x)                        (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_SYNTH_SYNTH11_FORCE_SHORTR_BIASNREF_SET(x)                        (((x) << 31) & 0x80000000)

/* macros for synth_SYNTH12 */
#define PHY_ANALOG_SYNTH_SYNTH12_ADDRESS                                                             0x000000ac
#define PHY_ANALOG_SYNTH_SYNTH12_OFFSET                                                              0x000000ac
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA3_MSB                                                                 1
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA3_LSB                                                                 0
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA3_MASK                                                       0x00000003
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA3_GET(x)                                      (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA3_SET(x)                                      (((x) << 0) & 0x00000003)
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA2_MSB                                                                 3
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA2_LSB                                                                 2
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA2_MASK                                                       0x0000000c
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA2_GET(x)                                      (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA2_SET(x)                                      (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA1_MSB                                                                 5
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA1_LSB                                                                 4
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA1_MASK                                                       0x00000030
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA1_GET(x)                                      (((x) & 0x00000030) >> 4)
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA1_SET(x)                                      (((x) << 4) & 0x00000030)
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA0_MSB                                                                 7
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA0_LSB                                                                 6
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA0_MASK                                                       0x000000c0
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA0_GET(x)                                      (((x) & 0x000000c0) >> 6)
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CA0_SET(x)                                      (((x) << 6) & 0x000000c0)
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CB_MSB                                                                  9
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CB_LSB                                                                  8
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CB_MASK                                                        0x00000300
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CB_GET(x)                                       (((x) & 0x00000300) >> 8)
#define PHY_ANALOG_SYNTH_SYNTH12_LOOP_CB_SET(x)                                       (((x) << 8) & 0x00000300)
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_A23_MSB                                                               13
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_A23_LSB                                                               10
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_A23_MASK                                                      0x00003c00
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_A23_GET(x)                                    (((x) & 0x00003c00) >> 10)
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_A23_SET(x)                                    (((x) << 10) & 0x00003c00)
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_A01_MSB                                                               17
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_A01_LSB                                                               14
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_A01_MASK                                                      0x0003c000
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_A01_GET(x)                                    (((x) & 0x0003c000) >> 14)
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_A01_SET(x)                                    (((x) << 14) & 0x0003c000)
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_B_MSB                                                                 21
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_B_LSB                                                                 18
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_B_MASK                                                        0x003c0000
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_B_GET(x)                                      (((x) & 0x003c0000) >> 18)
#define PHY_ANALOG_SYNTH_SYNTH12_DLLCP_B_SET(x)                                      (((x) << 18) & 0x003c0000)
#define PHY_ANALOG_SYNTH_SYNTH12_ISELQEN_LOBUFA2G_MSB                                                        24
#define PHY_ANALOG_SYNTH_SYNTH12_ISELQEN_LOBUFA2G_LSB                                                        22
#define PHY_ANALOG_SYNTH_SYNTH12_ISELQEN_LOBUFA2G_MASK                                               0x01c00000
#define PHY_ANALOG_SYNTH_SYNTH12_ISELQEN_LOBUFA2G_GET(x)                             (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_SYNTH_SYNTH12_ISELQEN_LOBUFA2G_SET(x)                             (((x) << 22) & 0x01c00000)
#define PHY_ANALOG_SYNTH_SYNTH12_SYNTHDIGOUTEN_MSB                                                           25
#define PHY_ANALOG_SYNTH_SYNTH12_SYNTHDIGOUTEN_LSB                                                           25
#define PHY_ANALOG_SYNTH_SYNTH12_SYNTHDIGOUTEN_MASK                                                  0x02000000
#define PHY_ANALOG_SYNTH_SYNTH12_SYNTHDIGOUTEN_GET(x)                                (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_SYNTH_SYNTH12_SYNTHDIGOUTEN_SET(x)                                (((x) << 25) & 0x02000000)
#define PHY_ANALOG_SYNTH_SYNTH12_FORCEPWDLOBUF5G_MSB                                                         28
#define PHY_ANALOG_SYNTH_SYNTH12_FORCEPWDLOBUF5G_LSB                                                         26
#define PHY_ANALOG_SYNTH_SYNTH12_FORCEPWDLOBUF5G_MASK                                                0x1c000000
#define PHY_ANALOG_SYNTH_SYNTH12_FORCEPWDLOBUF5G_GET(x)                              (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_SYNTH_SYNTH12_FORCEPWDLOBUF5G_SET(x)                              (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_SYNTH_SYNTH12_FORCELOBUF5GON_MSB                                                          31
#define PHY_ANALOG_SYNTH_SYNTH12_FORCELOBUF5GON_LSB                                                          29
#define PHY_ANALOG_SYNTH_SYNTH12_FORCELOBUF5GON_MASK                                                 0xe0000000
#define PHY_ANALOG_SYNTH_SYNTH12_FORCELOBUF5GON_GET(x)                               (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_SYNTH_SYNTH12_FORCELOBUF5GON_SET(x)                               (((x) << 29) & 0xe0000000)

/* macros for synth_SYNTH13 */
#define PHY_ANALOG_SYNTH_SYNTH13_ADDRESS                                                             0x000000b0
#define PHY_ANALOG_SYNTH_SYNTH13_OFFSET                                                              0x000000b0
#define PHY_ANALOG_SYNTH_SYNTH13_ICPLKA3_MSB                                                                  3
#define PHY_ANALOG_SYNTH_SYNTH13_ICPLKA3_LSB                                                                  0
#define PHY_ANALOG_SYNTH_SYNTH13_ICPLKA3_MASK                                                        0x0000000f
#define PHY_ANALOG_SYNTH_SYNTH13_ICPLKA3_GET(x)                                       (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH13_ICPLKA3_SET(x)                                       (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_SYNTH_SYNTH13_ICPA3_MSB                                                                   10
#define PHY_ANALOG_SYNTH_SYNTH13_ICPA3_LSB                                                                    4
#define PHY_ANALOG_SYNTH_SYNTH13_ICPA3_MASK                                                          0x000007f0
#define PHY_ANALOG_SYNTH_SYNTH13_ICPA3_GET(x)                                         (((x) & 0x000007f0) >> 4)
#define PHY_ANALOG_SYNTH_SYNTH13_ICPA3_SET(x)                                         (((x) << 4) & 0x000007f0)
#define PHY_ANALOG_SYNTH_SYNTH13_LOOP_RSA3_MSB                                                               14
#define PHY_ANALOG_SYNTH_SYNTH13_LOOP_RSA3_LSB                                                               11
#define PHY_ANALOG_SYNTH_SYNTH13_LOOP_RSA3_MASK                                                      0x00007800
#define PHY_ANALOG_SYNTH_SYNTH13_LOOP_RSA3_GET(x)                                    (((x) & 0x00007800) >> 11)
#define PHY_ANALOG_SYNTH_SYNTH13_LOOP_RSA3_SET(x)                                    (((x) << 11) & 0x00007800)
#define PHY_ANALOG_SYNTH_SYNTH13_DLLCPCAL_A23_MSB                                                            16
#define PHY_ANALOG_SYNTH_SYNTH13_DLLCPCAL_A23_LSB                                                            15
#define PHY_ANALOG_SYNTH_SYNTH13_DLLCPCAL_A23_MASK                                                   0x00018000
#define PHY_ANALOG_SYNTH_SYNTH13_DLLCPCAL_A23_GET(x)                                 (((x) & 0x00018000) >> 15)
#define PHY_ANALOG_SYNTH_SYNTH13_DLLCPCAL_A23_SET(x)                                 (((x) << 15) & 0x00018000)
#define PHY_ANALOG_SYNTH_SYNTH13_DLLVCOCURA23_MSB                                                            19
#define PHY_ANALOG_SYNTH_SYNTH13_DLLVCOCURA23_LSB                                                            17
#define PHY_ANALOG_SYNTH_SYNTH13_DLLVCOCURA23_MASK                                                   0x000e0000
#define PHY_ANALOG_SYNTH_SYNTH13_DLLVCOCURA23_GET(x)                                 (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_SYNTH_SYNTH13_DLLVCOCURA23_SET(x)                                 (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_SYNTH_SYNTH13_DLLVCOCAPA23_MSB                                                            22
#define PHY_ANALOG_SYNTH_SYNTH13_DLLVCOCAPA23_LSB                                                            20
#define PHY_ANALOG_SYNTH_SYNTH13_DLLVCOCAPA23_MASK                                                   0x00700000
#define PHY_ANALOG_SYNTH_SYNTH13_DLLVCOCAPA23_GET(x)                                 (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_SYNTH_SYNTH13_DLLVCOCAPA23_SET(x)                                 (((x) << 20) & 0x00700000)
#define PHY_ANALOG_SYNTH_SYNTH13_LOOP_3RD_ORDER_RA3_MSB                                                      25
#define PHY_ANALOG_SYNTH_SYNTH13_LOOP_3RD_ORDER_RA3_LSB                                                      23
#define PHY_ANALOG_SYNTH_SYNTH13_LOOP_3RD_ORDER_RA3_MASK                                             0x03800000
#define PHY_ANALOG_SYNTH_SYNTH13_LOOP_3RD_ORDER_RA3_GET(x)                           (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_SYNTH_SYNTH13_LOOP_3RD_ORDER_RA3_SET(x)                           (((x) << 23) & 0x03800000)
#define PHY_ANALOG_SYNTH_SYNTH13_KVCOA3_MSB                                                                  28
#define PHY_ANALOG_SYNTH_SYNTH13_KVCOA3_LSB                                                                  26
#define PHY_ANALOG_SYNTH_SYNTH13_KVCOA3_MASK                                                         0x1c000000
#define PHY_ANALOG_SYNTH_SYNTH13_KVCOA3_GET(x)                                       (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_SYNTH_SYNTH13_KVCOA3_SET(x)                                       (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_SYNTH_SYNTH13_REFMULTA23_MSB                                                              31
#define PHY_ANALOG_SYNTH_SYNTH13_REFMULTA23_LSB                                                              29
#define PHY_ANALOG_SYNTH_SYNTH13_REFMULTA23_MASK                                                     0xe0000000
#define PHY_ANALOG_SYNTH_SYNTH13_REFMULTA23_GET(x)                                   (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_SYNTH_SYNTH13_REFMULTA23_SET(x)                                   (((x) << 29) & 0xe0000000)

/* macros for synth_SYNTH14 */
#define PHY_ANALOG_SYNTH_SYNTH14_ADDRESS                                                             0x000000b4
#define PHY_ANALOG_SYNTH_SYNTH14_OFFSET                                                              0x000000b4
#define PHY_ANALOG_SYNTH_SYNTH14_AICOVR1_CHANFRAC_MSB                                                        20
#define PHY_ANALOG_SYNTH_SYNTH14_AICOVR1_CHANFRAC_LSB                                                         0
#define PHY_ANALOG_SYNTH_SYNTH14_AICOVR1_CHANFRAC_MASK                                               0x001fffff
#define PHY_ANALOG_SYNTH_SYNTH14_AICOVR1_CHANFRAC_GET(x)                              (((x) & 0x001fffff) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH14_AICOVR1_CHANFRAC_SET(x)                              (((x) << 0) & 0x001fffff)
#define PHY_ANALOG_SYNTH_SYNTH14_AICOVR1_CHANSEL_MSB                                                         28
#define PHY_ANALOG_SYNTH_SYNTH14_AICOVR1_CHANSEL_LSB                                                         21
#define PHY_ANALOG_SYNTH_SYNTH14_AICOVR1_CHANSEL_MASK                                                0x1fe00000
#define PHY_ANALOG_SYNTH_SYNTH14_AICOVR1_CHANSEL_GET(x)                              (((x) & 0x1fe00000) >> 21)
#define PHY_ANALOG_SYNTH_SYNTH14_AICOVR1_CHANSEL_SET(x)                              (((x) << 21) & 0x1fe00000)
#define PHY_ANALOG_SYNTH_SYNTH14_LOOP_CP_OVR_VAL_MSB                                                         30
#define PHY_ANALOG_SYNTH_SYNTH14_LOOP_CP_OVR_VAL_LSB                                                         29
#define PHY_ANALOG_SYNTH_SYNTH14_LOOP_CP_OVR_VAL_MASK                                                0x60000000
#define PHY_ANALOG_SYNTH_SYNTH14_LOOP_CP_OVR_VAL_GET(x)                              (((x) & 0x60000000) >> 29)
#define PHY_ANALOG_SYNTH_SYNTH14_LOOP_CP_OVR_VAL_SET(x)                              (((x) << 29) & 0x60000000)
#define PHY_ANALOG_SYNTH_SYNTH14_LOOP_CP_OVR_MSB                                                             31
#define PHY_ANALOG_SYNTH_SYNTH14_LOOP_CP_OVR_LSB                                                             31
#define PHY_ANALOG_SYNTH_SYNTH14_LOOP_CP_OVR_MASK                                                    0x80000000
#define PHY_ANALOG_SYNTH_SYNTH14_LOOP_CP_OVR_GET(x)                                  (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_SYNTH_SYNTH14_LOOP_CP_OVR_SET(x)                                  (((x) << 31) & 0x80000000)

/* macros for synth_SYNTH15 */
#define PHY_ANALOG_SYNTH_SYNTH15_ADDRESS                                                             0x000000b8
#define PHY_ANALOG_SYNTH_SYNTH15_OFFSET                                                              0x000000b8
#define PHY_ANALOG_SYNTH_SYNTH15_AICOVR2_CHANFRAC_MSB                                                        20
#define PHY_ANALOG_SYNTH_SYNTH15_AICOVR2_CHANFRAC_LSB                                                         0
#define PHY_ANALOG_SYNTH_SYNTH15_AICOVR2_CHANFRAC_MASK                                               0x001fffff
#define PHY_ANALOG_SYNTH_SYNTH15_AICOVR2_CHANFRAC_GET(x)                              (((x) & 0x001fffff) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH15_AICOVR2_CHANFRAC_SET(x)                              (((x) << 0) & 0x001fffff)
#define PHY_ANALOG_SYNTH_SYNTH15_AICOVR2_CHANSEL_MSB                                                         28
#define PHY_ANALOG_SYNTH_SYNTH15_AICOVR2_CHANSEL_LSB                                                         21
#define PHY_ANALOG_SYNTH_SYNTH15_AICOVR2_CHANSEL_MASK                                                0x1fe00000
#define PHY_ANALOG_SYNTH_SYNTH15_AICOVR2_CHANSEL_GET(x)                              (((x) & 0x1fe00000) >> 21)
#define PHY_ANALOG_SYNTH_SYNTH15_AICOVR2_CHANSEL_SET(x)                              (((x) << 21) & 0x1fe00000)
#define PHY_ANALOG_SYNTH_SYNTH15_RESERVED15A_MSB                                                             31
#define PHY_ANALOG_SYNTH_SYNTH15_RESERVED15A_LSB                                                             29
#define PHY_ANALOG_SYNTH_SYNTH15_RESERVED15A_MASK                                                    0xe0000000
#define PHY_ANALOG_SYNTH_SYNTH15_RESERVED15A_GET(x)                                  (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_SYNTH_SYNTH15_RESERVED15A_SET(x)                                  (((x) << 29) & 0xe0000000)

/* macros for synth_SYNTH16 */
#define PHY_ANALOG_SYNTH_SYNTH16_ADDRESS                                                             0x000000bc
#define PHY_ANALOG_SYNTH_SYNTH16_OFFSET                                                              0x000000bc
#define PHY_ANALOG_SYNTH_SYNTH16_PWUPLOB2GPD_MSB                                                              0
#define PHY_ANALOG_SYNTH_SYNTH16_PWUPLOB2GPD_LSB                                                              0
#define PHY_ANALOG_SYNTH_SYNTH16_PWUPLOB2GPD_MASK                                                    0x00000001
#define PHY_ANALOG_SYNTH_SYNTH16_PWUPLOB2GPD_GET(x)                                   (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_SYNTH_SYNTH16_PWUPLOB2GPD_SET(x)                                   (((x) << 0) & 0x00000001)
#define PHY_ANALOG_SYNTH_SYNTH16_ALIGN_MSB                                                                    3
#define PHY_ANALOG_SYNTH_SYNTH16_ALIGN_LSB                                                                    1
#define PHY_ANALOG_SYNTH_SYNTH16_ALIGN_MASK                                                          0x0000000e
#define PHY_ANALOG_SYNTH_SYNTH16_ALIGN_GET(x)                                         (((x) & 0x0000000e) >> 1)
#define PHY_ANALOG_SYNTH_SYNTH16_ALIGN_SET(x)                                         (((x) << 1) & 0x0000000e)
#define PHY_ANALOG_SYNTH_SYNTH16_REFV_MSB                                                                     5
#define PHY_ANALOG_SYNTH_SYNTH16_REFV_LSB                                                                     4
#define PHY_ANALOG_SYNTH_SYNTH16_REFV_MASK                                                           0x00000030
#define PHY_ANALOG_SYNTH_SYNTH16_REFV_GET(x)                                          (((x) & 0x00000030) >> 4)
#define PHY_ANALOG_SYNTH_SYNTH16_REFV_SET(x)                                          (((x) << 4) & 0x00000030)
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_IS_LOCKED_OVR_MSB                                                        6
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_IS_LOCKED_OVR_LSB                                                        6
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_IS_LOCKED_OVR_MASK                                              0x00000040
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_IS_LOCKED_OVR_GET(x)                             (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_IS_LOCKED_OVR_SET(x)                             (((x) << 6) & 0x00000040)
#define PHY_ANALOG_SYNTH_SYNTH16_FORCE_DLL_IS_LOCKED_MSB                                                      7
#define PHY_ANALOG_SYNTH_SYNTH16_FORCE_DLL_IS_LOCKED_LSB                                                      7
#define PHY_ANALOG_SYNTH_SYNTH16_FORCE_DLL_IS_LOCKED_MASK                                            0x00000080
#define PHY_ANALOG_SYNTH_SYNTH16_FORCE_DLL_IS_LOCKED_GET(x)                           (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_SYNTH_SYNTH16_FORCE_DLL_IS_LOCKED_SET(x)                           (((x) << 7) & 0x00000080)
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_VC_CHK_CNT_MSB                                                          11
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_VC_CHK_CNT_LSB                                                           8
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_VC_CHK_CNT_MASK                                                 0x00000f00
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_VC_CHK_CNT_GET(x)                                (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_VC_CHK_CNT_SET(x)                                (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_SYNTH_SYNTH16_WAIT_DLLSM_MSB                                                              15
#define PHY_ANALOG_SYNTH_SYNTH16_WAIT_DLLSM_LSB                                                              12
#define PHY_ANALOG_SYNTH_SYNTH16_WAIT_DLLSM_MASK                                                     0x0000f000
#define PHY_ANALOG_SYNTH_SYNTH16_WAIT_DLLSM_GET(x)                                   (((x) & 0x0000f000) >> 12)
#define PHY_ANALOG_SYNTH_SYNTH16_WAIT_DLLSM_SET(x)                                   (((x) << 12) & 0x0000f000)
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_CHANGE_CAP_FIRST_MSB                                                    16
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_CHANGE_CAP_FIRST_LSB                                                    16
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_CHANGE_CAP_FIRST_MASK                                           0x00010000
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_CHANGE_CAP_FIRST_GET(x)                         (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_SYNTH_SYNTH16_DLL_CHANGE_CAP_FIRST_SET(x)                         (((x) << 16) & 0x00010000)
#define PHY_ANALOG_SYNTH_SYNTH16_FORCE_DLL_CAPCUR_MSB                                                        17
#define PHY_ANALOG_SYNTH_SYNTH16_FORCE_DLL_CAPCUR_LSB                                                        17
#define PHY_ANALOG_SYNTH_SYNTH16_FORCE_DLL_CAPCUR_MASK                                               0x00020000
#define PHY_ANALOG_SYNTH_SYNTH16_FORCE_DLL_CAPCUR_GET(x)                             (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_SYNTH_SYNTH16_FORCE_DLL_CAPCUR_SET(x)                             (((x) << 17) & 0x00020000)
#define PHY_ANALOG_SYNTH_SYNTH16_DLLVCL_MSB                                                                  19
#define PHY_ANALOG_SYNTH_SYNTH16_DLLVCL_LSB                                                                  18
#define PHY_ANALOG_SYNTH_SYNTH16_DLLVCL_MASK                                                         0x000c0000
#define PHY_ANALOG_SYNTH_SYNTH16_DLLVCL_GET(x)                                       (((x) & 0x000c0000) >> 18)
#define PHY_ANALOG_SYNTH_SYNTH16_DLLVCL_SET(x)                                       (((x) << 18) & 0x000c0000)
#define PHY_ANALOG_SYNTH_SYNTH16_DLLVCH_MSB                                                                  21
#define PHY_ANALOG_SYNTH_SYNTH16_DLLVCH_LSB                                                                  20
#define PHY_ANALOG_SYNTH_SYNTH16_DLLVCH_MASK                                                         0x00300000
#define PHY_ANALOG_SYNTH_SYNTH16_DLLVCH_GET(x)                                       (((x) & 0x00300000) >> 20)
#define PHY_ANALOG_SYNTH_SYNTH16_DLLVCH_SET(x)                                       (((x) << 20) & 0x00300000)
#define PHY_ANALOG_SYNTH_SYNTH16_DLLPDCAL_MSB                                                                22
#define PHY_ANALOG_SYNTH_SYNTH16_DLLPDCAL_LSB                                                                22
#define PHY_ANALOG_SYNTH_SYNTH16_DLLPDCAL_MASK                                                       0x00400000
#define PHY_ANALOG_SYNTH_SYNTH16_DLLPDCAL_GET(x)                                     (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_SYNTH_SYNTH16_DLLPDCAL_SET(x)                                     (((x) << 22) & 0x00400000)
#define PHY_ANALOG_SYNTH_SYNTH16_DLLPD_MSB                                                                   23
#define PHY_ANALOG_SYNTH_SYNTH16_DLLPD_LSB                                                                   23
#define PHY_ANALOG_SYNTH_SYNTH16_DLLPD_MASK                                                          0x00800000
#define PHY_ANALOG_SYNTH_SYNTH16_DLLPD_GET(x)                                        (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_SYNTH_SYNTH16_DLLPD_SET(x)                                        (((x) << 23) & 0x00800000)
#define PHY_ANALOG_SYNTH_SYNTH16_RESERVED16A_MSB                                                             29
#define PHY_ANALOG_SYNTH_SYNTH16_RESERVED16A_LSB                                                             24
#define PHY_ANALOG_SYNTH_SYNTH16_RESERVED16A_MASK                                                    0x3f000000
#define PHY_ANALOG_SYNTH_SYNTH16_RESERVED16A_GET(x)                                  (((x) & 0x3f000000) >> 24)
#define PHY_ANALOG_SYNTH_SYNTH16_RESERVED16A_SET(x)                                  (((x) << 24) & 0x3f000000)
#define PHY_ANALOG_SYNTH_SYNTH16_DLLABSEL_MSB                                                                31
#define PHY_ANALOG_SYNTH_SYNTH16_DLLABSEL_LSB                                                                30
#define PHY_ANALOG_SYNTH_SYNTH16_DLLABSEL_MASK                                                       0xc0000000
#define PHY_ANALOG_SYNTH_SYNTH16_DLLABSEL_GET(x)                                     (((x) & 0xc0000000) >> 30)
#define PHY_ANALOG_SYNTH_SYNTH16_DLLABSEL_SET(x)                                     (((x) << 30) & 0xc0000000)

/* macros for bias_wlan_BIASWLAN1 */
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_ADDRESS                                                       0x000000c0
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_OFFSET                                                        0x000000c0
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_SPARE1_MSB                                                             2
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_SPARE1_LSB                                                             0
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_SPARE1_MASK                                                   0x00000007
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_SPARE1_GET(x)                                  (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_SPARE1_SET(x)                                  (((x) << 0) & 0x00000007)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC100PCIE_MSB                                                      5
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC100PCIE_LSB                                                      3
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC100PCIE_MASK                                            0x00000038
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC100PCIE_GET(x)                           (((x) & 0x00000038) >> 3)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC100PCIE_SET(x)                           (((x) << 3) & 0x00000038)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25V2IQ_MSB                                                       8
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25V2IQ_LSB                                                       6
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25V2IQ_MASK                                             0x000001c0
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25V2IQ_GET(x)                            (((x) & 0x000001c0) >> 6)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25V2IQ_SET(x)                            (((x) << 6) & 0x000001c0)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25V2II_MSB                                                      11
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25V2II_LSB                                                       9
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25V2II_MASK                                             0x00000e00
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25V2II_GET(x)                            (((x) & 0x00000e00) >> 9)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25V2II_SET(x)                            (((x) << 9) & 0x00000e00)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25BIQUAD2_MSB                                                   14
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25BIQUAD2_LSB                                                   12
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25BIQUAD2_MASK                                          0x00007000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25BIQUAD2_GET(x)                        (((x) & 0x00007000) >> 12)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25BIQUAD2_SET(x)                        (((x) << 12) & 0x00007000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25DAC_MSB                                                       17
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25DAC_LSB                                                       15
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25DAC_MASK                                              0x00038000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25DAC_GET(x)                            (((x) & 0x00038000) >> 15)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25DAC_SET(x)                            (((x) << 15) & 0x00038000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25BIQUAD1_MSB                                                   20
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25BIQUAD1_LSB                                                   18
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25BIQUAD1_MASK                                          0x001c0000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25BIQUAD1_GET(x)                        (((x) & 0x001c0000) >> 18)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25BIQUAD1_SET(x)                        (((x) << 18) & 0x001c0000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25ADC_MSB                                                       23
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25ADC_LSB                                                       21
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25ADC_MASK                                              0x00e00000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25ADC_GET(x)                            (((x) & 0x00e00000) >> 21)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_PWD_IC25ADC_SET(x)                            (((x) << 21) & 0x00e00000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_BIAS_SEL_MSB                                                          31
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_BIAS_SEL_LSB                                                          24
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_BIAS_SEL_MASK                                                 0xff000000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_BIAS_SEL_GET(x)                               (((x) & 0xff000000) >> 24)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN1_BIAS_SEL_SET(x)                               (((x) << 24) & 0xff000000)

/* macros for bias_wlan_BIASWLAN2 */
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_ADDRESS                                                       0x000000c4
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_OFFSET                                                        0x000000c4
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_SPARE2_MSB                                                             4
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_SPARE2_LSB                                                             0
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_SPARE2_MASK                                                   0x0000001f
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_SPARE2_GET(x)                                  (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_SPARE2_SET(x)                                  (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IR25CPUPLL_MSB                                                     7
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IR25CPUPLL_LSB                                                     5
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IR25CPUPLL_MASK                                           0x000000e0
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IR25CPUPLL_GET(x)                          (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IR25CPUPLL_SET(x)                          (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25XTAL_MSB                                                      10
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25XTAL_LSB                                                       8
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25XTAL_MASK                                             0x00000700
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25XTAL_GET(x)                            (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25XTAL_SET(x)                            (((x) << 8) & 0x00000700)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25TXRF_MSB                                                      13
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25TXRF_LSB                                                      11
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25TXRF_MASK                                             0x00003800
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25TXRF_GET(x)                           (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25TXRF_SET(x)                           (((x) << 11) & 0x00003800)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25RXRF_MSB                                                      16
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25RXRF_LSB                                                      14
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25RXRF_MASK                                             0x0001c000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25RXRF_GET(x)                           (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25RXRF_SET(x)                           (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25SYNTH_MSB                                                     19
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25SYNTH_LSB                                                     17
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25SYNTH_MASK                                            0x000e0000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25SYNTH_GET(x)                          (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25SYNTH_SET(x)                          (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLREG_MSB                                                    22
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLREG_LSB                                                    20
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLREG_MASK                                           0x00700000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLREG_GET(x)                         (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLREG_SET(x)                         (((x) << 20) & 0x00700000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLCP2_MSB                                                    25
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLCP2_LSB                                                    23
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLCP2_MASK                                           0x03800000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLCP2_GET(x)                         (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLCP2_SET(x)                         (((x) << 23) & 0x03800000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLCP_MSB                                                     28
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLCP_LSB                                                     26
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLCP_MASK                                            0x1c000000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLCP_GET(x)                          (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLCP_SET(x)                          (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLGM_MSB                                                     31
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLGM_LSB                                                     29
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLGM_MASK                                            0xe0000000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLGM_GET(x)                          (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN2_PWD_IC25PLLGM_SET(x)                          (((x) << 29) & 0xe0000000)

/* macros for bias_wlan_BIASWLAN3 */
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_ADDRESS                                                       0x000000c8
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_OFFSET                                                        0x000000c8
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_SPARE3_MSB                                                             1
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_SPARE3_LSB                                                             0
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_SPARE3_MASK                                                   0x00000003
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_SPARE3_GET(x)                                  (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_SPARE3_SET(x)                                  (((x) << 0) & 0x00000003)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25XTALREG_MSB                                                    4
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25XTALREG_LSB                                                    2
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25XTALREG_MASK                                          0x0000001c
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25XTALREG_GET(x)                         (((x) & 0x0000001c) >> 2)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25XTALREG_SET(x)                         (((x) << 2) & 0x0000001c)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25TXRF_MSB                                                       7
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25TXRF_LSB                                                       5
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25TXRF_MASK                                             0x000000e0
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25TXRF_GET(x)                            (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25TXRF_SET(x)                            (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25RXRF_MSB                                                      10
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25RXRF_LSB                                                       8
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25RXRF_MASK                                             0x00000700
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25RXRF_GET(x)                            (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25RXRF_SET(x)                            (((x) << 8) & 0x00000700)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25SYNTH_MSB                                                     13
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25SYNTH_LSB                                                     11
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25SYNTH_MASK                                            0x00003800
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25SYNTH_GET(x)                          (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25SYNTH_SET(x)                          (((x) << 11) & 0x00003800)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25PLLREG_MSB                                                    16
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25PLLREG_LSB                                                    14
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25PLLREG_MASK                                           0x0001c000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25PLLREG_GET(x)                         (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25PLLREG_SET(x)                         (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25BIQUAD2_MSB                                                   19
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25BIQUAD2_LSB                                                   17
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25BIQUAD2_MASK                                          0x000e0000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25BIQUAD2_GET(x)                        (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25BIQUAD2_SET(x)                        (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR50DAC_MSB                                                       22
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR50DAC_LSB                                                       20
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR50DAC_MASK                                              0x00700000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR50DAC_GET(x)                            (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR50DAC_SET(x)                            (((x) << 20) & 0x00700000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25DAC_MSB                                                       25
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25DAC_LSB                                                       23
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25DAC_MASK                                              0x03800000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25DAC_GET(x)                            (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25DAC_SET(x)                            (((x) << 23) & 0x03800000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25BIQUAD1_MSB                                                   28
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25BIQUAD1_LSB                                                   26
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25BIQUAD1_MASK                                          0x1c000000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25BIQUAD1_GET(x)                        (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR25BIQUAD1_SET(x)                        (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR50ADC_MSB                                                       31
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR50ADC_LSB                                                       29
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR50ADC_MASK                                              0xe0000000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR50ADC_GET(x)                            (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN3_PWD_IR50ADC_SET(x)                            (((x) << 29) & 0xe0000000)

/* macros for bias_wlan_BIASWLAN4 */
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_ADDRESS                                                       0x000000cc
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_OFFSET                                                        0x000000cc
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_SPARE4_MSB                                                             3
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_SPARE4_LSB                                                             0
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_SPARE4_MASK                                                   0x0000000f
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_SPARE4_GET(x)                                  (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_SPARE4_SET(x)                                  (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25ADC_MSB                                                        6
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25ADC_LSB                                                        4
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25ADC_MASK                                              0x00000070
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25ADC_GET(x)                             (((x) & 0x00000070) >> 4)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25ADC_SET(x)                             (((x) << 4) & 0x00000070)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25SPAREB_MSB                                                     9
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25SPAREB_LSB                                                     7
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25SPAREB_MASK                                           0x00000380
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25SPAREB_GET(x)                          (((x) & 0x00000380) >> 7)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25SPAREB_SET(x)                          (((x) << 7) & 0x00000380)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_KICKBACKFILTER_RSEL_MSB                                               11
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_KICKBACKFILTER_RSEL_LSB                                               10
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_KICKBACKFILTER_RSEL_MASK                                      0x00000c00
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_KICKBACKFILTER_RSEL_GET(x)                    (((x) & 0x00000c00) >> 10)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_KICKBACKFILTER_RSEL_SET(x)                    (((x) << 10) & 0x00000c00)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_ICBIASCALTOATB_MSB                                                    12
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_ICBIASCALTOATB_LSB                                                    12
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_ICBIASCALTOATB_MASK                                           0x00001000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_ICBIASCALTOATB_GET(x)                         (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_ICBIASCALTOATB_SET(x)                         (((x) << 12) & 0x00001000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_ICBIASCAL_MSB                                                     13
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_ICBIASCAL_LSB                                                     13
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_ICBIASCAL_MASK                                            0x00002000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_ICBIASCAL_GET(x)                          (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_ICBIASCAL_SET(x)                          (((x) << 13) & 0x00002000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25XPABIAS_MSB                                                   16
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25XPABIAS_LSB                                                   14
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25XPABIAS_MASK                                          0x0001c000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25XPABIAS_GET(x)                        (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25XPABIAS_SET(x)                        (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25THERMADC_MSB                                                  19
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25THERMADC_LSB                                                  17
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25THERMADC_MASK                                         0x000e0000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25THERMADC_GET(x)                       (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25THERMADC_SET(x)                       (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25OTPREG_MSB                                                    22
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25OTPREG_LSB                                                    20
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25OTPREG_MASK                                           0x00700000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25OTPREG_GET(x)                         (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IR25OTPREG_SET(x)                         (((x) << 20) & 0x00700000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25XPABIAS_MSB                                                   25
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25XPABIAS_LSB                                                   23
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25XPABIAS_MASK                                          0x03800000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25XPABIAS_GET(x)                        (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25XPABIAS_SET(x)                        (((x) << 23) & 0x03800000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25TESTTXIQ_MSB                                                  28
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25TESTTXIQ_LSB                                                  26
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25TESTTXIQ_MASK                                         0x1c000000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25TESTTXIQ_GET(x)                       (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25TESTTXIQ_SET(x)                       (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25CPUPLL_MSB                                                    31
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25CPUPLL_LSB                                                    29
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25CPUPLL_MASK                                           0xe0000000
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25CPUPLL_GET(x)                         (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_BIAS_WLAN_BIASWLAN4_PWD_IC25CPUPLL_SET(x)                         (((x) << 29) & 0xe0000000)

/* macros for rxtx_b0_RXTX1 */
#define PHY_ANALOG_RXTX_B0_RXTX1_ADDRESS                                                             0x00000100
#define PHY_ANALOG_RXTX_B0_RXTX1_OFFSET                                                              0x00000100
#define PHY_ANALOG_RXTX_B0_RXTX1_RESERVED_MSB                                                                 4
#define PHY_ANALOG_RXTX_B0_RXTX1_RESERVED_LSB                                                                 0
#define PHY_ANALOG_RXTX_B0_RXTX1_RESERVED_MASK                                                       0x0000001f
#define PHY_ANALOG_RXTX_B0_RXTX1_RESERVED_GET(x)                                      (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_RXTX_B0_RXTX1_RESERVED_SET(x)                                      (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_RXTX_B0_RXTX1_MXRGAIN_MSB                                                                  6
#define PHY_ANALOG_RXTX_B0_RXTX1_MXRGAIN_LSB                                                                  5
#define PHY_ANALOG_RXTX_B0_RXTX1_MXRGAIN_MASK                                                        0x00000060
#define PHY_ANALOG_RXTX_B0_RXTX1_MXRGAIN_GET(x)                                       (((x) & 0x00000060) >> 5)
#define PHY_ANALOG_RXTX_B0_RXTX1_MXRGAIN_SET(x)                                       (((x) << 5) & 0x00000060)
#define PHY_ANALOG_RXTX_B0_RXTX1_VGAGAIN_MSB                                                                  9
#define PHY_ANALOG_RXTX_B0_RXTX1_VGAGAIN_LSB                                                                  7
#define PHY_ANALOG_RXTX_B0_RXTX1_VGAGAIN_MASK                                                        0x00000380
#define PHY_ANALOG_RXTX_B0_RXTX1_VGAGAIN_GET(x)                                       (((x) & 0x00000380) >> 7)
#define PHY_ANALOG_RXTX_B0_RXTX1_VGAGAIN_SET(x)                                       (((x) << 7) & 0x00000380)
#define PHY_ANALOG_RXTX_B0_RXTX1_LNAGAIN_MSB                                                                 12
#define PHY_ANALOG_RXTX_B0_RXTX1_LNAGAIN_LSB                                                                 10
#define PHY_ANALOG_RXTX_B0_RXTX1_LNAGAIN_MASK                                                        0x00001c00
#define PHY_ANALOG_RXTX_B0_RXTX1_LNAGAIN_GET(x)                                      (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_RXTX_B0_RXTX1_LNAGAIN_SET(x)                                      (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_RXTX_B0_RXTX1_MANRXGAIN_MSB                                                               13
#define PHY_ANALOG_RXTX_B0_RXTX1_MANRXGAIN_LSB                                                               13
#define PHY_ANALOG_RXTX_B0_RXTX1_MANRXGAIN_MASK                                                      0x00002000
#define PHY_ANALOG_RXTX_B0_RXTX1_MANRXGAIN_GET(x)                                    (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXTX_B0_RXTX1_MANRXGAIN_SET(x)                                    (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXTX_B0_RXTX1_AGC_DBDAC_MSB                                                               17
#define PHY_ANALOG_RXTX_B0_RXTX1_AGC_DBDAC_LSB                                                               14
#define PHY_ANALOG_RXTX_B0_RXTX1_AGC_DBDAC_MASK                                                      0x0003c000
#define PHY_ANALOG_RXTX_B0_RXTX1_AGC_DBDAC_GET(x)                                    (((x) & 0x0003c000) >> 14)
#define PHY_ANALOG_RXTX_B0_RXTX1_AGC_DBDAC_SET(x)                                    (((x) << 14) & 0x0003c000)
#define PHY_ANALOG_RXTX_B0_RXTX1_OVR_AGC_DBDAC_MSB                                                           18
#define PHY_ANALOG_RXTX_B0_RXTX1_OVR_AGC_DBDAC_LSB                                                           18
#define PHY_ANALOG_RXTX_B0_RXTX1_OVR_AGC_DBDAC_MASK                                                  0x00040000
#define PHY_ANALOG_RXTX_B0_RXTX1_OVR_AGC_DBDAC_GET(x)                                (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_RXTX_B0_RXTX1_OVR_AGC_DBDAC_SET(x)                                (((x) << 18) & 0x00040000)
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRVHALFGN2G_MSB                                                           19
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRVHALFGN2G_LSB                                                           19
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRVHALFGN2G_MASK                                                  0x00080000
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRVHALFGN2G_GET(x)                                (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRVHALFGN2G_SET(x)                                (((x) << 19) & 0x00080000)
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV2GN2G_MSB                                                              23
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV2GN2G_LSB                                                              20
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV2GN2G_MASK                                                     0x00f00000
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV2GN2G_GET(x)                                   (((x) & 0x00f00000) >> 20)
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV2GN2G_SET(x)                                   (((x) << 20) & 0x00f00000)
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV2GN5G_MSB                                                              26
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV2GN5G_LSB                                                              24
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV2GN5G_MASK                                                     0x07000000
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV2GN5G_GET(x)                                   (((x) & 0x07000000) >> 24)
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV2GN5G_SET(x)                                   (((x) << 24) & 0x07000000)
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV3GN5G_MSB                                                              30
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV3GN5G_LSB                                                              27
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV3GN5G_MASK                                                     0x78000000
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV3GN5G_GET(x)                                   (((x) & 0x78000000) >> 27)
#define PHY_ANALOG_RXTX_B0_RXTX1_PADRV3GN5G_SET(x)                                   (((x) << 27) & 0x78000000)
#define PHY_ANALOG_RXTX_B0_RXTX1_MANTXGAIN_MSB                                                               31
#define PHY_ANALOG_RXTX_B0_RXTX1_MANTXGAIN_LSB                                                               31
#define PHY_ANALOG_RXTX_B0_RXTX1_MANTXGAIN_MASK                                                      0x80000000
#define PHY_ANALOG_RXTX_B0_RXTX1_MANTXGAIN_GET(x)                                    (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXTX_B0_RXTX1_MANTXGAIN_SET(x)                                    (((x) << 31) & 0x80000000)

/* macros for rxtx_b0_RXTX2 */
#define PHY_ANALOG_RXTX_B0_RXTX2_ADDRESS                                                             0x00000104
#define PHY_ANALOG_RXTX_B0_RXTX2_OFFSET                                                              0x00000104
#define PHY_ANALOG_RXTX_B0_RXTX2_RESERVED_MSB                                                                 0
#define PHY_ANALOG_RXTX_B0_RXTX2_RESERVED_LSB                                                                 0
#define PHY_ANALOG_RXTX_B0_RXTX2_RESERVED_MASK                                                       0x00000001
#define PHY_ANALOG_RXTX_B0_RXTX2_RESERVED_GET(x)                                      (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RXTX_B0_RXTX2_RESERVED_SET(x)                                      (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RXTX_B0_RXTX2_LOFORCEDON_MSB                                                               1
#define PHY_ANALOG_RXTX_B0_RXTX2_LOFORCEDON_LSB                                                               1
#define PHY_ANALOG_RXTX_B0_RXTX2_LOFORCEDON_MASK                                                     0x00000002
#define PHY_ANALOG_RXTX_B0_RXTX2_LOFORCEDON_GET(x)                                    (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_RXTX_B0_RXTX2_LOFORCEDON_SET(x)                                    (((x) << 1) & 0x00000002)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALRESIDUE_MSB                                                               2
#define PHY_ANALOG_RXTX_B0_RXTX2_CALRESIDUE_LSB                                                               2
#define PHY_ANALOG_RXTX_B0_RXTX2_CALRESIDUE_MASK                                                     0x00000004
#define PHY_ANALOG_RXTX_B0_RXTX2_CALRESIDUE_GET(x)                                    (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALRESIDUE_SET(x)                                    (((x) << 2) & 0x00000004)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALRESIDUE_OVR_MSB                                                           3
#define PHY_ANALOG_RXTX_B0_RXTX2_CALRESIDUE_OVR_LSB                                                           3
#define PHY_ANALOG_RXTX_B0_RXTX2_CALRESIDUE_OVR_MASK                                                 0x00000008
#define PHY_ANALOG_RXTX_B0_RXTX2_CALRESIDUE_OVR_GET(x)                                (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALRESIDUE_OVR_SET(x)                                (((x) << 3) & 0x00000008)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALFC_MSB                                                                    4
#define PHY_ANALOG_RXTX_B0_RXTX2_CALFC_LSB                                                                    4
#define PHY_ANALOG_RXTX_B0_RXTX2_CALFC_MASK                                                          0x00000010
#define PHY_ANALOG_RXTX_B0_RXTX2_CALFC_GET(x)                                         (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALFC_SET(x)                                         (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALFC_OVR_MSB                                                                5
#define PHY_ANALOG_RXTX_B0_RXTX2_CALFC_OVR_LSB                                                                5
#define PHY_ANALOG_RXTX_B0_RXTX2_CALFC_OVR_MASK                                                      0x00000020
#define PHY_ANALOG_RXTX_B0_RXTX2_CALFC_OVR_GET(x)                                     (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALFC_OVR_SET(x)                                     (((x) << 5) & 0x00000020)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTX_MSB                                                                    6
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTX_LSB                                                                    6
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTX_MASK                                                          0x00000040
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTX_GET(x)                                         (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTX_SET(x)                                         (((x) << 6) & 0x00000040)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTX_OVR_MSB                                                                7
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTX_OVR_LSB                                                                7
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTX_OVR_MASK                                                      0x00000080
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTX_OVR_GET(x)                                     (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTX_OVR_SET(x)                                     (((x) << 7) & 0x00000080)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTXSHIFT_MSB                                                               8
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTXSHIFT_LSB                                                               8
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTXSHIFT_MASK                                                     0x00000100
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTXSHIFT_GET(x)                                    (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTXSHIFT_SET(x)                                    (((x) << 8) & 0x00000100)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTXSHIFT_OVR_MSB                                                           9
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTXSHIFT_OVR_LSB                                                           9
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTXSHIFT_OVR_MASK                                                 0x00000200
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTXSHIFT_OVR_GET(x)                                (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALTXSHIFT_OVR_SET(x)                                (((x) << 9) & 0x00000200)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALPA_MSB                                                                   10
#define PHY_ANALOG_RXTX_B0_RXTX2_CALPA_LSB                                                                   10
#define PHY_ANALOG_RXTX_B0_RXTX2_CALPA_MASK                                                          0x00000400
#define PHY_ANALOG_RXTX_B0_RXTX2_CALPA_GET(x)                                        (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALPA_SET(x)                                        (((x) << 10) & 0x00000400)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALPA_OVR_MSB                                                               11
#define PHY_ANALOG_RXTX_B0_RXTX2_CALPA_OVR_LSB                                                               11
#define PHY_ANALOG_RXTX_B0_RXTX2_CALPA_OVR_MASK                                                      0x00000800
#define PHY_ANALOG_RXTX_B0_RXTX2_CALPA_OVR_GET(x)                                    (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_RXTX_B0_RXTX2_CALPA_OVR_SET(x)                                    (((x) << 11) & 0x00000800)
#define PHY_ANALOG_RXTX_B0_RXTX2_BMODE_MSB                                                                   12
#define PHY_ANALOG_RXTX_B0_RXTX2_BMODE_LSB                                                                   12
#define PHY_ANALOG_RXTX_B0_RXTX2_BMODE_MASK                                                          0x00001000
#define PHY_ANALOG_RXTX_B0_RXTX2_BMODE_GET(x)                                        (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_RXTX_B0_RXTX2_BMODE_SET(x)                                        (((x) << 12) & 0x00001000)
#define PHY_ANALOG_RXTX_B0_RXTX2_BMODE_OVR_MSB                                                               13
#define PHY_ANALOG_RXTX_B0_RXTX2_BMODE_OVR_LSB                                                               13
#define PHY_ANALOG_RXTX_B0_RXTX2_BMODE_OVR_MASK                                                      0x00002000
#define PHY_ANALOG_RXTX_B0_RXTX2_BMODE_OVR_GET(x)                                    (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXTX_B0_RXTX2_BMODE_OVR_SET(x)                                    (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXTX_B0_RXTX2_SYNTHON_MSB                                                                 14
#define PHY_ANALOG_RXTX_B0_RXTX2_SYNTHON_LSB                                                                 14
#define PHY_ANALOG_RXTX_B0_RXTX2_SYNTHON_MASK                                                        0x00004000
#define PHY_ANALOG_RXTX_B0_RXTX2_SYNTHON_GET(x)                                      (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RXTX_B0_RXTX2_SYNTHON_SET(x)                                      (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RXTX_B0_RXTX2_SYNTHON_OVR_MSB                                                             15
#define PHY_ANALOG_RXTX_B0_RXTX2_SYNTHON_OVR_LSB                                                             15
#define PHY_ANALOG_RXTX_B0_RXTX2_SYNTHON_OVR_MASK                                                    0x00008000
#define PHY_ANALOG_RXTX_B0_RXTX2_SYNTHON_OVR_GET(x)                                  (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RXTX_B0_RXTX2_SYNTHON_OVR_SET(x)                                  (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RXTX_B0_RXTX2_BW_ST_MSB                                                                   18
#define PHY_ANALOG_RXTX_B0_RXTX2_BW_ST_LSB                                                                   16
#define PHY_ANALOG_RXTX_B0_RXTX2_BW_ST_MASK                                                          0x00070000
#define PHY_ANALOG_RXTX_B0_RXTX2_BW_ST_GET(x)                                        (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RXTX_B0_RXTX2_BW_ST_SET(x)                                        (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RXTX_B0_RXTX2_BW_ST_OVR_MSB                                                               19
#define PHY_ANALOG_RXTX_B0_RXTX2_BW_ST_OVR_LSB                                                               19
#define PHY_ANALOG_RXTX_B0_RXTX2_BW_ST_OVR_MASK                                                      0x00080000
#define PHY_ANALOG_RXTX_B0_RXTX2_BW_ST_OVR_GET(x)                                    (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_RXTX_B0_RXTX2_BW_ST_OVR_SET(x)                                    (((x) << 19) & 0x00080000)
#define PHY_ANALOG_RXTX_B0_RXTX2_TXON_MSB                                                                    20
#define PHY_ANALOG_RXTX_B0_RXTX2_TXON_LSB                                                                    20
#define PHY_ANALOG_RXTX_B0_RXTX2_TXON_MASK                                                           0x00100000
#define PHY_ANALOG_RXTX_B0_RXTX2_TXON_GET(x)                                         (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_RXTX_B0_RXTX2_TXON_SET(x)                                         (((x) << 20) & 0x00100000)
#define PHY_ANALOG_RXTX_B0_RXTX2_TXON_OVR_MSB                                                                21
#define PHY_ANALOG_RXTX_B0_RXTX2_TXON_OVR_LSB                                                                21
#define PHY_ANALOG_RXTX_B0_RXTX2_TXON_OVR_MASK                                                       0x00200000
#define PHY_ANALOG_RXTX_B0_RXTX2_TXON_OVR_GET(x)                                     (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_RXTX_B0_RXTX2_TXON_OVR_SET(x)                                     (((x) << 21) & 0x00200000)
#define PHY_ANALOG_RXTX_B0_RXTX2_PAON_MSB                                                                    22
#define PHY_ANALOG_RXTX_B0_RXTX2_PAON_LSB                                                                    22
#define PHY_ANALOG_RXTX_B0_RXTX2_PAON_MASK                                                           0x00400000
#define PHY_ANALOG_RXTX_B0_RXTX2_PAON_GET(x)                                         (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_RXTX_B0_RXTX2_PAON_SET(x)                                         (((x) << 22) & 0x00400000)
#define PHY_ANALOG_RXTX_B0_RXTX2_PAON_OVR_MSB                                                                23
#define PHY_ANALOG_RXTX_B0_RXTX2_PAON_OVR_LSB                                                                23
#define PHY_ANALOG_RXTX_B0_RXTX2_PAON_OVR_MASK                                                       0x00800000
#define PHY_ANALOG_RXTX_B0_RXTX2_PAON_OVR_GET(x)                                     (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_RXTX_B0_RXTX2_PAON_OVR_SET(x)                                     (((x) << 23) & 0x00800000)
#define PHY_ANALOG_RXTX_B0_RXTX2_RXON_MSB                                                                    24
#define PHY_ANALOG_RXTX_B0_RXTX2_RXON_LSB                                                                    24
#define PHY_ANALOG_RXTX_B0_RXTX2_RXON_MASK                                                           0x01000000
#define PHY_ANALOG_RXTX_B0_RXTX2_RXON_GET(x)                                         (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_RXTX_B0_RXTX2_RXON_SET(x)                                         (((x) << 24) & 0x01000000)
#define PHY_ANALOG_RXTX_B0_RXTX2_RXON_OVR_MSB                                                                25
#define PHY_ANALOG_RXTX_B0_RXTX2_RXON_OVR_LSB                                                                25
#define PHY_ANALOG_RXTX_B0_RXTX2_RXON_OVR_MASK                                                       0x02000000
#define PHY_ANALOG_RXTX_B0_RXTX2_RXON_OVR_GET(x)                                     (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_RXTX_B0_RXTX2_RXON_OVR_SET(x)                                     (((x) << 25) & 0x02000000)
#define PHY_ANALOG_RXTX_B0_RXTX2_TXMOD_MSB                                                                   28
#define PHY_ANALOG_RXTX_B0_RXTX2_TXMOD_LSB                                                                   26
#define PHY_ANALOG_RXTX_B0_RXTX2_TXMOD_MASK                                                          0x1c000000
#define PHY_ANALOG_RXTX_B0_RXTX2_TXMOD_GET(x)                                        (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_RXTX_B0_RXTX2_TXMOD_SET(x)                                        (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_RXTX_B0_RXTX2_TXMOD_OVR_MSB                                                               29
#define PHY_ANALOG_RXTX_B0_RXTX2_TXMOD_OVR_LSB                                                               29
#define PHY_ANALOG_RXTX_B0_RXTX2_TXMOD_OVR_MASK                                                      0x20000000
#define PHY_ANALOG_RXTX_B0_RXTX2_TXMOD_OVR_GET(x)                                    (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_RXTX_B0_RXTX2_TXMOD_OVR_SET(x)                                    (((x) << 29) & 0x20000000)
#define PHY_ANALOG_RXTX_B0_RXTX2_AGCON_MSB                                                                   30
#define PHY_ANALOG_RXTX_B0_RXTX2_AGCON_LSB                                                                   30
#define PHY_ANALOG_RXTX_B0_RXTX2_AGCON_MASK                                                          0x40000000
#define PHY_ANALOG_RXTX_B0_RXTX2_AGCON_GET(x)                                        (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_RXTX_B0_RXTX2_AGCON_SET(x)                                        (((x) << 30) & 0x40000000)
#define PHY_ANALOG_RXTX_B0_RXTX2_AGCON_OVR_MSB                                                               31
#define PHY_ANALOG_RXTX_B0_RXTX2_AGCON_OVR_LSB                                                               31
#define PHY_ANALOG_RXTX_B0_RXTX2_AGCON_OVR_MASK                                                      0x80000000
#define PHY_ANALOG_RXTX_B0_RXTX2_AGCON_OVR_GET(x)                                    (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXTX_B0_RXTX2_AGCON_OVR_SET(x)                                    (((x) << 31) & 0x80000000)

/* macros for rxtx_b0_RXTX3 */
#define PHY_ANALOG_RXTX_B0_RXTX3_ADDRESS                                                             0x00000108
#define PHY_ANALOG_RXTX_B0_RXTX3_OFFSET                                                              0x00000108
#define PHY_ANALOG_RXTX_B0_RXTX3_RESERVED_MSB                                                                11
#define PHY_ANALOG_RXTX_B0_RXTX3_RESERVED_LSB                                                                 0
#define PHY_ANALOG_RXTX_B0_RXTX3_RESERVED_MASK                                                       0x00000fff
#define PHY_ANALOG_RXTX_B0_RXTX3_RESERVED_GET(x)                                      (((x) & 0x00000fff) >> 0)
#define PHY_ANALOG_RXTX_B0_RXTX3_RESERVED_SET(x)                                      (((x) << 0) & 0x00000fff)
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNABIAS_PWD_MSB                                                            12
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNABIAS_PWD_LSB                                                            12
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNABIAS_PWD_MASK                                                   0x00001000
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNABIAS_PWD_GET(x)                                 (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNABIAS_PWD_SET(x)                                 (((x) << 12) & 0x00001000)
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNAON_MSB                                                                  13
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNAON_LSB                                                                  13
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNAON_MASK                                                         0x00002000
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNAON_GET(x)                                       (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNAON_SET(x)                                       (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNAON_OVR_MSB                                                              14
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNAON_OVR_LSB                                                              14
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNAON_OVR_MASK                                                     0x00004000
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNAON_OVR_GET(x)                                   (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RXTX_B0_RXTX3_XLNAON_OVR_SET(x)                                   (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RXTX_B0_RXTX3_CALXPA_MSB                                                                  15
#define PHY_ANALOG_RXTX_B0_RXTX3_CALXPA_LSB                                                                  15
#define PHY_ANALOG_RXTX_B0_RXTX3_CALXPA_MASK                                                         0x00008000
#define PHY_ANALOG_RXTX_B0_RXTX3_CALXPA_GET(x)                                       (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RXTX_B0_RXTX3_CALXPA_SET(x)                                       (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RXTX_B0_RXTX3_CALXPA_OVR_MSB                                                              16
#define PHY_ANALOG_RXTX_B0_RXTX3_CALXPA_OVR_LSB                                                              16
#define PHY_ANALOG_RXTX_B0_RXTX3_CALXPA_OVR_MASK                                                     0x00010000
#define PHY_ANALOG_RXTX_B0_RXTX3_CALXPA_OVR_GET(x)                                   (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_RXTX_B0_RXTX3_CALXPA_OVR_SET(x)                                   (((x) << 16) & 0x00010000)
#define PHY_ANALOG_RXTX_B0_RXTX3_CALADCOFFSET_MSB                                                            17
#define PHY_ANALOG_RXTX_B0_RXTX3_CALADCOFFSET_LSB                                                            17
#define PHY_ANALOG_RXTX_B0_RXTX3_CALADCOFFSET_MASK                                                   0x00020000
#define PHY_ANALOG_RXTX_B0_RXTX3_CALADCOFFSET_GET(x)                                 (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_RXTX_B0_RXTX3_CALADCOFFSET_SET(x)                                 (((x) << 17) & 0x00020000)
#define PHY_ANALOG_RXTX_B0_RXTX3_CALADCOFFSET_OVR_MSB                                                        18
#define PHY_ANALOG_RXTX_B0_RXTX3_CALADCOFFSET_OVR_LSB                                                        18
#define PHY_ANALOG_RXTX_B0_RXTX3_CALADCOFFSET_OVR_MASK                                               0x00040000
#define PHY_ANALOG_RXTX_B0_RXTX3_CALADCOFFSET_OVR_GET(x)                             (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_RXTX_B0_RXTX3_CALADCOFFSET_OVR_SET(x)                             (((x) << 18) & 0x00040000)
#define PHY_ANALOG_RXTX_B0_RXTX3_CALRX_MSB                                                                   19
#define PHY_ANALOG_RXTX_B0_RXTX3_CALRX_LSB                                                                   19
#define PHY_ANALOG_RXTX_B0_RXTX3_CALRX_MASK                                                          0x00080000
#define PHY_ANALOG_RXTX_B0_RXTX3_CALRX_GET(x)                                        (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_RXTX_B0_RXTX3_CALRX_SET(x)                                        (((x) << 19) & 0x00080000)
#define PHY_ANALOG_RXTX_B0_RXTX3_CALRX_OVR_MSB                                                               20
#define PHY_ANALOG_RXTX_B0_RXTX3_CALRX_OVR_LSB                                                               20
#define PHY_ANALOG_RXTX_B0_RXTX3_CALRX_OVR_MASK                                                      0x00100000
#define PHY_ANALOG_RXTX_B0_RXTX3_CALRX_OVR_GET(x)                                    (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_RXTX_B0_RXTX3_CALRX_OVR_SET(x)                                    (((x) << 20) & 0x00100000)
#define PHY_ANALOG_RXTX_B0_RXTX3_ADC_SAMP_RATE_MSB                                                           22
#define PHY_ANALOG_RXTX_B0_RXTX3_ADC_SAMP_RATE_LSB                                                           21
#define PHY_ANALOG_RXTX_B0_RXTX3_ADC_SAMP_RATE_MASK                                                  0x00600000
#define PHY_ANALOG_RXTX_B0_RXTX3_ADC_SAMP_RATE_GET(x)                                (((x) & 0x00600000) >> 21)
#define PHY_ANALOG_RXTX_B0_RXTX3_ADC_SAMP_RATE_SET(x)                                (((x) << 21) & 0x00600000)
#define PHY_ANALOG_RXTX_B0_RXTX3_ADC_SAMP_RATE_OVR_MSB                                                       23
#define PHY_ANALOG_RXTX_B0_RXTX3_ADC_SAMP_RATE_OVR_LSB                                                       23
#define PHY_ANALOG_RXTX_B0_RXTX3_ADC_SAMP_RATE_OVR_MASK                                              0x00800000
#define PHY_ANALOG_RXTX_B0_RXTX3_ADC_SAMP_RATE_OVR_GET(x)                            (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_RXTX_B0_RXTX3_ADC_SAMP_RATE_OVR_SET(x)                            (((x) << 23) & 0x00800000)
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CALDAC_MSB                                                              29
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CALDAC_LSB                                                              24
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CALDAC_MASK                                                     0x3f000000
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CALDAC_GET(x)                                   (((x) & 0x3f000000) >> 24)
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CALDAC_SET(x)                                   (((x) << 24) & 0x3f000000)
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CAL_MSB                                                                 30
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CAL_LSB                                                                 30
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CAL_MASK                                                        0x40000000
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CAL_GET(x)                                      (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CAL_SET(x)                                      (((x) << 30) & 0x40000000)
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CAL_OVR_MSB                                                             31
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CAL_OVR_LSB                                                             31
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CAL_OVR_MASK                                                    0x80000000
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CAL_OVR_GET(x)                                  (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXTX_B0_RXTX3_AGC_CAL_OVR_SET(x)                                  (((x) << 31) & 0x80000000)

/* macros for rxtx_b0_RXTX4 */
#define PHY_ANALOG_RXTX_B0_RXTX4_ADDRESS                                                             0x0000010c
#define PHY_ANALOG_RXTX_B0_RXTX4_OFFSET                                                              0x0000010c
#define PHY_ANALOG_RXTX_B0_RXTX4_AICGMGN6DB_MSB                                                               3
#define PHY_ANALOG_RXTX_B0_RXTX4_AICGMGN6DB_LSB                                                               0
#define PHY_ANALOG_RXTX_B0_RXTX4_AICGMGN6DB_MASK                                                     0x0000000f
#define PHY_ANALOG_RXTX_B0_RXTX4_AICGMGN6DB_GET(x)                                    (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RXTX_B0_RXTX4_AICGMGN6DB_SET(x)                                    (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_RXTX_B0_RXTX4_AICINVQ_MSB                                                                  4
#define PHY_ANALOG_RXTX_B0_RXTX4_AICINVQ_LSB                                                                  4
#define PHY_ANALOG_RXTX_B0_RXTX4_AICINVQ_MASK                                                        0x00000010
#define PHY_ANALOG_RXTX_B0_RXTX4_AICINVQ_GET(x)                                       (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RXTX_B0_RXTX4_AICINVQ_SET(x)                                       (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RXTX_B0_RXTX4_AICINVI_MSB                                                                  5
#define PHY_ANALOG_RXTX_B0_RXTX4_AICINVI_LSB                                                                  5
#define PHY_ANALOG_RXTX_B0_RXTX4_AICINVI_MASK                                                        0x00000020
#define PHY_ANALOG_RXTX_B0_RXTX4_AICINVI_GET(x)                                       (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_RXTX_B0_RXTX4_AICINVI_SET(x)                                       (((x) << 5) & 0x00000020)
#define PHY_ANALOG_RXTX_B0_RXTX4_AICVGA_GNQ_MSB                                                              10
#define PHY_ANALOG_RXTX_B0_RXTX4_AICVGA_GNQ_LSB                                                               6
#define PHY_ANALOG_RXTX_B0_RXTX4_AICVGA_GNQ_MASK                                                     0x000007c0
#define PHY_ANALOG_RXTX_B0_RXTX4_AICVGA_GNQ_GET(x)                                    (((x) & 0x000007c0) >> 6)
#define PHY_ANALOG_RXTX_B0_RXTX4_AICVGA_GNQ_SET(x)                                    (((x) << 6) & 0x000007c0)
#define PHY_ANALOG_RXTX_B0_RXTX4_AICVGA_GNI_MSB                                                              15
#define PHY_ANALOG_RXTX_B0_RXTX4_AICVGA_GNI_LSB                                                              11
#define PHY_ANALOG_RXTX_B0_RXTX4_AICVGA_GNI_MASK                                                     0x0000f800
#define PHY_ANALOG_RXTX_B0_RXTX4_AICVGA_GNI_GET(x)                                   (((x) & 0x0000f800) >> 11)
#define PHY_ANALOG_RXTX_B0_RXTX4_AICVGA_GNI_SET(x)                                   (((x) << 11) & 0x0000f800)
#define PHY_ANALOG_RXTX_B0_RXTX4_AICCAPDIV2GQ_MSB                                                            19
#define PHY_ANALOG_RXTX_B0_RXTX4_AICCAPDIV2GQ_LSB                                                            16
#define PHY_ANALOG_RXTX_B0_RXTX4_AICCAPDIV2GQ_MASK                                                   0x000f0000
#define PHY_ANALOG_RXTX_B0_RXTX4_AICCAPDIV2GQ_GET(x)                                 (((x) & 0x000f0000) >> 16)
#define PHY_ANALOG_RXTX_B0_RXTX4_AICCAPDIV2GQ_SET(x)                                 (((x) << 16) & 0x000f0000)
#define PHY_ANALOG_RXTX_B0_RXTX4_AICCAPDIV2GI_MSB                                                            23
#define PHY_ANALOG_RXTX_B0_RXTX4_AICCAPDIV2GI_LSB                                                            20
#define PHY_ANALOG_RXTX_B0_RXTX4_AICCAPDIV2GI_MASK                                                   0x00f00000
#define PHY_ANALOG_RXTX_B0_RXTX4_AICCAPDIV2GI_GET(x)                                 (((x) & 0x00f00000) >> 20)
#define PHY_ANALOG_RXTX_B0_RXTX4_AICCAPDIV2GI_SET(x)                                 (((x) << 20) & 0x00f00000)
#define PHY_ANALOG_RXTX_B0_RXTX4_TXSWEN_OVR_MSB                                                              24
#define PHY_ANALOG_RXTX_B0_RXTX4_TXSWEN_OVR_LSB                                                              24
#define PHY_ANALOG_RXTX_B0_RXTX4_TXSWEN_OVR_MASK                                                     0x01000000
#define PHY_ANALOG_RXTX_B0_RXTX4_TXSWEN_OVR_GET(x)                                   (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_RXTX_B0_RXTX4_TXSWEN_OVR_SET(x)                                   (((x) << 24) & 0x01000000)
#define PHY_ANALOG_RXTX_B0_RXTX4_TXSWEN_MSB                                                                  25
#define PHY_ANALOG_RXTX_B0_RXTX4_TXSWEN_LSB                                                                  25
#define PHY_ANALOG_RXTX_B0_RXTX4_TXSWEN_MASK                                                         0x02000000
#define PHY_ANALOG_RXTX_B0_RXTX4_TXSWEN_GET(x)                                       (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_RXTX_B0_RXTX4_TXSWEN_SET(x)                                       (((x) << 25) & 0x02000000)
#define PHY_ANALOG_RXTX_B0_RXTX4_THERMON_MSB                                                                 28
#define PHY_ANALOG_RXTX_B0_RXTX4_THERMON_LSB                                                                 28
#define PHY_ANALOG_RXTX_B0_RXTX4_THERMON_MASK                                                        0x10000000
#define PHY_ANALOG_RXTX_B0_RXTX4_THERMON_GET(x)                                      (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_RXTX_B0_RXTX4_THERMON_SET(x)                                      (((x) << 28) & 0x10000000)
#define PHY_ANALOG_RXTX_B0_RXTX4_THERMON_OVR_MSB                                                             29
#define PHY_ANALOG_RXTX_B0_RXTX4_THERMON_OVR_LSB                                                             29
#define PHY_ANALOG_RXTX_B0_RXTX4_THERMON_OVR_MASK                                                    0x20000000
#define PHY_ANALOG_RXTX_B0_RXTX4_THERMON_OVR_GET(x)                                  (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_RXTX_B0_RXTX4_THERMON_OVR_SET(x)                                  (((x) << 29) & 0x20000000)
#define PHY_ANALOG_RXTX_B0_RXTX4_XLNA_STRENGTH_MSB                                                           31
#define PHY_ANALOG_RXTX_B0_RXTX4_XLNA_STRENGTH_LSB                                                           30
#define PHY_ANALOG_RXTX_B0_RXTX4_XLNA_STRENGTH_MASK                                                  0xc0000000
#define PHY_ANALOG_RXTX_B0_RXTX4_XLNA_STRENGTH_GET(x)                                (((x) & 0xc0000000) >> 30)
#define PHY_ANALOG_RXTX_B0_RXTX4_XLNA_STRENGTH_SET(x)                                (((x) << 30) & 0xc0000000)

/* macros for rxtx_b0_RXTX5 */
#define PHY_ANALOG_RXTX_B0_RXTX5_ADDRESS                                                             0x00000110
#define PHY_ANALOG_RXTX_B0_RXTX5_OFFSET                                                              0x00000110
#define PHY_ANALOG_RXTX_B0_RXTX5_RESERVED5_MSB                                                               19
#define PHY_ANALOG_RXTX_B0_RXTX5_RESERVED5_LSB                                                                0
#define PHY_ANALOG_RXTX_B0_RXTX5_RESERVED5_MASK                                                      0x000fffff
#define PHY_ANALOG_RXTX_B0_RXTX5_RESERVED5_GET(x)                                     (((x) & 0x000fffff) >> 0)
#define PHY_ANALOG_RXTX_B0_RXTX5_RESERVED5_SET(x)                                     (((x) << 0) & 0x000fffff)
#define PHY_ANALOG_RXTX_B0_RXTX5_BBREPLACE_EN_MSB                                                            20
#define PHY_ANALOG_RXTX_B0_RXTX5_BBREPLACE_EN_LSB                                                            20
#define PHY_ANALOG_RXTX_B0_RXTX5_BBREPLACE_EN_MASK                                                   0x00100000
#define PHY_ANALOG_RXTX_B0_RXTX5_BBREPLACE_EN_GET(x)                                 (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_RXTX_B0_RXTX5_BBREPLACE_EN_SET(x)                                 (((x) << 20) & 0x00100000)
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTQ_ON_MSB                                                                21
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTQ_ON_LSB                                                                21
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTQ_ON_MASK                                                       0x00200000
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTQ_ON_GET(x)                                     (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTQ_ON_SET(x)                                     (((x) << 21) & 0x00200000)
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTI_ON_MSB                                                                22
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTI_ON_LSB                                                                22
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTI_ON_MASK                                                       0x00400000
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTI_ON_GET(x)                                     (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTI_ON_SET(x)                                     (((x) << 22) & 0x00400000)
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTIQ_BUFEN_MSB                                                            23
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTIQ_BUFEN_LSB                                                            23
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTIQ_BUFEN_MASK                                                   0x00800000
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTIQ_BUFEN_GET(x)                                 (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTIQ_BUFEN_SET(x)                                 (((x) << 23) & 0x00800000)
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTIQ_RSEL_MSB                                                             24
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTIQ_RSEL_LSB                                                             24
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTIQ_RSEL_MASK                                                    0x01000000
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTIQ_RSEL_GET(x)                                  (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_RXTX_B0_RXTX5_TESTIQ_RSEL_SET(x)                                  (((x) << 24) & 0x01000000)
#define PHY_ANALOG_RXTX_B0_RXTX5_AIC_LOADCHANNEL_MSB                                                         25
#define PHY_ANALOG_RXTX_B0_RXTX5_AIC_LOADCHANNEL_LSB                                                         25
#define PHY_ANALOG_RXTX_B0_RXTX5_AIC_LOADCHANNEL_MASK                                                0x02000000
#define PHY_ANALOG_RXTX_B0_RXTX5_AIC_LOADCHANNEL_GET(x)                              (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_RXTX_B0_RXTX5_AIC_LOADCHANNEL_SET(x)                              (((x) << 25) & 0x02000000)
#define PHY_ANALOG_RXTX_B0_RXTX5_AIC_CHANOVR_MSB                                                             27
#define PHY_ANALOG_RXTX_B0_RXTX5_AIC_CHANOVR_LSB                                                             26
#define PHY_ANALOG_RXTX_B0_RXTX5_AIC_CHANOVR_MASK                                                    0x0c000000
#define PHY_ANALOG_RXTX_B0_RXTX5_AIC_CHANOVR_GET(x)                                  (((x) & 0x0c000000) >> 26)
#define PHY_ANALOG_RXTX_B0_RXTX5_AIC_CHANOVR_SET(x)                                  (((x) << 26) & 0x0c000000)
#define PHY_ANALOG_RXTX_B0_RXTX5_AICSTBY_MSB                                                                 28
#define PHY_ANALOG_RXTX_B0_RXTX5_AICSTBY_LSB                                                                 28
#define PHY_ANALOG_RXTX_B0_RXTX5_AICSTBY_MASK                                                        0x10000000
#define PHY_ANALOG_RXTX_B0_RXTX5_AICSTBY_GET(x)                                      (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_RXTX_B0_RXTX5_AICSTBY_SET(x)                                      (((x) << 28) & 0x10000000)
#define PHY_ANALOG_RXTX_B0_RXTX5_AICON_MSB                                                                   29
#define PHY_ANALOG_RXTX_B0_RXTX5_AICON_LSB                                                                   29
#define PHY_ANALOG_RXTX_B0_RXTX5_AICON_MASK                                                          0x20000000
#define PHY_ANALOG_RXTX_B0_RXTX5_AICON_GET(x)                                        (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_RXTX_B0_RXTX5_AICON_SET(x)                                        (((x) << 29) & 0x20000000)
#define PHY_ANALOG_RXTX_B0_RXTX5_AICLOCAL_MODE_MSB                                                           30
#define PHY_ANALOG_RXTX_B0_RXTX5_AICLOCAL_MODE_LSB                                                           30
#define PHY_ANALOG_RXTX_B0_RXTX5_AICLOCAL_MODE_MASK                                                  0x40000000
#define PHY_ANALOG_RXTX_B0_RXTX5_AICLOCAL_MODE_GET(x)                                (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_RXTX_B0_RXTX5_AICLOCAL_MODE_SET(x)                                (((x) << 30) & 0x40000000)
#define PHY_ANALOG_RXTX_B0_RXTX5_AICGMHP_MSB                                                                 31
#define PHY_ANALOG_RXTX_B0_RXTX5_AICGMHP_LSB                                                                 31
#define PHY_ANALOG_RXTX_B0_RXTX5_AICGMHP_MASK                                                        0x80000000
#define PHY_ANALOG_RXTX_B0_RXTX5_AICGMHP_GET(x)                                      (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXTX_B0_RXTX5_AICGMHP_SET(x)                                      (((x) << 31) & 0x80000000)

/* macros for bb_b0_BB1 */
#define PHY_ANALOG_BB_B0_BB1_ADDRESS                                                                 0x00000140
#define PHY_ANALOG_BB_B0_BB1_OFFSET                                                                  0x00000140
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD2_MSB                                                                  0
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD2_LSB                                                                  0
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD2_MASK                                                        0x00000001
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD2_GET(x)                                       (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD2_SET(x)                                       (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD2_OVR_MSB                                                              1
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD2_OVR_LSB                                                              1
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD2_OVR_MASK                                                    0x00000002
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD2_OVR_GET(x)                                   (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD2_OVR_SET(x)                                   (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD1_MSB                                                                  2
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD1_LSB                                                                  2
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD1_MASK                                                        0x00000004
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD1_GET(x)                                       (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD1_SET(x)                                       (((x) << 2) & 0x00000004)
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD1_OVR_MSB                                                              3
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD1_OVR_LSB                                                              3
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD1_OVR_MASK                                                    0x00000008
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD1_OVR_GET(x)                                   (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_BB_B0_BB1_PWD_BIQUAD1_OVR_SET(x)                                   (((x) << 3) & 0x00000008)
#define PHY_ANALOG_BB_B0_BB1_PWD_OSDAC_MSB                                                                    4
#define PHY_ANALOG_BB_B0_BB1_PWD_OSDAC_LSB                                                                    4
#define PHY_ANALOG_BB_B0_BB1_PWD_OSDAC_MASK                                                          0x00000010
#define PHY_ANALOG_BB_B0_BB1_PWD_OSDAC_GET(x)                                         (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B0_BB1_PWD_OSDAC_SET(x)                                         (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B0_BB1_PWD_OSDAC_OVR_MSB                                                                5
#define PHY_ANALOG_BB_B0_BB1_PWD_OSDAC_OVR_LSB                                                                5
#define PHY_ANALOG_BB_B0_BB1_PWD_OSDAC_OVR_MASK                                                      0x00000020
#define PHY_ANALOG_BB_B0_BB1_PWD_OSDAC_OVR_GET(x)                                     (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B0_BB1_PWD_OSDAC_OVR_SET(x)                                     (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B0_BB1_PWD_V2I_MSB                                                                      6
#define PHY_ANALOG_BB_B0_BB1_PWD_V2I_LSB                                                                      6
#define PHY_ANALOG_BB_B0_BB1_PWD_V2I_MASK                                                            0x00000040
#define PHY_ANALOG_BB_B0_BB1_PWD_V2I_GET(x)                                           (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B0_BB1_PWD_V2I_SET(x)                                           (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B0_BB1_PWD_V2I_OVR_MSB                                                                  7
#define PHY_ANALOG_BB_B0_BB1_PWD_V2I_OVR_LSB                                                                  7
#define PHY_ANALOG_BB_B0_BB1_PWD_V2I_OVR_MASK                                                        0x00000080
#define PHY_ANALOG_BB_B0_BB1_PWD_V2I_OVR_GET(x)                                       (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B0_BB1_PWD_V2I_OVR_SET(x)                                       (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B0_BB1_PWD_RCFILT_MSB                                                                   8
#define PHY_ANALOG_BB_B0_BB1_PWD_RCFILT_LSB                                                                   8
#define PHY_ANALOG_BB_B0_BB1_PWD_RCFILT_MASK                                                         0x00000100
#define PHY_ANALOG_BB_B0_BB1_PWD_RCFILT_GET(x)                                        (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B0_BB1_PWD_RCFILT_SET(x)                                        (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B0_BB1_PWD_RCFILT_OVR_MSB                                                               9
#define PHY_ANALOG_BB_B0_BB1_PWD_RCFILT_OVR_LSB                                                               9
#define PHY_ANALOG_BB_B0_BB1_PWD_RCFILT_OVR_MASK                                                     0x00000200
#define PHY_ANALOG_BB_B0_BB1_PWD_RCFILT_OVR_GET(x)                                    (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B0_BB1_PWD_RCFILT_OVR_SET(x)                                    (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B0_BB1_CMSEL2_MSB                                                                      12
#define PHY_ANALOG_BB_B0_BB1_CMSEL2_LSB                                                                      10
#define PHY_ANALOG_BB_B0_BB1_CMSEL2_MASK                                                             0x00001c00
#define PHY_ANALOG_BB_B0_BB1_CMSEL2_GET(x)                                           (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_BB_B0_BB1_CMSEL2_SET(x)                                           (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_BB_B0_BB1_CMSEL1_MSB                                                                      15
#define PHY_ANALOG_BB_B0_BB1_CMSEL1_LSB                                                                      13
#define PHY_ANALOG_BB_B0_BB1_CMSEL1_MASK                                                             0x0000e000
#define PHY_ANALOG_BB_B0_BB1_CMSEL1_GET(x)                                           (((x) & 0x0000e000) >> 13)
#define PHY_ANALOG_BB_B0_BB1_CMSEL1_SET(x)                                           (((x) << 13) & 0x0000e000)
#define PHY_ANALOG_BB_B0_BB1_ATBSEL_MSB                                                                      18
#define PHY_ANALOG_BB_B0_BB1_ATBSEL_LSB                                                                      16
#define PHY_ANALOG_BB_B0_BB1_ATBSEL_MASK                                                             0x00070000
#define PHY_ANALOG_BB_B0_BB1_ATBSEL_GET(x)                                           (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_BB_B0_BB1_ATBSEL_SET(x)                                           (((x) << 16) & 0x00070000)
#define PHY_ANALOG_BB_B0_BB1_OFSTCORRI2VQ_MSB                                                                23
#define PHY_ANALOG_BB_B0_BB1_OFSTCORRI2VQ_LSB                                                                19
#define PHY_ANALOG_BB_B0_BB1_OFSTCORRI2VQ_MASK                                                       0x00f80000
#define PHY_ANALOG_BB_B0_BB1_OFSTCORRI2VQ_GET(x)                                     (((x) & 0x00f80000) >> 19)
#define PHY_ANALOG_BB_B0_BB1_OFSTCORRI2VQ_SET(x)                                     (((x) << 19) & 0x00f80000)
#define PHY_ANALOG_BB_B0_BB1_OFSTCORRI2VI_MSB                                                                28
#define PHY_ANALOG_BB_B0_BB1_OFSTCORRI2VI_LSB                                                                24
#define PHY_ANALOG_BB_B0_BB1_OFSTCORRI2VI_MASK                                                       0x1f000000
#define PHY_ANALOG_BB_B0_BB1_OFSTCORRI2VI_GET(x)                                     (((x) & 0x1f000000) >> 24)
#define PHY_ANALOG_BB_B0_BB1_OFSTCORRI2VI_SET(x)                                     (((x) << 24) & 0x1f000000)
#define PHY_ANALOG_BB_B0_BB1_LOCALOFFSET_MSB                                                                 29
#define PHY_ANALOG_BB_B0_BB1_LOCALOFFSET_LSB                                                                 29
#define PHY_ANALOG_BB_B0_BB1_LOCALOFFSET_MASK                                                        0x20000000
#define PHY_ANALOG_BB_B0_BB1_LOCALOFFSET_GET(x)                                      (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B0_BB1_LOCALOFFSET_SET(x)                                      (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B0_BB1_RANGE_OSDAC_MSB                                                                 31
#define PHY_ANALOG_BB_B0_BB1_RANGE_OSDAC_LSB                                                                 30
#define PHY_ANALOG_BB_B0_BB1_RANGE_OSDAC_MASK                                                        0xc0000000
#define PHY_ANALOG_BB_B0_BB1_RANGE_OSDAC_GET(x)                                      (((x) & 0xc0000000) >> 30)
#define PHY_ANALOG_BB_B0_BB1_RANGE_OSDAC_SET(x)                                      (((x) << 30) & 0xc0000000)

/* macros for bb_b0_BB2 */
#define PHY_ANALOG_BB_B0_BB2_ADDRESS                                                                 0x00000144
#define PHY_ANALOG_BB_B0_BB2_OFFSET                                                                  0x00000144
#define PHY_ANALOG_BB_B0_BB2_SEL_TEST_MSB                                                                     5
#define PHY_ANALOG_BB_B0_BB2_SEL_TEST_LSB                                                                     0
#define PHY_ANALOG_BB_B0_BB2_SEL_TEST_MASK                                                           0x0000003f
#define PHY_ANALOG_BB_B0_BB2_SEL_TEST_GET(x)                                          (((x) & 0x0000003f) >> 0)
#define PHY_ANALOG_BB_B0_BB2_SEL_TEST_SET(x)                                          (((x) << 0) & 0x0000003f)
#define PHY_ANALOG_BB_B0_BB2_FLIP_ADC_STR_CLK_MSB                                                             6
#define PHY_ANALOG_BB_B0_BB2_FLIP_ADC_STR_CLK_LSB                                                             6
#define PHY_ANALOG_BB_B0_BB2_FLIP_ADC_STR_CLK_MASK                                                   0x00000040
#define PHY_ANALOG_BB_B0_BB2_FLIP_ADC_STR_CLK_GET(x)                                  (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B0_BB2_FLIP_ADC_STR_CLK_SET(x)                                  (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B0_BB2_BTCPUPLL_CLKBUFDRVSTR_MSB                                                        8
#define PHY_ANALOG_BB_B0_BB2_BTCPUPLL_CLKBUFDRVSTR_LSB                                                        7
#define PHY_ANALOG_BB_B0_BB2_BTCPUPLL_CLKBUFDRVSTR_MASK                                              0x00000180
#define PHY_ANALOG_BB_B0_BB2_BTCPUPLL_CLKBUFDRVSTR_GET(x)                             (((x) & 0x00000180) >> 7)
#define PHY_ANALOG_BB_B0_BB2_BTCPUPLL_CLKBUFDRVSTR_SET(x)                             (((x) << 7) & 0x00000180)
#define PHY_ANALOG_BB_B0_BB2_DAC_CLK_INV_MSB                                                                  9
#define PHY_ANALOG_BB_B0_BB2_DAC_CLK_INV_LSB                                                                  9
#define PHY_ANALOG_BB_B0_BB2_DAC_CLK_INV_MASK                                                        0x00000200
#define PHY_ANALOG_BB_B0_BB2_DAC_CLK_INV_GET(x)                                       (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B0_BB2_DAC_CLK_INV_SET(x)                                       (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B0_BB2_REMOVECAP_RCFILT_MSB                                                            10
#define PHY_ANALOG_BB_B0_BB2_REMOVECAP_RCFILT_LSB                                                            10
#define PHY_ANALOG_BB_B0_BB2_REMOVECAP_RCFILT_MASK                                                   0x00000400
#define PHY_ANALOG_BB_B0_BB2_REMOVECAP_RCFILT_GET(x)                                 (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B0_BB2_REMOVECAP_RCFILT_SET(x)                                 (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B0_BB2_REMOVECAP_RCFILT_OVR_MSB                                                        11
#define PHY_ANALOG_BB_B0_BB2_REMOVECAP_RCFILT_OVR_LSB                                                        11
#define PHY_ANALOG_BB_B0_BB2_REMOVECAP_RCFILT_OVR_MASK                                               0x00000800
#define PHY_ANALOG_BB_B0_BB2_REMOVECAP_RCFILT_OVR_GET(x)                             (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B0_BB2_REMOVECAP_RCFILT_OVR_SET(x)                             (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B0_BB2_FNOTCH_MSB                                                                      15
#define PHY_ANALOG_BB_B0_BB2_FNOTCH_LSB                                                                      12
#define PHY_ANALOG_BB_B0_BB2_FNOTCH_MASK                                                             0x0000f000
#define PHY_ANALOG_BB_B0_BB2_FNOTCH_GET(x)                                           (((x) & 0x0000f000) >> 12)
#define PHY_ANALOG_BB_B0_BB2_FNOTCH_SET(x)                                           (((x) << 12) & 0x0000f000)
#define PHY_ANALOG_BB_B0_BB2_FNOTCH_OVR_MSB                                                                  16
#define PHY_ANALOG_BB_B0_BB2_FNOTCH_OVR_LSB                                                                  16
#define PHY_ANALOG_BB_B0_BB2_FNOTCH_OVR_MASK                                                         0x00010000
#define PHY_ANALOG_BB_B0_BB2_FNOTCH_OVR_GET(x)                                       (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_BB_B0_BB2_FNOTCH_OVR_SET(x)                                       (((x) << 16) & 0x00010000)
#define PHY_ANALOG_BB_B0_BB2_FILTERFC_MSB                                                                    21
#define PHY_ANALOG_BB_B0_BB2_FILTERFC_LSB                                                                    17
#define PHY_ANALOG_BB_B0_BB2_FILTERFC_MASK                                                           0x003e0000
#define PHY_ANALOG_BB_B0_BB2_FILTERFC_GET(x)                                         (((x) & 0x003e0000) >> 17)
#define PHY_ANALOG_BB_B0_BB2_FILTERFC_SET(x)                                         (((x) << 17) & 0x003e0000)
#define PHY_ANALOG_BB_B0_BB2_FILTERFC_OVR_MSB                                                                22
#define PHY_ANALOG_BB_B0_BB2_FILTERFC_OVR_LSB                                                                22
#define PHY_ANALOG_BB_B0_BB2_FILTERFC_OVR_MASK                                                       0x00400000
#define PHY_ANALOG_BB_B0_BB2_FILTERFC_OVR_GET(x)                                     (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B0_BB2_FILTERFC_OVR_SET(x)                                     (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B0_BB2_DAC2V2I_EN_MSB                                                                  23
#define PHY_ANALOG_BB_B0_BB2_DAC2V2I_EN_LSB                                                                  23
#define PHY_ANALOG_BB_B0_BB2_DAC2V2I_EN_MASK                                                         0x00800000
#define PHY_ANALOG_BB_B0_BB2_DAC2V2I_EN_GET(x)                                       (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B0_BB2_DAC2V2I_EN_SET(x)                                       (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B0_BB2_BQ2V2I_EN_MSB                                                                   24
#define PHY_ANALOG_BB_B0_BB2_BQ2V2I_EN_LSB                                                                   24
#define PHY_ANALOG_BB_B0_BB2_BQ2V2I_EN_MASK                                                          0x01000000
#define PHY_ANALOG_BB_B0_BB2_BQ2V2I_EN_GET(x)                                        (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B0_BB2_BQ2V2I_EN_SET(x)                                        (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B0_BB2_BYPASSBQ1_EN_MSB                                                                25
#define PHY_ANALOG_BB_B0_BB2_BYPASSBQ1_EN_LSB                                                                25
#define PHY_ANALOG_BB_B0_BB2_BYPASSBQ1_EN_MASK                                                       0x02000000
#define PHY_ANALOG_BB_B0_BB2_BYPASSBQ1_EN_GET(x)                                     (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B0_BB2_BYPASSBQ1_EN_SET(x)                                     (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B0_BB2_NOTCHON_MSB                                                                     26
#define PHY_ANALOG_BB_B0_BB2_NOTCHON_LSB                                                                     26
#define PHY_ANALOG_BB_B0_BB2_NOTCHON_MASK                                                            0x04000000
#define PHY_ANALOG_BB_B0_BB2_NOTCHON_GET(x)                                          (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B0_BB2_NOTCHON_SET(x)                                          (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B0_BB2_BQ2RXOUT_EN_MSB                                                                 27
#define PHY_ANALOG_BB_B0_BB2_BQ2RXOUT_EN_LSB                                                                 27
#define PHY_ANALOG_BB_B0_BB2_BQ2RXOUT_EN_MASK                                                        0x08000000
#define PHY_ANALOG_BB_B0_BB2_BQ2RXOUT_EN_GET(x)                                      (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B0_BB2_BQ2RXOUT_EN_SET(x)                                      (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B0_BB2_RC2RXOUT_EN_MSB                                                                 28
#define PHY_ANALOG_BB_B0_BB2_RC2RXOUT_EN_LSB                                                                 28
#define PHY_ANALOG_BB_B0_BB2_RC2RXOUT_EN_MASK                                                        0x10000000
#define PHY_ANALOG_BB_B0_BB2_RC2RXOUT_EN_GET(x)                                      (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B0_BB2_RC2RXOUT_EN_SET(x)                                      (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B0_BB2_RC2BQ1_EN_MSB                                                                   29
#define PHY_ANALOG_BB_B0_BB2_RC2BQ1_EN_LSB                                                                   29
#define PHY_ANALOG_BB_B0_BB2_RC2BQ1_EN_MASK                                                          0x20000000
#define PHY_ANALOG_BB_B0_BB2_RC2BQ1_EN_GET(x)                                        (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B0_BB2_RC2BQ1_EN_SET(x)                                        (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B0_BB2_RXIN2RC_EN_MSB                                                                  30
#define PHY_ANALOG_BB_B0_BB2_RXIN2RC_EN_LSB                                                                  30
#define PHY_ANALOG_BB_B0_BB2_RXIN2RC_EN_MASK                                                         0x40000000
#define PHY_ANALOG_BB_B0_BB2_RXIN2RC_EN_GET(x)                                       (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B0_BB2_RXIN2RC_EN_SET(x)                                       (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B0_BB2_SWITCH_OVERRIDE_MSB                                                             31
#define PHY_ANALOG_BB_B0_BB2_SWITCH_OVERRIDE_LSB                                                             31
#define PHY_ANALOG_BB_B0_BB2_SWITCH_OVERRIDE_MASK                                                    0x80000000
#define PHY_ANALOG_BB_B0_BB2_SWITCH_OVERRIDE_GET(x)                                  (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B0_BB2_SWITCH_OVERRIDE_SET(x)                                  (((x) << 31) & 0x80000000)

/* macros for bb_b0_BB3 */
#define PHY_ANALOG_BB_B0_BB3_ADDRESS                                                                 0x00000148
#define PHY_ANALOG_BB_B0_BB3_OFFSET                                                                  0x00000148
#define PHY_ANALOG_BB_B0_BB3_PWD_BB_BIAS_OVR_MSB                                                              0
#define PHY_ANALOG_BB_B0_BB3_PWD_BB_BIAS_OVR_LSB                                                              0
#define PHY_ANALOG_BB_B0_BB3_PWD_BB_BIAS_OVR_MASK                                                    0x00000001
#define PHY_ANALOG_BB_B0_BB3_PWD_BB_BIAS_OVR_GET(x)                                   (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B0_BB3_PWD_BB_BIAS_OVR_SET(x)                                   (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B0_BB3_DOUBLE_RCFILT_CURR_MSB                                                           1
#define PHY_ANALOG_BB_B0_BB3_DOUBLE_RCFILT_CURR_LSB                                                           1
#define PHY_ANALOG_BB_B0_BB3_DOUBLE_RCFILT_CURR_MASK                                                 0x00000002
#define PHY_ANALOG_BB_B0_BB3_DOUBLE_RCFILT_CURR_GET(x)                                (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B0_BB3_DOUBLE_RCFILT_CURR_SET(x)                                (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B0_BB3_ADC_COMPBIAS_MSB                                                                 3
#define PHY_ANALOG_BB_B0_BB3_ADC_COMPBIAS_LSB                                                                 2
#define PHY_ANALOG_BB_B0_BB3_ADC_COMPBIAS_MASK                                                       0x0000000c
#define PHY_ANALOG_BB_B0_BB3_ADC_COMPBIAS_GET(x)                                      (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_BB_B0_BB3_ADC_COMPBIAS_SET(x)                                      (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_BB_B0_BB3_SEL_OFST_READBK_MSB                                                              5
#define PHY_ANALOG_BB_B0_BB3_SEL_OFST_READBK_LSB                                                              4
#define PHY_ANALOG_BB_B0_BB3_SEL_OFST_READBK_MASK                                                    0x00000030
#define PHY_ANALOG_BB_B0_BB3_SEL_OFST_READBK_GET(x)                                   (((x) & 0x00000030) >> 4)
#define PHY_ANALOG_BB_B0_BB3_SEL_OFST_READBK_SET(x)                                   (((x) << 4) & 0x00000030)
#define PHY_ANALOG_BB_B0_BB3_TX_FILTERFC_MSB                                                                 10
#define PHY_ANALOG_BB_B0_BB3_TX_FILTERFC_LSB                                                                  6
#define PHY_ANALOG_BB_B0_BB3_TX_FILTERFC_MASK                                                        0x000007c0
#define PHY_ANALOG_BB_B0_BB3_TX_FILTERFC_GET(x)                                       (((x) & 0x000007c0) >> 6)
#define PHY_ANALOG_BB_B0_BB3_TX_FILTERFC_SET(x)                                       (((x) << 6) & 0x000007c0)
#define PHY_ANALOG_BB_B0_BB3_RX_FILTERFC_MSB                                                                 15
#define PHY_ANALOG_BB_B0_BB3_RX_FILTERFC_LSB                                                                 11
#define PHY_ANALOG_BB_B0_BB3_RX_FILTERFC_MASK                                                        0x0000f800
#define PHY_ANALOG_BB_B0_BB3_RX_FILTERFC_GET(x)                                      (((x) & 0x0000f800) >> 11)
#define PHY_ANALOG_BB_B0_BB3_RX_FILTERFC_SET(x)                                      (((x) << 11) & 0x0000f800)
#define PHY_ANALOG_BB_B0_BB3_FILTERFC_MSB                                                                    20
#define PHY_ANALOG_BB_B0_BB3_FILTERFC_LSB                                                                    16
#define PHY_ANALOG_BB_B0_BB3_FILTERFC_MASK                                                           0x001f0000
#define PHY_ANALOG_BB_B0_BB3_FILTERFC_GET(x)                                         (((x) & 0x001f0000) >> 16)
#define PHY_ANALOG_BB_B0_BB3_OFSTCORRI2VQ_MSB                                                                25
#define PHY_ANALOG_BB_B0_BB3_OFSTCORRI2VQ_LSB                                                                21
#define PHY_ANALOG_BB_B0_BB3_OFSTCORRI2VQ_MASK                                                       0x03e00000
#define PHY_ANALOG_BB_B0_BB3_OFSTCORRI2VQ_GET(x)                                     (((x) & 0x03e00000) >> 21)
#define PHY_ANALOG_BB_B0_BB3_OFSTCORRI2VI_MSB                                                                30
#define PHY_ANALOG_BB_B0_BB3_OFSTCORRI2VI_LSB                                                                26
#define PHY_ANALOG_BB_B0_BB3_OFSTCORRI2VI_MASK                                                       0x7c000000
#define PHY_ANALOG_BB_B0_BB3_OFSTCORRI2VI_GET(x)                                     (((x) & 0x7c000000) >> 26)
#define PHY_ANALOG_BB_B0_BB3_PLL704EN_MSB                                                                    31
#define PHY_ANALOG_BB_B0_BB3_PLL704EN_LSB                                                                    31
#define PHY_ANALOG_BB_B0_BB3_PLL704EN_MASK                                                           0x80000000
#define PHY_ANALOG_BB_B0_BB3_PLL704EN_GET(x)                                         (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B0_BB3_PLL704EN_SET(x)                                         (((x) << 31) & 0x80000000)

/* macros for bb_b0_BB4 */
#define PHY_ANALOG_BB_B0_BB4_ADDRESS                                                                 0x0000014c
#define PHY_ANALOG_BB_B0_BB4_OFFSET                                                                  0x0000014c
#define PHY_ANALOG_BB_B0_BB4_ADC_COMP_RESET_MSB                                                               0
#define PHY_ANALOG_BB_B0_BB4_ADC_COMP_RESET_LSB                                                               0
#define PHY_ANALOG_BB_B0_BB4_ADC_COMP_RESET_MASK                                                     0x00000001
#define PHY_ANALOG_BB_B0_BB4_ADC_COMP_RESET_GET(x)                                    (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B0_BB4_ADC_COMP_RESET_SET(x)                                    (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B0_BB4_ADC_INC_DELAYBIAS_MSB                                                            1
#define PHY_ANALOG_BB_B0_BB4_ADC_INC_DELAYBIAS_LSB                                                            1
#define PHY_ANALOG_BB_B0_BB4_ADC_INC_DELAYBIAS_MASK                                                  0x00000002
#define PHY_ANALOG_BB_B0_BB4_ADC_INC_DELAYBIAS_GET(x)                                 (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B0_BB4_ADC_INC_DELAYBIAS_SET(x)                                 (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B0_BB4_ADC_DEC_DELAYBIAS_MSB                                                            3
#define PHY_ANALOG_BB_B0_BB4_ADC_DEC_DELAYBIAS_LSB                                                            2
#define PHY_ANALOG_BB_B0_BB4_ADC_DEC_DELAYBIAS_MASK                                                  0x0000000c
#define PHY_ANALOG_BB_B0_BB4_ADC_DEC_DELAYBIAS_GET(x)                                 (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_BB_B0_BB4_ADC_DEC_DELAYBIAS_SET(x)                                 (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_BB_B0_BB4_TX_NOTCH_HALFBW_MSB                                                              4
#define PHY_ANALOG_BB_B0_BB4_TX_NOTCH_HALFBW_LSB                                                              4
#define PHY_ANALOG_BB_B0_BB4_TX_NOTCH_HALFBW_MASK                                                    0x00000010
#define PHY_ANALOG_BB_B0_BB4_TX_NOTCH_HALFBW_GET(x)                                   (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B0_BB4_TX_NOTCH_HALFBW_SET(x)                                   (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B0_BB4_TX_REMOVECAP_RCFILT_MSB                                                          5
#define PHY_ANALOG_BB_B0_BB4_TX_REMOVECAP_RCFILT_LSB                                                          5
#define PHY_ANALOG_BB_B0_BB4_TX_REMOVECAP_RCFILT_MASK                                                0x00000020
#define PHY_ANALOG_BB_B0_BB4_TX_REMOVECAP_RCFILT_GET(x)                               (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B0_BB4_TX_REMOVECAP_RCFILT_SET(x)                               (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_BIQUAD2_MSB                                                               6
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_BIQUAD2_LSB                                                               6
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_BIQUAD2_MASK                                                     0x00000040
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_BIQUAD2_GET(x)                                    (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_BIQUAD2_SET(x)                                    (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_BIQUAD1_MSB                                                               7
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_BIQUAD1_LSB                                                               7
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_BIQUAD1_MASK                                                     0x00000080
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_BIQUAD1_GET(x)                                    (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_BIQUAD1_SET(x)                                    (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_V2I_MSB                                                                   8
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_V2I_LSB                                                                   8
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_V2I_MASK                                                         0x00000100
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_V2I_GET(x)                                        (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_V2I_SET(x)                                        (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_RCFILT_MSB                                                                9
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_RCFILT_LSB                                                                9
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_RCFILT_MASK                                                      0x00000200
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_RCFILT_GET(x)                                     (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B0_BB4_TX_PWD_RCFILT_SET(x)                                     (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B0_BB4_TX_DAC2V2I_EN_MSB                                                               10
#define PHY_ANALOG_BB_B0_BB4_TX_DAC2V2I_EN_LSB                                                               10
#define PHY_ANALOG_BB_B0_BB4_TX_DAC2V2I_EN_MASK                                                      0x00000400
#define PHY_ANALOG_BB_B0_BB4_TX_DAC2V2I_EN_GET(x)                                    (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B0_BB4_TX_DAC2V2I_EN_SET(x)                                    (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B0_BB4_TX_BQ2V2I_EN_MSB                                                                11
#define PHY_ANALOG_BB_B0_BB4_TX_BQ2V2I_EN_LSB                                                                11
#define PHY_ANALOG_BB_B0_BB4_TX_BQ2V2I_EN_MASK                                                       0x00000800
#define PHY_ANALOG_BB_B0_BB4_TX_BQ2V2I_EN_GET(x)                                     (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B0_BB4_TX_BQ2V2I_EN_SET(x)                                     (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B0_BB4_TX_BYPASSBQ1_EN_MSB                                                             12
#define PHY_ANALOG_BB_B0_BB4_TX_BYPASSBQ1_EN_LSB                                                             12
#define PHY_ANALOG_BB_B0_BB4_TX_BYPASSBQ1_EN_MASK                                                    0x00001000
#define PHY_ANALOG_BB_B0_BB4_TX_BYPASSBQ1_EN_GET(x)                                  (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_BB_B0_BB4_TX_BYPASSBQ1_EN_SET(x)                                  (((x) << 12) & 0x00001000)
#define PHY_ANALOG_BB_B0_BB4_TX_NOTCHON_MSB                                                                  13
#define PHY_ANALOG_BB_B0_BB4_TX_NOTCHON_LSB                                                                  13
#define PHY_ANALOG_BB_B0_BB4_TX_NOTCHON_MASK                                                         0x00002000
#define PHY_ANALOG_BB_B0_BB4_TX_NOTCHON_GET(x)                                       (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_BB_B0_BB4_TX_NOTCHON_SET(x)                                       (((x) << 13) & 0x00002000)
#define PHY_ANALOG_BB_B0_BB4_TX_BQ2RXOUT_EN_MSB                                                              14
#define PHY_ANALOG_BB_B0_BB4_TX_BQ2RXOUT_EN_LSB                                                              14
#define PHY_ANALOG_BB_B0_BB4_TX_BQ2RXOUT_EN_MASK                                                     0x00004000
#define PHY_ANALOG_BB_B0_BB4_TX_BQ2RXOUT_EN_GET(x)                                   (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_BB_B0_BB4_TX_BQ2RXOUT_EN_SET(x)                                   (((x) << 14) & 0x00004000)
#define PHY_ANALOG_BB_B0_BB4_TX_RC2RXOUT_EN_MSB                                                              15
#define PHY_ANALOG_BB_B0_BB4_TX_RC2RXOUT_EN_LSB                                                              15
#define PHY_ANALOG_BB_B0_BB4_TX_RC2RXOUT_EN_MASK                                                     0x00008000
#define PHY_ANALOG_BB_B0_BB4_TX_RC2RXOUT_EN_GET(x)                                   (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_BB_B0_BB4_TX_RC2RXOUT_EN_SET(x)                                   (((x) << 15) & 0x00008000)
#define PHY_ANALOG_BB_B0_BB4_TX_RC2BQ1_EN_MSB                                                                16
#define PHY_ANALOG_BB_B0_BB4_TX_RC2BQ1_EN_LSB                                                                16
#define PHY_ANALOG_BB_B0_BB4_TX_RC2BQ1_EN_MASK                                                       0x00010000
#define PHY_ANALOG_BB_B0_BB4_TX_RC2BQ1_EN_GET(x)                                     (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_BB_B0_BB4_TX_RC2BQ1_EN_SET(x)                                     (((x) << 16) & 0x00010000)
#define PHY_ANALOG_BB_B0_BB4_TX_RXIN2RC_EN_MSB                                                               17
#define PHY_ANALOG_BB_B0_BB4_TX_RXIN2RC_EN_LSB                                                               17
#define PHY_ANALOG_BB_B0_BB4_TX_RXIN2RC_EN_MASK                                                      0x00020000
#define PHY_ANALOG_BB_B0_BB4_TX_RXIN2RC_EN_GET(x)                                    (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_BB_B0_BB4_TX_RXIN2RC_EN_SET(x)                                    (((x) << 17) & 0x00020000)
#define PHY_ANALOG_BB_B0_BB4_RX_NOTCH_HALFBW_MSB                                                             18
#define PHY_ANALOG_BB_B0_BB4_RX_NOTCH_HALFBW_LSB                                                             18
#define PHY_ANALOG_BB_B0_BB4_RX_NOTCH_HALFBW_MASK                                                    0x00040000
#define PHY_ANALOG_BB_B0_BB4_RX_NOTCH_HALFBW_GET(x)                                  (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_BB_B0_BB4_RX_NOTCH_HALFBW_SET(x)                                  (((x) << 18) & 0x00040000)
#define PHY_ANALOG_BB_B0_BB4_RX_REMOVECAP_RCFILT_MSB                                                         19
#define PHY_ANALOG_BB_B0_BB4_RX_REMOVECAP_RCFILT_LSB                                                         19
#define PHY_ANALOG_BB_B0_BB4_RX_REMOVECAP_RCFILT_MASK                                                0x00080000
#define PHY_ANALOG_BB_B0_BB4_RX_REMOVECAP_RCFILT_GET(x)                              (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_BB_B0_BB4_RX_REMOVECAP_RCFILT_SET(x)                              (((x) << 19) & 0x00080000)
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_BIQUAD2_MSB                                                              20
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_BIQUAD2_LSB                                                              20
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_BIQUAD2_MASK                                                     0x00100000
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_BIQUAD2_GET(x)                                   (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_BIQUAD2_SET(x)                                   (((x) << 20) & 0x00100000)
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_BIQUAD1_MSB                                                              21
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_BIQUAD1_LSB                                                              21
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_BIQUAD1_MASK                                                     0x00200000
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_BIQUAD1_GET(x)                                   (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_BIQUAD1_SET(x)                                   (((x) << 21) & 0x00200000)
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_V2I_MSB                                                                  22
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_V2I_LSB                                                                  22
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_V2I_MASK                                                         0x00400000
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_V2I_GET(x)                                       (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_V2I_SET(x)                                       (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_RCFILT_MSB                                                               23
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_RCFILT_LSB                                                               23
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_RCFILT_MASK                                                      0x00800000
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_RCFILT_GET(x)                                    (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B0_BB4_RX_PWD_RCFILT_SET(x)                                    (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B0_BB4_RX_DAC2V2I_EN_MSB                                                               24
#define PHY_ANALOG_BB_B0_BB4_RX_DAC2V2I_EN_LSB                                                               24
#define PHY_ANALOG_BB_B0_BB4_RX_DAC2V2I_EN_MASK                                                      0x01000000
#define PHY_ANALOG_BB_B0_BB4_RX_DAC2V2I_EN_GET(x)                                    (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B0_BB4_RX_DAC2V2I_EN_SET(x)                                    (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B0_BB4_RX_BQ2V2I_EN_MSB                                                                25
#define PHY_ANALOG_BB_B0_BB4_RX_BQ2V2I_EN_LSB                                                                25
#define PHY_ANALOG_BB_B0_BB4_RX_BQ2V2I_EN_MASK                                                       0x02000000
#define PHY_ANALOG_BB_B0_BB4_RX_BQ2V2I_EN_GET(x)                                     (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B0_BB4_RX_BQ2V2I_EN_SET(x)                                     (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B0_BB4_RX_BYPASSBQ1_EN_MSB                                                             26
#define PHY_ANALOG_BB_B0_BB4_RX_BYPASSBQ1_EN_LSB                                                             26
#define PHY_ANALOG_BB_B0_BB4_RX_BYPASSBQ1_EN_MASK                                                    0x04000000
#define PHY_ANALOG_BB_B0_BB4_RX_BYPASSBQ1_EN_GET(x)                                  (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B0_BB4_RX_BYPASSBQ1_EN_SET(x)                                  (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B0_BB4_RX_NOTCHON_MSB                                                                  27
#define PHY_ANALOG_BB_B0_BB4_RX_NOTCHON_LSB                                                                  27
#define PHY_ANALOG_BB_B0_BB4_RX_NOTCHON_MASK                                                         0x08000000
#define PHY_ANALOG_BB_B0_BB4_RX_NOTCHON_GET(x)                                       (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B0_BB4_RX_NOTCHON_SET(x)                                       (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B0_BB4_RX_BQ2RXOUT_EN_MSB                                                              28
#define PHY_ANALOG_BB_B0_BB4_RX_BQ2RXOUT_EN_LSB                                                              28
#define PHY_ANALOG_BB_B0_BB4_RX_BQ2RXOUT_EN_MASK                                                     0x10000000
#define PHY_ANALOG_BB_B0_BB4_RX_BQ2RXOUT_EN_GET(x)                                   (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B0_BB4_RX_BQ2RXOUT_EN_SET(x)                                   (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B0_BB4_RX_RC2RXOUT_EN_MSB                                                              29
#define PHY_ANALOG_BB_B0_BB4_RX_RC2RXOUT_EN_LSB                                                              29
#define PHY_ANALOG_BB_B0_BB4_RX_RC2RXOUT_EN_MASK                                                     0x20000000
#define PHY_ANALOG_BB_B0_BB4_RX_RC2RXOUT_EN_GET(x)                                   (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B0_BB4_RX_RC2RXOUT_EN_SET(x)                                   (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B0_BB4_RX_RC2BQ1_EN_MSB                                                                30
#define PHY_ANALOG_BB_B0_BB4_RX_RC2BQ1_EN_LSB                                                                30
#define PHY_ANALOG_BB_B0_BB4_RX_RC2BQ1_EN_MASK                                                       0x40000000
#define PHY_ANALOG_BB_B0_BB4_RX_RC2BQ1_EN_GET(x)                                     (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B0_BB4_RX_RC2BQ1_EN_SET(x)                                     (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B0_BB4_RX_RXIN2RC_EN_MSB                                                               31
#define PHY_ANALOG_BB_B0_BB4_RX_RXIN2RC_EN_LSB                                                               31
#define PHY_ANALOG_BB_B0_BB4_RX_RXIN2RC_EN_MASK                                                      0x80000000
#define PHY_ANALOG_BB_B0_BB4_RX_RXIN2RC_EN_GET(x)                                    (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B0_BB4_RX_RXIN2RC_EN_SET(x)                                    (((x) << 31) & 0x80000000)

/* macros for bb_b0_BB5 */
#define PHY_ANALOG_BB_B0_BB5_ADDRESS                                                                 0x00000150
#define PHY_ANALOG_BB_B0_BB5_OFFSET                                                                  0x00000150
#define PHY_ANALOG_BB_B0_BB5_ADC_SWAP_MSB                                                                     0
#define PHY_ANALOG_BB_B0_BB5_ADC_SWAP_LSB                                                                     0
#define PHY_ANALOG_BB_B0_BB5_ADC_SWAP_MASK                                                           0x00000001
#define PHY_ANALOG_BB_B0_BB5_ADC_SWAP_GET(x)                                          (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B0_BB5_ADC_SWAP_SET(x)                                          (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B0_BB5_ADC_REFINC_MSB                                                                   1
#define PHY_ANALOG_BB_B0_BB5_ADC_REFINC_LSB                                                                   1
#define PHY_ANALOG_BB_B0_BB5_ADC_REFINC_MASK                                                         0x00000002
#define PHY_ANALOG_BB_B0_BB5_ADC_REFINC_GET(x)                                        (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B0_BB5_ADC_REFINC_SET(x)                                        (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B0_BB5_ADC_REFBIAS_MSB                                                                  3
#define PHY_ANALOG_BB_B0_BB5_ADC_REFBIAS_LSB                                                                  2
#define PHY_ANALOG_BB_B0_BB5_ADC_REFBIAS_MASK                                                        0x0000000c
#define PHY_ANALOG_BB_B0_BB5_ADC_REFBIAS_GET(x)                                       (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_BB_B0_BB5_ADC_REFBIAS_SET(x)                                       (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_BB_B0_BB5_CALTX_NOTCH_HALFBW_MSB                                                           4
#define PHY_ANALOG_BB_B0_BB5_CALTX_NOTCH_HALFBW_LSB                                                           4
#define PHY_ANALOG_BB_B0_BB5_CALTX_NOTCH_HALFBW_MASK                                                 0x00000010
#define PHY_ANALOG_BB_B0_BB5_CALTX_NOTCH_HALFBW_GET(x)                                (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B0_BB5_CALTX_NOTCH_HALFBW_SET(x)                                (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B0_BB5_CALTX_REMOVECAP_RCFILT_MSB                                                       5
#define PHY_ANALOG_BB_B0_BB5_CALTX_REMOVECAP_RCFILT_LSB                                                       5
#define PHY_ANALOG_BB_B0_BB5_CALTX_REMOVECAP_RCFILT_MASK                                             0x00000020
#define PHY_ANALOG_BB_B0_BB5_CALTX_REMOVECAP_RCFILT_GET(x)                            (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B0_BB5_CALTX_REMOVECAP_RCFILT_SET(x)                            (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_BIQUAD2_MSB                                                            6
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_BIQUAD2_LSB                                                            6
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_BIQUAD2_MASK                                                  0x00000040
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_BIQUAD2_GET(x)                                 (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_BIQUAD2_SET(x)                                 (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_BIQUAD1_MSB                                                            7
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_BIQUAD1_LSB                                                            7
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_BIQUAD1_MASK                                                  0x00000080
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_BIQUAD1_GET(x)                                 (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_BIQUAD1_SET(x)                                 (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_V2I_MSB                                                                8
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_V2I_LSB                                                                8
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_V2I_MASK                                                      0x00000100
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_V2I_GET(x)                                     (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_V2I_SET(x)                                     (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_RCFILT_MSB                                                             9
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_RCFILT_LSB                                                             9
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_RCFILT_MASK                                                   0x00000200
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_RCFILT_GET(x)                                  (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B0_BB5_CALTX_PWD_RCFILT_SET(x)                                  (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B0_BB5_CALTX_DAC2V2I_EN_MSB                                                            10
#define PHY_ANALOG_BB_B0_BB5_CALTX_DAC2V2I_EN_LSB                                                            10
#define PHY_ANALOG_BB_B0_BB5_CALTX_DAC2V2I_EN_MASK                                                   0x00000400
#define PHY_ANALOG_BB_B0_BB5_CALTX_DAC2V2I_EN_GET(x)                                 (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B0_BB5_CALTX_DAC2V2I_EN_SET(x)                                 (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B0_BB5_CALTX_BQ2V2I_EN_MSB                                                             11
#define PHY_ANALOG_BB_B0_BB5_CALTX_BQ2V2I_EN_LSB                                                             11
#define PHY_ANALOG_BB_B0_BB5_CALTX_BQ2V2I_EN_MASK                                                    0x00000800
#define PHY_ANALOG_BB_B0_BB5_CALTX_BQ2V2I_EN_GET(x)                                  (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B0_BB5_CALTX_BQ2V2I_EN_SET(x)                                  (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B0_BB5_CALTX_BYPASSBQ1_EN_MSB                                                          12
#define PHY_ANALOG_BB_B0_BB5_CALTX_BYPASSBQ1_EN_LSB                                                          12
#define PHY_ANALOG_BB_B0_BB5_CALTX_BYPASSBQ1_EN_MASK                                                 0x00001000
#define PHY_ANALOG_BB_B0_BB5_CALTX_BYPASSBQ1_EN_GET(x)                               (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_BB_B0_BB5_CALTX_BYPASSBQ1_EN_SET(x)                               (((x) << 12) & 0x00001000)
#define PHY_ANALOG_BB_B0_BB5_CALTX_NOTCHON_MSB                                                               13
#define PHY_ANALOG_BB_B0_BB5_CALTX_NOTCHON_LSB                                                               13
#define PHY_ANALOG_BB_B0_BB5_CALTX_NOTCHON_MASK                                                      0x00002000
#define PHY_ANALOG_BB_B0_BB5_CALTX_NOTCHON_GET(x)                                    (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_BB_B0_BB5_CALTX_NOTCHON_SET(x)                                    (((x) << 13) & 0x00002000)
#define PHY_ANALOG_BB_B0_BB5_CALTX_BQ2RXOUT_EN_MSB                                                           14
#define PHY_ANALOG_BB_B0_BB5_CALTX_BQ2RXOUT_EN_LSB                                                           14
#define PHY_ANALOG_BB_B0_BB5_CALTX_BQ2RXOUT_EN_MASK                                                  0x00004000
#define PHY_ANALOG_BB_B0_BB5_CALTX_BQ2RXOUT_EN_GET(x)                                (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_BB_B0_BB5_CALTX_BQ2RXOUT_EN_SET(x)                                (((x) << 14) & 0x00004000)
#define PHY_ANALOG_BB_B0_BB5_CALTX_RC2RXOUT_EN_MSB                                                           15
#define PHY_ANALOG_BB_B0_BB5_CALTX_RC2RXOUT_EN_LSB                                                           15
#define PHY_ANALOG_BB_B0_BB5_CALTX_RC2RXOUT_EN_MASK                                                  0x00008000
#define PHY_ANALOG_BB_B0_BB5_CALTX_RC2RXOUT_EN_GET(x)                                (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_BB_B0_BB5_CALTX_RC2RXOUT_EN_SET(x)                                (((x) << 15) & 0x00008000)
#define PHY_ANALOG_BB_B0_BB5_CALTX_RC2BQ1_EN_MSB                                                             16
#define PHY_ANALOG_BB_B0_BB5_CALTX_RC2BQ1_EN_LSB                                                             16
#define PHY_ANALOG_BB_B0_BB5_CALTX_RC2BQ1_EN_MASK                                                    0x00010000
#define PHY_ANALOG_BB_B0_BB5_CALTX_RC2BQ1_EN_GET(x)                                  (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_BB_B0_BB5_CALTX_RC2BQ1_EN_SET(x)                                  (((x) << 16) & 0x00010000)
#define PHY_ANALOG_BB_B0_BB5_CALTX_RXIN2RC_EN_MSB                                                            17
#define PHY_ANALOG_BB_B0_BB5_CALTX_RXIN2RC_EN_LSB                                                            17
#define PHY_ANALOG_BB_B0_BB5_CALTX_RXIN2RC_EN_MASK                                                   0x00020000
#define PHY_ANALOG_BB_B0_BB5_CALTX_RXIN2RC_EN_GET(x)                                 (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_BB_B0_BB5_CALTX_RXIN2RC_EN_SET(x)                                 (((x) << 17) & 0x00020000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_NOTCH_HALFBW_MSB                                                          18
#define PHY_ANALOG_BB_B0_BB5_CALRX_NOTCH_HALFBW_LSB                                                          18
#define PHY_ANALOG_BB_B0_BB5_CALRX_NOTCH_HALFBW_MASK                                                 0x00040000
#define PHY_ANALOG_BB_B0_BB5_CALRX_NOTCH_HALFBW_GET(x)                               (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_BB_B0_BB5_CALRX_NOTCH_HALFBW_SET(x)                               (((x) << 18) & 0x00040000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_REMOVECAP_RCFILT_MSB                                                      19
#define PHY_ANALOG_BB_B0_BB5_CALRX_REMOVECAP_RCFILT_LSB                                                      19
#define PHY_ANALOG_BB_B0_BB5_CALRX_REMOVECAP_RCFILT_MASK                                             0x00080000
#define PHY_ANALOG_BB_B0_BB5_CALRX_REMOVECAP_RCFILT_GET(x)                           (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_BB_B0_BB5_CALRX_REMOVECAP_RCFILT_SET(x)                           (((x) << 19) & 0x00080000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_BIQUAD2_MSB                                                           20
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_BIQUAD2_LSB                                                           20
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_BIQUAD2_MASK                                                  0x00100000
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_BIQUAD2_GET(x)                                (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_BIQUAD2_SET(x)                                (((x) << 20) & 0x00100000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_BIQUAD1_MSB                                                           21
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_BIQUAD1_LSB                                                           21
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_BIQUAD1_MASK                                                  0x00200000
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_BIQUAD1_GET(x)                                (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_BIQUAD1_SET(x)                                (((x) << 21) & 0x00200000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_V2I_MSB                                                               22
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_V2I_LSB                                                               22
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_V2I_MASK                                                      0x00400000
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_V2I_GET(x)                                    (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_V2I_SET(x)                                    (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_RCFILT_MSB                                                            23
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_RCFILT_LSB                                                            23
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_RCFILT_MASK                                                   0x00800000
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_RCFILT_GET(x)                                 (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B0_BB5_CALRX_PWD_RCFILT_SET(x)                                 (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_DAC2V2I_EN_MSB                                                            24
#define PHY_ANALOG_BB_B0_BB5_CALRX_DAC2V2I_EN_LSB                                                            24
#define PHY_ANALOG_BB_B0_BB5_CALRX_DAC2V2I_EN_MASK                                                   0x01000000
#define PHY_ANALOG_BB_B0_BB5_CALRX_DAC2V2I_EN_GET(x)                                 (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B0_BB5_CALRX_DAC2V2I_EN_SET(x)                                 (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_BQ2V2I_EN_MSB                                                             25
#define PHY_ANALOG_BB_B0_BB5_CALRX_BQ2V2I_EN_LSB                                                             25
#define PHY_ANALOG_BB_B0_BB5_CALRX_BQ2V2I_EN_MASK                                                    0x02000000
#define PHY_ANALOG_BB_B0_BB5_CALRX_BQ2V2I_EN_GET(x)                                  (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B0_BB5_CALRX_BQ2V2I_EN_SET(x)                                  (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_BYPASSBQ1_EN_MSB                                                          26
#define PHY_ANALOG_BB_B0_BB5_CALRX_BYPASSBQ1_EN_LSB                                                          26
#define PHY_ANALOG_BB_B0_BB5_CALRX_BYPASSBQ1_EN_MASK                                                 0x04000000
#define PHY_ANALOG_BB_B0_BB5_CALRX_BYPASSBQ1_EN_GET(x)                               (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B0_BB5_CALRX_BYPASSBQ1_EN_SET(x)                               (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_NOTCHON_MSB                                                               27
#define PHY_ANALOG_BB_B0_BB5_CALRX_NOTCHON_LSB                                                               27
#define PHY_ANALOG_BB_B0_BB5_CALRX_NOTCHON_MASK                                                      0x08000000
#define PHY_ANALOG_BB_B0_BB5_CALRX_NOTCHON_GET(x)                                    (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B0_BB5_CALRX_NOTCHON_SET(x)                                    (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_BQ2RXOUT_EN_MSB                                                           28
#define PHY_ANALOG_BB_B0_BB5_CALRX_BQ2RXOUT_EN_LSB                                                           28
#define PHY_ANALOG_BB_B0_BB5_CALRX_BQ2RXOUT_EN_MASK                                                  0x10000000
#define PHY_ANALOG_BB_B0_BB5_CALRX_BQ2RXOUT_EN_GET(x)                                (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B0_BB5_CALRX_BQ2RXOUT_EN_SET(x)                                (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_RC2RXOUT_EN_MSB                                                           29
#define PHY_ANALOG_BB_B0_BB5_CALRX_RC2RXOUT_EN_LSB                                                           29
#define PHY_ANALOG_BB_B0_BB5_CALRX_RC2RXOUT_EN_MASK                                                  0x20000000
#define PHY_ANALOG_BB_B0_BB5_CALRX_RC2RXOUT_EN_GET(x)                                (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B0_BB5_CALRX_RC2RXOUT_EN_SET(x)                                (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_RC2BQ1_EN_MSB                                                             30
#define PHY_ANALOG_BB_B0_BB5_CALRX_RC2BQ1_EN_LSB                                                             30
#define PHY_ANALOG_BB_B0_BB5_CALRX_RC2BQ1_EN_MASK                                                    0x40000000
#define PHY_ANALOG_BB_B0_BB5_CALRX_RC2BQ1_EN_GET(x)                                  (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B0_BB5_CALRX_RC2BQ1_EN_SET(x)                                  (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B0_BB5_CALRX_RXIN2RC_EN_MSB                                                            31
#define PHY_ANALOG_BB_B0_BB5_CALRX_RXIN2RC_EN_LSB                                                            31
#define PHY_ANALOG_BB_B0_BB5_CALRX_RXIN2RC_EN_MASK                                                   0x80000000
#define PHY_ANALOG_BB_B0_BB5_CALRX_RXIN2RC_EN_GET(x)                                 (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B0_BB5_CALRX_RXIN2RC_EN_SET(x)                                 (((x) << 31) & 0x80000000)

/* macros for bb_b0_BB6 */
#define PHY_ANALOG_BB_B0_BB6_ADDRESS                                                                 0x00000154
#define PHY_ANALOG_BB_B0_BB6_OFFSET                                                                  0x00000154
#define PHY_ANALOG_BB_B0_BB6_DRV_STR_MSB                                                                      2
#define PHY_ANALOG_BB_B0_BB6_DRV_STR_LSB                                                                      0
#define PHY_ANALOG_BB_B0_BB6_DRV_STR_MASK                                                            0x00000007
#define PHY_ANALOG_BB_B0_BB6_DRV_STR_GET(x)                                           (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_BB_B0_BB6_DRV_STR_SET(x)                                           (((x) << 0) & 0x00000007)
#define PHY_ANALOG_BB_B0_BB6_PWD_BB_BIAS_MSB                                                                  3
#define PHY_ANALOG_BB_B0_BB6_PWD_BB_BIAS_LSB                                                                  3
#define PHY_ANALOG_BB_B0_BB6_PWD_BB_BIAS_MASK                                                        0x00000008
#define PHY_ANALOG_BB_B0_BB6_PWD_BB_BIAS_GET(x)                                       (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_BB_B0_BB6_PWD_BB_BIAS_SET(x)                                       (((x) << 3) & 0x00000008)
#define PHY_ANALOG_BB_B0_BB6_CALFC_NOTCH_HALFBW_MSB                                                           4
#define PHY_ANALOG_BB_B0_BB6_CALFC_NOTCH_HALFBW_LSB                                                           4
#define PHY_ANALOG_BB_B0_BB6_CALFC_NOTCH_HALFBW_MASK                                                 0x00000010
#define PHY_ANALOG_BB_B0_BB6_CALFC_NOTCH_HALFBW_GET(x)                                (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B0_BB6_CALFC_NOTCH_HALFBW_SET(x)                                (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B0_BB6_CALFC_REMOVECAP_RCFILT_MSB                                                       5
#define PHY_ANALOG_BB_B0_BB6_CALFC_REMOVECAP_RCFILT_LSB                                                       5
#define PHY_ANALOG_BB_B0_BB6_CALFC_REMOVECAP_RCFILT_MASK                                             0x00000020
#define PHY_ANALOG_BB_B0_BB6_CALFC_REMOVECAP_RCFILT_GET(x)                            (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B0_BB6_CALFC_REMOVECAP_RCFILT_SET(x)                            (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_BIQUAD2_MSB                                                            6
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_BIQUAD2_LSB                                                            6
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_BIQUAD2_MASK                                                  0x00000040
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_BIQUAD2_GET(x)                                 (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_BIQUAD2_SET(x)                                 (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_BIQUAD1_MSB                                                            7
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_BIQUAD1_LSB                                                            7
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_BIQUAD1_MASK                                                  0x00000080
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_BIQUAD1_GET(x)                                 (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_BIQUAD1_SET(x)                                 (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_V2I_MSB                                                                8
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_V2I_LSB                                                                8
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_V2I_MASK                                                      0x00000100
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_V2I_GET(x)                                     (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_V2I_SET(x)                                     (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_RCFILT_MSB                                                             9
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_RCFILT_LSB                                                             9
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_RCFILT_MASK                                                   0x00000200
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_RCFILT_GET(x)                                  (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B0_BB6_CALFC_PWD_RCFILT_SET(x)                                  (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B0_BB6_CALFC_DAC2V2I_EN_MSB                                                            10
#define PHY_ANALOG_BB_B0_BB6_CALFC_DAC2V2I_EN_LSB                                                            10
#define PHY_ANALOG_BB_B0_BB6_CALFC_DAC2V2I_EN_MASK                                                   0x00000400
#define PHY_ANALOG_BB_B0_BB6_CALFC_DAC2V2I_EN_GET(x)                                 (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B0_BB6_CALFC_DAC2V2I_EN_SET(x)                                 (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B0_BB6_CALFC_BQ2V2I_EN_MSB                                                             11
#define PHY_ANALOG_BB_B0_BB6_CALFC_BQ2V2I_EN_LSB                                                             11
#define PHY_ANALOG_BB_B0_BB6_CALFC_BQ2V2I_EN_MASK                                                    0x00000800
#define PHY_ANALOG_BB_B0_BB6_CALFC_BQ2V2I_EN_GET(x)                                  (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B0_BB6_CALFC_BQ2V2I_EN_SET(x)                                  (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B0_BB6_CALFC_BYPASSBQ1_EN_MSB                                                          12
#define PHY_ANALOG_BB_B0_BB6_CALFC_BYPASSBQ1_EN_LSB                                                          12
#define PHY_ANALOG_BB_B0_BB6_CALFC_BYPASSBQ1_EN_MASK                                                 0x00001000
#define PHY_ANALOG_BB_B0_BB6_CALFC_BYPASSBQ1_EN_GET(x)                               (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_BB_B0_BB6_CALFC_BYPASSBQ1_EN_SET(x)                               (((x) << 12) & 0x00001000)
#define PHY_ANALOG_BB_B0_BB6_CALFC_NOTCHON_MSB                                                               13
#define PHY_ANALOG_BB_B0_BB6_CALFC_NOTCHON_LSB                                                               13
#define PHY_ANALOG_BB_B0_BB6_CALFC_NOTCHON_MASK                                                      0x00002000
#define PHY_ANALOG_BB_B0_BB6_CALFC_NOTCHON_GET(x)                                    (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_BB_B0_BB6_CALFC_NOTCHON_SET(x)                                    (((x) << 13) & 0x00002000)
#define PHY_ANALOG_BB_B0_BB6_CALFC_BQ2RXOUT_EN_MSB                                                           14
#define PHY_ANALOG_BB_B0_BB6_CALFC_BQ2RXOUT_EN_LSB                                                           14
#define PHY_ANALOG_BB_B0_BB6_CALFC_BQ2RXOUT_EN_MASK                                                  0x00004000
#define PHY_ANALOG_BB_B0_BB6_CALFC_BQ2RXOUT_EN_GET(x)                                (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_BB_B0_BB6_CALFC_BQ2RXOUT_EN_SET(x)                                (((x) << 14) & 0x00004000)
#define PHY_ANALOG_BB_B0_BB6_CALFC_RC2RXOUT_EN_MSB                                                           15
#define PHY_ANALOG_BB_B0_BB6_CALFC_RC2RXOUT_EN_LSB                                                           15
#define PHY_ANALOG_BB_B0_BB6_CALFC_RC2RXOUT_EN_MASK                                                  0x00008000
#define PHY_ANALOG_BB_B0_BB6_CALFC_RC2RXOUT_EN_GET(x)                                (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_BB_B0_BB6_CALFC_RC2RXOUT_EN_SET(x)                                (((x) << 15) & 0x00008000)
#define PHY_ANALOG_BB_B0_BB6_CALFC_RC2BQ1_EN_MSB                                                             16
#define PHY_ANALOG_BB_B0_BB6_CALFC_RC2BQ1_EN_LSB                                                             16
#define PHY_ANALOG_BB_B0_BB6_CALFC_RC2BQ1_EN_MASK                                                    0x00010000
#define PHY_ANALOG_BB_B0_BB6_CALFC_RC2BQ1_EN_GET(x)                                  (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_BB_B0_BB6_CALFC_RC2BQ1_EN_SET(x)                                  (((x) << 16) & 0x00010000)
#define PHY_ANALOG_BB_B0_BB6_CALFC_RXIN2RC_EN_MSB                                                            17
#define PHY_ANALOG_BB_B0_BB6_CALFC_RXIN2RC_EN_LSB                                                            17
#define PHY_ANALOG_BB_B0_BB6_CALFC_RXIN2RC_EN_MASK                                                   0x00020000
#define PHY_ANALOG_BB_B0_BB6_CALFC_RXIN2RC_EN_GET(x)                                 (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_BB_B0_BB6_CALFC_RXIN2RC_EN_SET(x)                                 (((x) << 17) & 0x00020000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_NOTCH_HALFBW_MSB                                                          18
#define PHY_ANALOG_BB_B0_BB6_CALPA_NOTCH_HALFBW_LSB                                                          18
#define PHY_ANALOG_BB_B0_BB6_CALPA_NOTCH_HALFBW_MASK                                                 0x00040000
#define PHY_ANALOG_BB_B0_BB6_CALPA_NOTCH_HALFBW_GET(x)                               (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_BB_B0_BB6_CALPA_NOTCH_HALFBW_SET(x)                               (((x) << 18) & 0x00040000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_REMOVECAP_RCFILT_MSB                                                      19
#define PHY_ANALOG_BB_B0_BB6_CALPA_REMOVECAP_RCFILT_LSB                                                      19
#define PHY_ANALOG_BB_B0_BB6_CALPA_REMOVECAP_RCFILT_MASK                                             0x00080000
#define PHY_ANALOG_BB_B0_BB6_CALPA_REMOVECAP_RCFILT_GET(x)                           (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_BB_B0_BB6_CALPA_REMOVECAP_RCFILT_SET(x)                           (((x) << 19) & 0x00080000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_BIQUAD2_MSB                                                           20
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_BIQUAD2_LSB                                                           20
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_BIQUAD2_MASK                                                  0x00100000
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_BIQUAD2_GET(x)                                (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_BIQUAD2_SET(x)                                (((x) << 20) & 0x00100000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_BIQUAD1_MSB                                                           21
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_BIQUAD1_LSB                                                           21
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_BIQUAD1_MASK                                                  0x00200000
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_BIQUAD1_GET(x)                                (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_BIQUAD1_SET(x)                                (((x) << 21) & 0x00200000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_V2I_MSB                                                               22
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_V2I_LSB                                                               22
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_V2I_MASK                                                      0x00400000
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_V2I_GET(x)                                    (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_V2I_SET(x)                                    (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_RCFILT_MSB                                                            23
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_RCFILT_LSB                                                            23
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_RCFILT_MASK                                                   0x00800000
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_RCFILT_GET(x)                                 (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B0_BB6_CALPA_PWD_RCFILT_SET(x)                                 (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_DAC2V2I_EN_MSB                                                            24
#define PHY_ANALOG_BB_B0_BB6_CALPA_DAC2V2I_EN_LSB                                                            24
#define PHY_ANALOG_BB_B0_BB6_CALPA_DAC2V2I_EN_MASK                                                   0x01000000
#define PHY_ANALOG_BB_B0_BB6_CALPA_DAC2V2I_EN_GET(x)                                 (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B0_BB6_CALPA_DAC2V2I_EN_SET(x)                                 (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_BQ2V2I_EN_MSB                                                             25
#define PHY_ANALOG_BB_B0_BB6_CALPA_BQ2V2I_EN_LSB                                                             25
#define PHY_ANALOG_BB_B0_BB6_CALPA_BQ2V2I_EN_MASK                                                    0x02000000
#define PHY_ANALOG_BB_B0_BB6_CALPA_BQ2V2I_EN_GET(x)                                  (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B0_BB6_CALPA_BQ2V2I_EN_SET(x)                                  (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_BYPASSBQ1_EN_MSB                                                          26
#define PHY_ANALOG_BB_B0_BB6_CALPA_BYPASSBQ1_EN_LSB                                                          26
#define PHY_ANALOG_BB_B0_BB6_CALPA_BYPASSBQ1_EN_MASK                                                 0x04000000
#define PHY_ANALOG_BB_B0_BB6_CALPA_BYPASSBQ1_EN_GET(x)                               (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B0_BB6_CALPA_BYPASSBQ1_EN_SET(x)                               (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_NOTCHON_MSB                                                               27
#define PHY_ANALOG_BB_B0_BB6_CALPA_NOTCHON_LSB                                                               27
#define PHY_ANALOG_BB_B0_BB6_CALPA_NOTCHON_MASK                                                      0x08000000
#define PHY_ANALOG_BB_B0_BB6_CALPA_NOTCHON_GET(x)                                    (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B0_BB6_CALPA_NOTCHON_SET(x)                                    (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_BQ2RXOUT_EN_MSB                                                           28
#define PHY_ANALOG_BB_B0_BB6_CALPA_BQ2RXOUT_EN_LSB                                                           28
#define PHY_ANALOG_BB_B0_BB6_CALPA_BQ2RXOUT_EN_MASK                                                  0x10000000
#define PHY_ANALOG_BB_B0_BB6_CALPA_BQ2RXOUT_EN_GET(x)                                (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B0_BB6_CALPA_BQ2RXOUT_EN_SET(x)                                (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_RC2RXOUT_EN_MSB                                                           29
#define PHY_ANALOG_BB_B0_BB6_CALPA_RC2RXOUT_EN_LSB                                                           29
#define PHY_ANALOG_BB_B0_BB6_CALPA_RC2RXOUT_EN_MASK                                                  0x20000000
#define PHY_ANALOG_BB_B0_BB6_CALPA_RC2RXOUT_EN_GET(x)                                (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B0_BB6_CALPA_RC2RXOUT_EN_SET(x)                                (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_RC2BQ1_EN_MSB                                                             30
#define PHY_ANALOG_BB_B0_BB6_CALPA_RC2BQ1_EN_LSB                                                             30
#define PHY_ANALOG_BB_B0_BB6_CALPA_RC2BQ1_EN_MASK                                                    0x40000000
#define PHY_ANALOG_BB_B0_BB6_CALPA_RC2BQ1_EN_GET(x)                                  (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B0_BB6_CALPA_RC2BQ1_EN_SET(x)                                  (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B0_BB6_CALPA_RXIN2RC_EN_MSB                                                            31
#define PHY_ANALOG_BB_B0_BB6_CALPA_RXIN2RC_EN_LSB                                                            31
#define PHY_ANALOG_BB_B0_BB6_CALPA_RXIN2RC_EN_MASK                                                   0x80000000
#define PHY_ANALOG_BB_B0_BB6_CALPA_RXIN2RC_EN_GET(x)                                 (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B0_BB6_CALPA_RXIN2RC_EN_SET(x)                                 (((x) << 31) & 0x80000000)

/* macros for bb_b0_BB7 */
#define PHY_ANALOG_BB_B0_BB7_ADDRESS                                                                 0x00000158
#define PHY_ANALOG_BB_B0_BB7_OFFSET                                                                  0x00000158
#define PHY_ANALOG_BB_B0_BB7_LOWPWRLISTEN_MSB                                                                 0
#define PHY_ANALOG_BB_B0_BB7_LOWPWRLISTEN_LSB                                                                 0
#define PHY_ANALOG_BB_B0_BB7_LOWPWRLISTEN_MASK                                                       0x00000001
#define PHY_ANALOG_BB_B0_BB7_LOWPWRLISTEN_GET(x)                                      (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B0_BB7_LOWPWRLISTEN_SET(x)                                      (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B0_BB7_LOWPWRLISTEN_OVR_MSB                                                             1
#define PHY_ANALOG_BB_B0_BB7_LOWPWRLISTEN_OVR_LSB                                                             1
#define PHY_ANALOG_BB_B0_BB7_LOWPWRLISTEN_OVR_MASK                                                   0x00000002
#define PHY_ANALOG_BB_B0_BB7_LOWPWRLISTEN_OVR_GET(x)                                  (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B0_BB7_LOWPWRLISTEN_OVR_SET(x)                                  (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B0_BB7_DACFULLSCALE_MSB                                                                 2
#define PHY_ANALOG_BB_B0_BB7_DACFULLSCALE_LSB                                                                 2
#define PHY_ANALOG_BB_B0_BB7_DACFULLSCALE_MASK                                                       0x00000004
#define PHY_ANALOG_BB_B0_BB7_DACFULLSCALE_GET(x)                                      (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_BB_B0_BB7_DACFULLSCALE_SET(x)                                      (((x) << 2) & 0x00000004)
#define PHY_ANALOG_BB_B0_BB7_ADDACLOOPBACK_MSB                                                                3
#define PHY_ANALOG_BB_B0_BB7_ADDACLOOPBACK_LSB                                                                3
#define PHY_ANALOG_BB_B0_BB7_ADDACLOOPBACK_MASK                                                      0x00000008
#define PHY_ANALOG_BB_B0_BB7_ADDACLOOPBACK_GET(x)                                     (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_BB_B0_BB7_ADDACLOOPBACK_SET(x)                                     (((x) << 3) & 0x00000008)
#define PHY_ANALOG_BB_B0_BB7_ADCSHORT_OVR_MSB                                                                 4
#define PHY_ANALOG_BB_B0_BB7_ADCSHORT_OVR_LSB                                                                 4
#define PHY_ANALOG_BB_B0_BB7_ADCSHORT_OVR_MASK                                                       0x00000010
#define PHY_ANALOG_BB_B0_BB7_ADCSHORT_OVR_GET(x)                                      (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B0_BB7_ADCSHORT_OVR_SET(x)                                      (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B0_BB7_ADCSHORT_MSB                                                                     5
#define PHY_ANALOG_BB_B0_BB7_ADCSHORT_LSB                                                                     5
#define PHY_ANALOG_BB_B0_BB7_ADCSHORT_MASK                                                           0x00000020
#define PHY_ANALOG_BB_B0_BB7_ADCSHORT_GET(x)                                          (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B0_BB7_ADCSHORT_SET(x)                                          (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B0_BB7_LPRX_FILTERFC_OVR_MSB                                                            6
#define PHY_ANALOG_BB_B0_BB7_LPRX_FILTERFC_OVR_LSB                                                            6
#define PHY_ANALOG_BB_B0_BB7_LPRX_FILTERFC_OVR_MASK                                                  0x00000040
#define PHY_ANALOG_BB_B0_BB7_LPRX_FILTERFC_OVR_GET(x)                                 (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B0_BB7_LPRX_FILTERFC_OVR_SET(x)                                 (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B0_BB7_TX_FILTERFC_OVR_MSB                                                              7
#define PHY_ANALOG_BB_B0_BB7_TX_FILTERFC_OVR_LSB                                                              7
#define PHY_ANALOG_BB_B0_BB7_TX_FILTERFC_OVR_MASK                                                    0x00000080
#define PHY_ANALOG_BB_B0_BB7_TX_FILTERFC_OVR_GET(x)                                   (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B0_BB7_TX_FILTERFC_OVR_SET(x)                                   (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B0_BB7_RX_FILTERFC_OVR_MSB                                                              8
#define PHY_ANALOG_BB_B0_BB7_RX_FILTERFC_OVR_LSB                                                              8
#define PHY_ANALOG_BB_B0_BB7_RX_FILTERFC_OVR_MASK                                                    0x00000100
#define PHY_ANALOG_BB_B0_BB7_RX_FILTERFC_OVR_GET(x)                                   (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B0_BB7_RX_FILTERFC_OVR_SET(x)                                   (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B0_BB7_NOTCH_HALFBW_MSB                                                                 9
#define PHY_ANALOG_BB_B0_BB7_NOTCH_HALFBW_LSB                                                                 9
#define PHY_ANALOG_BB_B0_BB7_NOTCH_HALFBW_MASK                                                       0x00000200
#define PHY_ANALOG_BB_B0_BB7_NOTCH_HALFBW_GET(x)                                      (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B0_BB7_NOTCH_HALFBW_SET(x)                                      (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B0_BB7_PWD_OSDAC_CAL_MSB                                                               12
#define PHY_ANALOG_BB_B0_BB7_PWD_OSDAC_CAL_LSB                                                               10
#define PHY_ANALOG_BB_B0_BB7_PWD_OSDAC_CAL_MASK                                                      0x00001c00
#define PHY_ANALOG_BB_B0_BB7_PWD_OSDAC_CAL_GET(x)                                    (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_BB_B0_BB7_PWD_OSDAC_CAL_SET(x)                                    (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_BB_B0_BB7_LPRX_FILTERFC_MSB                                                               17
#define PHY_ANALOG_BB_B0_BB7_LPRX_FILTERFC_LSB                                                               13
#define PHY_ANALOG_BB_B0_BB7_LPRX_FILTERFC_MASK                                                      0x0003e000
#define PHY_ANALOG_BB_B0_BB7_LPRX_FILTERFC_GET(x)                                    (((x) & 0x0003e000) >> 13)
#define PHY_ANALOG_BB_B0_BB7_LPRX_FILTERFC_SET(x)                                    (((x) << 13) & 0x0003e000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_NOTCH_HALFBW_MSB                                                           18
#define PHY_ANALOG_BB_B0_BB7_LPRX_NOTCH_HALFBW_LSB                                                           18
#define PHY_ANALOG_BB_B0_BB7_LPRX_NOTCH_HALFBW_MASK                                                  0x00040000
#define PHY_ANALOG_BB_B0_BB7_LPRX_NOTCH_HALFBW_GET(x)                                (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_BB_B0_BB7_LPRX_NOTCH_HALFBW_SET(x)                                (((x) << 18) & 0x00040000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_REMOVECAP_RCFILT_MSB                                                       19
#define PHY_ANALOG_BB_B0_BB7_LPRX_REMOVECAP_RCFILT_LSB                                                       19
#define PHY_ANALOG_BB_B0_BB7_LPRX_REMOVECAP_RCFILT_MASK                                              0x00080000
#define PHY_ANALOG_BB_B0_BB7_LPRX_REMOVECAP_RCFILT_GET(x)                            (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_BB_B0_BB7_LPRX_REMOVECAP_RCFILT_SET(x)                            (((x) << 19) & 0x00080000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_BIQUAD2_MSB                                                            20
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_BIQUAD2_LSB                                                            20
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_BIQUAD2_MASK                                                   0x00100000
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_BIQUAD2_GET(x)                                 (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_BIQUAD2_SET(x)                                 (((x) << 20) & 0x00100000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_BIQUAD1_MSB                                                            21
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_BIQUAD1_LSB                                                            21
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_BIQUAD1_MASK                                                   0x00200000
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_BIQUAD1_GET(x)                                 (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_BIQUAD1_SET(x)                                 (((x) << 21) & 0x00200000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_V2I_MSB                                                                22
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_V2I_LSB                                                                22
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_V2I_MASK                                                       0x00400000
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_V2I_GET(x)                                     (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_V2I_SET(x)                                     (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_RCFILT_MSB                                                             23
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_RCFILT_LSB                                                             23
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_RCFILT_MASK                                                    0x00800000
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_RCFILT_GET(x)                                  (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B0_BB7_LPRX_PWD_RCFILT_SET(x)                                  (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_DAC2V2I_EN_MSB                                                             24
#define PHY_ANALOG_BB_B0_BB7_LPRX_DAC2V2I_EN_LSB                                                             24
#define PHY_ANALOG_BB_B0_BB7_LPRX_DAC2V2I_EN_MASK                                                    0x01000000
#define PHY_ANALOG_BB_B0_BB7_LPRX_DAC2V2I_EN_GET(x)                                  (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B0_BB7_LPRX_DAC2V2I_EN_SET(x)                                  (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_BQ2V2I_EN_MSB                                                              25
#define PHY_ANALOG_BB_B0_BB7_LPRX_BQ2V2I_EN_LSB                                                              25
#define PHY_ANALOG_BB_B0_BB7_LPRX_BQ2V2I_EN_MASK                                                     0x02000000
#define PHY_ANALOG_BB_B0_BB7_LPRX_BQ2V2I_EN_GET(x)                                   (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B0_BB7_LPRX_BQ2V2I_EN_SET(x)                                   (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_BYPASSBQ1_EN_MSB                                                           26
#define PHY_ANALOG_BB_B0_BB7_LPRX_BYPASSBQ1_EN_LSB                                                           26
#define PHY_ANALOG_BB_B0_BB7_LPRX_BYPASSBQ1_EN_MASK                                                  0x04000000
#define PHY_ANALOG_BB_B0_BB7_LPRX_BYPASSBQ1_EN_GET(x)                                (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B0_BB7_LPRX_BYPASSBQ1_EN_SET(x)                                (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_NOTCHON_MSB                                                                27
#define PHY_ANALOG_BB_B0_BB7_LPRX_NOTCHON_LSB                                                                27
#define PHY_ANALOG_BB_B0_BB7_LPRX_NOTCHON_MASK                                                       0x08000000
#define PHY_ANALOG_BB_B0_BB7_LPRX_NOTCHON_GET(x)                                     (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B0_BB7_LPRX_NOTCHON_SET(x)                                     (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_BQ2RXOUT_EN_MSB                                                            28
#define PHY_ANALOG_BB_B0_BB7_LPRX_BQ2RXOUT_EN_LSB                                                            28
#define PHY_ANALOG_BB_B0_BB7_LPRX_BQ2RXOUT_EN_MASK                                                   0x10000000
#define PHY_ANALOG_BB_B0_BB7_LPRX_BQ2RXOUT_EN_GET(x)                                 (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B0_BB7_LPRX_BQ2RXOUT_EN_SET(x)                                 (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_RC2RXOUT_EN_MSB                                                            29
#define PHY_ANALOG_BB_B0_BB7_LPRX_RC2RXOUT_EN_LSB                                                            29
#define PHY_ANALOG_BB_B0_BB7_LPRX_RC2RXOUT_EN_MASK                                                   0x20000000
#define PHY_ANALOG_BB_B0_BB7_LPRX_RC2RXOUT_EN_GET(x)                                 (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B0_BB7_LPRX_RC2RXOUT_EN_SET(x)                                 (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_RC2BQ1_EN_MSB                                                              30
#define PHY_ANALOG_BB_B0_BB7_LPRX_RC2BQ1_EN_LSB                                                              30
#define PHY_ANALOG_BB_B0_BB7_LPRX_RC2BQ1_EN_MASK                                                     0x40000000
#define PHY_ANALOG_BB_B0_BB7_LPRX_RC2BQ1_EN_GET(x)                                   (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B0_BB7_LPRX_RC2BQ1_EN_SET(x)                                   (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B0_BB7_LPRX_RXIN2RC_EN_MSB                                                             31
#define PHY_ANALOG_BB_B0_BB7_LPRX_RXIN2RC_EN_LSB                                                             31
#define PHY_ANALOG_BB_B0_BB7_LPRX_RXIN2RC_EN_MASK                                                    0x80000000
#define PHY_ANALOG_BB_B0_BB7_LPRX_RXIN2RC_EN_GET(x)                                  (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B0_BB7_LPRX_RXIN2RC_EN_SET(x)                                  (((x) << 31) & 0x80000000)

/* macros for bb_b0_BB8 */
#define PHY_ANALOG_BB_B0_BB8_ADDRESS                                                                 0x0000015c
#define PHY_ANALOG_BB_B0_BB8_OFFSET                                                                  0x0000015c
#define PHY_ANALOG_BB_B0_BB8_DACTERMRESSW_MSB                                                                 1
#define PHY_ANALOG_BB_B0_BB8_DACTERMRESSW_LSB                                                                 0
#define PHY_ANALOG_BB_B0_BB8_DACTERMRESSW_MASK                                                       0x00000003
#define PHY_ANALOG_BB_B0_BB8_DACTERMRESSW_GET(x)                                      (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_BB_B0_BB8_DACTERMRESSW_SET(x)                                      (((x) << 0) & 0x00000003)
#define PHY_ANALOG_BB_B0_BB8_ADC_CLK_SEL_MSB                                                                  3
#define PHY_ANALOG_BB_B0_BB8_ADC_CLK_SEL_LSB                                                                  2
#define PHY_ANALOG_BB_B0_BB8_ADC_CLK_SEL_MASK                                                        0x0000000c
#define PHY_ANALOG_BB_B0_BB8_ADC_CLK_SEL_GET(x)                                       (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_BB_B0_BB8_ADC_CLK_SEL_SET(x)                                       (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_BB_B0_BB8_DAC_CLK_SEL_MSB                                                                  4
#define PHY_ANALOG_BB_B0_BB8_DAC_CLK_SEL_LSB                                                                  4
#define PHY_ANALOG_BB_B0_BB8_DAC_CLK_SEL_MASK                                                        0x00000010
#define PHY_ANALOG_BB_B0_BB8_DAC_CLK_SEL_GET(x)                                       (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B0_BB8_DAC_CLK_SEL_SET(x)                                       (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B0_BB8_LOCAL_CLKMODAADDAC_MSB                                                           5
#define PHY_ANALOG_BB_B0_BB8_LOCAL_CLKMODAADDAC_LSB                                                           5
#define PHY_ANALOG_BB_B0_BB8_LOCAL_CLKMODAADDAC_MASK                                                 0x00000020
#define PHY_ANALOG_BB_B0_BB8_LOCAL_CLKMODAADDAC_GET(x)                                (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B0_BB8_LOCAL_CLKMODAADDAC_SET(x)                                (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B0_BB8_ADCCLKPWD_MSB                                                                    6
#define PHY_ANALOG_BB_B0_BB8_ADCCLKPWD_LSB                                                                    6
#define PHY_ANALOG_BB_B0_BB8_ADCCLKPWD_MASK                                                          0x00000040
#define PHY_ANALOG_BB_B0_BB8_ADCCLKPWD_GET(x)                                         (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B0_BB8_ADCCLKPWD_SET(x)                                         (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B0_BB8_ADCPWD_MSB                                                                       7
#define PHY_ANALOG_BB_B0_BB8_ADCPWD_LSB                                                                       7
#define PHY_ANALOG_BB_B0_BB8_ADCPWD_MASK                                                             0x00000080
#define PHY_ANALOG_BB_B0_BB8_ADCPWD_GET(x)                                            (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B0_BB8_ADCPWD_SET(x)                                            (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B0_BB8_LOCAL_ADCPWD_MSB                                                                 8
#define PHY_ANALOG_BB_B0_BB8_LOCAL_ADCPWD_LSB                                                                 8
#define PHY_ANALOG_BB_B0_BB8_LOCAL_ADCPWD_MASK                                                       0x00000100
#define PHY_ANALOG_BB_B0_BB8_LOCAL_ADCPWD_GET(x)                                      (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B0_BB8_LOCAL_ADCPWD_SET(x)                                      (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B0_BB8_DACCLKPWD_MSB                                                                    9
#define PHY_ANALOG_BB_B0_BB8_DACCLKPWD_LSB                                                                    9
#define PHY_ANALOG_BB_B0_BB8_DACCLKPWD_MASK                                                          0x00000200
#define PHY_ANALOG_BB_B0_BB8_DACCLKPWD_GET(x)                                         (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B0_BB8_DACCLKPWD_SET(x)                                         (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B0_BB8_DACPWD_MSB                                                                      10
#define PHY_ANALOG_BB_B0_BB8_DACPWD_LSB                                                                      10
#define PHY_ANALOG_BB_B0_BB8_DACPWD_MASK                                                             0x00000400
#define PHY_ANALOG_BB_B0_BB8_DACPWD_GET(x)                                           (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B0_BB8_DACPWD_SET(x)                                           (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B0_BB8_LOCAL_DACPWD_MSB                                                                11
#define PHY_ANALOG_BB_B0_BB8_LOCAL_DACPWD_LSB                                                                11
#define PHY_ANALOG_BB_B0_BB8_LOCAL_DACPWD_MASK                                                       0x00000800
#define PHY_ANALOG_BB_B0_BB8_LOCAL_DACPWD_GET(x)                                     (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B0_BB8_LOCAL_DACPWD_SET(x)                                     (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B0_BB8_INV_CLK320_ADDAC_MSB                                                            12
#define PHY_ANALOG_BB_B0_BB8_INV_CLK320_ADDAC_LSB                                                            12
#define PHY_ANALOG_BB_B0_BB8_INV_CLK320_ADDAC_MASK                                                   0x00001000
#define PHY_ANALOG_BB_B0_BB8_INV_CLK320_ADDAC_GET(x)                                 (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_BB_B0_BB8_INV_CLK320_ADDAC_SET(x)                                 (((x) << 12) & 0x00001000)
#define PHY_ANALOG_BB_B0_BB8_DACRSTB_MSB                                                                     13
#define PHY_ANALOG_BB_B0_BB8_DACRSTB_LSB                                                                     13
#define PHY_ANALOG_BB_B0_BB8_DACRSTB_MASK                                                            0x00002000
#define PHY_ANALOG_BB_B0_BB8_DACRSTB_GET(x)                                          (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_BB_B0_BB8_DACRSTB_SET(x)                                          (((x) << 13) & 0x00002000)
#define PHY_ANALOG_BB_B0_BB8_TXBB_GC_MSB                                                                     17
#define PHY_ANALOG_BB_B0_BB8_TXBB_GC_LSB                                                                     14
#define PHY_ANALOG_BB_B0_BB8_TXBB_GC_MASK                                                            0x0003c000
#define PHY_ANALOG_BB_B0_BB8_TXBB_GC_GET(x)                                          (((x) & 0x0003c000) >> 14)
#define PHY_ANALOG_BB_B0_BB8_TXBB_GC_SET(x)                                          (((x) << 14) & 0x0003c000)
#define PHY_ANALOG_BB_B0_BB8_TX6DB_BIQUAD2_MSB                                                               19
#define PHY_ANALOG_BB_B0_BB8_TX6DB_BIQUAD2_LSB                                                               18
#define PHY_ANALOG_BB_B0_BB8_TX6DB_BIQUAD2_MASK                                                      0x000c0000
#define PHY_ANALOG_BB_B0_BB8_TX6DB_BIQUAD2_GET(x)                                    (((x) & 0x000c0000) >> 18)
#define PHY_ANALOG_BB_B0_BB8_TX6DB_BIQUAD2_SET(x)                                    (((x) << 18) & 0x000c0000)
#define PHY_ANALOG_BB_B0_BB8_TX6DB_BIQUAD1_MSB                                                               21
#define PHY_ANALOG_BB_B0_BB8_TX6DB_BIQUAD1_LSB                                                               20
#define PHY_ANALOG_BB_B0_BB8_TX6DB_BIQUAD1_MASK                                                      0x00300000
#define PHY_ANALOG_BB_B0_BB8_TX6DB_BIQUAD1_GET(x)                                    (((x) & 0x00300000) >> 20)
#define PHY_ANALOG_BB_B0_BB8_TX6DB_BIQUAD1_SET(x)                                    (((x) << 20) & 0x00300000)
#define PHY_ANALOG_BB_B0_BB8_TX1DB_BIQUAD_MSB                                                                24
#define PHY_ANALOG_BB_B0_BB8_TX1DB_BIQUAD_LSB                                                                22
#define PHY_ANALOG_BB_B0_BB8_TX1DB_BIQUAD_MASK                                                       0x01c00000
#define PHY_ANALOG_BB_B0_BB8_TX1DB_BIQUAD_GET(x)                                     (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_BB_B0_BB8_TX1DB_BIQUAD_SET(x)                                     (((x) << 22) & 0x01c00000)
#define PHY_ANALOG_BB_B0_BB8_RX6DB_BIQUAD2_MSB                                                               26
#define PHY_ANALOG_BB_B0_BB8_RX6DB_BIQUAD2_LSB                                                               25
#define PHY_ANALOG_BB_B0_BB8_RX6DB_BIQUAD2_MASK                                                      0x06000000
#define PHY_ANALOG_BB_B0_BB8_RX6DB_BIQUAD2_GET(x)                                    (((x) & 0x06000000) >> 25)
#define PHY_ANALOG_BB_B0_BB8_RX6DB_BIQUAD2_SET(x)                                    (((x) << 25) & 0x06000000)
#define PHY_ANALOG_BB_B0_BB8_RX6DB_BIQUAD1_MSB                                                               28
#define PHY_ANALOG_BB_B0_BB8_RX6DB_BIQUAD1_LSB                                                               27
#define PHY_ANALOG_BB_B0_BB8_RX6DB_BIQUAD1_MASK                                                      0x18000000
#define PHY_ANALOG_BB_B0_BB8_RX6DB_BIQUAD1_GET(x)                                    (((x) & 0x18000000) >> 27)
#define PHY_ANALOG_BB_B0_BB8_RX6DB_BIQUAD1_SET(x)                                    (((x) << 27) & 0x18000000)
#define PHY_ANALOG_BB_B0_BB8_RX1DB_BIQUAD_MSB                                                                31
#define PHY_ANALOG_BB_B0_BB8_RX1DB_BIQUAD_LSB                                                                29
#define PHY_ANALOG_BB_B0_BB8_RX1DB_BIQUAD_MASK                                                       0xe0000000
#define PHY_ANALOG_BB_B0_BB8_RX1DB_BIQUAD_GET(x)                                     (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_BB_B0_BB8_RX1DB_BIQUAD_SET(x)                                     (((x) << 29) & 0xe0000000)

/* macros for bb_dpll_DPLL1 */
#define PHY_ANALOG_BB_DPLL_DPLL1_ADDRESS                                                             0x00000180
#define PHY_ANALOG_BB_DPLL_DPLL1_OFFSET                                                              0x00000180
#define PHY_ANALOG_BB_DPLL_DPLL1_NFRAC_MSB                                                                   17
#define PHY_ANALOG_BB_DPLL_DPLL1_NFRAC_LSB                                                                    0
#define PHY_ANALOG_BB_DPLL_DPLL1_NFRAC_MASK                                                          0x0003ffff
#define PHY_ANALOG_BB_DPLL_DPLL1_NFRAC_GET(x)                                         (((x) & 0x0003ffff) >> 0)
#define PHY_ANALOG_BB_DPLL_DPLL1_NFRAC_SET(x)                                         (((x) << 0) & 0x0003ffff)
#define PHY_ANALOG_BB_DPLL_DPLL1_NINT_MSB                                                                    26
#define PHY_ANALOG_BB_DPLL_DPLL1_NINT_LSB                                                                    18
#define PHY_ANALOG_BB_DPLL_DPLL1_NINT_MASK                                                           0x07fc0000
#define PHY_ANALOG_BB_DPLL_DPLL1_NINT_GET(x)                                         (((x) & 0x07fc0000) >> 18)
#define PHY_ANALOG_BB_DPLL_DPLL1_NINT_SET(x)                                         (((x) << 18) & 0x07fc0000)
#define PHY_ANALOG_BB_DPLL_DPLL1_REFDIV_MSB                                                                  31
#define PHY_ANALOG_BB_DPLL_DPLL1_REFDIV_LSB                                                                  27
#define PHY_ANALOG_BB_DPLL_DPLL1_REFDIV_MASK                                                         0xf8000000
#define PHY_ANALOG_BB_DPLL_DPLL1_REFDIV_GET(x)                                       (((x) & 0xf8000000) >> 27)
#define PHY_ANALOG_BB_DPLL_DPLL1_REFDIV_SET(x)                                       (((x) << 27) & 0xf8000000)

/* macros for bb_dpll_DPLL2 */
#define PHY_ANALOG_BB_DPLL_DPLL2_ADDRESS                                                             0x00000184
#define PHY_ANALOG_BB_DPLL_DPLL2_OFFSET                                                              0x00000184
#define PHY_ANALOG_BB_DPLL_DPLL2_RESET_TEST_MSB                                                               0
#define PHY_ANALOG_BB_DPLL_DPLL2_RESET_TEST_LSB                                                               0
#define PHY_ANALOG_BB_DPLL_DPLL2_RESET_TEST_MASK                                                     0x00000001
#define PHY_ANALOG_BB_DPLL_DPLL2_RESET_TEST_GET(x)                                    (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_DPLL_DPLL2_RESET_TEST_SET(x)                                    (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_DPLL_DPLL2_SEL_COUNT_MSB                                                                1
#define PHY_ANALOG_BB_DPLL_DPLL2_SEL_COUNT_LSB                                                                1
#define PHY_ANALOG_BB_DPLL_DPLL2_SEL_COUNT_MASK                                                      0x00000002
#define PHY_ANALOG_BB_DPLL_DPLL2_SEL_COUNT_GET(x)                                     (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_DPLL_DPLL2_SEL_COUNT_SET(x)                                     (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_DPLL_DPLL2_TESTIN_MSB                                                                  11
#define PHY_ANALOG_BB_DPLL_DPLL2_TESTIN_LSB                                                                   2
#define PHY_ANALOG_BB_DPLL_DPLL2_TESTIN_MASK                                                         0x00000ffc
#define PHY_ANALOG_BB_DPLL_DPLL2_TESTIN_GET(x)                                        (((x) & 0x00000ffc) >> 2)
#define PHY_ANALOG_BB_DPLL_DPLL2_TESTIN_SET(x)                                        (((x) << 2) & 0x00000ffc)
#define PHY_ANALOG_BB_DPLL_DPLL2_PHASE_SHIFT_MSB                                                             18
#define PHY_ANALOG_BB_DPLL_DPLL2_PHASE_SHIFT_LSB                                                             12
#define PHY_ANALOG_BB_DPLL_DPLL2_PHASE_SHIFT_MASK                                                    0x0007f000
#define PHY_ANALOG_BB_DPLL_DPLL2_PHASE_SHIFT_GET(x)                                  (((x) & 0x0007f000) >> 12)
#define PHY_ANALOG_BB_DPLL_DPLL2_PHASE_SHIFT_SET(x)                                  (((x) << 12) & 0x0007f000)
#define PHY_ANALOG_BB_DPLL_DPLL2_OUTDIV_MSB                                                                  21
#define PHY_ANALOG_BB_DPLL_DPLL2_OUTDIV_LSB                                                                  19
#define PHY_ANALOG_BB_DPLL_DPLL2_OUTDIV_MASK                                                         0x00380000
#define PHY_ANALOG_BB_DPLL_DPLL2_OUTDIV_GET(x)                                       (((x) & 0x00380000) >> 19)
#define PHY_ANALOG_BB_DPLL_DPLL2_OUTDIV_SET(x)                                       (((x) << 19) & 0x00380000)
#define PHY_ANALOG_BB_DPLL_DPLL2_PLL_PWD_MSB                                                                 22
#define PHY_ANALOG_BB_DPLL_DPLL2_PLL_PWD_LSB                                                                 22
#define PHY_ANALOG_BB_DPLL_DPLL2_PLL_PWD_MASK                                                        0x00400000
#define PHY_ANALOG_BB_DPLL_DPLL2_PLL_PWD_GET(x)                                      (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_DPLL_DPLL2_PLL_PWD_SET(x)                                      (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_DPLL_DPLL2_SEL_1SDM_MSB                                                                23
#define PHY_ANALOG_BB_DPLL_DPLL2_SEL_1SDM_LSB                                                                23
#define PHY_ANALOG_BB_DPLL_DPLL2_SEL_1SDM_MASK                                                       0x00800000
#define PHY_ANALOG_BB_DPLL_DPLL2_SEL_1SDM_GET(x)                                     (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_DPLL_DPLL2_SEL_1SDM_SET(x)                                     (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_DPLL_DPLL2_EN_NEGTRIG_MSB                                                              24
#define PHY_ANALOG_BB_DPLL_DPLL2_EN_NEGTRIG_LSB                                                              24
#define PHY_ANALOG_BB_DPLL_DPLL2_EN_NEGTRIG_MASK                                                     0x01000000
#define PHY_ANALOG_BB_DPLL_DPLL2_EN_NEGTRIG_GET(x)                                   (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_DPLL_DPLL2_EN_NEGTRIG_SET(x)                                   (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_DPLL_DPLL2_KD_MSB                                                                      28
#define PHY_ANALOG_BB_DPLL_DPLL2_KD_LSB                                                                      25
#define PHY_ANALOG_BB_DPLL_DPLL2_KD_MASK                                                             0x1e000000
#define PHY_ANALOG_BB_DPLL_DPLL2_KD_GET(x)                                           (((x) & 0x1e000000) >> 25)
#define PHY_ANALOG_BB_DPLL_DPLL2_KD_SET(x)                                           (((x) << 25) & 0x1e000000)
#define PHY_ANALOG_BB_DPLL_DPLL2_KI_MSB                                                                      30
#define PHY_ANALOG_BB_DPLL_DPLL2_KI_LSB                                                                      29
#define PHY_ANALOG_BB_DPLL_DPLL2_KI_MASK                                                             0x60000000
#define PHY_ANALOG_BB_DPLL_DPLL2_KI_GET(x)                                           (((x) & 0x60000000) >> 29)
#define PHY_ANALOG_BB_DPLL_DPLL2_KI_SET(x)                                           (((x) << 29) & 0x60000000)
#define PHY_ANALOG_BB_DPLL_DPLL2_LOCAL_PLL_MSB                                                               31
#define PHY_ANALOG_BB_DPLL_DPLL2_LOCAL_PLL_LSB                                                               31
#define PHY_ANALOG_BB_DPLL_DPLL2_LOCAL_PLL_MASK                                                      0x80000000
#define PHY_ANALOG_BB_DPLL_DPLL2_LOCAL_PLL_GET(x)                                    (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_DPLL_DPLL2_LOCAL_PLL_SET(x)                                    (((x) << 31) & 0x80000000)

/* macros for bb_dpll_DPLL3 */
#define PHY_ANALOG_BB_DPLL_DPLL3_ADDRESS                                                             0x00000188
#define PHY_ANALOG_BB_DPLL_DPLL3_OFFSET                                                              0x00000188
#define PHY_ANALOG_BB_DPLL_DPLL3_SPARE_MSB                                                                    1
#define PHY_ANALOG_BB_DPLL_DPLL3_SPARE_LSB                                                                    0
#define PHY_ANALOG_BB_DPLL_DPLL3_SPARE_MASK                                                          0x00000003
#define PHY_ANALOG_BB_DPLL_DPLL3_SPARE_GET(x)                                         (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_BB_DPLL_DPLL3_SPARE_SET(x)                                         (((x) << 0) & 0x00000003)
#define PHY_ANALOG_BB_DPLL_DPLL3_LOCAL_PLL_PWD_MSB                                                            2
#define PHY_ANALOG_BB_DPLL_DPLL3_LOCAL_PLL_PWD_LSB                                                            2
#define PHY_ANALOG_BB_DPLL_DPLL3_LOCAL_PLL_PWD_MASK                                                  0x00000004
#define PHY_ANALOG_BB_DPLL_DPLL3_LOCAL_PLL_PWD_GET(x)                                 (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_BB_DPLL_DPLL3_LOCAL_PLL_PWD_SET(x)                                 (((x) << 2) & 0x00000004)
#define PHY_ANALOG_BB_DPLL_DPLL3_VC_DIFF0_MSB                                                                12
#define PHY_ANALOG_BB_DPLL_DPLL3_VC_DIFF0_LSB                                                                 3
#define PHY_ANALOG_BB_DPLL_DPLL3_VC_DIFF0_MASK                                                       0x00001ff8
#define PHY_ANALOG_BB_DPLL_DPLL3_VC_DIFF0_GET(x)                                      (((x) & 0x00001ff8) >> 3)
#define PHY_ANALOG_BB_DPLL_DPLL3_VC_MEAS0_MSB                                                                30
#define PHY_ANALOG_BB_DPLL_DPLL3_VC_MEAS0_LSB                                                                13
#define PHY_ANALOG_BB_DPLL_DPLL3_VC_MEAS0_MASK                                                       0x7fffe000
#define PHY_ANALOG_BB_DPLL_DPLL3_VC_MEAS0_GET(x)                                     (((x) & 0x7fffe000) >> 13)
#define PHY_ANALOG_BB_DPLL_DPLL3_DO_MEAS_MSB                                                                 31
#define PHY_ANALOG_BB_DPLL_DPLL3_DO_MEAS_LSB                                                                 31
#define PHY_ANALOG_BB_DPLL_DPLL3_DO_MEAS_MASK                                                        0x80000000
#define PHY_ANALOG_BB_DPLL_DPLL3_DO_MEAS_GET(x)                                      (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_DPLL_DPLL3_DO_MEAS_SET(x)                                      (((x) << 31) & 0x80000000)

/* macros for synthb_SYNTHB1 */
#define PHY_ANALOG_SYNTHB_SYNTHB1_ADDRESS                                                            0x000001c0
#define PHY_ANALOG_SYNTHB_SYNTHB1_OFFSET                                                             0x000001c0
#define PHY_ANALOG_SYNTHB_SYNTHB1_REFI_MSB                                                                    1
#define PHY_ANALOG_SYNTHB_SYNTHB1_REFI_LSB                                                                    0
#define PHY_ANALOG_SYNTHB_SYNTHB1_REFI_MASK                                                          0x00000003
#define PHY_ANALOG_SYNTHB_SYNTHB1_REFI_GET(x)                                         (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_SYNTHB_SYNTHB1_REFI_SET(x)                                         (((x) << 0) & 0x00000003)
#define PHY_ANALOG_SYNTHB_SYNTHB1_MAX_LOST_VC_CNT_MSB                                                         7
#define PHY_ANALOG_SYNTHB_SYNTHB1_MAX_LOST_VC_CNT_LSB                                                         2
#define PHY_ANALOG_SYNTHB_SYNTHB1_MAX_LOST_VC_CNT_MASK                                               0x000000fc
#define PHY_ANALOG_SYNTHB_SYNTHB1_MAX_LOST_VC_CNT_GET(x)                              (((x) & 0x000000fc) >> 2)
#define PHY_ANALOG_SYNTHB_SYNTHB1_MAX_LOST_VC_CNT_SET(x)                              (((x) << 2) & 0x000000fc)
#define PHY_ANALOG_SYNTHB_SYNTHB1_VCOCAPCNT_FINE_OFFSET_MSB                                                  13
#define PHY_ANALOG_SYNTHB_SYNTHB1_VCOCAPCNT_FINE_OFFSET_LSB                                                   8
#define PHY_ANALOG_SYNTHB_SYNTHB1_VCOCAPCNT_FINE_OFFSET_MASK                                         0x00003f00
#define PHY_ANALOG_SYNTHB_SYNTHB1_VCOCAPCNT_FINE_OFFSET_GET(x)                        (((x) & 0x00003f00) >> 8)
#define PHY_ANALOG_SYNTHB_SYNTHB1_VCOCAPCNT_FINE_OFFSET_SET(x)                        (((x) << 8) & 0x00003f00)
#define PHY_ANALOG_SYNTHB_SYNTHB1_VCOCAPCNT_COARSE_OFFSET_MSB                                                19
#define PHY_ANALOG_SYNTHB_SYNTHB1_VCOCAPCNT_COARSE_OFFSET_LSB                                                14
#define PHY_ANALOG_SYNTHB_SYNTHB1_VCOCAPCNT_COARSE_OFFSET_MASK                                       0x000fc000
#define PHY_ANALOG_SYNTHB_SYNTHB1_VCOCAPCNT_COARSE_OFFSET_GET(x)                     (((x) & 0x000fc000) >> 14)
#define PHY_ANALOG_SYNTHB_SYNTHB1_VCOCAPCNT_COARSE_OFFSET_SET(x)                     (((x) << 14) & 0x000fc000)
#define PHY_ANALOG_SYNTHB_SYNTHB1_WAIT_CAL_BIN_COARSE_MSB                                                    25
#define PHY_ANALOG_SYNTHB_SYNTHB1_WAIT_CAL_BIN_COARSE_LSB                                                    20
#define PHY_ANALOG_SYNTHB_SYNTHB1_WAIT_CAL_BIN_COARSE_MASK                                           0x03f00000
#define PHY_ANALOG_SYNTHB_SYNTHB1_WAIT_CAL_BIN_COARSE_GET(x)                         (((x) & 0x03f00000) >> 20)
#define PHY_ANALOG_SYNTHB_SYNTHB1_WAIT_CAL_BIN_COARSE_SET(x)                         (((x) << 20) & 0x03f00000)
#define PHY_ANALOG_SYNTHB_SYNTHB1_WAIT_CAL_BIN_FINE_MSB                                                      31
#define PHY_ANALOG_SYNTHB_SYNTHB1_WAIT_CAL_BIN_FINE_LSB                                                      26
#define PHY_ANALOG_SYNTHB_SYNTHB1_WAIT_CAL_BIN_FINE_MASK                                             0xfc000000
#define PHY_ANALOG_SYNTHB_SYNTHB1_WAIT_CAL_BIN_FINE_GET(x)                           (((x) & 0xfc000000) >> 26)
#define PHY_ANALOG_SYNTHB_SYNTHB1_WAIT_CAL_BIN_FINE_SET(x)                           (((x) << 26) & 0xfc000000)

/* macros for synthb_SYNTHB2 */
#define PHY_ANALOG_SYNTHB_SYNTHB2_ADDRESS                                                            0x000001c4
#define PHY_ANALOG_SYNTHB_SYNTHB2_OFFSET                                                             0x000001c4
#define PHY_ANALOG_SYNTHB_SYNTHB2_VC_MON_ERROR_COUNT_MSB                                                      6
#define PHY_ANALOG_SYNTHB_SYNTHB2_VC_MON_ERROR_COUNT_LSB                                                      0
#define PHY_ANALOG_SYNTHB_SYNTHB2_VC_MON_ERROR_COUNT_MASK                                            0x0000007f
#define PHY_ANALOG_SYNTHB_SYNTHB2_VC_MON_ERROR_COUNT_GET(x)                           (((x) & 0x0000007f) >> 0)
#define PHY_ANALOG_SYNTHB_SYNTHB2_ICP_MSB                                                                    13
#define PHY_ANALOG_SYNTHB_SYNTHB2_ICP_LSB                                                                     7
#define PHY_ANALOG_SYNTHB_SYNTHB2_ICP_MASK                                                           0x00003f80
#define PHY_ANALOG_SYNTHB_SYNTHB2_ICP_GET(x)                                          (((x) & 0x00003f80) >> 7)
#define PHY_ANALOG_SYNTHB_SYNTHB2_VCOCAPCNTSAVED_MSB                                                         31
#define PHY_ANALOG_SYNTHB_SYNTHB2_VCOCAPCNTSAVED_LSB                                                         14
#define PHY_ANALOG_SYNTHB_SYNTHB2_VCOCAPCNTSAVED_MASK                                                0xffffc000
#define PHY_ANALOG_SYNTHB_SYNTHB2_VCOCAPCNTSAVED_GET(x)                              (((x) & 0xffffc000) >> 14)

/* macros for synthb_SYNTHB3 */
#define PHY_ANALOG_SYNTHB_SYNTHB3_ADDRESS                                                            0x000001c8
#define PHY_ANALOG_SYNTHB_SYNTHB3_OFFSET                                                             0x000001c8
#define PHY_ANALOG_SYNTHB_SYNTHB3_RESERVED_B3A_MSB                                                           11
#define PHY_ANALOG_SYNTHB_SYNTHB3_RESERVED_B3A_LSB                                                            0
#define PHY_ANALOG_SYNTHB_SYNTHB3_RESERVED_B3A_MASK                                                  0x00000fff
#define PHY_ANALOG_SYNTHB_SYNTHB3_RESERVED_B3A_GET(x)                                 (((x) & 0x00000fff) >> 0)
#define PHY_ANALOG_SYNTHB_SYNTHB3_RESERVED_B3A_SET(x)                                 (((x) << 0) & 0x00000fff)
#define PHY_ANALOG_SYNTHB_SYNTHB3_VCO_CAP_ST_BIN_SEARCH_MSB                                                  21
#define PHY_ANALOG_SYNTHB_SYNTHB3_VCO_CAP_ST_BIN_SEARCH_LSB                                                  12
#define PHY_ANALOG_SYNTHB_SYNTHB3_VCO_CAP_ST_BIN_SEARCH_MASK                                         0x003ff000
#define PHY_ANALOG_SYNTHB_SYNTHB3_VCO_CAP_ST_BIN_SEARCH_GET(x)                       (((x) & 0x003ff000) >> 12)
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_VCO_CAP_ST_MSB                                                         24
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_VCO_CAP_ST_LSB                                                         22
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_VCO_CAP_ST_MASK                                                0x01c00000
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_VCO_CAP_ST_GET(x)                              (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_VCO_CUR_ST_MSB                                                         27
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_VCO_CUR_ST_LSB                                                         25
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_VCO_CUR_ST_MASK                                                0x0e000000
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_VCO_CUR_ST_GET(x)                              (((x) & 0x0e000000) >> 25)
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_CAPCUR_EXHAUSTED_MSB                                                   28
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_CAPCUR_EXHAUSTED_LSB                                                   28
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_CAPCUR_EXHAUSTED_MASK                                          0x10000000
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_CAPCUR_EXHAUSTED_GET(x)                        (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_IS_LOCKED_MSB                                                          29
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_IS_LOCKED_LSB                                                          29
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_IS_LOCKED_MASK                                                 0x20000000
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_IS_LOCKED_GET(x)                               (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_SM_STATE_MSB                                                           31
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_SM_STATE_LSB                                                           30
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_SM_STATE_MASK                                                  0xc0000000
#define PHY_ANALOG_SYNTHB_SYNTHB3_DLL_SM_STATE_GET(x)                                (((x) & 0xc0000000) >> 30)

/* macros for synthb_SYNTHB4 */
#define PHY_ANALOG_SYNTHB_SYNTHB4_ADDRESS                                                            0x000001cc
#define PHY_ANALOG_SYNTHB_SYNTHB4_OFFSET                                                             0x000001cc
#define PHY_ANALOG_SYNTHB_SYNTHB4_RESERVEDB4_MSB                                                              1
#define PHY_ANALOG_SYNTHB_SYNTHB4_RESERVEDB4_LSB                                                              0
#define PHY_ANALOG_SYNTHB_SYNTHB4_RESERVEDB4_MASK                                                    0x00000003
#define PHY_ANALOG_SYNTHB_SYNTHB4_RESERVEDB4_GET(x)                                   (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_SYNTHB_SYNTHB4_RESERVEDB4_SET(x)                                   (((x) << 0) & 0x00000003)
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY3_MSB                                               11
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY3_LSB                                                2
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY3_MASK                                      0x00000ffc
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY3_GET(x)                     (((x) & 0x00000ffc) >> 2)
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY3_SET(x)                     (((x) << 2) & 0x00000ffc)
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY2_MSB                                               21
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY2_LSB                                               12
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY2_MASK                                      0x003ff000
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY2_GET(x)                    (((x) & 0x003ff000) >> 12)
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY2_SET(x)                    (((x) << 12) & 0x003ff000)
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY1_MSB                                               31
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY1_LSB                                               22
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY1_MASK                                      0xffc00000
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY1_GET(x)                    (((x) & 0xffc00000) >> 22)
#define PHY_ANALOG_SYNTHB_SYNTHB4_BANDSEL5G_FREQ_BOUNDARY1_SET(x)                    (((x) << 22) & 0xffc00000)

/* macros for top_wlan_PLLCLKMODAWLAN */
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_ADDRESS                                                   0x00000280
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_OFFSET                                                    0x00000280
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLKBUFDRVSTR1_MSB                                                  1
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLKBUFDRVSTR1_LSB                                                  0
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLKBUFDRVSTR1_MASK                                        0x00000003
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLKBUFDRVSTR1_GET(x)                       (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLKBUFDRVSTR1_SET(x)                       (((x) << 0) & 0x00000003)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLKBUFDRVSTR2_MSB                                                  3
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLKBUFDRVSTR2_LSB                                                  2
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLKBUFDRVSTR2_MASK                                        0x0000000c
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLKBUFDRVSTR2_GET(x)                       (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLKBUFDRVSTR2_SET(x)                       (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA_DRV_STRENGTH_MSB                                              5
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA_DRV_STRENGTH_LSB                                              4
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA_DRV_STRENGTH_MASK                                    0x00000030
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA_DRV_STRENGTH_GET(x)                   (((x) & 0x00000030) >> 4)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA_DRV_STRENGTH_SET(x)                   (((x) << 4) & 0x00000030)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWD_XLNABIAS_MSB                                                   6
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWD_XLNABIAS_LSB                                                   6
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWD_XLNABIAS_MASK                                         0x00000040
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWD_XLNABIAS_GET(x)                        (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWD_XLNABIAS_SET(x)                        (((x) << 6) & 0x00000040)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNAON_OVR_MSB                                                     7
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNAON_OVR_LSB                                                     7
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNAON_OVR_MASK                                           0x00000080
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNAON_OVR_GET(x)                          (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNAON_OVR_SET(x)                          (((x) << 7) & 0x00000080)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA5ON_0_MSB                                                      8
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA5ON_0_LSB                                                      8
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA5ON_0_MASK                                            0x00000100
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA5ON_0_GET(x)                           (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA5ON_0_SET(x)                           (((x) << 8) & 0x00000100)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA2ON_0_MSB                                                      9
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA2ON_0_LSB                                                      9
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA2ON_0_MASK                                            0x00000200
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA2ON_0_GET(x)                           (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNA2ON_0_SET(x)                           (((x) << 9) & 0x00000200)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNAON_MSB                                                        11
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNAON_LSB                                                        10
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNAON_MASK                                               0x00000c00
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNAON_GET(x)                             (((x) & 0x00000c00) >> 10)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XLNAON_SET(x)                             (((x) << 10) & 0x00000c00)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_RBIAS_OUT_MSB                                                     17
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_RBIAS_OUT_LSB                                                     12
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_RBIAS_OUT_MASK                                            0x0003f000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_RBIAS_OUT_GET(x)                          (((x) & 0x0003f000) >> 12)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWDLPO_WLAN_MSB                                                   18
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWDLPO_WLAN_LSB                                                   18
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWDLPO_WLAN_MASK                                          0x00040000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWDLPO_WLAN_GET(x)                        (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWDLPO_WLAN_SET(x)                        (((x) << 18) & 0x00040000)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_EXTCLK_EN_MSB                                                     19
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_EXTCLK_EN_LSB                                                     19
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_EXTCLK_EN_MASK                                            0x00080000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_EXTCLK_EN_GET(x)                          (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_EXTCLK_EN_SET(x)                          (((x) << 19) & 0x00080000)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLK107_EN_MSB                                                     20
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLK107_EN_LSB                                                     20
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLK107_EN_MASK                                            0x00100000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLK107_EN_GET(x)                          (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_CLK107_EN_SET(x)                          (((x) << 20) & 0x00100000)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_FLIP_REFCLK40_MSB                                                 21
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_FLIP_REFCLK40_LSB                                                 21
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_FLIP_REFCLK40_MASK                                        0x00200000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_FLIP_REFCLK40_GET(x)                      (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_FLIP_REFCLK40_SET(x)                      (((x) << 21) & 0x00200000)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_FLIP_PLLCLK320_MSB                                                22
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_FLIP_PLLCLK320_LSB                                                22
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_FLIP_PLLCLK320_MASK                                       0x00400000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_FLIP_PLLCLK320_GET(x)                     (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_FLIP_PLLCLK320_SET(x)                     (((x) << 22) & 0x00400000)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XTAL_SMALLRDUTY_MSB                                               23
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XTAL_SMALLRDUTY_LSB                                               23
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XTAL_SMALLRDUTY_MASK                                      0x00800000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XTAL_SMALLRDUTY_GET(x)                    (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_XTAL_SMALLRDUTY_SET(x)                    (((x) << 23) & 0x00800000)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_REFCLK_SEL_MSB                                                    25
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_REFCLK_SEL_LSB                                                    24
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_REFCLK_SEL_MASK                                           0x03000000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_REFCLK_SEL_GET(x)                         (((x) & 0x03000000) >> 24)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_REFCLK_SEL_SET(x)                         (((x) << 24) & 0x03000000)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_LOCAL_CLKMODA_MSB                                                 26
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_LOCAL_CLKMODA_LSB                                                 26
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_LOCAL_CLKMODA_MASK                                        0x04000000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_LOCAL_CLKMODA_GET(x)                      (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_LOCAL_CLKMODA_SET(x)                      (((x) << 26) & 0x04000000)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_GLOBAL_CLK_EN_MSB                                                 27
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_GLOBAL_CLK_EN_LSB                                                 27
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_GLOBAL_CLK_EN_MASK                                        0x08000000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_GLOBAL_CLK_EN_GET(x)                      (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_GLOBAL_CLK_EN_SET(x)                      (((x) << 27) & 0x08000000)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWDPLLREG_MSB                                                     28
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWDPLLREG_LSB                                                     28
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWDPLLREG_MASK                                            0x10000000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWDPLLREG_GET(x)                          (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PWDPLLREG_SET(x)                          (((x) << 28) & 0x10000000)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PLLBYPASS_MSB                                                     29
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PLLBYPASS_LSB                                                     29
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PLLBYPASS_MASK                                            0x20000000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PLLBYPASS_GET(x)                          (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_PLLBYPASS_SET(x)                          (((x) << 29) & 0x20000000)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_LOCAL_PLLBYPASS_MSB                                               30
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_LOCAL_PLLBYPASS_LSB                                               30
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_LOCAL_PLLBYPASS_MASK                                      0x40000000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_LOCAL_PLLBYPASS_GET(x)                    (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_LOCAL_PLLBYPASS_SET(x)                    (((x) << 30) & 0x40000000)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_RST_WARM_INT_L_MSB                                                31
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_RST_WARM_INT_L_LSB                                                31
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_RST_WARM_INT_L_MASK                                       0x80000000
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_RST_WARM_INT_L_GET(x)                     (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TOP_WLAN_PLLCLKMODAWLAN_RST_WARM_INT_L_SET(x)                     (((x) << 31) & 0x80000000)

/* macros for top_wlan_TOPWLAN1 */
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_ADDRESS                                                         0x00000284
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_OFFSET                                                          0x00000284
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PLL704EN_MSB                                                             0
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PLL704EN_LSB                                                             0
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PLL704EN_MASK                                                   0x00000001
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PLL704EN_GET(x)                                  (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PLL704EN_SET(x)                                  (((x) << 0) & 0x00000001)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_RBIAS_MSB                                                                6
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_RBIAS_LSB                                                                1
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_RBIAS_MASK                                                      0x0000007e
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_RBIAS_GET(x)                                     (((x) & 0x0000007e) >> 1)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_RBIAS_SET(x)                                     (((x) << 1) & 0x0000007e)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_LOCALRBIAS_MSB                                                           7
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_LOCALRBIAS_LSB                                                           7
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_LOCALRBIAS_MASK                                                 0x00000080
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_LOCALRBIAS_GET(x)                                (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_LOCALRBIAS_SET(x)                                (((x) << 7) & 0x00000080)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_USE_WLAN_SETTING_MSB                                                     8
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_USE_WLAN_SETTING_LSB                                                     8
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_USE_WLAN_SETTING_MASK                                           0x00000100
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_USE_WLAN_SETTING_GET(x)                          (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_USE_WLAN_SETTING_SET(x)                          (((x) << 8) & 0x00000100)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIAS_ATBSELECT_MSB                                                    9
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIAS_ATBSELECT_LSB                                                    9
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIAS_ATBSELECT_MASK                                          0x00000200
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIAS_ATBSELECT_GET(x)                         (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIAS_ATBSELECT_SET(x)                         (((x) << 9) & 0x00000200)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIASLVL_MSB                                                          13
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIASLVL_LSB                                                          10
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIASLVL_MASK                                                 0x00003c00
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIASLVL_GET(x)                               (((x) & 0x00003c00) >> 10)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIASLVL_SET(x)                               (((x) << 10) & 0x00003c00)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPAREGULATOR_EN_MSB                                                     14
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPAREGULATOR_EN_LSB                                                     14
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPAREGULATOR_EN_MASK                                            0x00004000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPAREGULATOR_EN_GET(x)                          (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPAREGULATOR_EN_SET(x)                          (((x) << 14) & 0x00004000)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIAS_BYPASS_MSB                                                      15
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIAS_BYPASS_LSB                                                      15
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIAS_BYPASS_MASK                                             0x00008000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIAS_BYPASS_GET(x)                           (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPABIAS_BYPASS_SET(x)                           (((x) << 15) & 0x00008000)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPASHORT2GND_MSB                                                        16
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPASHORT2GND_LSB                                                        16
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPASHORT2GND_MASK                                               0x00010000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPASHORT2GND_GET(x)                             (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPASHORT2GND_SET(x)                             (((x) << 16) & 0x00010000)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPA5ON_MSB                                                              19
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPA5ON_LSB                                                              17
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPA5ON_MASK                                                     0x000e0000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPA5ON_GET(x)                                   (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPA5ON_SET(x)                                   (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPA2ON_MSB                                                              22
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPA2ON_LSB                                                              20
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPA2ON_MASK                                                     0x00700000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPA2ON_GET(x)                                   (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_XPA2ON_SET(x)                                   (((x) << 20) & 0x00700000)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_LOCAL_XPAON_MSB                                                         23
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_LOCAL_XPAON_LSB                                                         23
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_LOCAL_XPAON_MASK                                                0x00800000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_LOCAL_XPAON_GET(x)                              (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_LOCAL_XPAON_SET(x)                              (((x) << 23) & 0x00800000)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PWDV2I_MSB                                                              24
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PWDV2I_LSB                                                              24
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PWDV2I_MASK                                                     0x01000000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PWDV2I_GET(x)                                   (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PWDV2I_SET(x)                                   (((x) << 24) & 0x01000000)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PWDBIAS_MSB                                                             25
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PWDBIAS_LSB                                                             25
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PWDBIAS_MASK                                                    0x02000000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PWDBIAS_GET(x)                                  (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PWDBIAS_SET(x)                                  (((x) << 25) & 0x02000000)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_AIOPADMUXEN_MSB                                                         26
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_AIOPADMUXEN_LSB                                                         26
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_AIOPADMUXEN_MASK                                                0x04000000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_AIOPADMUXEN_GET(x)                              (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_AIOPADMUXEN_SET(x)                              (((x) << 26) & 0x04000000)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PAD2GND_MSB                                                             27
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PAD2GND_LSB                                                             27
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PAD2GND_MASK                                                    0x08000000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PAD2GND_GET(x)                                  (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_PAD2GND_SET(x)                                  (((x) << 27) & 0x08000000)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INTH2PAD_MSB                                                            28
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INTH2PAD_LSB                                                            28
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INTH2PAD_MASK                                                   0x10000000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INTH2PAD_GET(x)                                 (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INTH2PAD_SET(x)                                 (((x) << 28) & 0x10000000)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INTH2GND_MSB                                                            29
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INTH2GND_LSB                                                            29
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INTH2GND_MASK                                                   0x20000000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INTH2GND_GET(x)                                 (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INTH2GND_SET(x)                                 (((x) << 29) & 0x20000000)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INT2PAD_MSB                                                             30
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INT2PAD_LSB                                                             30
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INT2PAD_MASK                                                    0x40000000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INT2PAD_GET(x)                                  (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INT2PAD_SET(x)                                  (((x) << 30) & 0x40000000)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INT2GND_MSB                                                             31
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INT2GND_LSB                                                             31
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INT2GND_MASK                                                    0x80000000
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INT2GND_GET(x)                                  (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TOP_WLAN_TOPWLAN1_INT2GND_SET(x)                                  (((x) << 31) & 0x80000000)

/* macros for top_wlan_THERMWLAN */
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_ADDRESS                                                        0x00000288
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_OFFSET                                                         0x00000288
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_FORCEPWDBTCLK_MSB                                                       0
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_FORCEPWDBTCLK_LSB                                                       0
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_FORCEPWDBTCLK_MASK                                             0x00000001
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_FORCEPWDBTCLK_GET(x)                            (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_FORCEPWDBTCLK_SET(x)                            (((x) << 0) & 0x00000001)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_XTAL_ABSEL_MSB                                                          2
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_XTAL_ABSEL_LSB                                                          1
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_XTAL_ABSEL_MASK                                                0x00000006
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_XTAL_ABSEL_GET(x)                               (((x) & 0x00000006) >> 1)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_XTAL_ABSEL_SET(x)                               (((x) << 1) & 0x00000006)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_FLIP_SWREGCLK_MSB                                                       3
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_FLIP_SWREGCLK_LSB                                                       3
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_FLIP_SWREGCLK_MASK                                             0x00000008
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_FLIP_SWREGCLK_GET(x)                            (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_FLIP_SWREGCLK_SET(x)                            (((x) << 3) & 0x00000008)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_PWD_SWREGCLK_MSB                                                        4
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_PWD_SWREGCLK_LSB                                                        4
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_PWD_SWREGCLK_MASK                                              0x00000010
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_PWD_SWREGCLK_GET(x)                             (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_PWD_SWREGCLK_SET(x)                             (((x) << 4) & 0x00000010)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERM_FORCERST_B_MSB                                                    5
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERM_FORCERST_B_LSB                                                    5
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERM_FORCERST_B_MASK                                          0x00000020
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERM_FORCERST_B_GET(x)                         (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERM_FORCERST_B_SET(x)                         (((x) << 5) & 0x00000020)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SEL_TEMPSENSOR_MSB                                                      6
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SEL_TEMPSENSOR_LSB                                                      6
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SEL_TEMPSENSOR_MASK                                            0x00000040
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SEL_TEMPSENSOR_GET(x)                           (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SEL_TEMPSENSOR_SET(x)                           (((x) << 6) & 0x00000040)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_ADC_DONE_MSB                                                        7
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_ADC_DONE_LSB                                                        7
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_ADC_DONE_MASK                                              0x00000080
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_ADC_DONE_GET(x)                             (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_ADC_OUT_MSB                                                        15
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_ADC_OUT_LSB                                                         8
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_ADC_OUT_MASK                                               0x0000ff00
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_ADC_OUT_GET(x)                              (((x) & 0x0000ff00) >> 8)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_DACTEST_CODE_MSB                                                   23
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_DACTEST_CODE_LSB                                                   16
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_DACTEST_CODE_MASK                                          0x00ff0000
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_DACTEST_CODE_GET(x)                        (((x) & 0x00ff0000) >> 16)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_DACTEST_CODE_SET(x)                        (((x) << 16) & 0x00ff0000)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_DACTEST_EN_MSB                                                     24
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_DACTEST_EN_LSB                                                     24
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_DACTEST_EN_MASK                                            0x01000000
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_DACTEST_EN_GET(x)                          (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_DACTEST_EN_SET(x)                          (((x) << 24) & 0x01000000)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_ADCCAL_EN_MSB                                                      25
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_ADCCAL_EN_LSB                                                      25
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_ADCCAL_EN_MASK                                             0x02000000
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_ADCCAL_EN_GET(x)                           (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_ADCCAL_EN_SET(x)                           (((x) << 25) & 0x02000000)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERMSEL_MSB                                                           27
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERMSEL_LSB                                                           26
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERMSEL_MASK                                                  0x0c000000
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERMSEL_GET(x)                                (((x) & 0x0c000000) >> 26)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERMSEL_SET(x)                                (((x) << 26) & 0x0c000000)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_SLOW_EN_MSB                                                        28
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_SLOW_EN_LSB                                                        28
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_SLOW_EN_MASK                                               0x10000000
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_SLOW_EN_GET(x)                             (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_SLOW_EN_SET(x)                             (((x) << 28) & 0x10000000)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERMSTART_MSB                                                         29
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERMSTART_LSB                                                         29
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERMSTART_MASK                                                0x20000000
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERMSTART_GET(x)                              (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_THERMSTART_SET(x)                              (((x) << 29) & 0x20000000)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_AUTOPWD_EN_MSB                                                     30
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_AUTOPWD_EN_LSB                                                     30
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_AUTOPWD_EN_MASK                                            0x40000000
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_AUTOPWD_EN_GET(x)                          (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_SAR_AUTOPWD_EN_SET(x)                          (((x) << 30) & 0x40000000)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_LOCAL_THERM_MSB                                                        31
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_LOCAL_THERM_LSB                                                        31
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_LOCAL_THERM_MASK                                               0x80000000
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_LOCAL_THERM_GET(x)                             (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TOP_WLAN_THERMWLAN_LOCAL_THERM_SET(x)                             (((x) << 31) & 0x80000000)

/* macros for top_wlan_XTALWLAN */
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_ADDRESS                                                         0x0000028c
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_OFFSET                                                          0x0000028c
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_BIBXOSC_MSB                                                         2
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_BIBXOSC_LSB                                                         0
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_BIBXOSC_MASK                                               0x00000007
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_BIBXOSC_GET(x)                              (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_BIBXOSC_SET(x)                              (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_DOUBLE_MSB                                                          3
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_DOUBLE_LSB                                                          3
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_DOUBLE_MASK                                                0x00000008
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_DOUBLE_GET(x)                               (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_DOUBLE_SET(x)                               (((x) << 3) & 0x00000008)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SMALLRBIAS_MSB                                                      4
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SMALLRBIAS_LSB                                                      4
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SMALLRBIAS_MASK                                            0x00000010
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SMALLRBIAS_GET(x)                           (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SMALLRBIAS_SET(x)                           (((x) << 4) & 0x00000010)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SMALLRREGREF_MSB                                                    5
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SMALLRREGREF_LSB                                                    5
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SMALLRREGREF_MASK                                          0x00000020
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SMALLRREGREF_GET(x)                         (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SMALLRREGREF_SET(x)                         (((x) << 5) & 0x00000020)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_LOCAL_XTAL_MSB                                                           6
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_LOCAL_XTAL_LSB                                                           6
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_LOCAL_XTAL_MASK                                                 0x00000040
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_LOCAL_XTAL_GET(x)                                (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_LOCAL_XTAL_SET(x)                                (((x) << 6) & 0x00000040)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_PWDCLKIN_MSB                                                        7
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_PWDCLKIN_LSB                                                        7
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_PWDCLKIN_MASK                                              0x00000080
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_PWDCLKIN_GET(x)                             (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_PWDCLKIN_SET(x)                             (((x) << 7) & 0x00000080)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_OSCON_MSB                                                           8
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_OSCON_LSB                                                           8
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_OSCON_MASK                                                 0x00000100
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_OSCON_GET(x)                                (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_OSCON_SET(x)                                (((x) << 8) & 0x00000100)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SELVREG_MSB                                                         9
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SELVREG_LSB                                                         9
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SELVREG_MASK                                               0x00000200
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SELVREG_GET(x)                              (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_SELVREG_SET(x)                              (((x) << 9) & 0x00000200)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_LEN_MSB                                                            11
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_LEN_LSB                                                            10
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_LEN_MASK                                                   0x00000c00
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_LEN_GET(x)                                 (((x) & 0x00000c00) >> 10)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_LEN_SET(x)                                 (((x) << 10) & 0x00000c00)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_PWDCLKD_MSB                                                        12
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_PWDCLKD_LSB                                                        12
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_PWDCLKD_MASK                                               0x00001000
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_PWDCLKD_GET(x)                             (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_PWDCLKD_SET(x)                             (((x) << 12) & 0x00001000)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_DUTY_MSB                                                           13
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_DUTY_LSB                                                           13
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_DUTY_MASK                                                  0x00002000
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_DUTY_GET(x)                                (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_DUTY_SET(x)                                (((x) << 13) & 0x00002000)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_TCXOMODE_MSB                                                       14
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_TCXOMODE_LSB                                                       14
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_TCXOMODE_MASK                                              0x00004000
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_TCXOMODE_GET(x)                            (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_TCXOMODE_SET(x)                            (((x) << 14) & 0x00004000)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_XOSCREFV_MSB                                                       16
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_XOSCREFV_LSB                                                       15
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_XOSCREFV_MASK                                              0x00018000
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_XOSCREFV_GET(x)                            (((x) & 0x00018000) >> 15)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_XOSCREFV_SET(x)                            (((x) << 15) & 0x00018000)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_CAPOUTDAC_MSB                                                      23
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_CAPOUTDAC_LSB                                                      17
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_CAPOUTDAC_MASK                                             0x00fe0000
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_CAPOUTDAC_GET(x)                           (((x) & 0x00fe0000) >> 17)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_CAPOUTDAC_SET(x)                           (((x) << 17) & 0x00fe0000)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_CAPINDAC_MSB                                                       30
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_CAPINDAC_LSB                                                       24
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_CAPINDAC_MASK                                              0x7f000000
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_CAPINDAC_GET(x)                            (((x) & 0x7f000000) >> 24)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_XTAL_CAPINDAC_SET(x)                            (((x) << 24) & 0x7f000000)
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_TCXODET_MSB                                                             31
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_TCXODET_LSB                                                             31
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_TCXODET_MASK                                                    0x80000000
#define PHY_ANALOG_TOP_WLAN_XTALWLAN_TCXODET_GET(x)                                  (((x) & 0x80000000) >> 31)

/* macros for cpu_dpll_DPLL1 */
#define PHY_ANALOG_CPU_DPLL_DPLL1_ADDRESS                                                            0x00000300
#define PHY_ANALOG_CPU_DPLL_DPLL1_OFFSET                                                             0x00000300
#define PHY_ANALOG_CPU_DPLL_DPLL1_NFRAC_MSB                                                                  17
#define PHY_ANALOG_CPU_DPLL_DPLL1_NFRAC_LSB                                                                   0
#define PHY_ANALOG_CPU_DPLL_DPLL1_NFRAC_MASK                                                         0x0003ffff
#define PHY_ANALOG_CPU_DPLL_DPLL1_NFRAC_GET(x)                                        (((x) & 0x0003ffff) >> 0)
#define PHY_ANALOG_CPU_DPLL_DPLL1_NFRAC_SET(x)                                        (((x) << 0) & 0x0003ffff)
#define PHY_ANALOG_CPU_DPLL_DPLL1_NINT_MSB                                                                   26
#define PHY_ANALOG_CPU_DPLL_DPLL1_NINT_LSB                                                                   18
#define PHY_ANALOG_CPU_DPLL_DPLL1_NINT_MASK                                                          0x07fc0000
#define PHY_ANALOG_CPU_DPLL_DPLL1_NINT_GET(x)                                        (((x) & 0x07fc0000) >> 18)
#define PHY_ANALOG_CPU_DPLL_DPLL1_NINT_SET(x)                                        (((x) << 18) & 0x07fc0000)
#define PHY_ANALOG_CPU_DPLL_DPLL1_REFDIV_MSB                                                                 31
#define PHY_ANALOG_CPU_DPLL_DPLL1_REFDIV_LSB                                                                 27
#define PHY_ANALOG_CPU_DPLL_DPLL1_REFDIV_MASK                                                        0xf8000000
#define PHY_ANALOG_CPU_DPLL_DPLL1_REFDIV_GET(x)                                      (((x) & 0xf8000000) >> 27)
#define PHY_ANALOG_CPU_DPLL_DPLL1_REFDIV_SET(x)                                      (((x) << 27) & 0xf8000000)

/* macros for cpu_dpll_DPLL2 */
#define PHY_ANALOG_CPU_DPLL_DPLL2_ADDRESS                                                            0x00000304
#define PHY_ANALOG_CPU_DPLL_DPLL2_OFFSET                                                             0x00000304
#define PHY_ANALOG_CPU_DPLL_DPLL2_RESET_TEST_MSB                                                              0
#define PHY_ANALOG_CPU_DPLL_DPLL2_RESET_TEST_LSB                                                              0
#define PHY_ANALOG_CPU_DPLL_DPLL2_RESET_TEST_MASK                                                    0x00000001
#define PHY_ANALOG_CPU_DPLL_DPLL2_RESET_TEST_GET(x)                                   (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_CPU_DPLL_DPLL2_RESET_TEST_SET(x)                                   (((x) << 0) & 0x00000001)
#define PHY_ANALOG_CPU_DPLL_DPLL2_SEL_COUNT_MSB                                                               1
#define PHY_ANALOG_CPU_DPLL_DPLL2_SEL_COUNT_LSB                                                               1
#define PHY_ANALOG_CPU_DPLL_DPLL2_SEL_COUNT_MASK                                                     0x00000002
#define PHY_ANALOG_CPU_DPLL_DPLL2_SEL_COUNT_GET(x)                                    (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_CPU_DPLL_DPLL2_SEL_COUNT_SET(x)                                    (((x) << 1) & 0x00000002)
#define PHY_ANALOG_CPU_DPLL_DPLL2_TESTIN_MSB                                                                 11
#define PHY_ANALOG_CPU_DPLL_DPLL2_TESTIN_LSB                                                                  2
#define PHY_ANALOG_CPU_DPLL_DPLL2_TESTIN_MASK                                                        0x00000ffc
#define PHY_ANALOG_CPU_DPLL_DPLL2_TESTIN_GET(x)                                       (((x) & 0x00000ffc) >> 2)
#define PHY_ANALOG_CPU_DPLL_DPLL2_TESTIN_SET(x)                                       (((x) << 2) & 0x00000ffc)
#define PHY_ANALOG_CPU_DPLL_DPLL2_PHASE_SHIFT_MSB                                                            18
#define PHY_ANALOG_CPU_DPLL_DPLL2_PHASE_SHIFT_LSB                                                            12
#define PHY_ANALOG_CPU_DPLL_DPLL2_PHASE_SHIFT_MASK                                                   0x0007f000
#define PHY_ANALOG_CPU_DPLL_DPLL2_PHASE_SHIFT_GET(x)                                 (((x) & 0x0007f000) >> 12)
#define PHY_ANALOG_CPU_DPLL_DPLL2_PHASE_SHIFT_SET(x)                                 (((x) << 12) & 0x0007f000)
#define PHY_ANALOG_CPU_DPLL_DPLL2_OUTDIV_MSB                                                                 21
#define PHY_ANALOG_CPU_DPLL_DPLL2_OUTDIV_LSB                                                                 19
#define PHY_ANALOG_CPU_DPLL_DPLL2_OUTDIV_MASK                                                        0x00380000
#define PHY_ANALOG_CPU_DPLL_DPLL2_OUTDIV_GET(x)                                      (((x) & 0x00380000) >> 19)
#define PHY_ANALOG_CPU_DPLL_DPLL2_OUTDIV_SET(x)                                      (((x) << 19) & 0x00380000)
#define PHY_ANALOG_CPU_DPLL_DPLL2_PLL_PWD_MSB                                                                22
#define PHY_ANALOG_CPU_DPLL_DPLL2_PLL_PWD_LSB                                                                22
#define PHY_ANALOG_CPU_DPLL_DPLL2_PLL_PWD_MASK                                                       0x00400000
#define PHY_ANALOG_CPU_DPLL_DPLL2_PLL_PWD_GET(x)                                     (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_CPU_DPLL_DPLL2_PLL_PWD_SET(x)                                     (((x) << 22) & 0x00400000)
#define PHY_ANALOG_CPU_DPLL_DPLL2_SEL_1SDM_MSB                                                               23
#define PHY_ANALOG_CPU_DPLL_DPLL2_SEL_1SDM_LSB                                                               23
#define PHY_ANALOG_CPU_DPLL_DPLL2_SEL_1SDM_MASK                                                      0x00800000
#define PHY_ANALOG_CPU_DPLL_DPLL2_SEL_1SDM_GET(x)                                    (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_CPU_DPLL_DPLL2_SEL_1SDM_SET(x)                                    (((x) << 23) & 0x00800000)
#define PHY_ANALOG_CPU_DPLL_DPLL2_EN_NEGTRIG_MSB                                                             24
#define PHY_ANALOG_CPU_DPLL_DPLL2_EN_NEGTRIG_LSB                                                             24
#define PHY_ANALOG_CPU_DPLL_DPLL2_EN_NEGTRIG_MASK                                                    0x01000000
#define PHY_ANALOG_CPU_DPLL_DPLL2_EN_NEGTRIG_GET(x)                                  (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_CPU_DPLL_DPLL2_EN_NEGTRIG_SET(x)                                  (((x) << 24) & 0x01000000)
#define PHY_ANALOG_CPU_DPLL_DPLL2_KD_MSB                                                                     28
#define PHY_ANALOG_CPU_DPLL_DPLL2_KD_LSB                                                                     25
#define PHY_ANALOG_CPU_DPLL_DPLL2_KD_MASK                                                            0x1e000000
#define PHY_ANALOG_CPU_DPLL_DPLL2_KD_GET(x)                                          (((x) & 0x1e000000) >> 25)
#define PHY_ANALOG_CPU_DPLL_DPLL2_KD_SET(x)                                          (((x) << 25) & 0x1e000000)
#define PHY_ANALOG_CPU_DPLL_DPLL2_KI_MSB                                                                     30
#define PHY_ANALOG_CPU_DPLL_DPLL2_KI_LSB                                                                     29
#define PHY_ANALOG_CPU_DPLL_DPLL2_KI_MASK                                                            0x60000000
#define PHY_ANALOG_CPU_DPLL_DPLL2_KI_GET(x)                                          (((x) & 0x60000000) >> 29)
#define PHY_ANALOG_CPU_DPLL_DPLL2_KI_SET(x)                                          (((x) << 29) & 0x60000000)
#define PHY_ANALOG_CPU_DPLL_DPLL2_LOCAL_PLL_MSB                                                              31
#define PHY_ANALOG_CPU_DPLL_DPLL2_LOCAL_PLL_LSB                                                              31
#define PHY_ANALOG_CPU_DPLL_DPLL2_LOCAL_PLL_MASK                                                     0x80000000
#define PHY_ANALOG_CPU_DPLL_DPLL2_LOCAL_PLL_GET(x)                                   (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_CPU_DPLL_DPLL2_LOCAL_PLL_SET(x)                                   (((x) << 31) & 0x80000000)

/* macros for cpu_dpll_DPLL3 */
#define PHY_ANALOG_CPU_DPLL_DPLL3_ADDRESS                                                            0x00000308
#define PHY_ANALOG_CPU_DPLL_DPLL3_OFFSET                                                             0x00000308
#define PHY_ANALOG_CPU_DPLL_DPLL3_SPARE_MSB                                                                   1
#define PHY_ANALOG_CPU_DPLL_DPLL3_SPARE_LSB                                                                   0
#define PHY_ANALOG_CPU_DPLL_DPLL3_SPARE_MASK                                                         0x00000003
#define PHY_ANALOG_CPU_DPLL_DPLL3_SPARE_GET(x)                                        (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_CPU_DPLL_DPLL3_SPARE_SET(x)                                        (((x) << 0) & 0x00000003)
#define PHY_ANALOG_CPU_DPLL_DPLL3_LOCAL_PLL_PWD_MSB                                                           2
#define PHY_ANALOG_CPU_DPLL_DPLL3_LOCAL_PLL_PWD_LSB                                                           2
#define PHY_ANALOG_CPU_DPLL_DPLL3_LOCAL_PLL_PWD_MASK                                                 0x00000004
#define PHY_ANALOG_CPU_DPLL_DPLL3_LOCAL_PLL_PWD_GET(x)                                (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_CPU_DPLL_DPLL3_LOCAL_PLL_PWD_SET(x)                                (((x) << 2) & 0x00000004)
#define PHY_ANALOG_CPU_DPLL_DPLL3_VC_DIFF0_MSB                                                               12
#define PHY_ANALOG_CPU_DPLL_DPLL3_VC_DIFF0_LSB                                                                3
#define PHY_ANALOG_CPU_DPLL_DPLL3_VC_DIFF0_MASK                                                      0x00001ff8
#define PHY_ANALOG_CPU_DPLL_DPLL3_VC_DIFF0_GET(x)                                     (((x) & 0x00001ff8) >> 3)
#define PHY_ANALOG_CPU_DPLL_DPLL3_VC_MEAS0_MSB                                                               30
#define PHY_ANALOG_CPU_DPLL_DPLL3_VC_MEAS0_LSB                                                               13
#define PHY_ANALOG_CPU_DPLL_DPLL3_VC_MEAS0_MASK                                                      0x7fffe000
#define PHY_ANALOG_CPU_DPLL_DPLL3_VC_MEAS0_GET(x)                                    (((x) & 0x7fffe000) >> 13)
#define PHY_ANALOG_CPU_DPLL_DPLL3_DO_MEAS_MSB                                                                31
#define PHY_ANALOG_CPU_DPLL_DPLL3_DO_MEAS_LSB                                                                31
#define PHY_ANALOG_CPU_DPLL_DPLL3_DO_MEAS_MASK                                                       0x80000000
#define PHY_ANALOG_CPU_DPLL_DPLL3_DO_MEAS_GET(x)                                     (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_CPU_DPLL_DPLL3_DO_MEAS_SET(x)                                     (((x) << 31) & 0x80000000)

/* macros for pmu_wlan_WLAN_PMU1 */
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_ADDRESS                                                        0x00000340
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_OFFSET                                                         0x00000340
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_PWD_MSB                                                                 0
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_PWD_LSB                                                                 0
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_PWD_MASK                                                       0x00000001
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_PWD_GET(x)                                      (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_PWD_SET(x)                                      (((x) << 0) & 0x00000001)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NFDIV_MSB                                                               3
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NFDIV_LSB                                                               1
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NFDIV_MASK                                                     0x0000000e
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NFDIV_GET(x)                                    (((x) & 0x0000000e) >> 1)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NFDIV_SET(x)                                    (((x) << 1) & 0x0000000e)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_REFV_MSB                                                                7
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_REFV_LSB                                                                4
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_REFV_MASK                                                      0x000000f0
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_REFV_GET(x)                                     (((x) & 0x000000f0) >> 4)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_REFV_SET(x)                                     (((x) << 4) & 0x000000f0)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_GM1_MSB                                                                10
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_GM1_LSB                                                                 8
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_GM1_MASK                                                       0x00000700
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_GM1_GET(x)                                      (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_GM1_SET(x)                                      (((x) << 8) & 0x00000700)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_DISABLED_MSB                                                           13
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_DISABLED_LSB                                                           11
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_DISABLED_MASK                                                  0x00003800
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_DISABLED_GET(x)                                (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_DISABLED_SET(x)                                (((x) << 11) & 0x00003800)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_CC_MSB                                                                 16
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_CC_LSB                                                                 14
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_CC_MASK                                                        0x0001c000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_CC_GET(x)                                      (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_CC_SET(x)                                      (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_RC_MSB                                                                 19
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_RC_LSB                                                                 17
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_RC_MASK                                                        0x000e0000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_RC_GET(x)                                      (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_RC_SET(x)                                      (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_RAMPSLOPE_MSB                                                          23
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_RAMPSLOPE_LSB                                                          20
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_RAMPSLOPE_MASK                                                 0x00f00000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_RAMPSLOPE_GET(x)                               (((x) & 0x00f00000) >> 20)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_RAMPSLOPE_SET(x)                               (((x) << 20) & 0x00f00000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_SEGM_MSB                                                               25
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_SEGM_LSB                                                               24
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_SEGM_MASK                                                      0x03000000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_SEGM_GET(x)                                    (((x) & 0x03000000) >> 24)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_SEGM_SET(x)                                    (((x) << 24) & 0x03000000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_USELOCALOSC_MSB                                                        26
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_USELOCALOSC_LSB                                                        26
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_USELOCALOSC_MASK                                               0x04000000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_USELOCALOSC_GET(x)                             (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_USELOCALOSC_SET(x)                             (((x) << 26) & 0x04000000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_FORCEXOSCSTABLE_MSB                                                    27
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_FORCEXOSCSTABLE_LSB                                                    27
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_FORCEXOSCSTABLE_MASK                                           0x08000000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_FORCEXOSCSTABLE_GET(x)                         (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_FORCEXOSCSTABLE_SET(x)                         (((x) << 27) & 0x08000000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_SELFB_MSB                                                              28
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_SELFB_LSB                                                              28
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_SELFB_MASK                                                     0x10000000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_SELFB_GET(x)                                   (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_SELFB_SET(x)                                   (((x) << 28) & 0x10000000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NOSUBOSC_MSB                                                           29
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NOSUBOSC_LSB                                                           29
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NOSUBOSC_MASK                                                  0x20000000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NOSUBOSC_GET(x)                                (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NOSUBOSC_SET(x)                                (((x) << 29) & 0x20000000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NOSUBFF_MSB                                                            31
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NOSUBFF_LSB                                                            30
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NOSUBFF_MASK                                                   0xc0000000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NOSUBFF_GET(x)                                 (((x) & 0xc0000000) >> 30)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU1_NOSUBFF_SET(x)                                 (((x) << 30) & 0xc0000000)

/* macros for pmu_wlan_WLAN_PMU2 */
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_ADDRESS                                                        0x00000344
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_OFFSET                                                         0x00000344
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_SPARE_MSB                                                              18
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_SPARE_LSB                                                               0
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_SPARE_MASK                                                     0x0007ffff
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_SPARE_GET(x)                                    (((x) & 0x0007ffff) >> 0)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_SPARE_SET(x)                                    (((x) << 0) & 0x0007ffff)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISC_BIT_LOCAL_MSB                                                     19
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISC_BIT_LOCAL_LSB                                                     19
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISC_BIT_LOCAL_MASK                                            0x00080000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISC_BIT_LOCAL_GET(x)                          (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISC_BIT_LOCAL_SET(x)                          (((x) << 19) & 0x00080000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_USE_WLAN_SETTING_MSB                                                   20
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_USE_WLAN_SETTING_LSB                                                   20
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_USE_WLAN_SETTING_MASK                                          0x00100000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_USE_WLAN_SETTING_GET(x)                        (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_USE_WLAN_SETTING_SET(x)                        (((x) << 20) & 0x00100000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_PGM_MSB                                                                21
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_PGM_LSB                                                                21
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_PGM_MASK                                                       0x00200000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_PGM_GET(x)                                     (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_PGM_SET(x)                                     (((x) << 21) & 0x00200000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISABLE_MSB                                                            24
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISABLE_LSB                                                            22
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISABLE_MASK                                                   0x01c00000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISABLE_GET(x)                                 (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISABLE_SET(x)                                 (((x) << 22) & 0x01c00000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISCMODEEN_MSB                                                         25
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISCMODEEN_LSB                                                         25
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISCMODEEN_MASK                                                0x02000000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISCMODEEN_GET(x)                              (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISCMODEEN_SET(x)                              (((x) << 25) & 0x02000000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISCDEL_MSB                                                            28
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISCDEL_LSB                                                            26
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISCDEL_MASK                                                   0x1c000000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISCDEL_GET(x)                                 (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISCDEL_SET(x)                                 (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_REFV18H_MSB                                                            29
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_REFV18H_LSB                                                            29
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_REFV18H_MASK                                                   0x20000000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_REFV18H_GET(x)                                 (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_REFV18H_SET(x)                                 (((x) << 29) & 0x20000000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_REV08H_MSB                                                             30
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_REV08H_LSB                                                             30
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_REV08H_MASK                                                    0x40000000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_REV08H_GET(x)                                  (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_REV08H_SET(x)                                  (((x) << 30) & 0x40000000)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISABLED_MSB                                                           31
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISABLED_LSB                                                           31
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISABLED_MASK                                                  0x80000000
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISABLED_GET(x)                                (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_PMU_WLAN_WLAN_PMU2_DISABLED_SET(x)                                (((x) << 31) & 0x80000000)

/* macros for rbist_b0_rbist_cntrl */
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ADDRESS                                                      0x00000380
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_OFFSET                                                       0x00000380
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_MSB                                             0
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_LSB                                             0
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_MASK                                   0x00000001
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_GET(x)                  (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_SET(x)                  (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_MSB                                          1
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_LSB                                          1
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_MASK                                0x00000002
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_GET(x)               (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_SET(x)               (((x) << 1) & 0x00000002)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_MSB                                          2
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_LSB                                          2
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_MASK                                0x00000004
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_GET(x)               (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_SET(x)               (((x) << 2) & 0x00000004)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_MSB                                        3
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_LSB                                        3
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_MASK                              0x00000008
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_GET(x)             (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_SET(x)             (((x) << 3) & 0x00000008)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_MSB                                      4
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_LSB                                      4
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_MASK                            0x00000010
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_GET(x)           (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_SET(x)           (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_MSB                                      5
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_LSB                                      5
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_MASK                            0x00000020
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_GET(x)           (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_SET(x)           (((x) << 5) & 0x00000020)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_MSB                                         6
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_LSB                                         6
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_MASK                               0x00000040
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_GET(x)              (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_SET(x)              (((x) << 6) & 0x00000040)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_MSB                                         7
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_LSB                                         7
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_MASK                               0x00000080
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_GET(x)              (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_SET(x)              (((x) << 7) & 0x00000080)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_MSB                                       8
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_LSB                                       8
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_MASK                             0x00000100
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_GET(x)            (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_SET(x)            (((x) << 8) & 0x00000100)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_MSB                                                9
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_LSB                                                9
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_MASK                                      0x00000200
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_GET(x)                     (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_SET(x)                     (((x) << 9) & 0x00000200)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_MSB                                             10
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_LSB                                             10
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_MASK                                    0x00000400
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_GET(x)                  (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_SET(x)                  (((x) << 10) & 0x00000400)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_MSB                                            11
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_LSB                                            11
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_MASK                                   0x00000800
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_GET(x)                 (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_SET(x)                 (((x) << 11) & 0x00000800)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_MSB                                               12
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_LSB                                               12
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_MASK                                      0x00001000
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_GET(x)                    (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_SET(x)                    (((x) << 12) & 0x00001000)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_MSB                                             13
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_LSB                                             13
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_MASK                                    0x00002000
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_GET(x)                  (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_SET(x)                  (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_MSB                                        14
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_LSB                                        14
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_MASK                               0x00004000
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_GET(x)             (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_SET(x)             (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_MSB                                              15
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_LSB                                              15
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_MASK                                     0x00008000
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_GET(x)                   (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_SET(x)                   (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RBIST_ENABLE_MSB                                                 16
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RBIST_ENABLE_LSB                                                 16
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RBIST_ENABLE_MASK                                        0x00010000
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RBIST_ENABLE_GET(x)                      (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RBIST_ENABLE_SET(x)                      (((x) << 16) & 0x00010000)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_MSB                                             20
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_LSB                                             17
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_MASK                                    0x001e0000
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_GET(x)                  (((x) & 0x001e0000) >> 17)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_SET(x)                  (((x) << 17) & 0x001e0000)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_MSB                           21
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_LSB                           21
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_MASK                  0x00200000
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_GET(x) \
                    (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_RBIST_B0_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_SET(x) \
                    (((x) << 21) & 0x00200000)

/* macros for rbist_b0_tx_dc_offset */
#define PHY_ANALOG_RBIST_B0_TX_DC_OFFSET_ADDRESS                                                     0x00000384
#define PHY_ANALOG_RBIST_B0_TX_DC_OFFSET_OFFSET                                                      0x00000384
#define PHY_ANALOG_RBIST_B0_TX_DC_OFFSET_ATE_TONEGEN_DC_I_MSB                                                10
#define PHY_ANALOG_RBIST_B0_TX_DC_OFFSET_ATE_TONEGEN_DC_I_LSB                                                 0
#define PHY_ANALOG_RBIST_B0_TX_DC_OFFSET_ATE_TONEGEN_DC_I_MASK                                       0x000007ff
#define PHY_ANALOG_RBIST_B0_TX_DC_OFFSET_ATE_TONEGEN_DC_I_GET(x)                      (((x) & 0x000007ff) >> 0)
#define PHY_ANALOG_RBIST_B0_TX_DC_OFFSET_ATE_TONEGEN_DC_I_SET(x)                      (((x) << 0) & 0x000007ff)
#define PHY_ANALOG_RBIST_B0_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_MSB                                                26
#define PHY_ANALOG_RBIST_B0_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_LSB                                                16
#define PHY_ANALOG_RBIST_B0_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_MASK                                       0x07ff0000
#define PHY_ANALOG_RBIST_B0_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_GET(x)                     (((x) & 0x07ff0000) >> 16)
#define PHY_ANALOG_RBIST_B0_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_SET(x)                     (((x) << 16) & 0x07ff0000)

/* macros for rbist_b0_tx_tonegen0 */
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ADDRESS                                                      0x00000388
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_OFFSET                                                       0x00000388
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_MSB                                             7
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_LSB                                             0
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_MASK                                   0x000000ff
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_GET(x)                  (((x) & 0x000000ff) >> 0)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_SET(x)                  (((x) << 0) & 0x000000ff)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_MSB                                     11
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_LSB                                      8
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_MASK                            0x00000f00
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_GET(x)           (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_SET(x)           (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_MSB                                     18
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_LSB                                     16
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_MASK                            0x00070000
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_GET(x)          (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_SET(x)          (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_MSB                                           31
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_LSB                                           24
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_MASK                                  0xff000000
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_GET(x)                (((x) & 0xff000000) >> 24)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_SET(x)                (((x) << 24) & 0xff000000)

/* macros for rbist_b0_tx_tonegen1 */
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ADDRESS                                                      0x0000038c
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_OFFSET                                                       0x0000038c
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_MSB                                             7
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_LSB                                             0
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_MASK                                   0x000000ff
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_GET(x)                  (((x) & 0x000000ff) >> 0)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_SET(x)                  (((x) << 0) & 0x000000ff)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_MSB                                     11
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_LSB                                      8
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_MASK                            0x00000f00
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_GET(x)           (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_SET(x)           (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_MSB                                     18
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_LSB                                     16
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_MASK                            0x00070000
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_GET(x)          (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_SET(x)          (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_MSB                                           31
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_LSB                                           24
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_MASK                                  0xff000000
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_GET(x)                (((x) & 0xff000000) >> 24)
#define PHY_ANALOG_RBIST_B0_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_SET(x)                (((x) << 24) & 0xff000000)

/* macros for rbist_b0_tx_lftonegen0 */
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ADDRESS                                                    0x00000390
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_OFFSET                                                     0x00000390
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_MSB                                           7
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_LSB                                           0
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_MASK                                 0x000000ff
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_GET(x)                (((x) & 0x000000ff) >> 0)
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_SET(x)                (((x) << 0) & 0x000000ff)
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_MSB                                   11
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_LSB                                    8
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_MASK                          0x00000f00
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_GET(x)         (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_SET(x)         (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_MSB                                   18
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_LSB                                   16
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_MASK                          0x00070000
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_GET(x)        (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_SET(x)        (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_MSB                                         31
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_LSB                                         24
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_MASK                                0xff000000
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_GET(x)              (((x) & 0xff000000) >> 24)
#define PHY_ANALOG_RBIST_B0_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_SET(x)              (((x) << 24) & 0xff000000)

/* macros for rbist_b0_tx_linear_ramp_i */
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ADDRESS                                                 0x00000394
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_OFFSET                                                  0x00000394
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_MSB                                    10
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_LSB                                     0
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_MASK                           0x000007ff
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_GET(x)          (((x) & 0x000007ff) >> 0)
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_SET(x)          (((x) << 0) & 0x000007ff)
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_MSB                                   21
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_LSB                                   12
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_MASK                          0x003ff000
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_GET(x)        (((x) & 0x003ff000) >> 12)
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_SET(x)        (((x) << 12) & 0x003ff000)
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_MSB                                    29
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_LSB                                    24
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_MASK                           0x3f000000
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_GET(x)         (((x) & 0x3f000000) >> 24)
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_SET(x)         (((x) << 24) & 0x3f000000)

/* macros for rbist_b0_tx_linear_ramp_q */
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ADDRESS                                                 0x00000398
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_OFFSET                                                  0x00000398
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_MSB                                    10
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_LSB                                     0
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_MASK                           0x000007ff
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_GET(x)          (((x) & 0x000007ff) >> 0)
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_SET(x)          (((x) << 0) & 0x000007ff)
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_MSB                                   21
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_LSB                                   12
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_MASK                          0x003ff000
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_GET(x)        (((x) & 0x003ff000) >> 12)
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_SET(x)        (((x) << 12) & 0x003ff000)
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_MSB                                    29
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_LSB                                    24
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_MASK                           0x3f000000
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_GET(x)         (((x) & 0x3f000000) >> 24)
#define PHY_ANALOG_RBIST_B0_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_SET(x)         (((x) << 24) & 0x3f000000)

/* macros for rbist_b0_tx_prbs_mag */
#define PHY_ANALOG_RBIST_B0_TX_PRBS_MAG_ADDRESS                                                      0x0000039c
#define PHY_ANALOG_RBIST_B0_TX_PRBS_MAG_OFFSET                                                       0x0000039c
#define PHY_ANALOG_RBIST_B0_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_MSB                                      9
#define PHY_ANALOG_RBIST_B0_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_LSB                                      0
#define PHY_ANALOG_RBIST_B0_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_MASK                            0x000003ff
#define PHY_ANALOG_RBIST_B0_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_GET(x)           (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B0_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_SET(x)           (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B0_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_MSB                                     25
#define PHY_ANALOG_RBIST_B0_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_LSB                                     16
#define PHY_ANALOG_RBIST_B0_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_MASK                            0x03ff0000
#define PHY_ANALOG_RBIST_B0_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_GET(x)          (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B0_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_SET(x)          (((x) << 16) & 0x03ff0000)

/* macros for rbist_b0_tx_prbs_seed_i */
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_I_ADDRESS                                                   0x000003a0
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_I_OFFSET                                                    0x000003a0
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_MSB                                         30
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_LSB                                          0
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_MASK                                0x7fffffff
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_GET(x)               (((x) & 0x7fffffff) >> 0)
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_SET(x)               (((x) << 0) & 0x7fffffff)

/* macros for rbist_b0_tx_prbs_seed_q */
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_Q_ADDRESS                                                   0x000003a4
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_Q_OFFSET                                                    0x000003a4
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_MSB                                         30
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_LSB                                          0
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_MASK                                0x7fffffff
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_GET(x)               (((x) & 0x7fffffff) >> 0)
#define PHY_ANALOG_RBIST_B0_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_SET(x)               (((x) << 0) & 0x7fffffff)

/* macros for rbist_b0_cmac_dc_cancel */
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_ADDRESS                                                   0x000003a8
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_OFFSET                                                    0x000003a8
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_MSB                                           9
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_LSB                                           0
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_MASK                                 0x000003ff
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_GET(x)                (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_SET(x)                (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_MSB                                          25
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_LSB                                          16
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_MASK                                 0x03ff0000
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_GET(x)               (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_SET(x)               (((x) << 16) & 0x03ff0000)

/* macros for rbist_b0_cmac_dc_offset */
#define PHY_ANALOG_RBIST_B0_CMAC_DC_OFFSET_ADDRESS                                                   0x000003ac
#define PHY_ANALOG_RBIST_B0_CMAC_DC_OFFSET_OFFSET                                                    0x000003ac
#define PHY_ANALOG_RBIST_B0_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_MSB                                             3
#define PHY_ANALOG_RBIST_B0_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_LSB                                             0
#define PHY_ANALOG_RBIST_B0_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_MASK                                   0x0000000f
#define PHY_ANALOG_RBIST_B0_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_GET(x)                  (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_SET(x)                  (((x) << 0) & 0x0000000f)

/* macros for rbist_b0_cmac_corr */
#define PHY_ANALOG_RBIST_B0_CMAC_CORR_ADDRESS                                                        0x000003b0
#define PHY_ANALOG_RBIST_B0_CMAC_CORR_OFFSET                                                         0x000003b0
#define PHY_ANALOG_RBIST_B0_CMAC_CORR_ATE_CMAC_CORR_CYCLES_MSB                                                4
#define PHY_ANALOG_RBIST_B0_CMAC_CORR_ATE_CMAC_CORR_CYCLES_LSB                                                0
#define PHY_ANALOG_RBIST_B0_CMAC_CORR_ATE_CMAC_CORR_CYCLES_MASK                                      0x0000001f
#define PHY_ANALOG_RBIST_B0_CMAC_CORR_ATE_CMAC_CORR_CYCLES_GET(x)                     (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_CORR_ATE_CMAC_CORR_CYCLES_SET(x)                     (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_RBIST_B0_CMAC_CORR_ATE_CMAC_CORR_FREQ_MSB                                                 14
#define PHY_ANALOG_RBIST_B0_CMAC_CORR_ATE_CMAC_CORR_FREQ_LSB                                                  8
#define PHY_ANALOG_RBIST_B0_CMAC_CORR_ATE_CMAC_CORR_FREQ_MASK                                        0x00007f00
#define PHY_ANALOG_RBIST_B0_CMAC_CORR_ATE_CMAC_CORR_FREQ_GET(x)                       (((x) & 0x00007f00) >> 8)
#define PHY_ANALOG_RBIST_B0_CMAC_CORR_ATE_CMAC_CORR_FREQ_SET(x)                       (((x) << 8) & 0x00007f00)

/* macros for rbist_b0_cmac_power */
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_ADDRESS                                                       0x000003b4
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_OFFSET                                                        0x000003b4
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_ATE_CMAC_POWER_CYCLES_MSB                                              3
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_ATE_CMAC_POWER_CYCLES_LSB                                              0
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_ATE_CMAC_POWER_CYCLES_MASK                                    0x0000000f
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_ATE_CMAC_POWER_CYCLES_GET(x)                   (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_ATE_CMAC_POWER_CYCLES_SET(x)                   (((x) << 0) & 0x0000000f)

/* macros for rbist_b0_cmac_cross_corr */
#define PHY_ANALOG_RBIST_B0_CMAC_CROSS_CORR_ADDRESS                                                  0x000003b8
#define PHY_ANALOG_RBIST_B0_CMAC_CROSS_CORR_OFFSET                                                   0x000003b8
#define PHY_ANALOG_RBIST_B0_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_MSB                                            3
#define PHY_ANALOG_RBIST_B0_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_LSB                                            0
#define PHY_ANALOG_RBIST_B0_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_MASK                                  0x0000000f
#define PHY_ANALOG_RBIST_B0_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_GET(x)                 (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_SET(x)                 (((x) << 0) & 0x0000000f)

/* macros for rbist_b0_cmac_i2q2 */
#define PHY_ANALOG_RBIST_B0_CMAC_I2Q2_ADDRESS                                                        0x000003bc
#define PHY_ANALOG_RBIST_B0_CMAC_I2Q2_OFFSET                                                         0x000003bc
#define PHY_ANALOG_RBIST_B0_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_MSB                                                3
#define PHY_ANALOG_RBIST_B0_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_LSB                                                0
#define PHY_ANALOG_RBIST_B0_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_MASK                                      0x0000000f
#define PHY_ANALOG_RBIST_B0_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_GET(x)                     (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_SET(x)                     (((x) << 0) & 0x0000000f)

/* macros for rbist_b0_cmac_power_hpf */
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_HPF_ADDRESS                                                   0x000003c0
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_HPF_OFFSET                                                    0x000003c0
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_MSB                                      3
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_LSB                                      0
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_MASK                            0x0000000f
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_GET(x)           (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_SET(x)           (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_MSB                                        7
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_LSB                                        4
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_MASK                              0x000000f0
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_GET(x)             (((x) & 0x000000f0) >> 4)
#define PHY_ANALOG_RBIST_B0_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_SET(x)             (((x) << 4) & 0x000000f0)

/* macros for rbist_b0_rxdac_set1 */
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ADDRESS                                                       0x000003c4
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_OFFSET                                                        0x000003c4
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_MUX_MSB                                                      1
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_MUX_LSB                                                      0
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_MUX_MASK                                            0x00000003
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_MUX_GET(x)                           (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_MUX_SET(x)                           (((x) << 0) & 0x00000003)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_HI_GAIN_MSB                                                  4
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_HI_GAIN_LSB                                                  4
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_HI_GAIN_MASK                                        0x00000010
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_HI_GAIN_GET(x)                       (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_HI_GAIN_SET(x)                       (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_MSB                                                13
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_LSB                                                 8
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_MASK                                       0x00003f00
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_GET(x)                      (((x) & 0x00003f00) >> 8)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_SET(x)                      (((x) << 8) & 0x00003f00)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_MSB                                        19
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_LSB                                        16
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_MASK                               0x000f0000
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_GET(x)             (((x) & 0x000f0000) >> 16)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_SET(x)             (((x) << 16) & 0x000f0000)

/* macros for rbist_b0_rxdac_set2 */
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ADDRESS                                                       0x000003c8
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_OFFSET                                                        0x000003c8
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_I_HI_MSB                                                     4
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_I_HI_LSB                                                     0
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_I_HI_MASK                                           0x0000001f
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_I_HI_GET(x)                          (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_I_HI_SET(x)                          (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_Q_HI_MSB                                                    12
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_Q_HI_LSB                                                     8
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_Q_HI_MASK                                           0x00001f00
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_Q_HI_GET(x)                          (((x) & 0x00001f00) >> 8)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_Q_HI_SET(x)                          (((x) << 8) & 0x00001f00)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_I_LOW_MSB                                                   20
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_I_LOW_LSB                                                   16
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_I_LOW_MASK                                          0x001f0000
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_I_LOW_GET(x)                        (((x) & 0x001f0000) >> 16)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_I_LOW_SET(x)                        (((x) << 16) & 0x001f0000)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_Q_LOW_MSB                                                   28
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_Q_LOW_LSB                                                   24
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_Q_LOW_MASK                                          0x1f000000
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_Q_LOW_GET(x)                        (((x) & 0x1f000000) >> 24)
#define PHY_ANALOG_RBIST_B0_RXDAC_SET2_ATE_RXDAC_Q_LOW_SET(x)                        (((x) << 24) & 0x1f000000)

/* macros for rbist_b0_rxdac_long_shift */
#define PHY_ANALOG_RBIST_B0_RXDAC_LONG_SHIFT_ADDRESS                                                 0x000003cc
#define PHY_ANALOG_RBIST_B0_RXDAC_LONG_SHIFT_OFFSET                                                  0x000003cc
#define PHY_ANALOG_RBIST_B0_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_MSB                                           4
#define PHY_ANALOG_RBIST_B0_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_LSB                                           0
#define PHY_ANALOG_RBIST_B0_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_MASK                                 0x0000001f
#define PHY_ANALOG_RBIST_B0_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_GET(x)                (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_RBIST_B0_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_SET(x)                (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_RBIST_B0_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_MSB                                          12
#define PHY_ANALOG_RBIST_B0_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_LSB                                           8
#define PHY_ANALOG_RBIST_B0_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_MASK                                 0x00001f00
#define PHY_ANALOG_RBIST_B0_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_GET(x)                (((x) & 0x00001f00) >> 8)
#define PHY_ANALOG_RBIST_B0_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_SET(x)                (((x) << 8) & 0x00001f00)

/* macros for rbist_b0_cmac_results_i */
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_I_ADDRESS                                                   0x000003d0
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_I_OFFSET                                                    0x000003d0
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_I_ATE_CMAC_RESULTS_MSB                                              31
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_I_ATE_CMAC_RESULTS_LSB                                               0
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_I_ATE_CMAC_RESULTS_MASK                                     0xffffffff
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_I_ATE_CMAC_RESULTS_GET(x)                    (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_I_ATE_CMAC_RESULTS_SET(x)                    (((x) << 0) & 0xffffffff)

/* macros for rbist_b0_cmac_results_q */
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_Q_ADDRESS                                                   0x000003d4
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_Q_OFFSET                                                    0x000003d4
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_MSB                                              31
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_LSB                                               0
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_MASK                                     0xffffffff
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_GET(x)                    (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_SET(x)                    (((x) << 0) & 0xffffffff)

/* macros for rbist_b0_cmac_results_1_i */
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_I_ADDRESS                                                 0x000003d8
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_I_OFFSET                                                  0x000003d8
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b0_cmac_results_1_q */
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_Q_ADDRESS                                                 0x000003dc
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_Q_OFFSET                                                  0x000003dc
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b0_cmac_results_2_i */
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_I_ADDRESS                                                 0x000003e0
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_I_OFFSET                                                  0x000003e0
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b0_cmac_results_2_q */
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_Q_ADDRESS                                                 0x000003e4
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_Q_OFFSET                                                  0x000003e4
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b0_cmac_results_3_i */
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_I_ADDRESS                                                 0x000003e8
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_I_OFFSET                                                  0x000003e8
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b0_cmac_results_3_q */
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_Q_ADDRESS                                                 0x000003ec
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_Q_OFFSET                                                  0x000003ec
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b0_cmac_dc_cancel_1 */
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_1_ADDRESS                                                 0x000003f0
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_1_OFFSET                                                  0x000003f0
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_MSB                                         9
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_LSB                                         0
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_MASK                               0x000003ff
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_GET(x)              (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_SET(x)              (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_MSB                                        25
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_LSB                                        16
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_MASK                               0x03ff0000
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_GET(x)             (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_SET(x)             (((x) << 16) & 0x03ff0000)

/* macros for rbist_b0_cmac_dc_cancel_2 */
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_2_ADDRESS                                                 0x000003f4
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_2_OFFSET                                                  0x000003f4
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_MSB                                         9
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_LSB                                         0
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_MASK                               0x000003ff
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_GET(x)              (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_SET(x)              (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_MSB                                        25
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_LSB                                        16
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_MASK                               0x03ff0000
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_GET(x)             (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_SET(x)             (((x) << 16) & 0x03ff0000)

/* macros for rbist_b0_cmac_dc_cancel_3 */
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_3_ADDRESS                                                 0x000003f8
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_3_OFFSET                                                  0x000003f8
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_MSB                                         9
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_LSB                                         0
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_MASK                               0x000003ff
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_GET(x)              (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_SET(x)              (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_MSB                                        25
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_LSB                                        16
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_MASK                               0x03ff0000
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_GET(x)             (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B0_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_SET(x)             (((x) << 16) & 0x03ff0000)

/* macros for rbist_b0_cmac_gain_comp */
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ADDRESS                                                   0x000003fc
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_OFFSET                                                    0x000003fc
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_MSB                                           5
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_LSB                                           0
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_MASK                                 0x0000003f
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_GET(x)                (((x) & 0x0000003f) >> 0)
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_SET(x)                (((x) << 0) & 0x0000003f)
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_MSB                                          13
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_LSB                                           8
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_MASK                                 0x00003f00
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_GET(x)                (((x) & 0x00003f00) >> 8)
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_SET(x)                (((x) << 8) & 0x00003f00)
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_MSB                                     31
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_LSB                                     31
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_MASK                            0x80000000
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_GET(x)          (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RBIST_B0_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_SET(x)          (((x) << 31) & 0x80000000)

/* macros for rxrf_b1_RXRFSA_BIAS1 */
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_ADDRESS                                                      0x00000400
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_OFFSET                                                       0x00000400
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_SPARE_MSB                                                             0
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_SPARE_LSB                                                             0
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_SPARE_MASK                                                   0x00000001
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_SPARE_GET(x)                                  (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_SPARE_SET(x)                                  (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25SPARE_MSB                                                     3
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25SPARE_LSB                                                     1
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25SPARE_MASK                                           0x0000000e
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25SPARE_GET(x)                          (((x) & 0x0000000e) >> 1)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25SPARE_SET(x)                          (((x) << 1) & 0x0000000e)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25LO18_MSB                                                      6
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25LO18_LSB                                                      4
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25LO18_MASK                                            0x00000070
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25LO18_GET(x)                           (((x) & 0x00000070) >> 4)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25LO18_SET(x)                           (((x) << 4) & 0x00000070)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25LO36_MSB                                                      9
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25LO36_LSB                                                      7
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25LO36_MASK                                            0x00000380
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25LO36_GET(x)                           (((x) & 0x00000380) >> 7)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25LO36_SET(x)                           (((x) << 7) & 0x00000380)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_MSB                                                 12
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_LSB                                                 10
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_MASK                                        0x00001c00
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_GET(x)                      (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_SET(x)                      (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR5GH_MSB                                                   15
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR5GH_LSB                                                   13
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR5GH_MASK                                          0x0000e000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR5GH_GET(x)                        (((x) & 0x0000e000) >> 13)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR5GH_SET(x)                        (((x) << 13) & 0x0000e000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25VGA5G_MSB                                                    18
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25VGA5G_LSB                                                    16
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25VGA5G_MASK                                           0x00070000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25VGA5G_GET(x)                         (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25VGA5G_SET(x)                         (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC75LNA5G_MSB                                                    21
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC75LNA5G_LSB                                                    19
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC75LNA5G_MASK                                           0x00380000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC75LNA5G_GET(x)                         (((x) & 0x00380000) >> 19)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC75LNA5G_SET(x)                         (((x) << 19) & 0x00380000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25LO24_MSB                                                     24
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25LO24_LSB                                                     22
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25LO24_MASK                                            0x01c00000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25LO24_GET(x)                          (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IR25LO24_SET(x)                          (((x) << 22) & 0x01c00000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR2GH_MSB                                                   27
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR2GH_LSB                                                   25
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR2GH_MASK                                          0x0e000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR2GH_GET(x)                        (((x) & 0x0e000000) >> 25)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC25MXR2GH_SET(x)                        (((x) << 25) & 0x0e000000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC75LNA2G_MSB                                                    30
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC75LNA2G_LSB                                                    28
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC75LNA2G_MASK                                           0x70000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC75LNA2G_GET(x)                         (((x) & 0x70000000) >> 28)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_IC75LNA2G_SET(x)                         (((x) << 28) & 0x70000000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_BIAS_MSB                                                         31
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_BIAS_LSB                                                         31
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_BIAS_MASK                                                0x80000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_BIAS_GET(x)                              (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS1_PWD_BIAS_SET(x)                              (((x) << 31) & 0x80000000)

/* macros for rxrf_b1_RXRFSA_BIAS2 */
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_ADDRESS                                                      0x00000404
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_OFFSET                                                       0x00000404
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PKEN_MSB                                                              3
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PKEN_LSB                                                              0
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PKEN_MASK                                                    0x0000000f
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PKEN_GET(x)                                   (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PKEN_SET(x)                                   (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_VCMVALUE_MSB                                                          6
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_VCMVALUE_LSB                                                          4
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_VCMVALUE_MASK                                                0x00000070
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_VCMVALUE_GET(x)                               (((x) & 0x00000070) >> 4)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_VCMVALUE_SET(x)                               (((x) << 4) & 0x00000070)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_VCMBUF_MSB                                                        7
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_VCMBUF_LSB                                                        7
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_VCMBUF_MASK                                              0x00000080
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_VCMBUF_GET(x)                             (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_VCMBUF_SET(x)                             (((x) << 7) & 0x00000080)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25SPAREH_MSB                                                   10
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25SPAREH_LSB                                                    8
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25SPAREH_MASK                                          0x00000700
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25SPAREH_GET(x)                         (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25SPAREH_SET(x)                         (((x) << 8) & 0x00000700)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25SPARE_MSB                                                    13
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25SPARE_LSB                                                    11
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25SPARE_MASK                                           0x00003800
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25SPARE_GET(x)                         (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25SPARE_SET(x)                         (((x) << 11) & 0x00003800)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25LNABUF_MSB                                                   16
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25LNABUF_LSB                                                   14
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25LNABUF_MASK                                          0x0001c000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25LNABUF_GET(x)                        (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25LNABUF_SET(x)                        (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25AGCH_MSB                                                     19
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25AGCH_LSB                                                     17
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25AGCH_MASK                                            0x000e0000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25AGCH_GET(x)                          (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25AGCH_SET(x)                          (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25AGC_MSB                                                      22
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25AGC_LSB                                                      20
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25AGC_MASK                                             0x00700000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25AGC_GET(x)                           (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25AGC_SET(x)                           (((x) << 20) & 0x00700000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25AGC_MSB                                                      25
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25AGC_LSB                                                      23
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25AGC_MASK                                             0x03800000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25AGC_GET(x)                           (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25AGC_SET(x)                           (((x) << 23) & 0x03800000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25VCMBUF_MSB                                                   28
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25VCMBUF_LSB                                                   26
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25VCMBUF_MASK                                          0x1c000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25VCMBUF_GET(x)                        (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IC25VCMBUF_SET(x)                        (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25VCM_MSB                                                      31
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25VCM_LSB                                                      29
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25VCM_MASK                                             0xe0000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25VCM_GET(x)                           (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS2_PWD_IR25VCM_SET(x)                           (((x) << 29) & 0xe0000000)

/* macros for rxrf_b1_RXRFSA_GAINSTAGES */
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_ADDRESS                                                 0x00000408
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_OFFSET                                                  0x00000408
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_SPARE_MSB                                                        0
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_SPARE_LSB                                                        0
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_SPARE_MASK                                              0x00000001
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_SPARE_GET(x)                             (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_SPARE_SET(x)                             (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNAON_CALDC_MSB                                                  1
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNAON_CALDC_LSB                                                  1
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNAON_CALDC_MASK                                        0x00000002
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNAON_CALDC_GET(x)                       (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNAON_CALDC_SET(x)                       (((x) << 1) & 0x00000002)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_VGA5G_CAP_MSB                                                    3
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_VGA5G_CAP_LSB                                                    2
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_VGA5G_CAP_MASK                                          0x0000000c
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_VGA5G_CAP_GET(x)                         (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_VGA5G_CAP_SET(x)                         (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_CAP_MSB                                                    5
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_CAP_LSB                                                    4
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_CAP_MASK                                          0x00000030
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_CAP_GET(x)                         (((x) & 0x00000030) >> 4)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_CAP_SET(x)                         (((x) << 4) & 0x00000030)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_MSB                                               6
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_LSB                                               6
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_MASK                                     0x00000040
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_GET(x)                    (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_SET(x)                    (((x) << 6) & 0x00000040)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LO5G_MSB                                                     7
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LO5G_LSB                                                     7
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LO5G_MASK                                           0x00000080
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LO5G_GET(x)                          (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LO5G_SET(x)                          (((x) << 7) & 0x00000080)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_VGA5G_MSB                                                    8
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_VGA5G_LSB                                                    8
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_VGA5G_MASK                                          0x00000100
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_VGA5G_GET(x)                         (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_VGA5G_SET(x)                         (((x) << 8) & 0x00000100)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_MXR5G_MSB                                                    9
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_MXR5G_LSB                                                    9
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_MXR5G_MASK                                          0x00000200
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_MXR5G_GET(x)                         (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_MXR5G_SET(x)                         (((x) << 9) & 0x00000200)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LNA5G_MSB                                                   10
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LNA5G_LSB                                                   10
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LNA5G_MASK                                          0x00000400
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LNA5G_GET(x)                        (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LNA5G_SET(x)                        (((x) << 10) & 0x00000400)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_CAP_MSB                                                   12
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_CAP_LSB                                                   11
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_CAP_MASK                                          0x00001800
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_CAP_GET(x)                        (((x) & 0x00001800) >> 11)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_CAP_SET(x)                        (((x) << 11) & 0x00001800)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_MSB                                              13
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_LSB                                              13
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_MASK                                     0x00002000
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_GET(x)                   (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_SET(x)                   (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_LP_MSB                                                    14
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_LP_LSB                                                    14
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_LP_MASK                                           0x00004000
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_LP_GET(x)                         (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_LP_SET(x)                         (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LO2G_MSB                                                    15
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LO2G_LSB                                                    15
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LO2G_MASK                                           0x00008000
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LO2G_GET(x)                         (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LO2G_SET(x)                         (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_MXR2G_MSB                                                   16
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_MXR2G_LSB                                                   16
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_MXR2G_MASK                                          0x00010000
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_MXR2G_GET(x)                        (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_MXR2G_SET(x)                        (((x) << 16) & 0x00010000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LNA2G_MSB                                                   17
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LNA2G_LSB                                                   17
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LNA2G_MASK                                          0x00020000
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LNA2G_GET(x)                        (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_PWD_LNA2G_SET(x)                        (((x) << 17) & 0x00020000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_MSB                                              19
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_LSB                                              18
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_MASK                                     0x000c0000
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_GET(x)                   (((x) & 0x000c0000) >> 18)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_SET(x)                   (((x) << 18) & 0x000c0000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_MSB                                              22
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_LSB                                              20
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_MASK                                     0x00700000
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_GET(x)                   (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_SET(x)                   (((x) << 20) & 0x00700000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_MSB                                              25
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_LSB                                              23
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_MASK                                     0x03800000
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_GET(x)                   (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_SET(x)                   (((x) << 23) & 0x03800000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_MSB                                              27
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_LSB                                              26
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_MASK                                     0x0c000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_GET(x)                   (((x) & 0x0c000000) >> 26)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_SET(x)                   (((x) << 26) & 0x0c000000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_MSB                                              30
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_LSB                                              28
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_MASK                                     0x70000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_GET(x)                   (((x) & 0x70000000) >> 28)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_SET(x)                   (((x) << 28) & 0x70000000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_RX_OVERRIDE_MSB                                                 31
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_RX_OVERRIDE_LSB                                                 31
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_RX_OVERRIDE_MASK                                        0x80000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_RX_OVERRIDE_GET(x)                      (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXRF_B1_RXRFSA_GAINSTAGES_RX_OVERRIDE_SET(x)                      (((x) << 31) & 0x80000000)

/* macros for rxrf_b1_RXRFSA_AGC */
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_ADDRESS                                                        0x0000040c
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_OFFSET                                                         0x0000040c
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_RF5G_ON_DURING_CALPA_MSB                                                0
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_RF5G_ON_DURING_CALPA_LSB                                                0
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_RF5G_ON_DURING_CALPA_MASK                                      0x00000001
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_RF5G_ON_DURING_CALPA_GET(x)                     (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_RF5G_ON_DURING_CALPA_SET(x)                     (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_RF2G_ON_DURING_CALPA_MSB                                                1
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_RF2G_ON_DURING_CALPA_LSB                                                1
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_RF2G_ON_DURING_CALPA_MASK                                      0x00000002
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_RF2G_ON_DURING_CALPA_GET(x)                     (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_RF2G_ON_DURING_CALPA_SET(x)                     (((x) << 1) & 0x00000002)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_OUT_MSB                                                             2
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_OUT_LSB                                                             2
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_OUT_MASK                                                   0x00000004
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_OUT_GET(x)                                  (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_LNABUFGAIN2X_MSB                                                        3
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_LNABUFGAIN2X_LSB                                                        3
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_LNABUFGAIN2X_MASK                                              0x00000008
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_LNABUFGAIN2X_GET(x)                             (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_LNABUFGAIN2X_SET(x)                             (((x) << 3) & 0x00000008)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_LNABUF_PWD_OVR_MSB                                                      4
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_LNABUF_PWD_OVR_LSB                                                      4
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_LNABUF_PWD_OVR_MASK                                            0x00000010
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_LNABUF_PWD_OVR_GET(x)                           (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_LNABUF_PWD_OVR_SET(x)                           (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_PWD_LNABUF_MSB                                                          5
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_PWD_LNABUF_LSB                                                          5
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_PWD_LNABUF_MASK                                                0x00000020
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_PWD_LNABUF_GET(x)                               (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_PWD_LNABUF_SET(x)                               (((x) << 5) & 0x00000020)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_FALL_CTRL_MSB                                                       8
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_FALL_CTRL_LSB                                                       6
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_FALL_CTRL_MASK                                             0x000001c0
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_FALL_CTRL_GET(x)                            (((x) & 0x000001c0) >> 6)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_FALL_CTRL_SET(x)                            (((x) << 6) & 0x000001c0)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC5G_CALDAC_OVR_MSB                                                   14
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC5G_CALDAC_OVR_LSB                                                    9
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC5G_CALDAC_OVR_MASK                                          0x00007e00
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC5G_CALDAC_OVR_GET(x)                         (((x) & 0x00007e00) >> 9)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC5G_CALDAC_OVR_SET(x)                         (((x) << 9) & 0x00007e00)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC5G_DBDAC_OVR_MSB                                                    18
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC5G_DBDAC_OVR_LSB                                                    15
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC5G_DBDAC_OVR_MASK                                           0x00078000
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC5G_DBDAC_OVR_GET(x)                         (((x) & 0x00078000) >> 15)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC5G_DBDAC_OVR_SET(x)                         (((x) << 15) & 0x00078000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC2G_CALDAC_OVR_MSB                                                   24
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC2G_CALDAC_OVR_LSB                                                   19
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC2G_CALDAC_OVR_MASK                                          0x01f80000
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC2G_CALDAC_OVR_GET(x)                        (((x) & 0x01f80000) >> 19)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC2G_CALDAC_OVR_SET(x)                        (((x) << 19) & 0x01f80000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC2G_DBDAC_OVR_MSB                                                    28
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC2G_DBDAC_OVR_LSB                                                    25
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC2G_DBDAC_OVR_MASK                                           0x1e000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC2G_DBDAC_OVR_GET(x)                         (((x) & 0x1e000000) >> 25)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC2G_DBDAC_OVR_SET(x)                         (((x) << 25) & 0x1e000000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_CAL_OVR_MSB                                                        29
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_CAL_OVR_LSB                                                        29
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_CAL_OVR_MASK                                               0x20000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_CAL_OVR_GET(x)                             (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_CAL_OVR_SET(x)                             (((x) << 29) & 0x20000000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_ON_OVR_MSB                                                         30
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_ON_OVR_LSB                                                         30
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_ON_OVR_MASK                                                0x40000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_ON_OVR_GET(x)                              (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_ON_OVR_SET(x)                              (((x) << 30) & 0x40000000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_OVERRIDE_MSB                                                       31
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_OVERRIDE_LSB                                                       31
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_OVERRIDE_MASK                                              0x80000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_OVERRIDE_GET(x)                            (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXRF_B1_RXRFSA_AGC_AGC_OVERRIDE_SET(x)                            (((x) << 31) & 0x80000000)

/* macros for rxrf_b1_RXRFSA_BIAS3 */
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_ADDRESS                                                      0x00000410
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_OFFSET                                                       0x00000410
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_CONTROLSPARE_MSB                                                     12
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_CONTROLSPARE_LSB                                                      0
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_CONTROLSPARE_MASK                                            0x00001fff
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_CONTROLSPARE_GET(x)                           (((x) & 0x00001fff) >> 0)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_CONTROLSPARE_SET(x)                           (((x) << 0) & 0x00001fff)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_MSB                                             13
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_LSB                                             13
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_MASK                                    0x00002000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_GET(x)                  (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_SET(x)                  (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_MSB                                             14
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_LSB                                             14
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_MASK                                    0x00004000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_GET(x)                  (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_SET(x)                  (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_MSB                                               15
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_LSB                                               15
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_MASK                                      0x00008000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_GET(x)                    (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_SET(x)                    (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_MSB                                             16
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_LSB                                             16
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_MASK                                    0x00010000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_GET(x)                  (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_SET(x)                  (((x) << 16) & 0x00010000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_AICSTBY_ENABLE_MSB                                                   17
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_AICSTBY_ENABLE_LSB                                                   17
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_AICSTBY_ENABLE_MASK                                          0x00020000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_AICSTBY_ENABLE_GET(x)                        (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_AICSTBY_ENABLE_SET(x)                        (((x) << 17) & 0x00020000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_AICGM_OVR_MSB                                                    18
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_AICGM_OVR_LSB                                                    18
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_AICGM_OVR_MASK                                           0x00040000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_AICGM_OVR_GET(x)                         (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_AICGM_OVR_SET(x)                         (((x) << 18) & 0x00040000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_AICGM_MSB                                                        19
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_AICGM_LSB                                                        19
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_AICGM_MASK                                               0x00080000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_AICGM_GET(x)                             (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_AICGM_SET(x)                             (((x) << 19) & 0x00080000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_USE_BT_LNA_MSB                                                       20
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_USE_BT_LNA_LSB                                                       20
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_USE_BT_LNA_MASK                                              0x00100000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_USE_BT_LNA_GET(x)                            (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_USE_BT_LNA_SET(x)                            (((x) << 20) & 0x00100000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_BT_LNA_CNT_OVR_MSB                                                   21
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_BT_LNA_CNT_OVR_LSB                                                   21
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_BT_LNA_CNT_OVR_MASK                                          0x00200000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_BT_LNA_CNT_OVR_GET(x)                        (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_BT_LNA_CNT_OVR_SET(x)                        (((x) << 21) & 0x00200000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_MXRFORCEDON_MSB                                                      22
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_MXRFORCEDON_LSB                                                      22
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_MXRFORCEDON_MASK                                             0x00400000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_MXRFORCEDON_GET(x)                           (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_MXRFORCEDON_SET(x)                           (((x) << 22) & 0x00400000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC25SPARE_MSB                                                    25
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC25SPARE_LSB                                                    23
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC25SPARE_MASK                                           0x03800000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC25SPARE_GET(x)                         (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC25SPARE_SET(x)                         (((x) << 23) & 0x03800000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC50LNABUF2G_MSB                                                 28
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC50LNABUF2G_LSB                                                 26
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC50LNABUF2G_MASK                                        0x1c000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC50LNABUF2G_GET(x)                      (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC50LNABUF2G_SET(x)                      (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC50AIC_MSB                                                      31
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC50AIC_LSB                                                      29
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC50AIC_MASK                                             0xe0000000
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC50AIC_GET(x)                           (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_RXRF_B1_RXRFSA_BIAS3_PWD_IC50AIC_SET(x)                           (((x) << 29) & 0xe0000000)

/* macros for txrf_b1_TXRFSA1 */
#define PHY_ANALOG_TXRF_B1_TXRFSA1_ADDRESS                                                           0x00000440
#define PHY_ANALOG_TXRF_B1_TXRFSA1_OFFSET                                                            0x00000440
#define PHY_ANALOG_TXRF_B1_TXRFSA1_RESERVED_PA2G_MSB                                                          2
#define PHY_ANALOG_TXRF_B1_TXRFSA1_RESERVED_PA2G_LSB                                                          0
#define PHY_ANALOG_TXRF_B1_TXRFSA1_RESERVED_PA2G_MASK                                                0x00000007
#define PHY_ANALOG_TXRF_B1_TXRFSA1_RESERVED_PA2G_GET(x)                               (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_RESERVED_PA2G_SET(x)                               (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_AUX2_MSB                                                        5
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_AUX2_LSB                                                        3
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_AUX2_MASK                                              0x00000038
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_AUX2_GET(x)                             (((x) & 0x00000038) >> 3)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_AUX2_SET(x)                             (((x) << 3) & 0x00000038)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_AUX1_MSB                                                        8
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_AUX1_LSB                                                        6
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_AUX1_MASK                                              0x000001c0
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_AUX1_GET(x)                             (((x) & 0x000001c0) >> 6)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_AUX1_SET(x)                             (((x) << 6) & 0x000001c0)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_MAIN_MSB                                                       11
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_MAIN_LSB                                                        9
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_MAIN_MASK                                              0x00000e00
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_MAIN_GET(x)                             (((x) & 0x00000e00) >> 9)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV2GN5G_MAIN_SET(x)                             (((x) << 9) & 0x00000e00)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV3GN5G_MSB                                                            15
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV3GN5G_LSB                                                            12
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV3GN5G_MASK                                                   0x0000f000
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV3GN5G_GET(x)                                 (((x) & 0x0000f000) >> 12)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRV3GN5G_SET(x)                                 (((x) << 12) & 0x0000f000)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOCALTXGAIN5G_MSB                                                         16
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOCALTXGAIN5G_LSB                                                         16
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOCALTXGAIN5G_MASK                                                0x00010000
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOCALTXGAIN5G_GET(x)                              (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOCALTXGAIN5G_SET(x)                              (((x) << 16) & 0x00010000)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDOUT2G_MSB                                                               17
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDOUT2G_LSB                                                               17
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDOUT2G_MASK                                                      0x00020000
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDOUT2G_GET(x)                                    (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDOUT2G_SET(x)                                    (((x) << 17) & 0x00020000)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDDR2G_MSB                                                                18
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDDR2G_LSB                                                                18
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDDR2G_MASK                                                       0x00040000
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDDR2G_GET(x)                                     (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDDR2G_SET(x)                                     (((x) << 18) & 0x00040000)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDMXR2G_MSB                                                               19
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDMXR2G_LSB                                                               19
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDMXR2G_MASK                                                      0x00080000
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDMXR2G_GET(x)                                    (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDMXR2G_SET(x)                                    (((x) << 19) & 0x00080000)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDLOBUF2G_MSB                                                             20
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDLOBUF2G_LSB                                                             20
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDLOBUF2G_MASK                                                    0x00100000
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDLOBUF2G_GET(x)                                  (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDLOBUF2G_SET(x)                                  (((x) << 20) & 0x00100000)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDLODIV2G_MSB                                                             21
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDLODIV2G_LSB                                                             21
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDLODIV2G_MASK                                                    0x00200000
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDLODIV2G_GET(x)                                  (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PDLODIV2G_SET(x)                                  (((x) << 21) & 0x00200000)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOBUF2GFORCED_MSB                                                         22
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOBUF2GFORCED_LSB                                                         22
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOBUF2GFORCED_MASK                                                0x00400000
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOBUF2GFORCED_GET(x)                              (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOBUF2GFORCED_SET(x)                              (((x) << 22) & 0x00400000)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LODIV2GFORCED_MSB                                                         23
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LODIV2GFORCED_LSB                                                         23
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LODIV2GFORCED_MASK                                                0x00800000
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LODIV2GFORCED_GET(x)                              (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LODIV2GFORCED_SET(x)                              (((x) << 23) & 0x00800000)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRVGN2G_MSB                                                             30
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRVGN2G_LSB                                                             24
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRVGN2G_MASK                                                    0x7f000000
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRVGN2G_GET(x)                                  (((x) & 0x7f000000) >> 24)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_PADRVGN2G_SET(x)                                  (((x) << 24) & 0x7f000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOCALTXGAIN2G_MSB                                                         31
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOCALTXGAIN2G_LSB                                                         31
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOCALTXGAIN2G_MASK                                                0x80000000
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOCALTXGAIN2G_GET(x)                              (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TXRF_B1_TXRFSA1_LOCALTXGAIN2G_SET(x)                              (((x) << 31) & 0x80000000)

/* macros for txrf_b1_TXRFSA2 */
#define PHY_ANALOG_TXRF_B1_TXRFSA2_ADDRESS                                                           0x00000444
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OFFSET                                                            0x00000444
#define PHY_ANALOG_TXRF_B1_TXRFSA2_RESERVED_PA2G_MSB                                                          2
#define PHY_ANALOG_TXRF_B1_TXRFSA2_RESERVED_PA2G_LSB                                                          0
#define PHY_ANALOG_TXRF_B1_TXRFSA2_RESERVED_PA2G_MASK                                                0x00000007
#define PHY_ANALOG_TXRF_B1_TXRFSA2_RESERVED_PA2G_GET(x)                               (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_RESERVED_PA2G_SET(x)                               (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OCAS2G_WLAN_MSB                                                            5
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OCAS2G_WLAN_LSB                                                            3
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OCAS2G_WLAN_MASK                                                  0x00000038
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OCAS2G_WLAN_GET(x)                                 (((x) & 0x00000038) >> 3)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OCAS2G_WLAN_SET(x)                                 (((x) << 3) & 0x00000038)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_DCAS2G_MSB                                                                 8
#define PHY_ANALOG_TXRF_B1_TXRFSA2_DCAS2G_LSB                                                                 6
#define PHY_ANALOG_TXRF_B1_TXRFSA2_DCAS2G_MASK                                                       0x000001c0
#define PHY_ANALOG_TXRF_B1_TXRFSA2_DCAS2G_GET(x)                                      (((x) & 0x000001c0) >> 6)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_DCAS2G_SET(x)                                      (((x) << 6) & 0x000001c0)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_SOFTPD_MSB                                                           11
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_SOFTPD_LSB                                                            9
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_SOFTPD_MASK                                                  0x00000e00
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_SOFTPD_GET(x)                                 (((x) & 0x00000e00) >> 9)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_SOFTPD_SET(x)                                 (((x) << 9) & 0x00000e00)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_QAM_MSB                                                              14
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_QAM_LSB                                                              12
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_QAM_MASK                                                     0x00007000
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_QAM_GET(x)                                   (((x) & 0x00007000) >> 12)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_QAM_SET(x)                                   (((x) << 12) & 0x00007000)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_PSK_MSB                                                              17
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_PSK_LSB                                                              15
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_PSK_MASK                                                     0x00038000
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_PSK_GET(x)                                   (((x) & 0x00038000) >> 15)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_PSK_SET(x)                                   (((x) << 15) & 0x00038000)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_CCK_MSB                                                              20
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_CCK_LSB                                                              18
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_CCK_MASK                                                     0x001c0000
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_CCK_GET(x)                                   (((x) & 0x001c0000) >> 18)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_OB2G_CCK_SET(x)                                   (((x) << 18) & 0x001c0000)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_DB2G_MSB                                                                  23
#define PHY_ANALOG_TXRF_B1_TXRFSA2_DB2G_LSB                                                                  21
#define PHY_ANALOG_TXRF_B1_TXRFSA2_DB2G_MASK                                                         0x00e00000
#define PHY_ANALOG_TXRF_B1_TXRFSA2_DB2G_GET(x)                                       (((x) & 0x00e00000) >> 21)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_DB2G_SET(x)                                       (((x) << 21) & 0x00e00000)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDOUT5G_MSB                                                               26
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDOUT5G_LSB                                                               24
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDOUT5G_MASK                                                      0x07000000
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDOUT5G_GET(x)                                    (((x) & 0x07000000) >> 24)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDOUT5G_SET(x)                                    (((x) << 24) & 0x07000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDLOBUF5G_MSB                                                             27
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDLOBUF5G_LSB                                                             27
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDLOBUF5G_MASK                                                    0x08000000
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDLOBUF5G_GET(x)                                  (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDLOBUF5G_SET(x)                                  (((x) << 27) & 0x08000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDLODIV5G_MSB                                                             28
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDLODIV5G_LSB                                                             28
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDLODIV5G_MASK                                                    0x10000000
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDLODIV5G_GET(x)                                  (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDLODIV5G_SET(x)                                  (((x) << 28) & 0x10000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_LOBUF5GFORCED_MSB                                                         29
#define PHY_ANALOG_TXRF_B1_TXRFSA2_LOBUF5GFORCED_LSB                                                         29
#define PHY_ANALOG_TXRF_B1_TXRFSA2_LOBUF5GFORCED_MASK                                                0x20000000
#define PHY_ANALOG_TXRF_B1_TXRFSA2_LOBUF5GFORCED_GET(x)                              (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_LOBUF5GFORCED_SET(x)                              (((x) << 29) & 0x20000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_LODIV5GFORCED_MSB                                                         30
#define PHY_ANALOG_TXRF_B1_TXRFSA2_LODIV5GFORCED_LSB                                                         30
#define PHY_ANALOG_TXRF_B1_TXRFSA2_LODIV5GFORCED_MASK                                                0x40000000
#define PHY_ANALOG_TXRF_B1_TXRFSA2_LODIV5GFORCED_GET(x)                              (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_LODIV5GFORCED_SET(x)                              (((x) << 30) & 0x40000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDMXR5G_MSB                                                               31
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDMXR5G_LSB                                                               31
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDMXR5G_MASK                                                      0x80000000
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDMXR5G_GET(x)                                    (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TXRF_B1_TXRFSA2_PDMXR5G_SET(x)                                    (((x) << 31) & 0x80000000)

/* macros for txrf_b1_TXRFSA3 */
#define PHY_ANALOG_TXRF_B1_TXRFSA3_ADDRESS                                                           0x00000448
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OFFSET                                                            0x00000448
#define PHY_ANALOG_TXRF_B1_TXRFSA3_RESERVED_3_MSB                                                             1
#define PHY_ANALOG_TXRF_B1_TXRFSA3_RESERVED_3_LSB                                                             0
#define PHY_ANALOG_TXRF_B1_TXRFSA3_RESERVED_3_MASK                                                   0x00000003
#define PHY_ANALOG_TXRF_B1_TXRFSA3_RESERVED_3_GET(x)                                  (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_RESERVED_3_SET(x)                                  (((x) << 0) & 0x00000003)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D3CAS5G_MSB                                                                4
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D3CAS5G_LSB                                                                2
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D3CAS5G_MASK                                                      0x0000001c
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D3CAS5G_GET(x)                                     (((x) & 0x0000001c) >> 2)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D3CAS5G_SET(x)                                     (((x) << 2) & 0x0000001c)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST5G_AUX2_MSB                                                       7
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST5G_AUX2_LSB                                                       5
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST5G_AUX2_MASK                                             0x000000e0
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST5G_AUX2_GET(x)                            (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST5G_AUX2_SET(x)                            (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST5G_AUX1_MSB                                                      10
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST5G_AUX1_LSB                                                       8
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST5G_AUX1_MASK                                             0x00000700
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST5G_AUX1_GET(x)                            (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST5G_AUX1_SET(x)                            (((x) << 8) & 0x00000700)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_QAM_MSB                                                              13
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_QAM_LSB                                                              11
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_QAM_MASK                                                     0x00003800
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_QAM_GET(x)                                   (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_QAM_SET(x)                                   (((x) << 11) & 0x00003800)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_PSK_MSB                                                              16
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_PSK_LSB                                                              14
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_PSK_MASK                                                     0x0001c000
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_PSK_GET(x)                                   (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_PSK_SET(x)                                   (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_CCK_MSB                                                              19
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_CCK_LSB                                                              17
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_CCK_MASK                                                     0x000e0000
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_CCK_GET(x)                                   (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OB5G_CCK_SET(x)                                   (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D2B5G_MSB                                                                 22
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D2B5G_LSB                                                                 20
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D2B5G_MASK                                                        0x00700000
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D2B5G_GET(x)                                      (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D2B5G_SET(x)                                      (((x) << 20) & 0x00700000)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D3B5G_MSB                                                                 25
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D3B5G_LSB                                                                 23
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D3B5G_MASK                                                        0x03800000
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D3B5G_GET(x)                                      (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_D3B5G_SET(x)                                      (((x) << 23) & 0x03800000)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST2G_AUX2_MSB                                                      28
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST2G_AUX2_LSB                                                      26
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST2G_AUX2_MASK                                             0x1c000000
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST2G_AUX2_GET(x)                           (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST2G_AUX2_SET(x)                           (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST2G_AUX1_MSB                                                      31
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST2G_AUX1_LSB                                                      29
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST2G_AUX1_MASK                                             0xe0000000
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST2G_AUX1_GET(x)                           (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B1_TXRFSA3_OBDBOFFST2G_AUX1_SET(x)                           (((x) << 29) & 0xe0000000)

/* macros for txrf_b1_TXRFSA4 */
#define PHY_ANALOG_TXRF_B1_TXRFSA4_ADDRESS                                                           0x0000044c
#define PHY_ANALOG_TXRF_B1_TXRFSA4_OFFSET                                                            0x0000044c
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PWD_IC25SPARE_MSB                                                          2
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PWD_IC25SPARE_LSB                                                          0
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PWD_IC25SPARE_MASK                                                0x00000007
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PWD_IC25SPARE_GET(x)                               (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PWD_IC25SPARE_SET(x)                               (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PWD_IC25AIC_MSB                                                            5
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PWD_IC25AIC_LSB                                                            3
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PWD_IC25AIC_MASK                                                  0x00000038
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PWD_IC25AIC_GET(x)                                 (((x) & 0x00000038) >> 3)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PWD_IC25AIC_SET(x)                                 (((x) << 3) & 0x00000038)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_USEBTOB_WLANSR_MSB                                                         6
#define PHY_ANALOG_TXRF_B1_TXRFSA4_USEBTOB_WLANSR_LSB                                                         6
#define PHY_ANALOG_TXRF_B1_TXRFSA4_USEBTOB_WLANSR_MASK                                               0x00000040
#define PHY_ANALOG_TXRF_B1_TXRFSA4_USEBTOB_WLANSR_GET(x)                              (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_USEBTOB_WLANSR_SET(x)                              (((x) << 6) & 0x00000040)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PAFORCEDON_WLAN_MSB                                                        7
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PAFORCEDON_WLAN_LSB                                                        7
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PAFORCEDON_WLAN_MASK                                              0x00000080
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PAFORCEDON_WLAN_GET(x)                             (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_PAFORCEDON_WLAN_SET(x)                             (((x) << 7) & 0x00000080)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_BTOB_SOFTPD_WLAN_MSB                                                      10
#define PHY_ANALOG_TXRF_B1_TXRFSA4_BTOB_SOFTPD_WLAN_LSB                                                       8
#define PHY_ANALOG_TXRF_B1_TXRFSA4_BTOB_SOFTPD_WLAN_MASK                                             0x00000700
#define PHY_ANALOG_TXRF_B1_TXRFSA4_BTOB_SOFTPD_WLAN_GET(x)                            (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_BTOB_SOFTPD_WLAN_SET(x)                            (((x) << 8) & 0x00000700)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_BTOB_WLAN_MSB                                                             13
#define PHY_ANALOG_TXRF_B1_TXRFSA4_BTOB_WLAN_LSB                                                             11
#define PHY_ANALOG_TXRF_B1_TXRFSA4_BTOB_WLAN_MASK                                                    0x00003800
#define PHY_ANALOG_TXRF_B1_TXRFSA4_BTOB_WLAN_GET(x)                                  (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_BTOB_WLAN_SET(x)                                  (((x) << 11) & 0x00003800)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_AUX2_MSB                                                          16
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_AUX2_LSB                                                          14
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_AUX2_MASK                                                 0x0001c000
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_AUX2_GET(x)                               (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_AUX2_SET(x)                               (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_AUX1_MSB                                                          19
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_AUX1_LSB                                                          17
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_AUX1_MASK                                                 0x000e0000
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_AUX1_GET(x)                               (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_AUX1_SET(x)                               (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_MAIN_MSB                                                          22
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_MAIN_LSB                                                          20
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_MAIN_MASK                                                 0x00700000
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_MAIN_GET(x)                               (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D2CAS5G_MAIN_SET(x)                               (((x) << 20) & 0x00700000)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_AUX2_MSB                                                          25
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_AUX2_LSB                                                          23
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_AUX2_MASK                                                 0x03800000
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_AUX2_GET(x)                               (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_AUX2_SET(x)                               (((x) << 23) & 0x03800000)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_AUX1_MSB                                                          28
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_AUX1_LSB                                                          26
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_AUX1_MASK                                                 0x1c000000
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_AUX1_GET(x)                               (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_AUX1_SET(x)                               (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_MAIN_MSB                                                          31
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_MAIN_LSB                                                          29
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_MAIN_MASK                                                 0xe0000000
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_MAIN_GET(x)                               (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B1_TXRFSA4_D1CAS5G_MAIN_SET(x)                               (((x) << 29) & 0xe0000000)

/* macros for txrf_b1_TXRFSA5 */
#define PHY_ANALOG_TXRF_B1_TXRFSA5_ADDRESS                                                           0x00000450
#define PHY_ANALOG_TXRF_B1_TXRFSA5_OFFSET                                                            0x00000450
#define PHY_ANALOG_TXRF_B1_TXRFSA5_RESERVED7_1_MSB                                                           26
#define PHY_ANALOG_TXRF_B1_TXRFSA5_RESERVED7_1_LSB                                                            0
#define PHY_ANALOG_TXRF_B1_TXRFSA5_RESERVED7_1_MASK                                                  0x07ffffff
#define PHY_ANALOG_TXRF_B1_TXRFSA5_RESERVED7_1_GET(x)                                 (((x) & 0x07ffffff) >> 0)
#define PHY_ANALOG_TXRF_B1_TXRFSA5_RESERVED7_1_SET(x)                                 (((x) << 0) & 0x07ffffff)
#define PHY_ANALOG_TXRF_B1_TXRFSA5_CSTEER_EN_MSB                                                             27
#define PHY_ANALOG_TXRF_B1_TXRFSA5_CSTEER_EN_LSB                                                             27
#define PHY_ANALOG_TXRF_B1_TXRFSA5_CSTEER_EN_MASK                                                    0x08000000
#define PHY_ANALOG_TXRF_B1_TXRFSA5_CSTEER_EN_GET(x)                                  (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_TXRF_B1_TXRFSA5_CSTEER_EN_SET(x)                                  (((x) << 27) & 0x08000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA5_PWDAICVGAQ_LS_MSB                                                         28
#define PHY_ANALOG_TXRF_B1_TXRFSA5_PWDAICVGAQ_LS_LSB                                                         28
#define PHY_ANALOG_TXRF_B1_TXRFSA5_PWDAICVGAQ_LS_MASK                                                0x10000000
#define PHY_ANALOG_TXRF_B1_TXRFSA5_PWDAICVGAQ_LS_GET(x)                              (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_TXRF_B1_TXRFSA5_PWDAICVGAQ_LS_SET(x)                              (((x) << 28) & 0x10000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA5_PWDAICVGAI_LS_MSB                                                         29
#define PHY_ANALOG_TXRF_B1_TXRFSA5_PWDAICVGAI_LS_LSB                                                         29
#define PHY_ANALOG_TXRF_B1_TXRFSA5_PWDAICVGAI_LS_MASK                                                0x20000000
#define PHY_ANALOG_TXRF_B1_TXRFSA5_PWDAICVGAI_LS_GET(x)                              (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_TXRF_B1_TXRFSA5_PWDAICVGAI_LS_SET(x)                              (((x) << 29) & 0x20000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA5_LOCAL_AICPWD_MSB                                                          30
#define PHY_ANALOG_TXRF_B1_TXRFSA5_LOCAL_AICPWD_LSB                                                          30
#define PHY_ANALOG_TXRF_B1_TXRFSA5_LOCAL_AICPWD_MASK                                                 0x40000000
#define PHY_ANALOG_TXRF_B1_TXRFSA5_LOCAL_AICPWD_GET(x)                               (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_TXRF_B1_TXRFSA5_LOCAL_AICPWD_SET(x)                               (((x) << 30) & 0x40000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA5_AICSTBY_ENABLE_MSB                                                        31
#define PHY_ANALOG_TXRF_B1_TXRFSA5_AICSTBY_ENABLE_LSB                                                        31
#define PHY_ANALOG_TXRF_B1_TXRFSA5_AICSTBY_ENABLE_MASK                                               0x80000000
#define PHY_ANALOG_TXRF_B1_TXRFSA5_AICSTBY_ENABLE_GET(x)                             (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TXRF_B1_TXRFSA5_AICSTBY_ENABLE_SET(x)                             (((x) << 31) & 0x80000000)

/* macros for txrf_b1_TXRFSA6 */
#define PHY_ANALOG_TXRF_B1_TXRFSA6_ADDRESS                                                           0x00000454
#define PHY_ANALOG_TXRF_B1_TXRFSA6_OFFSET                                                            0x00000454
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RESERVED_5_MSB                                                             2
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RESERVED_5_LSB                                                             0
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RESERVED_5_MASK                                                   0x00000007
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RESERVED_5_GET(x)                                  (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RESERVED_5_SET(x)                                  (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDOUT5G_3CALTX_MSB                                                         3
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDOUT5G_3CALTX_LSB                                                         3
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDOUT5G_3CALTX_MASK                                               0x00000008
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDOUT5G_3CALTX_GET(x)                              (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDOUT5G_3CALTX_SET(x)                              (((x) << 3) & 0x00000008)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_D3B5GCALTX_MSB                                                             6
#define PHY_ANALOG_TXRF_B1_TXRFSA6_D3B5GCALTX_LSB                                                             4
#define PHY_ANALOG_TXRF_B1_TXRFSA6_D3B5GCALTX_MASK                                                   0x00000070
#define PHY_ANALOG_TXRF_B1_TXRFSA6_D3B5GCALTX_GET(x)                                  (((x) & 0x00000070) >> 4)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_D3B5GCALTX_SET(x)                                  (((x) << 4) & 0x00000070)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PADRVGN2GCALTX_MSB                                                        13
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PADRVGN2GCALTX_LSB                                                         7
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PADRVGN2GCALTX_MASK                                               0x00003f80
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PADRVGN2GCALTX_GET(x)                              (((x) & 0x00003f80) >> 7)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PADRVGN2GCALTX_SET(x)                              (((x) << 7) & 0x00003f80)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_DB2GCALTX_MSB                                                             16
#define PHY_ANALOG_TXRF_B1_TXRFSA6_DB2GCALTX_LSB                                                             14
#define PHY_ANALOG_TXRF_B1_TXRFSA6_DB2GCALTX_MASK                                                    0x0001c000
#define PHY_ANALOG_TXRF_B1_TXRFSA6_DB2GCALTX_GET(x)                                  (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_DB2GCALTX_SET(x)                                  (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CALTXSHIFT_MSB                                                            17
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CALTXSHIFT_LSB                                                            17
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CALTXSHIFT_MASK                                                   0x00020000
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CALTXSHIFT_GET(x)                                 (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CALTXSHIFT_SET(x)                                 (((x) << 17) & 0x00020000)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CALTXSHIFTOVR_MSB                                                         18
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CALTXSHIFTOVR_LSB                                                         18
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CALTXSHIFTOVR_MASK                                                0x00040000
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CALTXSHIFTOVR_GET(x)                              (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CALTXSHIFTOVR_SET(x)                              (((x) << 18) & 0x00040000)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RDIV5G_MSB                                                                20
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RDIV5G_LSB                                                                19
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RDIV5G_MASK                                                       0x00180000
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RDIV5G_GET(x)                                     (((x) & 0x00180000) >> 19)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RDIV5G_SET(x)                                     (((x) << 19) & 0x00180000)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CAPDIV5G_MSB                                                              23
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CAPDIV5G_LSB                                                              21
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CAPDIV5G_MASK                                                     0x00e00000
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CAPDIV5G_GET(x)                                   (((x) & 0x00e00000) >> 21)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CAPDIV5G_SET(x)                                   (((x) << 21) & 0x00e00000)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDPREDIST5G_MSB                                                           24
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDPREDIST5G_LSB                                                           24
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDPREDIST5G_MASK                                                  0x01000000
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDPREDIST5G_GET(x)                                (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDPREDIST5G_SET(x)                                (((x) << 24) & 0x01000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RDIV2G_MSB                                                                26
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RDIV2G_LSB                                                                25
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RDIV2G_MASK                                                       0x06000000
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RDIV2G_GET(x)                                     (((x) & 0x06000000) >> 25)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_RDIV2G_SET(x)                                     (((x) << 25) & 0x06000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CAPDIV2G_PREDIST_MSB                                                      30
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CAPDIV2G_PREDIST_LSB                                                      27
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CAPDIV2G_PREDIST_MASK                                             0x78000000
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CAPDIV2G_PREDIST_GET(x)                           (((x) & 0x78000000) >> 27)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_CAPDIV2G_PREDIST_SET(x)                           (((x) << 27) & 0x78000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDPREDIST2G_MSB                                                           31
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDPREDIST2G_LSB                                                           31
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDPREDIST2G_MASK                                                  0x80000000
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDPREDIST2G_GET(x)                                (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TXRF_B1_TXRFSA6_PDPREDIST2G_SET(x)                                (((x) << 31) & 0x80000000)

/* macros for txrf_b1_TXRFSA7 */
#define PHY_ANALOG_TXRF_B1_TXRFSA7_ADDRESS                                                           0x00000458
#define PHY_ANALOG_TXRF_B1_TXRFSA7_OFFSET                                                            0x00000458
#define PHY_ANALOG_TXRF_B1_TXRFSA7_SHORTBIASRES_DIV2GTX_MSB                                                   0
#define PHY_ANALOG_TXRF_B1_TXRFSA7_SHORTBIASRES_DIV2GTX_LSB                                                   0
#define PHY_ANALOG_TXRF_B1_TXRFSA7_SHORTBIASRES_DIV2GTX_MASK                                         0x00000001
#define PHY_ANALOG_TXRF_B1_TXRFSA7_SHORTBIASRES_DIV2GTX_GET(x)                        (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_SHORTBIASRES_DIV2GTX_SET(x)                        (((x) << 0) & 0x00000001)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_OFFST_AUX2_M2_21_MSB                                                       2
#define PHY_ANALOG_TXRF_B1_TXRFSA7_OFFST_AUX2_M2_21_LSB                                                       1
#define PHY_ANALOG_TXRF_B1_TXRFSA7_OFFST_AUX2_M2_21_MASK                                             0x00000006
#define PHY_ANALOG_TXRF_B1_TXRFSA7_OFFST_AUX2_M2_21_GET(x)                            (((x) & 0x00000006) >> 1)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_OFFST_AUX2_M2_21_SET(x)                            (((x) << 1) & 0x00000006)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_SHORTBIASRES_DIV5GTX_MSB                                                   3
#define PHY_ANALOG_TXRF_B1_TXRFSA7_SHORTBIASRES_DIV5GTX_LSB                                                   3
#define PHY_ANALOG_TXRF_B1_TXRFSA7_SHORTBIASRES_DIV5GTX_MASK                                         0x00000008
#define PHY_ANALOG_TXRF_B1_TXRFSA7_SHORTBIASRES_DIV5GTX_GET(x)                        (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_SHORTBIASRES_DIV5GTX_SET(x)                        (((x) << 3) & 0x00000008)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_AICCAPDIVMASKING_B_MSB                                                     4
#define PHY_ANALOG_TXRF_B1_TXRFSA7_AICCAPDIVMASKING_B_LSB                                                     4
#define PHY_ANALOG_TXRF_B1_TXRFSA7_AICCAPDIVMASKING_B_MASK                                           0x00000010
#define PHY_ANALOG_TXRF_B1_TXRFSA7_AICCAPDIVMASKING_B_GET(x)                          (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_AICCAPDIVMASKING_B_SET(x)                          (((x) << 4) & 0x00000010)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXDIV5G_MSB                                                       7
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXDIV5G_LSB                                                       5
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXDIV5G_MASK                                             0x000000e0
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXDIV5G_GET(x)                            (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXDIV5G_SET(x)                            (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWDWLAN_IR25PA2G_MSB                                                      10
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWDWLAN_IR25PA2G_LSB                                                       8
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWDWLAN_IR25PA2G_MASK                                             0x00000700
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWDWLAN_IR25PA2G_GET(x)                            (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWDWLAN_IR25PA2G_SET(x)                            (((x) << 8) & 0x00000700)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXBIAS2G_MSB                                                     13
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXBIAS2G_LSB                                                     11
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXBIAS2G_MASK                                            0x00003800
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXBIAS2G_GET(x)                          (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXBIAS2G_SET(x)                          (((x) << 11) & 0x00003800)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXDIV2G_MSB                                                      16
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXDIV2G_LSB                                                      14
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXDIV2G_MASK                                             0x0001c000
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXDIV2G_GET(x)                           (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25MIXDIV2G_SET(x)                           (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWDWLAN_IC25PABT_MSB                                                      19
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWDWLAN_IC25PABT_LSB                                                      17
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWDWLAN_IC25PABT_MASK                                             0x000e0000
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWDWLAN_IC25PABT_GET(x)                           (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWDWLAN_IC25PABT_SET(x)                           (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IC25TEMPSEN_MSB                                                       22
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IC25TEMPSEN_LSB                                                       20
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IC25TEMPSEN_MASK                                              0x00700000
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IC25TEMPSEN_GET(x)                            (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IC25TEMPSEN_SET(x)                            (((x) << 20) & 0x00700000)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25PA5G2_MSB                                                         25
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25PA5G2_LSB                                                         23
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25PA5G2_MASK                                                0x03800000
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25PA5G2_GET(x)                              (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25PA5G2_SET(x)                              (((x) << 23) & 0x03800000)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25PA5G1_MSB                                                         28
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25PA5G1_LSB                                                         26
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25PA5G1_MASK                                                0x1c000000
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25PA5G1_GET(x)                              (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IR25PA5G1_SET(x)                              (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IC25MIXBUF5G_MSB                                                      31
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IC25MIXBUF5G_LSB                                                      29
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IC25MIXBUF5G_MASK                                             0xe0000000
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IC25MIXBUF5G_GET(x)                           (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B1_TXRFSA7_PWD_IC25MIXBUF5G_SET(x)                           (((x) << 29) & 0xe0000000)

/* macros for txrf_b1_TXRFSA8 */
#define PHY_ANALOG_TXRF_B1_TXRFSA8_ADDRESS                                                           0x0000045c
#define PHY_ANALOG_TXRF_B1_TXRFSA8_OFFSET                                                            0x0000045c
#define PHY_ANALOG_TXRF_B1_TXRFSA8_RESERVED6_2_MSB                                                            4
#define PHY_ANALOG_TXRF_B1_TXRFSA8_RESERVED6_2_LSB                                                            0
#define PHY_ANALOG_TXRF_B1_TXRFSA8_RESERVED6_2_MASK                                                  0x0000001f
#define PHY_ANALOG_TXRF_B1_TXRFSA8_RESERVED6_2_GET(x)                                 (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_SHSHOBDB5G_MSB                                                             5
#define PHY_ANALOG_TXRF_B1_TXRFSA8_SHSHOBDB5G_LSB                                                             5
#define PHY_ANALOG_TXRF_B1_TXRFSA8_SHSHOBDB5G_MASK                                                   0x00000020
#define PHY_ANALOG_TXRF_B1_TXRFSA8_SHSHOBDB5G_GET(x)                                  (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_SHSHOBDB5G_SET(x)                                  (((x) << 5) & 0x00000020)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_SHSHOBDB2G_MSB                                                             6
#define PHY_ANALOG_TXRF_B1_TXRFSA8_SHSHOBDB2G_LSB                                                             6
#define PHY_ANALOG_TXRF_B1_TXRFSA8_SHSHOBDB2G_MASK                                                   0x00000040
#define PHY_ANALOG_TXRF_B1_TXRFSA8_SHSHOBDB2G_GET(x)                                  (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_SHSHOBDB2G_SET(x)                                  (((x) << 6) & 0x00000040)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IRSPARE_MSB                                                            9
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IRSPARE_LSB                                                            7
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IRSPARE_MASK                                                  0x00000380
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IRSPARE_GET(x)                                 (((x) & 0x00000380) >> 7)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IRSPARE_SET(x)                                 (((x) << 7) & 0x00000380)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IR25TEMPSEN_MSB                                                       12
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IR25TEMPSEN_LSB                                                       10
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IR25TEMPSEN_MASK                                              0x00001c00
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IR25TEMPSEN_GET(x)                            (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IR25TEMPSEN_SET(x)                            (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_ICSEL_PA5G_MSB                                                   16
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_ICSEL_PA5G_LSB                                                   13
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_ICSEL_PA5G_MASK                                          0x0001e000
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_ICSEL_PA5G_GET(x)                        (((x) & 0x0001e000) >> 13)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_ICSEL_PA5G_SET(x)                        (((x) << 13) & 0x0001e000)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_IGSEL_PA5G_MSB                                                   20
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_IGSEL_PA5G_LSB                                                   17
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_IGSEL_PA5G_MASK                                          0x001e0000
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_IGSEL_PA5G_GET(x)                        (((x) & 0x001e0000) >> 17)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_IGSEL_PA5G_SET(x)                        (((x) << 17) & 0x001e0000)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_ICSEL_PA2G_MSB                                                   24
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_ICSEL_PA2G_LSB                                                   21
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_ICSEL_PA2G_MASK                                          0x01e00000
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_ICSEL_PA2G_GET(x)                        (((x) & 0x01e00000) >> 21)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_ICSEL_PA2G_SET(x)                        (((x) << 21) & 0x01e00000)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_IGSEL_PA2G_MSB                                                   28
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_IGSEL_PA2G_LSB                                                   25
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_IGSEL_PA2G_MASK                                          0x1e000000
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_IGSEL_PA2G_GET(x)                        (((x) & 0x1e000000) >> 25)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_BIAS_CGM_IGSEL_PA2G_SET(x)                        (((x) << 25) & 0x1e000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IR25MIXBIAS5G_MSB                                                     31
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IR25MIXBIAS5G_LSB                                                     29
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IR25MIXBIAS5G_MASK                                            0xe0000000
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IR25MIXBIAS5G_GET(x)                          (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B1_TXRFSA8_PWD_IR25MIXBIAS5G_SET(x)                          (((x) << 29) & 0xe0000000)

/* macros for txrf_b1_TXRFSA9 */
#define PHY_ANALOG_TXRF_B1_TXRFSA9_ADDRESS                                                           0x00000460
#define PHY_ANALOG_TXRF_B1_TXRFSA9_OFFSET                                                            0x00000460
#define PHY_ANALOG_TXRF_B1_TXRFSA9_RESERVED7_MSB                                                              7
#define PHY_ANALOG_TXRF_B1_TXRFSA9_RESERVED7_LSB                                                              0
#define PHY_ANALOG_TXRF_B1_TXRFSA9_RESERVED7_MASK                                                    0x000000ff
#define PHY_ANALOG_TXRF_B1_TXRFSA9_RESERVED7_GET(x)                                   (((x) & 0x000000ff) >> 0)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_RESERVED7_SET(x)                                   (((x) << 0) & 0x000000ff)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_ATBSEL5G_MSB                                                              11
#define PHY_ANALOG_TXRF_B1_TXRFSA9_ATBSEL5G_LSB                                                               8
#define PHY_ANALOG_TXRF_B1_TXRFSA9_ATBSEL5G_MASK                                                     0x00000f00
#define PHY_ANALOG_TXRF_B1_TXRFSA9_ATBSEL5G_GET(x)                                    (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_ATBSEL5G_SET(x)                                    (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_ATBSEL2G_MSB                                                              15
#define PHY_ANALOG_TXRF_B1_TXRFSA9_ATBSEL2G_LSB                                                              12
#define PHY_ANALOG_TXRF_B1_TXRFSA9_ATBSEL2G_MASK                                                     0x0000f000
#define PHY_ANALOG_TXRF_B1_TXRFSA9_ATBSEL2G_GET(x)                                   (((x) & 0x0000f000) >> 12)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_ATBSEL2G_SET(x)                                   (((x) << 12) & 0x0000f000)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_11_MSB                                                     18
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_11_LSB                                                     16
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_11_MASK                                            0x00070000
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_11_GET(x)                          (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_11_SET(x)                          (((x) << 16) & 0x00070000)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_10_MSB                                                     21
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_10_LSB                                                     19
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_10_MASK                                            0x00380000
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_10_GET(x)                          (((x) & 0x00380000) >> 19)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_10_SET(x)                          (((x) << 19) & 0x00380000)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_01_MSB                                                     24
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_01_LSB                                                     22
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_01_MASK                                            0x01c00000
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_01_GET(x)                          (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_CAP_SWTBL_01_SET(x)                          (((x) << 22) & 0x01c00000)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_OFFST_AUX2_M1_MSB                                                         27
#define PHY_ANALOG_TXRF_B1_TXRFSA9_OFFST_AUX2_M1_LSB                                                         25
#define PHY_ANALOG_TXRF_B1_TXRFSA9_OFFST_AUX2_M1_MASK                                                0x0e000000
#define PHY_ANALOG_TXRF_B1_TXRFSA9_OFFST_AUX2_M1_GET(x)                              (((x) & 0x0e000000) >> 25)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_OFFST_AUX2_M1_SET(x)                              (((x) << 25) & 0x0e000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_OFFST_AUX2_M2_0_MSB                                                       28
#define PHY_ANALOG_TXRF_B1_TXRFSA9_OFFST_AUX2_M2_0_LSB                                                       28
#define PHY_ANALOG_TXRF_B1_TXRFSA9_OFFST_AUX2_M2_0_MASK                                              0x10000000
#define PHY_ANALOG_TXRF_B1_TXRFSA9_OFFST_AUX2_M2_0_GET(x)                            (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_OFFST_AUX2_M2_0_SET(x)                            (((x) << 28) & 0x10000000)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_IND_SWTBL_MSB                                                        31
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_IND_SWTBL_LSB                                                        29
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_IND_SWTBL_MASK                                               0xe0000000
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_IND_SWTBL_GET(x)                             (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B1_TXRFSA9_PA5G_IND_SWTBL_SET(x)                             (((x) << 29) & 0xe0000000)

/* macros for rxtx_b1_RXTX1 */
#define PHY_ANALOG_RXTX_B1_RXTX1_ADDRESS                                                             0x00000500
#define PHY_ANALOG_RXTX_B1_RXTX1_OFFSET                                                              0x00000500
#define PHY_ANALOG_RXTX_B1_RXTX1_RESERVED_MSB                                                                 4
#define PHY_ANALOG_RXTX_B1_RXTX1_RESERVED_LSB                                                                 0
#define PHY_ANALOG_RXTX_B1_RXTX1_RESERVED_MASK                                                       0x0000001f
#define PHY_ANALOG_RXTX_B1_RXTX1_RESERVED_GET(x)                                      (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_RXTX_B1_RXTX1_RESERVED_SET(x)                                      (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_RXTX_B1_RXTX1_MXRGAIN_MSB                                                                  6
#define PHY_ANALOG_RXTX_B1_RXTX1_MXRGAIN_LSB                                                                  5
#define PHY_ANALOG_RXTX_B1_RXTX1_MXRGAIN_MASK                                                        0x00000060
#define PHY_ANALOG_RXTX_B1_RXTX1_MXRGAIN_GET(x)                                       (((x) & 0x00000060) >> 5)
#define PHY_ANALOG_RXTX_B1_RXTX1_MXRGAIN_SET(x)                                       (((x) << 5) & 0x00000060)
#define PHY_ANALOG_RXTX_B1_RXTX1_VGAGAIN_MSB                                                                  9
#define PHY_ANALOG_RXTX_B1_RXTX1_VGAGAIN_LSB                                                                  7
#define PHY_ANALOG_RXTX_B1_RXTX1_VGAGAIN_MASK                                                        0x00000380
#define PHY_ANALOG_RXTX_B1_RXTX1_VGAGAIN_GET(x)                                       (((x) & 0x00000380) >> 7)
#define PHY_ANALOG_RXTX_B1_RXTX1_VGAGAIN_SET(x)                                       (((x) << 7) & 0x00000380)
#define PHY_ANALOG_RXTX_B1_RXTX1_LNAGAIN_MSB                                                                 12
#define PHY_ANALOG_RXTX_B1_RXTX1_LNAGAIN_LSB                                                                 10
#define PHY_ANALOG_RXTX_B1_RXTX1_LNAGAIN_MASK                                                        0x00001c00
#define PHY_ANALOG_RXTX_B1_RXTX1_LNAGAIN_GET(x)                                      (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_RXTX_B1_RXTX1_LNAGAIN_SET(x)                                      (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_RXTX_B1_RXTX1_MANRXGAIN_MSB                                                               13
#define PHY_ANALOG_RXTX_B1_RXTX1_MANRXGAIN_LSB                                                               13
#define PHY_ANALOG_RXTX_B1_RXTX1_MANRXGAIN_MASK                                                      0x00002000
#define PHY_ANALOG_RXTX_B1_RXTX1_MANRXGAIN_GET(x)                                    (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXTX_B1_RXTX1_MANRXGAIN_SET(x)                                    (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXTX_B1_RXTX1_AGC_DBDAC_MSB                                                               17
#define PHY_ANALOG_RXTX_B1_RXTX1_AGC_DBDAC_LSB                                                               14
#define PHY_ANALOG_RXTX_B1_RXTX1_AGC_DBDAC_MASK                                                      0x0003c000
#define PHY_ANALOG_RXTX_B1_RXTX1_AGC_DBDAC_GET(x)                                    (((x) & 0x0003c000) >> 14)
#define PHY_ANALOG_RXTX_B1_RXTX1_AGC_DBDAC_SET(x)                                    (((x) << 14) & 0x0003c000)
#define PHY_ANALOG_RXTX_B1_RXTX1_OVR_AGC_DBDAC_MSB                                                           18
#define PHY_ANALOG_RXTX_B1_RXTX1_OVR_AGC_DBDAC_LSB                                                           18
#define PHY_ANALOG_RXTX_B1_RXTX1_OVR_AGC_DBDAC_MASK                                                  0x00040000
#define PHY_ANALOG_RXTX_B1_RXTX1_OVR_AGC_DBDAC_GET(x)                                (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_RXTX_B1_RXTX1_OVR_AGC_DBDAC_SET(x)                                (((x) << 18) & 0x00040000)
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRVHALFGN2G_MSB                                                           19
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRVHALFGN2G_LSB                                                           19
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRVHALFGN2G_MASK                                                  0x00080000
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRVHALFGN2G_GET(x)                                (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRVHALFGN2G_SET(x)                                (((x) << 19) & 0x00080000)
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV2GN2G_MSB                                                              23
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV2GN2G_LSB                                                              20
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV2GN2G_MASK                                                     0x00f00000
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV2GN2G_GET(x)                                   (((x) & 0x00f00000) >> 20)
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV2GN2G_SET(x)                                   (((x) << 20) & 0x00f00000)
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV2GN5G_MSB                                                              26
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV2GN5G_LSB                                                              24
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV2GN5G_MASK                                                     0x07000000
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV2GN5G_GET(x)                                   (((x) & 0x07000000) >> 24)
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV2GN5G_SET(x)                                   (((x) << 24) & 0x07000000)
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV3GN5G_MSB                                                              30
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV3GN5G_LSB                                                              27
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV3GN5G_MASK                                                     0x78000000
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV3GN5G_GET(x)                                   (((x) & 0x78000000) >> 27)
#define PHY_ANALOG_RXTX_B1_RXTX1_PADRV3GN5G_SET(x)                                   (((x) << 27) & 0x78000000)
#define PHY_ANALOG_RXTX_B1_RXTX1_MANTXGAIN_MSB                                                               31
#define PHY_ANALOG_RXTX_B1_RXTX1_MANTXGAIN_LSB                                                               31
#define PHY_ANALOG_RXTX_B1_RXTX1_MANTXGAIN_MASK                                                      0x80000000
#define PHY_ANALOG_RXTX_B1_RXTX1_MANTXGAIN_GET(x)                                    (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXTX_B1_RXTX1_MANTXGAIN_SET(x)                                    (((x) << 31) & 0x80000000)

/* macros for rxtx_b1_RXTX2 */
#define PHY_ANALOG_RXTX_B1_RXTX2_ADDRESS                                                             0x00000504
#define PHY_ANALOG_RXTX_B1_RXTX2_OFFSET                                                              0x00000504
#define PHY_ANALOG_RXTX_B1_RXTX2_RESERVED_MSB                                                                 0
#define PHY_ANALOG_RXTX_B1_RXTX2_RESERVED_LSB                                                                 0
#define PHY_ANALOG_RXTX_B1_RXTX2_RESERVED_MASK                                                       0x00000001
#define PHY_ANALOG_RXTX_B1_RXTX2_RESERVED_GET(x)                                      (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RXTX_B1_RXTX2_RESERVED_SET(x)                                      (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RXTX_B1_RXTX2_LOFORCEDON_MSB                                                               1
#define PHY_ANALOG_RXTX_B1_RXTX2_LOFORCEDON_LSB                                                               1
#define PHY_ANALOG_RXTX_B1_RXTX2_LOFORCEDON_MASK                                                     0x00000002
#define PHY_ANALOG_RXTX_B1_RXTX2_LOFORCEDON_GET(x)                                    (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_RXTX_B1_RXTX2_LOFORCEDON_SET(x)                                    (((x) << 1) & 0x00000002)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALRESIDUE_MSB                                                               2
#define PHY_ANALOG_RXTX_B1_RXTX2_CALRESIDUE_LSB                                                               2
#define PHY_ANALOG_RXTX_B1_RXTX2_CALRESIDUE_MASK                                                     0x00000004
#define PHY_ANALOG_RXTX_B1_RXTX2_CALRESIDUE_GET(x)                                    (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALRESIDUE_SET(x)                                    (((x) << 2) & 0x00000004)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALRESIDUE_OVR_MSB                                                           3
#define PHY_ANALOG_RXTX_B1_RXTX2_CALRESIDUE_OVR_LSB                                                           3
#define PHY_ANALOG_RXTX_B1_RXTX2_CALRESIDUE_OVR_MASK                                                 0x00000008
#define PHY_ANALOG_RXTX_B1_RXTX2_CALRESIDUE_OVR_GET(x)                                (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALRESIDUE_OVR_SET(x)                                (((x) << 3) & 0x00000008)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALFC_MSB                                                                    4
#define PHY_ANALOG_RXTX_B1_RXTX2_CALFC_LSB                                                                    4
#define PHY_ANALOG_RXTX_B1_RXTX2_CALFC_MASK                                                          0x00000010
#define PHY_ANALOG_RXTX_B1_RXTX2_CALFC_GET(x)                                         (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALFC_SET(x)                                         (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALFC_OVR_MSB                                                                5
#define PHY_ANALOG_RXTX_B1_RXTX2_CALFC_OVR_LSB                                                                5
#define PHY_ANALOG_RXTX_B1_RXTX2_CALFC_OVR_MASK                                                      0x00000020
#define PHY_ANALOG_RXTX_B1_RXTX2_CALFC_OVR_GET(x)                                     (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALFC_OVR_SET(x)                                     (((x) << 5) & 0x00000020)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTX_MSB                                                                    6
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTX_LSB                                                                    6
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTX_MASK                                                          0x00000040
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTX_GET(x)                                         (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTX_SET(x)                                         (((x) << 6) & 0x00000040)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTX_OVR_MSB                                                                7
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTX_OVR_LSB                                                                7
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTX_OVR_MASK                                                      0x00000080
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTX_OVR_GET(x)                                     (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTX_OVR_SET(x)                                     (((x) << 7) & 0x00000080)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTXSHIFT_MSB                                                               8
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTXSHIFT_LSB                                                               8
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTXSHIFT_MASK                                                     0x00000100
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTXSHIFT_GET(x)                                    (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTXSHIFT_SET(x)                                    (((x) << 8) & 0x00000100)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTXSHIFT_OVR_MSB                                                           9
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTXSHIFT_OVR_LSB                                                           9
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTXSHIFT_OVR_MASK                                                 0x00000200
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTXSHIFT_OVR_GET(x)                                (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALTXSHIFT_OVR_SET(x)                                (((x) << 9) & 0x00000200)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALPA_MSB                                                                   10
#define PHY_ANALOG_RXTX_B1_RXTX2_CALPA_LSB                                                                   10
#define PHY_ANALOG_RXTX_B1_RXTX2_CALPA_MASK                                                          0x00000400
#define PHY_ANALOG_RXTX_B1_RXTX2_CALPA_GET(x)                                        (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALPA_SET(x)                                        (((x) << 10) & 0x00000400)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALPA_OVR_MSB                                                               11
#define PHY_ANALOG_RXTX_B1_RXTX2_CALPA_OVR_LSB                                                               11
#define PHY_ANALOG_RXTX_B1_RXTX2_CALPA_OVR_MASK                                                      0x00000800
#define PHY_ANALOG_RXTX_B1_RXTX2_CALPA_OVR_GET(x)                                    (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_RXTX_B1_RXTX2_CALPA_OVR_SET(x)                                    (((x) << 11) & 0x00000800)
#define PHY_ANALOG_RXTX_B1_RXTX2_BMODE_MSB                                                                   12
#define PHY_ANALOG_RXTX_B1_RXTX2_BMODE_LSB                                                                   12
#define PHY_ANALOG_RXTX_B1_RXTX2_BMODE_MASK                                                          0x00001000
#define PHY_ANALOG_RXTX_B1_RXTX2_BMODE_GET(x)                                        (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_RXTX_B1_RXTX2_BMODE_SET(x)                                        (((x) << 12) & 0x00001000)
#define PHY_ANALOG_RXTX_B1_RXTX2_BMODE_OVR_MSB                                                               13
#define PHY_ANALOG_RXTX_B1_RXTX2_BMODE_OVR_LSB                                                               13
#define PHY_ANALOG_RXTX_B1_RXTX2_BMODE_OVR_MASK                                                      0x00002000
#define PHY_ANALOG_RXTX_B1_RXTX2_BMODE_OVR_GET(x)                                    (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXTX_B1_RXTX2_BMODE_OVR_SET(x)                                    (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXTX_B1_RXTX2_SYNTHON_MSB                                                                 14
#define PHY_ANALOG_RXTX_B1_RXTX2_SYNTHON_LSB                                                                 14
#define PHY_ANALOG_RXTX_B1_RXTX2_SYNTHON_MASK                                                        0x00004000
#define PHY_ANALOG_RXTX_B1_RXTX2_SYNTHON_GET(x)                                      (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RXTX_B1_RXTX2_SYNTHON_SET(x)                                      (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RXTX_B1_RXTX2_SYNTHON_OVR_MSB                                                             15
#define PHY_ANALOG_RXTX_B1_RXTX2_SYNTHON_OVR_LSB                                                             15
#define PHY_ANALOG_RXTX_B1_RXTX2_SYNTHON_OVR_MASK                                                    0x00008000
#define PHY_ANALOG_RXTX_B1_RXTX2_SYNTHON_OVR_GET(x)                                  (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RXTX_B1_RXTX2_SYNTHON_OVR_SET(x)                                  (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RXTX_B1_RXTX2_BW_ST_MSB                                                                   18
#define PHY_ANALOG_RXTX_B1_RXTX2_BW_ST_LSB                                                                   16
#define PHY_ANALOG_RXTX_B1_RXTX2_BW_ST_MASK                                                          0x00070000
#define PHY_ANALOG_RXTX_B1_RXTX2_BW_ST_GET(x)                                        (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RXTX_B1_RXTX2_BW_ST_SET(x)                                        (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RXTX_B1_RXTX2_BW_ST_OVR_MSB                                                               19
#define PHY_ANALOG_RXTX_B1_RXTX2_BW_ST_OVR_LSB                                                               19
#define PHY_ANALOG_RXTX_B1_RXTX2_BW_ST_OVR_MASK                                                      0x00080000
#define PHY_ANALOG_RXTX_B1_RXTX2_BW_ST_OVR_GET(x)                                    (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_RXTX_B1_RXTX2_BW_ST_OVR_SET(x)                                    (((x) << 19) & 0x00080000)
#define PHY_ANALOG_RXTX_B1_RXTX2_TXON_MSB                                                                    20
#define PHY_ANALOG_RXTX_B1_RXTX2_TXON_LSB                                                                    20
#define PHY_ANALOG_RXTX_B1_RXTX2_TXON_MASK                                                           0x00100000
#define PHY_ANALOG_RXTX_B1_RXTX2_TXON_GET(x)                                         (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_RXTX_B1_RXTX2_TXON_SET(x)                                         (((x) << 20) & 0x00100000)
#define PHY_ANALOG_RXTX_B1_RXTX2_TXON_OVR_MSB                                                                21
#define PHY_ANALOG_RXTX_B1_RXTX2_TXON_OVR_LSB                                                                21
#define PHY_ANALOG_RXTX_B1_RXTX2_TXON_OVR_MASK                                                       0x00200000
#define PHY_ANALOG_RXTX_B1_RXTX2_TXON_OVR_GET(x)                                     (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_RXTX_B1_RXTX2_TXON_OVR_SET(x)                                     (((x) << 21) & 0x00200000)
#define PHY_ANALOG_RXTX_B1_RXTX2_PAON_MSB                                                                    22
#define PHY_ANALOG_RXTX_B1_RXTX2_PAON_LSB                                                                    22
#define PHY_ANALOG_RXTX_B1_RXTX2_PAON_MASK                                                           0x00400000
#define PHY_ANALOG_RXTX_B1_RXTX2_PAON_GET(x)                                         (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_RXTX_B1_RXTX2_PAON_SET(x)                                         (((x) << 22) & 0x00400000)
#define PHY_ANALOG_RXTX_B1_RXTX2_PAON_OVR_MSB                                                                23
#define PHY_ANALOG_RXTX_B1_RXTX2_PAON_OVR_LSB                                                                23
#define PHY_ANALOG_RXTX_B1_RXTX2_PAON_OVR_MASK                                                       0x00800000
#define PHY_ANALOG_RXTX_B1_RXTX2_PAON_OVR_GET(x)                                     (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_RXTX_B1_RXTX2_PAON_OVR_SET(x)                                     (((x) << 23) & 0x00800000)
#define PHY_ANALOG_RXTX_B1_RXTX2_RXON_MSB                                                                    24
#define PHY_ANALOG_RXTX_B1_RXTX2_RXON_LSB                                                                    24
#define PHY_ANALOG_RXTX_B1_RXTX2_RXON_MASK                                                           0x01000000
#define PHY_ANALOG_RXTX_B1_RXTX2_RXON_GET(x)                                         (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_RXTX_B1_RXTX2_RXON_SET(x)                                         (((x) << 24) & 0x01000000)
#define PHY_ANALOG_RXTX_B1_RXTX2_RXON_OVR_MSB                                                                25
#define PHY_ANALOG_RXTX_B1_RXTX2_RXON_OVR_LSB                                                                25
#define PHY_ANALOG_RXTX_B1_RXTX2_RXON_OVR_MASK                                                       0x02000000
#define PHY_ANALOG_RXTX_B1_RXTX2_RXON_OVR_GET(x)                                     (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_RXTX_B1_RXTX2_RXON_OVR_SET(x)                                     (((x) << 25) & 0x02000000)
#define PHY_ANALOG_RXTX_B1_RXTX2_TXMOD_MSB                                                                   28
#define PHY_ANALOG_RXTX_B1_RXTX2_TXMOD_LSB                                                                   26
#define PHY_ANALOG_RXTX_B1_RXTX2_TXMOD_MASK                                                          0x1c000000
#define PHY_ANALOG_RXTX_B1_RXTX2_TXMOD_GET(x)                                        (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_RXTX_B1_RXTX2_TXMOD_SET(x)                                        (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_RXTX_B1_RXTX2_TXMOD_OVR_MSB                                                               29
#define PHY_ANALOG_RXTX_B1_RXTX2_TXMOD_OVR_LSB                                                               29
#define PHY_ANALOG_RXTX_B1_RXTX2_TXMOD_OVR_MASK                                                      0x20000000
#define PHY_ANALOG_RXTX_B1_RXTX2_TXMOD_OVR_GET(x)                                    (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_RXTX_B1_RXTX2_TXMOD_OVR_SET(x)                                    (((x) << 29) & 0x20000000)
#define PHY_ANALOG_RXTX_B1_RXTX2_AGCON_MSB                                                                   30
#define PHY_ANALOG_RXTX_B1_RXTX2_AGCON_LSB                                                                   30
#define PHY_ANALOG_RXTX_B1_RXTX2_AGCON_MASK                                                          0x40000000
#define PHY_ANALOG_RXTX_B1_RXTX2_AGCON_GET(x)                                        (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_RXTX_B1_RXTX2_AGCON_SET(x)                                        (((x) << 30) & 0x40000000)
#define PHY_ANALOG_RXTX_B1_RXTX2_AGCON_OVR_MSB                                                               31
#define PHY_ANALOG_RXTX_B1_RXTX2_AGCON_OVR_LSB                                                               31
#define PHY_ANALOG_RXTX_B1_RXTX2_AGCON_OVR_MASK                                                      0x80000000
#define PHY_ANALOG_RXTX_B1_RXTX2_AGCON_OVR_GET(x)                                    (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXTX_B1_RXTX2_AGCON_OVR_SET(x)                                    (((x) << 31) & 0x80000000)

/* macros for rxtx_b1_RXTX3 */
#define PHY_ANALOG_RXTX_B1_RXTX3_ADDRESS                                                             0x00000508
#define PHY_ANALOG_RXTX_B1_RXTX3_OFFSET                                                              0x00000508
#define PHY_ANALOG_RXTX_B1_RXTX3_RESERVED_MSB                                                                11
#define PHY_ANALOG_RXTX_B1_RXTX3_RESERVED_LSB                                                                 0
#define PHY_ANALOG_RXTX_B1_RXTX3_RESERVED_MASK                                                       0x00000fff
#define PHY_ANALOG_RXTX_B1_RXTX3_RESERVED_GET(x)                                      (((x) & 0x00000fff) >> 0)
#define PHY_ANALOG_RXTX_B1_RXTX3_RESERVED_SET(x)                                      (((x) << 0) & 0x00000fff)
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNABIAS_PWD_MSB                                                            12
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNABIAS_PWD_LSB                                                            12
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNABIAS_PWD_MASK                                                   0x00001000
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNABIAS_PWD_GET(x)                                 (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNABIAS_PWD_SET(x)                                 (((x) << 12) & 0x00001000)
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNAON_MSB                                                                  13
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNAON_LSB                                                                  13
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNAON_MASK                                                         0x00002000
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNAON_GET(x)                                       (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNAON_SET(x)                                       (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNAON_OVR_MSB                                                              14
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNAON_OVR_LSB                                                              14
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNAON_OVR_MASK                                                     0x00004000
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNAON_OVR_GET(x)                                   (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RXTX_B1_RXTX3_XLNAON_OVR_SET(x)                                   (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RXTX_B1_RXTX3_CALXPA_MSB                                                                  15
#define PHY_ANALOG_RXTX_B1_RXTX3_CALXPA_LSB                                                                  15
#define PHY_ANALOG_RXTX_B1_RXTX3_CALXPA_MASK                                                         0x00008000
#define PHY_ANALOG_RXTX_B1_RXTX3_CALXPA_GET(x)                                       (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RXTX_B1_RXTX3_CALXPA_SET(x)                                       (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RXTX_B1_RXTX3_CALXPA_OVR_MSB                                                              16
#define PHY_ANALOG_RXTX_B1_RXTX3_CALXPA_OVR_LSB                                                              16
#define PHY_ANALOG_RXTX_B1_RXTX3_CALXPA_OVR_MASK                                                     0x00010000
#define PHY_ANALOG_RXTX_B1_RXTX3_CALXPA_OVR_GET(x)                                   (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_RXTX_B1_RXTX3_CALXPA_OVR_SET(x)                                   (((x) << 16) & 0x00010000)
#define PHY_ANALOG_RXTX_B1_RXTX3_CALADCOFFSET_MSB                                                            17
#define PHY_ANALOG_RXTX_B1_RXTX3_CALADCOFFSET_LSB                                                            17
#define PHY_ANALOG_RXTX_B1_RXTX3_CALADCOFFSET_MASK                                                   0x00020000
#define PHY_ANALOG_RXTX_B1_RXTX3_CALADCOFFSET_GET(x)                                 (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_RXTX_B1_RXTX3_CALADCOFFSET_SET(x)                                 (((x) << 17) & 0x00020000)
#define PHY_ANALOG_RXTX_B1_RXTX3_CALADCOFFSET_OVR_MSB                                                        18
#define PHY_ANALOG_RXTX_B1_RXTX3_CALADCOFFSET_OVR_LSB                                                        18
#define PHY_ANALOG_RXTX_B1_RXTX3_CALADCOFFSET_OVR_MASK                                               0x00040000
#define PHY_ANALOG_RXTX_B1_RXTX3_CALADCOFFSET_OVR_GET(x)                             (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_RXTX_B1_RXTX3_CALADCOFFSET_OVR_SET(x)                             (((x) << 18) & 0x00040000)
#define PHY_ANALOG_RXTX_B1_RXTX3_CALRX_MSB                                                                   19
#define PHY_ANALOG_RXTX_B1_RXTX3_CALRX_LSB                                                                   19
#define PHY_ANALOG_RXTX_B1_RXTX3_CALRX_MASK                                                          0x00080000
#define PHY_ANALOG_RXTX_B1_RXTX3_CALRX_GET(x)                                        (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_RXTX_B1_RXTX3_CALRX_SET(x)                                        (((x) << 19) & 0x00080000)
#define PHY_ANALOG_RXTX_B1_RXTX3_CALRX_OVR_MSB                                                               20
#define PHY_ANALOG_RXTX_B1_RXTX3_CALRX_OVR_LSB                                                               20
#define PHY_ANALOG_RXTX_B1_RXTX3_CALRX_OVR_MASK                                                      0x00100000
#define PHY_ANALOG_RXTX_B1_RXTX3_CALRX_OVR_GET(x)                                    (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_RXTX_B1_RXTX3_CALRX_OVR_SET(x)                                    (((x) << 20) & 0x00100000)
#define PHY_ANALOG_RXTX_B1_RXTX3_ADC_SAMP_RATE_MSB                                                           22
#define PHY_ANALOG_RXTX_B1_RXTX3_ADC_SAMP_RATE_LSB                                                           21
#define PHY_ANALOG_RXTX_B1_RXTX3_ADC_SAMP_RATE_MASK                                                  0x00600000
#define PHY_ANALOG_RXTX_B1_RXTX3_ADC_SAMP_RATE_GET(x)                                (((x) & 0x00600000) >> 21)
#define PHY_ANALOG_RXTX_B1_RXTX3_ADC_SAMP_RATE_SET(x)                                (((x) << 21) & 0x00600000)
#define PHY_ANALOG_RXTX_B1_RXTX3_ADC_SAMP_RATE_OVR_MSB                                                       23
#define PHY_ANALOG_RXTX_B1_RXTX3_ADC_SAMP_RATE_OVR_LSB                                                       23
#define PHY_ANALOG_RXTX_B1_RXTX3_ADC_SAMP_RATE_OVR_MASK                                              0x00800000
#define PHY_ANALOG_RXTX_B1_RXTX3_ADC_SAMP_RATE_OVR_GET(x)                            (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_RXTX_B1_RXTX3_ADC_SAMP_RATE_OVR_SET(x)                            (((x) << 23) & 0x00800000)
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CALDAC_MSB                                                              29
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CALDAC_LSB                                                              24
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CALDAC_MASK                                                     0x3f000000
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CALDAC_GET(x)                                   (((x) & 0x3f000000) >> 24)
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CALDAC_SET(x)                                   (((x) << 24) & 0x3f000000)
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CAL_MSB                                                                 30
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CAL_LSB                                                                 30
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CAL_MASK                                                        0x40000000
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CAL_GET(x)                                      (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CAL_SET(x)                                      (((x) << 30) & 0x40000000)
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CAL_OVR_MSB                                                             31
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CAL_OVR_LSB                                                             31
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CAL_OVR_MASK                                                    0x80000000
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CAL_OVR_GET(x)                                  (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXTX_B1_RXTX3_AGC_CAL_OVR_SET(x)                                  (((x) << 31) & 0x80000000)

/* macros for rxtx_b1_RXTX4 */
#define PHY_ANALOG_RXTX_B1_RXTX4_ADDRESS                                                             0x0000050c
#define PHY_ANALOG_RXTX_B1_RXTX4_OFFSET                                                              0x0000050c
#define PHY_ANALOG_RXTX_B1_RXTX4_AICGMGN6DB_MSB                                                               3
#define PHY_ANALOG_RXTX_B1_RXTX4_AICGMGN6DB_LSB                                                               0
#define PHY_ANALOG_RXTX_B1_RXTX4_AICGMGN6DB_MASK                                                     0x0000000f
#define PHY_ANALOG_RXTX_B1_RXTX4_AICGMGN6DB_GET(x)                                    (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RXTX_B1_RXTX4_AICGMGN6DB_SET(x)                                    (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_RXTX_B1_RXTX4_AICINVQ_MSB                                                                  4
#define PHY_ANALOG_RXTX_B1_RXTX4_AICINVQ_LSB                                                                  4
#define PHY_ANALOG_RXTX_B1_RXTX4_AICINVQ_MASK                                                        0x00000010
#define PHY_ANALOG_RXTX_B1_RXTX4_AICINVQ_GET(x)                                       (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RXTX_B1_RXTX4_AICINVQ_SET(x)                                       (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RXTX_B1_RXTX4_AICINVI_MSB                                                                  5
#define PHY_ANALOG_RXTX_B1_RXTX4_AICINVI_LSB                                                                  5
#define PHY_ANALOG_RXTX_B1_RXTX4_AICINVI_MASK                                                        0x00000020
#define PHY_ANALOG_RXTX_B1_RXTX4_AICINVI_GET(x)                                       (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_RXTX_B1_RXTX4_AICINVI_SET(x)                                       (((x) << 5) & 0x00000020)
#define PHY_ANALOG_RXTX_B1_RXTX4_AICVGA_GNQ_MSB                                                              10
#define PHY_ANALOG_RXTX_B1_RXTX4_AICVGA_GNQ_LSB                                                               6
#define PHY_ANALOG_RXTX_B1_RXTX4_AICVGA_GNQ_MASK                                                     0x000007c0
#define PHY_ANALOG_RXTX_B1_RXTX4_AICVGA_GNQ_GET(x)                                    (((x) & 0x000007c0) >> 6)
#define PHY_ANALOG_RXTX_B1_RXTX4_AICVGA_GNQ_SET(x)                                    (((x) << 6) & 0x000007c0)
#define PHY_ANALOG_RXTX_B1_RXTX4_AICVGA_GNI_MSB                                                              15
#define PHY_ANALOG_RXTX_B1_RXTX4_AICVGA_GNI_LSB                                                              11
#define PHY_ANALOG_RXTX_B1_RXTX4_AICVGA_GNI_MASK                                                     0x0000f800
#define PHY_ANALOG_RXTX_B1_RXTX4_AICVGA_GNI_GET(x)                                   (((x) & 0x0000f800) >> 11)
#define PHY_ANALOG_RXTX_B1_RXTX4_AICVGA_GNI_SET(x)                                   (((x) << 11) & 0x0000f800)
#define PHY_ANALOG_RXTX_B1_RXTX4_AICCAPDIV2GQ_MSB                                                            19
#define PHY_ANALOG_RXTX_B1_RXTX4_AICCAPDIV2GQ_LSB                                                            16
#define PHY_ANALOG_RXTX_B1_RXTX4_AICCAPDIV2GQ_MASK                                                   0x000f0000
#define PHY_ANALOG_RXTX_B1_RXTX4_AICCAPDIV2GQ_GET(x)                                 (((x) & 0x000f0000) >> 16)
#define PHY_ANALOG_RXTX_B1_RXTX4_AICCAPDIV2GQ_SET(x)                                 (((x) << 16) & 0x000f0000)
#define PHY_ANALOG_RXTX_B1_RXTX4_AICCAPDIV2GI_MSB                                                            23
#define PHY_ANALOG_RXTX_B1_RXTX4_AICCAPDIV2GI_LSB                                                            20
#define PHY_ANALOG_RXTX_B1_RXTX4_AICCAPDIV2GI_MASK                                                   0x00f00000
#define PHY_ANALOG_RXTX_B1_RXTX4_AICCAPDIV2GI_GET(x)                                 (((x) & 0x00f00000) >> 20)
#define PHY_ANALOG_RXTX_B1_RXTX4_AICCAPDIV2GI_SET(x)                                 (((x) << 20) & 0x00f00000)
#define PHY_ANALOG_RXTX_B1_RXTX4_TXSWEN_OVR_MSB                                                              24
#define PHY_ANALOG_RXTX_B1_RXTX4_TXSWEN_OVR_LSB                                                              24
#define PHY_ANALOG_RXTX_B1_RXTX4_TXSWEN_OVR_MASK                                                     0x01000000
#define PHY_ANALOG_RXTX_B1_RXTX4_TXSWEN_OVR_GET(x)                                   (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_RXTX_B1_RXTX4_TXSWEN_OVR_SET(x)                                   (((x) << 24) & 0x01000000)
#define PHY_ANALOG_RXTX_B1_RXTX4_TXSWEN_MSB                                                                  25
#define PHY_ANALOG_RXTX_B1_RXTX4_TXSWEN_LSB                                                                  25
#define PHY_ANALOG_RXTX_B1_RXTX4_TXSWEN_MASK                                                         0x02000000
#define PHY_ANALOG_RXTX_B1_RXTX4_TXSWEN_GET(x)                                       (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_RXTX_B1_RXTX4_TXSWEN_SET(x)                                       (((x) << 25) & 0x02000000)
#define PHY_ANALOG_RXTX_B1_RXTX4_THERMON_MSB                                                                 28
#define PHY_ANALOG_RXTX_B1_RXTX4_THERMON_LSB                                                                 28
#define PHY_ANALOG_RXTX_B1_RXTX4_THERMON_MASK                                                        0x10000000
#define PHY_ANALOG_RXTX_B1_RXTX4_THERMON_GET(x)                                      (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_RXTX_B1_RXTX4_THERMON_SET(x)                                      (((x) << 28) & 0x10000000)
#define PHY_ANALOG_RXTX_B1_RXTX4_THERMON_OVR_MSB                                                             29
#define PHY_ANALOG_RXTX_B1_RXTX4_THERMON_OVR_LSB                                                             29
#define PHY_ANALOG_RXTX_B1_RXTX4_THERMON_OVR_MASK                                                    0x20000000
#define PHY_ANALOG_RXTX_B1_RXTX4_THERMON_OVR_GET(x)                                  (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_RXTX_B1_RXTX4_THERMON_OVR_SET(x)                                  (((x) << 29) & 0x20000000)
#define PHY_ANALOG_RXTX_B1_RXTX4_XLNA_STRENGTH_MSB                                                           31
#define PHY_ANALOG_RXTX_B1_RXTX4_XLNA_STRENGTH_LSB                                                           30
#define PHY_ANALOG_RXTX_B1_RXTX4_XLNA_STRENGTH_MASK                                                  0xc0000000
#define PHY_ANALOG_RXTX_B1_RXTX4_XLNA_STRENGTH_GET(x)                                (((x) & 0xc0000000) >> 30)
#define PHY_ANALOG_RXTX_B1_RXTX4_XLNA_STRENGTH_SET(x)                                (((x) << 30) & 0xc0000000)

/* macros for rxtx_b1_RXTX5 */
#define PHY_ANALOG_RXTX_B1_RXTX5_ADDRESS                                                             0x00000510
#define PHY_ANALOG_RXTX_B1_RXTX5_OFFSET                                                              0x00000510
#define PHY_ANALOG_RXTX_B1_RXTX5_RESERVED5_MSB                                                               19
#define PHY_ANALOG_RXTX_B1_RXTX5_RESERVED5_LSB                                                                0
#define PHY_ANALOG_RXTX_B1_RXTX5_RESERVED5_MASK                                                      0x000fffff
#define PHY_ANALOG_RXTX_B1_RXTX5_RESERVED5_GET(x)                                     (((x) & 0x000fffff) >> 0)
#define PHY_ANALOG_RXTX_B1_RXTX5_RESERVED5_SET(x)                                     (((x) << 0) & 0x000fffff)
#define PHY_ANALOG_RXTX_B1_RXTX5_BBREPLACE_EN_MSB                                                            20
#define PHY_ANALOG_RXTX_B1_RXTX5_BBREPLACE_EN_LSB                                                            20
#define PHY_ANALOG_RXTX_B1_RXTX5_BBREPLACE_EN_MASK                                                   0x00100000
#define PHY_ANALOG_RXTX_B1_RXTX5_BBREPLACE_EN_GET(x)                                 (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_RXTX_B1_RXTX5_BBREPLACE_EN_SET(x)                                 (((x) << 20) & 0x00100000)
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTQ_ON_MSB                                                                21
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTQ_ON_LSB                                                                21
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTQ_ON_MASK                                                       0x00200000
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTQ_ON_GET(x)                                     (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTQ_ON_SET(x)                                     (((x) << 21) & 0x00200000)
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTI_ON_MSB                                                                22
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTI_ON_LSB                                                                22
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTI_ON_MASK                                                       0x00400000
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTI_ON_GET(x)                                     (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTI_ON_SET(x)                                     (((x) << 22) & 0x00400000)
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTIQ_BUFEN_MSB                                                            23
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTIQ_BUFEN_LSB                                                            23
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTIQ_BUFEN_MASK                                                   0x00800000
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTIQ_BUFEN_GET(x)                                 (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTIQ_BUFEN_SET(x)                                 (((x) << 23) & 0x00800000)
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTIQ_RSEL_MSB                                                             24
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTIQ_RSEL_LSB                                                             24
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTIQ_RSEL_MASK                                                    0x01000000
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTIQ_RSEL_GET(x)                                  (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_RXTX_B1_RXTX5_TESTIQ_RSEL_SET(x)                                  (((x) << 24) & 0x01000000)
#define PHY_ANALOG_RXTX_B1_RXTX5_AIC_LOADCHANNEL_MSB                                                         25
#define PHY_ANALOG_RXTX_B1_RXTX5_AIC_LOADCHANNEL_LSB                                                         25
#define PHY_ANALOG_RXTX_B1_RXTX5_AIC_LOADCHANNEL_MASK                                                0x02000000
#define PHY_ANALOG_RXTX_B1_RXTX5_AIC_LOADCHANNEL_GET(x)                              (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_RXTX_B1_RXTX5_AIC_LOADCHANNEL_SET(x)                              (((x) << 25) & 0x02000000)
#define PHY_ANALOG_RXTX_B1_RXTX5_AIC_CHANOVR_MSB                                                             27
#define PHY_ANALOG_RXTX_B1_RXTX5_AIC_CHANOVR_LSB                                                             26
#define PHY_ANALOG_RXTX_B1_RXTX5_AIC_CHANOVR_MASK                                                    0x0c000000
#define PHY_ANALOG_RXTX_B1_RXTX5_AIC_CHANOVR_GET(x)                                  (((x) & 0x0c000000) >> 26)
#define PHY_ANALOG_RXTX_B1_RXTX5_AIC_CHANOVR_SET(x)                                  (((x) << 26) & 0x0c000000)
#define PHY_ANALOG_RXTX_B1_RXTX5_AICSTBY_MSB                                                                 28
#define PHY_ANALOG_RXTX_B1_RXTX5_AICSTBY_LSB                                                                 28
#define PHY_ANALOG_RXTX_B1_RXTX5_AICSTBY_MASK                                                        0x10000000
#define PHY_ANALOG_RXTX_B1_RXTX5_AICSTBY_GET(x)                                      (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_RXTX_B1_RXTX5_AICSTBY_SET(x)                                      (((x) << 28) & 0x10000000)
#define PHY_ANALOG_RXTX_B1_RXTX5_AICON_MSB                                                                   29
#define PHY_ANALOG_RXTX_B1_RXTX5_AICON_LSB                                                                   29
#define PHY_ANALOG_RXTX_B1_RXTX5_AICON_MASK                                                          0x20000000
#define PHY_ANALOG_RXTX_B1_RXTX5_AICON_GET(x)                                        (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_RXTX_B1_RXTX5_AICON_SET(x)                                        (((x) << 29) & 0x20000000)
#define PHY_ANALOG_RXTX_B1_RXTX5_AICLOCAL_MODE_MSB                                                           30
#define PHY_ANALOG_RXTX_B1_RXTX5_AICLOCAL_MODE_LSB                                                           30
#define PHY_ANALOG_RXTX_B1_RXTX5_AICLOCAL_MODE_MASK                                                  0x40000000
#define PHY_ANALOG_RXTX_B1_RXTX5_AICLOCAL_MODE_GET(x)                                (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_RXTX_B1_RXTX5_AICLOCAL_MODE_SET(x)                                (((x) << 30) & 0x40000000)
#define PHY_ANALOG_RXTX_B1_RXTX5_AICGMHP_MSB                                                                 31
#define PHY_ANALOG_RXTX_B1_RXTX5_AICGMHP_LSB                                                                 31
#define PHY_ANALOG_RXTX_B1_RXTX5_AICGMHP_MASK                                                        0x80000000
#define PHY_ANALOG_RXTX_B1_RXTX5_AICGMHP_GET(x)                                      (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXTX_B1_RXTX5_AICGMHP_SET(x)                                      (((x) << 31) & 0x80000000)

/* macros for bb_b1_BB1 */
#define PHY_ANALOG_BB_B1_BB1_ADDRESS                                                                 0x00000540
#define PHY_ANALOG_BB_B1_BB1_OFFSET                                                                  0x00000540
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD2_MSB                                                                  0
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD2_LSB                                                                  0
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD2_MASK                                                        0x00000001
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD2_GET(x)                                       (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD2_SET(x)                                       (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD2_OVR_MSB                                                              1
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD2_OVR_LSB                                                              1
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD2_OVR_MASK                                                    0x00000002
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD2_OVR_GET(x)                                   (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD2_OVR_SET(x)                                   (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD1_MSB                                                                  2
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD1_LSB                                                                  2
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD1_MASK                                                        0x00000004
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD1_GET(x)                                       (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD1_SET(x)                                       (((x) << 2) & 0x00000004)
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD1_OVR_MSB                                                              3
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD1_OVR_LSB                                                              3
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD1_OVR_MASK                                                    0x00000008
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD1_OVR_GET(x)                                   (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_BB_B1_BB1_PWD_BIQUAD1_OVR_SET(x)                                   (((x) << 3) & 0x00000008)
#define PHY_ANALOG_BB_B1_BB1_PWD_OSDAC_MSB                                                                    4
#define PHY_ANALOG_BB_B1_BB1_PWD_OSDAC_LSB                                                                    4
#define PHY_ANALOG_BB_B1_BB1_PWD_OSDAC_MASK                                                          0x00000010
#define PHY_ANALOG_BB_B1_BB1_PWD_OSDAC_GET(x)                                         (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B1_BB1_PWD_OSDAC_SET(x)                                         (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B1_BB1_PWD_OSDAC_OVR_MSB                                                                5
#define PHY_ANALOG_BB_B1_BB1_PWD_OSDAC_OVR_LSB                                                                5
#define PHY_ANALOG_BB_B1_BB1_PWD_OSDAC_OVR_MASK                                                      0x00000020
#define PHY_ANALOG_BB_B1_BB1_PWD_OSDAC_OVR_GET(x)                                     (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B1_BB1_PWD_OSDAC_OVR_SET(x)                                     (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B1_BB1_PWD_V2I_MSB                                                                      6
#define PHY_ANALOG_BB_B1_BB1_PWD_V2I_LSB                                                                      6
#define PHY_ANALOG_BB_B1_BB1_PWD_V2I_MASK                                                            0x00000040
#define PHY_ANALOG_BB_B1_BB1_PWD_V2I_GET(x)                                           (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B1_BB1_PWD_V2I_SET(x)                                           (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B1_BB1_PWD_V2I_OVR_MSB                                                                  7
#define PHY_ANALOG_BB_B1_BB1_PWD_V2I_OVR_LSB                                                                  7
#define PHY_ANALOG_BB_B1_BB1_PWD_V2I_OVR_MASK                                                        0x00000080
#define PHY_ANALOG_BB_B1_BB1_PWD_V2I_OVR_GET(x)                                       (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B1_BB1_PWD_V2I_OVR_SET(x)                                       (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B1_BB1_PWD_RCFILT_MSB                                                                   8
#define PHY_ANALOG_BB_B1_BB1_PWD_RCFILT_LSB                                                                   8
#define PHY_ANALOG_BB_B1_BB1_PWD_RCFILT_MASK                                                         0x00000100
#define PHY_ANALOG_BB_B1_BB1_PWD_RCFILT_GET(x)                                        (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B1_BB1_PWD_RCFILT_SET(x)                                        (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B1_BB1_PWD_RCFILT_OVR_MSB                                                               9
#define PHY_ANALOG_BB_B1_BB1_PWD_RCFILT_OVR_LSB                                                               9
#define PHY_ANALOG_BB_B1_BB1_PWD_RCFILT_OVR_MASK                                                     0x00000200
#define PHY_ANALOG_BB_B1_BB1_PWD_RCFILT_OVR_GET(x)                                    (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B1_BB1_PWD_RCFILT_OVR_SET(x)                                    (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B1_BB1_CMSEL2_MSB                                                                      12
#define PHY_ANALOG_BB_B1_BB1_CMSEL2_LSB                                                                      10
#define PHY_ANALOG_BB_B1_BB1_CMSEL2_MASK                                                             0x00001c00
#define PHY_ANALOG_BB_B1_BB1_CMSEL2_GET(x)                                           (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_BB_B1_BB1_CMSEL2_SET(x)                                           (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_BB_B1_BB1_CMSEL1_MSB                                                                      15
#define PHY_ANALOG_BB_B1_BB1_CMSEL1_LSB                                                                      13
#define PHY_ANALOG_BB_B1_BB1_CMSEL1_MASK                                                             0x0000e000
#define PHY_ANALOG_BB_B1_BB1_CMSEL1_GET(x)                                           (((x) & 0x0000e000) >> 13)
#define PHY_ANALOG_BB_B1_BB1_CMSEL1_SET(x)                                           (((x) << 13) & 0x0000e000)
#define PHY_ANALOG_BB_B1_BB1_ATBSEL_MSB                                                                      18
#define PHY_ANALOG_BB_B1_BB1_ATBSEL_LSB                                                                      16
#define PHY_ANALOG_BB_B1_BB1_ATBSEL_MASK                                                             0x00070000
#define PHY_ANALOG_BB_B1_BB1_ATBSEL_GET(x)                                           (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_BB_B1_BB1_ATBSEL_SET(x)                                           (((x) << 16) & 0x00070000)
#define PHY_ANALOG_BB_B1_BB1_OFSTCORRI2VQ_MSB                                                                23
#define PHY_ANALOG_BB_B1_BB1_OFSTCORRI2VQ_LSB                                                                19
#define PHY_ANALOG_BB_B1_BB1_OFSTCORRI2VQ_MASK                                                       0x00f80000
#define PHY_ANALOG_BB_B1_BB1_OFSTCORRI2VQ_GET(x)                                     (((x) & 0x00f80000) >> 19)
#define PHY_ANALOG_BB_B1_BB1_OFSTCORRI2VQ_SET(x)                                     (((x) << 19) & 0x00f80000)
#define PHY_ANALOG_BB_B1_BB1_OFSTCORRI2VI_MSB                                                                28
#define PHY_ANALOG_BB_B1_BB1_OFSTCORRI2VI_LSB                                                                24
#define PHY_ANALOG_BB_B1_BB1_OFSTCORRI2VI_MASK                                                       0x1f000000
#define PHY_ANALOG_BB_B1_BB1_OFSTCORRI2VI_GET(x)                                     (((x) & 0x1f000000) >> 24)
#define PHY_ANALOG_BB_B1_BB1_OFSTCORRI2VI_SET(x)                                     (((x) << 24) & 0x1f000000)
#define PHY_ANALOG_BB_B1_BB1_LOCALOFFSET_MSB                                                                 29
#define PHY_ANALOG_BB_B1_BB1_LOCALOFFSET_LSB                                                                 29
#define PHY_ANALOG_BB_B1_BB1_LOCALOFFSET_MASK                                                        0x20000000
#define PHY_ANALOG_BB_B1_BB1_LOCALOFFSET_GET(x)                                      (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B1_BB1_LOCALOFFSET_SET(x)                                      (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B1_BB1_RANGE_OSDAC_MSB                                                                 31
#define PHY_ANALOG_BB_B1_BB1_RANGE_OSDAC_LSB                                                                 30
#define PHY_ANALOG_BB_B1_BB1_RANGE_OSDAC_MASK                                                        0xc0000000
#define PHY_ANALOG_BB_B1_BB1_RANGE_OSDAC_GET(x)                                      (((x) & 0xc0000000) >> 30)
#define PHY_ANALOG_BB_B1_BB1_RANGE_OSDAC_SET(x)                                      (((x) << 30) & 0xc0000000)

/* macros for bb_b1_BB2 */
#define PHY_ANALOG_BB_B1_BB2_ADDRESS                                                                 0x00000544
#define PHY_ANALOG_BB_B1_BB2_OFFSET                                                                  0x00000544
#define PHY_ANALOG_BB_B1_BB2_SEL_TEST_MSB                                                                     5
#define PHY_ANALOG_BB_B1_BB2_SEL_TEST_LSB                                                                     0
#define PHY_ANALOG_BB_B1_BB2_SEL_TEST_MASK                                                           0x0000003f
#define PHY_ANALOG_BB_B1_BB2_SEL_TEST_GET(x)                                          (((x) & 0x0000003f) >> 0)
#define PHY_ANALOG_BB_B1_BB2_SEL_TEST_SET(x)                                          (((x) << 0) & 0x0000003f)
#define PHY_ANALOG_BB_B1_BB2_FLIP_ADC_STR_CLK_MSB                                                             6
#define PHY_ANALOG_BB_B1_BB2_FLIP_ADC_STR_CLK_LSB                                                             6
#define PHY_ANALOG_BB_B1_BB2_FLIP_ADC_STR_CLK_MASK                                                   0x00000040
#define PHY_ANALOG_BB_B1_BB2_FLIP_ADC_STR_CLK_GET(x)                                  (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B1_BB2_FLIP_ADC_STR_CLK_SET(x)                                  (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B1_BB2_BTCPUPLL_CLKBUFDRVSTR_MSB                                                        8
#define PHY_ANALOG_BB_B1_BB2_BTCPUPLL_CLKBUFDRVSTR_LSB                                                        7
#define PHY_ANALOG_BB_B1_BB2_BTCPUPLL_CLKBUFDRVSTR_MASK                                              0x00000180
#define PHY_ANALOG_BB_B1_BB2_BTCPUPLL_CLKBUFDRVSTR_GET(x)                             (((x) & 0x00000180) >> 7)
#define PHY_ANALOG_BB_B1_BB2_BTCPUPLL_CLKBUFDRVSTR_SET(x)                             (((x) << 7) & 0x00000180)
#define PHY_ANALOG_BB_B1_BB2_DAC_CLK_INV_MSB                                                                  9
#define PHY_ANALOG_BB_B1_BB2_DAC_CLK_INV_LSB                                                                  9
#define PHY_ANALOG_BB_B1_BB2_DAC_CLK_INV_MASK                                                        0x00000200
#define PHY_ANALOG_BB_B1_BB2_DAC_CLK_INV_GET(x)                                       (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B1_BB2_DAC_CLK_INV_SET(x)                                       (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B1_BB2_REMOVECAP_RCFILT_MSB                                                            10
#define PHY_ANALOG_BB_B1_BB2_REMOVECAP_RCFILT_LSB                                                            10
#define PHY_ANALOG_BB_B1_BB2_REMOVECAP_RCFILT_MASK                                                   0x00000400
#define PHY_ANALOG_BB_B1_BB2_REMOVECAP_RCFILT_GET(x)                                 (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B1_BB2_REMOVECAP_RCFILT_SET(x)                                 (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B1_BB2_REMOVECAP_RCFILT_OVR_MSB                                                        11
#define PHY_ANALOG_BB_B1_BB2_REMOVECAP_RCFILT_OVR_LSB                                                        11
#define PHY_ANALOG_BB_B1_BB2_REMOVECAP_RCFILT_OVR_MASK                                               0x00000800
#define PHY_ANALOG_BB_B1_BB2_REMOVECAP_RCFILT_OVR_GET(x)                             (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B1_BB2_REMOVECAP_RCFILT_OVR_SET(x)                             (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B1_BB2_FNOTCH_MSB                                                                      15
#define PHY_ANALOG_BB_B1_BB2_FNOTCH_LSB                                                                      12
#define PHY_ANALOG_BB_B1_BB2_FNOTCH_MASK                                                             0x0000f000
#define PHY_ANALOG_BB_B1_BB2_FNOTCH_GET(x)                                           (((x) & 0x0000f000) >> 12)
#define PHY_ANALOG_BB_B1_BB2_FNOTCH_SET(x)                                           (((x) << 12) & 0x0000f000)
#define PHY_ANALOG_BB_B1_BB2_FNOTCH_OVR_MSB                                                                  16
#define PHY_ANALOG_BB_B1_BB2_FNOTCH_OVR_LSB                                                                  16
#define PHY_ANALOG_BB_B1_BB2_FNOTCH_OVR_MASK                                                         0x00010000
#define PHY_ANALOG_BB_B1_BB2_FNOTCH_OVR_GET(x)                                       (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_BB_B1_BB2_FNOTCH_OVR_SET(x)                                       (((x) << 16) & 0x00010000)
#define PHY_ANALOG_BB_B1_BB2_FILTERFC_MSB                                                                    21
#define PHY_ANALOG_BB_B1_BB2_FILTERFC_LSB                                                                    17
#define PHY_ANALOG_BB_B1_BB2_FILTERFC_MASK                                                           0x003e0000
#define PHY_ANALOG_BB_B1_BB2_FILTERFC_GET(x)                                         (((x) & 0x003e0000) >> 17)
#define PHY_ANALOG_BB_B1_BB2_FILTERFC_SET(x)                                         (((x) << 17) & 0x003e0000)
#define PHY_ANALOG_BB_B1_BB2_FILTERFC_OVR_MSB                                                                22
#define PHY_ANALOG_BB_B1_BB2_FILTERFC_OVR_LSB                                                                22
#define PHY_ANALOG_BB_B1_BB2_FILTERFC_OVR_MASK                                                       0x00400000
#define PHY_ANALOG_BB_B1_BB2_FILTERFC_OVR_GET(x)                                     (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B1_BB2_FILTERFC_OVR_SET(x)                                     (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B1_BB2_DAC2V2I_EN_MSB                                                                  23
#define PHY_ANALOG_BB_B1_BB2_DAC2V2I_EN_LSB                                                                  23
#define PHY_ANALOG_BB_B1_BB2_DAC2V2I_EN_MASK                                                         0x00800000
#define PHY_ANALOG_BB_B1_BB2_DAC2V2I_EN_GET(x)                                       (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B1_BB2_DAC2V2I_EN_SET(x)                                       (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B1_BB2_BQ2V2I_EN_MSB                                                                   24
#define PHY_ANALOG_BB_B1_BB2_BQ2V2I_EN_LSB                                                                   24
#define PHY_ANALOG_BB_B1_BB2_BQ2V2I_EN_MASK                                                          0x01000000
#define PHY_ANALOG_BB_B1_BB2_BQ2V2I_EN_GET(x)                                        (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B1_BB2_BQ2V2I_EN_SET(x)                                        (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B1_BB2_BYPASSBQ1_EN_MSB                                                                25
#define PHY_ANALOG_BB_B1_BB2_BYPASSBQ1_EN_LSB                                                                25
#define PHY_ANALOG_BB_B1_BB2_BYPASSBQ1_EN_MASK                                                       0x02000000
#define PHY_ANALOG_BB_B1_BB2_BYPASSBQ1_EN_GET(x)                                     (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B1_BB2_BYPASSBQ1_EN_SET(x)                                     (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B1_BB2_NOTCHON_MSB                                                                     26
#define PHY_ANALOG_BB_B1_BB2_NOTCHON_LSB                                                                     26
#define PHY_ANALOG_BB_B1_BB2_NOTCHON_MASK                                                            0x04000000
#define PHY_ANALOG_BB_B1_BB2_NOTCHON_GET(x)                                          (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B1_BB2_NOTCHON_SET(x)                                          (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B1_BB2_BQ2RXOUT_EN_MSB                                                                 27
#define PHY_ANALOG_BB_B1_BB2_BQ2RXOUT_EN_LSB                                                                 27
#define PHY_ANALOG_BB_B1_BB2_BQ2RXOUT_EN_MASK                                                        0x08000000
#define PHY_ANALOG_BB_B1_BB2_BQ2RXOUT_EN_GET(x)                                      (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B1_BB2_BQ2RXOUT_EN_SET(x)                                      (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B1_BB2_RC2RXOUT_EN_MSB                                                                 28
#define PHY_ANALOG_BB_B1_BB2_RC2RXOUT_EN_LSB                                                                 28
#define PHY_ANALOG_BB_B1_BB2_RC2RXOUT_EN_MASK                                                        0x10000000
#define PHY_ANALOG_BB_B1_BB2_RC2RXOUT_EN_GET(x)                                      (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B1_BB2_RC2RXOUT_EN_SET(x)                                      (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B1_BB2_RC2BQ1_EN_MSB                                                                   29
#define PHY_ANALOG_BB_B1_BB2_RC2BQ1_EN_LSB                                                                   29
#define PHY_ANALOG_BB_B1_BB2_RC2BQ1_EN_MASK                                                          0x20000000
#define PHY_ANALOG_BB_B1_BB2_RC2BQ1_EN_GET(x)                                        (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B1_BB2_RC2BQ1_EN_SET(x)                                        (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B1_BB2_RXIN2RC_EN_MSB                                                                  30
#define PHY_ANALOG_BB_B1_BB2_RXIN2RC_EN_LSB                                                                  30
#define PHY_ANALOG_BB_B1_BB2_RXIN2RC_EN_MASK                                                         0x40000000
#define PHY_ANALOG_BB_B1_BB2_RXIN2RC_EN_GET(x)                                       (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B1_BB2_RXIN2RC_EN_SET(x)                                       (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B1_BB2_SWITCH_OVERRIDE_MSB                                                             31
#define PHY_ANALOG_BB_B1_BB2_SWITCH_OVERRIDE_LSB                                                             31
#define PHY_ANALOG_BB_B1_BB2_SWITCH_OVERRIDE_MASK                                                    0x80000000
#define PHY_ANALOG_BB_B1_BB2_SWITCH_OVERRIDE_GET(x)                                  (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B1_BB2_SWITCH_OVERRIDE_SET(x)                                  (((x) << 31) & 0x80000000)

/* macros for bb_b1_BB3 */
#define PHY_ANALOG_BB_B1_BB3_ADDRESS                                                                 0x00000548
#define PHY_ANALOG_BB_B1_BB3_OFFSET                                                                  0x00000548
#define PHY_ANALOG_BB_B1_BB3_PWD_BB_BIAS_OVR_MSB                                                              0
#define PHY_ANALOG_BB_B1_BB3_PWD_BB_BIAS_OVR_LSB                                                              0
#define PHY_ANALOG_BB_B1_BB3_PWD_BB_BIAS_OVR_MASK                                                    0x00000001
#define PHY_ANALOG_BB_B1_BB3_PWD_BB_BIAS_OVR_GET(x)                                   (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B1_BB3_PWD_BB_BIAS_OVR_SET(x)                                   (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B1_BB3_DOUBLE_RCFILT_CURR_MSB                                                           1
#define PHY_ANALOG_BB_B1_BB3_DOUBLE_RCFILT_CURR_LSB                                                           1
#define PHY_ANALOG_BB_B1_BB3_DOUBLE_RCFILT_CURR_MASK                                                 0x00000002
#define PHY_ANALOG_BB_B1_BB3_DOUBLE_RCFILT_CURR_GET(x)                                (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B1_BB3_DOUBLE_RCFILT_CURR_SET(x)                                (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B1_BB3_ADC_COMPBIAS_MSB                                                                 3
#define PHY_ANALOG_BB_B1_BB3_ADC_COMPBIAS_LSB                                                                 2
#define PHY_ANALOG_BB_B1_BB3_ADC_COMPBIAS_MASK                                                       0x0000000c
#define PHY_ANALOG_BB_B1_BB3_ADC_COMPBIAS_GET(x)                                      (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_BB_B1_BB3_ADC_COMPBIAS_SET(x)                                      (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_BB_B1_BB3_SEL_OFST_READBK_MSB                                                              5
#define PHY_ANALOG_BB_B1_BB3_SEL_OFST_READBK_LSB                                                              4
#define PHY_ANALOG_BB_B1_BB3_SEL_OFST_READBK_MASK                                                    0x00000030
#define PHY_ANALOG_BB_B1_BB3_SEL_OFST_READBK_GET(x)                                   (((x) & 0x00000030) >> 4)
#define PHY_ANALOG_BB_B1_BB3_SEL_OFST_READBK_SET(x)                                   (((x) << 4) & 0x00000030)
#define PHY_ANALOG_BB_B1_BB3_TX_FILTERFC_MSB                                                                 10
#define PHY_ANALOG_BB_B1_BB3_TX_FILTERFC_LSB                                                                  6
#define PHY_ANALOG_BB_B1_BB3_TX_FILTERFC_MASK                                                        0x000007c0
#define PHY_ANALOG_BB_B1_BB3_TX_FILTERFC_GET(x)                                       (((x) & 0x000007c0) >> 6)
#define PHY_ANALOG_BB_B1_BB3_TX_FILTERFC_SET(x)                                       (((x) << 6) & 0x000007c0)
#define PHY_ANALOG_BB_B1_BB3_RX_FILTERFC_MSB                                                                 15
#define PHY_ANALOG_BB_B1_BB3_RX_FILTERFC_LSB                                                                 11
#define PHY_ANALOG_BB_B1_BB3_RX_FILTERFC_MASK                                                        0x0000f800
#define PHY_ANALOG_BB_B1_BB3_RX_FILTERFC_GET(x)                                      (((x) & 0x0000f800) >> 11)
#define PHY_ANALOG_BB_B1_BB3_RX_FILTERFC_SET(x)                                      (((x) << 11) & 0x0000f800)
#define PHY_ANALOG_BB_B1_BB3_FILTERFC_MSB                                                                    20
#define PHY_ANALOG_BB_B1_BB3_FILTERFC_LSB                                                                    16
#define PHY_ANALOG_BB_B1_BB3_FILTERFC_MASK                                                           0x001f0000
#define PHY_ANALOG_BB_B1_BB3_FILTERFC_GET(x)                                         (((x) & 0x001f0000) >> 16)
#define PHY_ANALOG_BB_B1_BB3_OFSTCORRI2VQ_MSB                                                                25
#define PHY_ANALOG_BB_B1_BB3_OFSTCORRI2VQ_LSB                                                                21
#define PHY_ANALOG_BB_B1_BB3_OFSTCORRI2VQ_MASK                                                       0x03e00000
#define PHY_ANALOG_BB_B1_BB3_OFSTCORRI2VQ_GET(x)                                     (((x) & 0x03e00000) >> 21)
#define PHY_ANALOG_BB_B1_BB3_OFSTCORRI2VI_MSB                                                                30
#define PHY_ANALOG_BB_B1_BB3_OFSTCORRI2VI_LSB                                                                26
#define PHY_ANALOG_BB_B1_BB3_OFSTCORRI2VI_MASK                                                       0x7c000000
#define PHY_ANALOG_BB_B1_BB3_OFSTCORRI2VI_GET(x)                                     (((x) & 0x7c000000) >> 26)
#define PHY_ANALOG_BB_B1_BB3_PLL704EN_MSB                                                                    31
#define PHY_ANALOG_BB_B1_BB3_PLL704EN_LSB                                                                    31
#define PHY_ANALOG_BB_B1_BB3_PLL704EN_MASK                                                           0x80000000
#define PHY_ANALOG_BB_B1_BB3_PLL704EN_GET(x)                                         (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B1_BB3_PLL704EN_SET(x)                                         (((x) << 31) & 0x80000000)

/* macros for bb_b1_BB4 */
#define PHY_ANALOG_BB_B1_BB4_ADDRESS                                                                 0x0000054c
#define PHY_ANALOG_BB_B1_BB4_OFFSET                                                                  0x0000054c
#define PHY_ANALOG_BB_B1_BB4_ADC_COMP_RESET_MSB                                                               0
#define PHY_ANALOG_BB_B1_BB4_ADC_COMP_RESET_LSB                                                               0
#define PHY_ANALOG_BB_B1_BB4_ADC_COMP_RESET_MASK                                                     0x00000001
#define PHY_ANALOG_BB_B1_BB4_ADC_COMP_RESET_GET(x)                                    (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B1_BB4_ADC_COMP_RESET_SET(x)                                    (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B1_BB4_ADC_INC_DELAYBIAS_MSB                                                            1
#define PHY_ANALOG_BB_B1_BB4_ADC_INC_DELAYBIAS_LSB                                                            1
#define PHY_ANALOG_BB_B1_BB4_ADC_INC_DELAYBIAS_MASK                                                  0x00000002
#define PHY_ANALOG_BB_B1_BB4_ADC_INC_DELAYBIAS_GET(x)                                 (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B1_BB4_ADC_INC_DELAYBIAS_SET(x)                                 (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B1_BB4_ADC_DEC_DELAYBIAS_MSB                                                            3
#define PHY_ANALOG_BB_B1_BB4_ADC_DEC_DELAYBIAS_LSB                                                            2
#define PHY_ANALOG_BB_B1_BB4_ADC_DEC_DELAYBIAS_MASK                                                  0x0000000c
#define PHY_ANALOG_BB_B1_BB4_ADC_DEC_DELAYBIAS_GET(x)                                 (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_BB_B1_BB4_ADC_DEC_DELAYBIAS_SET(x)                                 (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_BB_B1_BB4_TX_NOTCH_HALFBW_MSB                                                              4
#define PHY_ANALOG_BB_B1_BB4_TX_NOTCH_HALFBW_LSB                                                              4
#define PHY_ANALOG_BB_B1_BB4_TX_NOTCH_HALFBW_MASK                                                    0x00000010
#define PHY_ANALOG_BB_B1_BB4_TX_NOTCH_HALFBW_GET(x)                                   (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B1_BB4_TX_NOTCH_HALFBW_SET(x)                                   (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B1_BB4_TX_REMOVECAP_RCFILT_MSB                                                          5
#define PHY_ANALOG_BB_B1_BB4_TX_REMOVECAP_RCFILT_LSB                                                          5
#define PHY_ANALOG_BB_B1_BB4_TX_REMOVECAP_RCFILT_MASK                                                0x00000020
#define PHY_ANALOG_BB_B1_BB4_TX_REMOVECAP_RCFILT_GET(x)                               (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B1_BB4_TX_REMOVECAP_RCFILT_SET(x)                               (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_BIQUAD2_MSB                                                               6
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_BIQUAD2_LSB                                                               6
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_BIQUAD2_MASK                                                     0x00000040
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_BIQUAD2_GET(x)                                    (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_BIQUAD2_SET(x)                                    (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_BIQUAD1_MSB                                                               7
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_BIQUAD1_LSB                                                               7
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_BIQUAD1_MASK                                                     0x00000080
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_BIQUAD1_GET(x)                                    (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_BIQUAD1_SET(x)                                    (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_V2I_MSB                                                                   8
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_V2I_LSB                                                                   8
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_V2I_MASK                                                         0x00000100
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_V2I_GET(x)                                        (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_V2I_SET(x)                                        (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_RCFILT_MSB                                                                9
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_RCFILT_LSB                                                                9
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_RCFILT_MASK                                                      0x00000200
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_RCFILT_GET(x)                                     (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B1_BB4_TX_PWD_RCFILT_SET(x)                                     (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B1_BB4_TX_DAC2V2I_EN_MSB                                                               10
#define PHY_ANALOG_BB_B1_BB4_TX_DAC2V2I_EN_LSB                                                               10
#define PHY_ANALOG_BB_B1_BB4_TX_DAC2V2I_EN_MASK                                                      0x00000400
#define PHY_ANALOG_BB_B1_BB4_TX_DAC2V2I_EN_GET(x)                                    (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B1_BB4_TX_DAC2V2I_EN_SET(x)                                    (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B1_BB4_TX_BQ2V2I_EN_MSB                                                                11
#define PHY_ANALOG_BB_B1_BB4_TX_BQ2V2I_EN_LSB                                                                11
#define PHY_ANALOG_BB_B1_BB4_TX_BQ2V2I_EN_MASK                                                       0x00000800
#define PHY_ANALOG_BB_B1_BB4_TX_BQ2V2I_EN_GET(x)                                     (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B1_BB4_TX_BQ2V2I_EN_SET(x)                                     (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B1_BB4_TX_BYPASSBQ1_EN_MSB                                                             12
#define PHY_ANALOG_BB_B1_BB4_TX_BYPASSBQ1_EN_LSB                                                             12
#define PHY_ANALOG_BB_B1_BB4_TX_BYPASSBQ1_EN_MASK                                                    0x00001000
#define PHY_ANALOG_BB_B1_BB4_TX_BYPASSBQ1_EN_GET(x)                                  (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_BB_B1_BB4_TX_BYPASSBQ1_EN_SET(x)                                  (((x) << 12) & 0x00001000)
#define PHY_ANALOG_BB_B1_BB4_TX_NOTCHON_MSB                                                                  13
#define PHY_ANALOG_BB_B1_BB4_TX_NOTCHON_LSB                                                                  13
#define PHY_ANALOG_BB_B1_BB4_TX_NOTCHON_MASK                                                         0x00002000
#define PHY_ANALOG_BB_B1_BB4_TX_NOTCHON_GET(x)                                       (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_BB_B1_BB4_TX_NOTCHON_SET(x)                                       (((x) << 13) & 0x00002000)
#define PHY_ANALOG_BB_B1_BB4_TX_BQ2RXOUT_EN_MSB                                                              14
#define PHY_ANALOG_BB_B1_BB4_TX_BQ2RXOUT_EN_LSB                                                              14
#define PHY_ANALOG_BB_B1_BB4_TX_BQ2RXOUT_EN_MASK                                                     0x00004000
#define PHY_ANALOG_BB_B1_BB4_TX_BQ2RXOUT_EN_GET(x)                                   (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_BB_B1_BB4_TX_BQ2RXOUT_EN_SET(x)                                   (((x) << 14) & 0x00004000)
#define PHY_ANALOG_BB_B1_BB4_TX_RC2RXOUT_EN_MSB                                                              15
#define PHY_ANALOG_BB_B1_BB4_TX_RC2RXOUT_EN_LSB                                                              15
#define PHY_ANALOG_BB_B1_BB4_TX_RC2RXOUT_EN_MASK                                                     0x00008000
#define PHY_ANALOG_BB_B1_BB4_TX_RC2RXOUT_EN_GET(x)                                   (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_BB_B1_BB4_TX_RC2RXOUT_EN_SET(x)                                   (((x) << 15) & 0x00008000)
#define PHY_ANALOG_BB_B1_BB4_TX_RC2BQ1_EN_MSB                                                                16
#define PHY_ANALOG_BB_B1_BB4_TX_RC2BQ1_EN_LSB                                                                16
#define PHY_ANALOG_BB_B1_BB4_TX_RC2BQ1_EN_MASK                                                       0x00010000
#define PHY_ANALOG_BB_B1_BB4_TX_RC2BQ1_EN_GET(x)                                     (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_BB_B1_BB4_TX_RC2BQ1_EN_SET(x)                                     (((x) << 16) & 0x00010000)
#define PHY_ANALOG_BB_B1_BB4_TX_RXIN2RC_EN_MSB                                                               17
#define PHY_ANALOG_BB_B1_BB4_TX_RXIN2RC_EN_LSB                                                               17
#define PHY_ANALOG_BB_B1_BB4_TX_RXIN2RC_EN_MASK                                                      0x00020000
#define PHY_ANALOG_BB_B1_BB4_TX_RXIN2RC_EN_GET(x)                                    (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_BB_B1_BB4_TX_RXIN2RC_EN_SET(x)                                    (((x) << 17) & 0x00020000)
#define PHY_ANALOG_BB_B1_BB4_RX_NOTCH_HALFBW_MSB                                                             18
#define PHY_ANALOG_BB_B1_BB4_RX_NOTCH_HALFBW_LSB                                                             18
#define PHY_ANALOG_BB_B1_BB4_RX_NOTCH_HALFBW_MASK                                                    0x00040000
#define PHY_ANALOG_BB_B1_BB4_RX_NOTCH_HALFBW_GET(x)                                  (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_BB_B1_BB4_RX_NOTCH_HALFBW_SET(x)                                  (((x) << 18) & 0x00040000)
#define PHY_ANALOG_BB_B1_BB4_RX_REMOVECAP_RCFILT_MSB                                                         19
#define PHY_ANALOG_BB_B1_BB4_RX_REMOVECAP_RCFILT_LSB                                                         19
#define PHY_ANALOG_BB_B1_BB4_RX_REMOVECAP_RCFILT_MASK                                                0x00080000
#define PHY_ANALOG_BB_B1_BB4_RX_REMOVECAP_RCFILT_GET(x)                              (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_BB_B1_BB4_RX_REMOVECAP_RCFILT_SET(x)                              (((x) << 19) & 0x00080000)
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_BIQUAD2_MSB                                                              20
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_BIQUAD2_LSB                                                              20
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_BIQUAD2_MASK                                                     0x00100000
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_BIQUAD2_GET(x)                                   (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_BIQUAD2_SET(x)                                   (((x) << 20) & 0x00100000)
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_BIQUAD1_MSB                                                              21
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_BIQUAD1_LSB                                                              21
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_BIQUAD1_MASK                                                     0x00200000
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_BIQUAD1_GET(x)                                   (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_BIQUAD1_SET(x)                                   (((x) << 21) & 0x00200000)
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_V2I_MSB                                                                  22
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_V2I_LSB                                                                  22
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_V2I_MASK                                                         0x00400000
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_V2I_GET(x)                                       (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_V2I_SET(x)                                       (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_RCFILT_MSB                                                               23
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_RCFILT_LSB                                                               23
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_RCFILT_MASK                                                      0x00800000
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_RCFILT_GET(x)                                    (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B1_BB4_RX_PWD_RCFILT_SET(x)                                    (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B1_BB4_RX_DAC2V2I_EN_MSB                                                               24
#define PHY_ANALOG_BB_B1_BB4_RX_DAC2V2I_EN_LSB                                                               24
#define PHY_ANALOG_BB_B1_BB4_RX_DAC2V2I_EN_MASK                                                      0x01000000
#define PHY_ANALOG_BB_B1_BB4_RX_DAC2V2I_EN_GET(x)                                    (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B1_BB4_RX_DAC2V2I_EN_SET(x)                                    (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B1_BB4_RX_BQ2V2I_EN_MSB                                                                25
#define PHY_ANALOG_BB_B1_BB4_RX_BQ2V2I_EN_LSB                                                                25
#define PHY_ANALOG_BB_B1_BB4_RX_BQ2V2I_EN_MASK                                                       0x02000000
#define PHY_ANALOG_BB_B1_BB4_RX_BQ2V2I_EN_GET(x)                                     (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B1_BB4_RX_BQ2V2I_EN_SET(x)                                     (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B1_BB4_RX_BYPASSBQ1_EN_MSB                                                             26
#define PHY_ANALOG_BB_B1_BB4_RX_BYPASSBQ1_EN_LSB                                                             26
#define PHY_ANALOG_BB_B1_BB4_RX_BYPASSBQ1_EN_MASK                                                    0x04000000
#define PHY_ANALOG_BB_B1_BB4_RX_BYPASSBQ1_EN_GET(x)                                  (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B1_BB4_RX_BYPASSBQ1_EN_SET(x)                                  (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B1_BB4_RX_NOTCHON_MSB                                                                  27
#define PHY_ANALOG_BB_B1_BB4_RX_NOTCHON_LSB                                                                  27
#define PHY_ANALOG_BB_B1_BB4_RX_NOTCHON_MASK                                                         0x08000000
#define PHY_ANALOG_BB_B1_BB4_RX_NOTCHON_GET(x)                                       (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B1_BB4_RX_NOTCHON_SET(x)                                       (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B1_BB4_RX_BQ2RXOUT_EN_MSB                                                              28
#define PHY_ANALOG_BB_B1_BB4_RX_BQ2RXOUT_EN_LSB                                                              28
#define PHY_ANALOG_BB_B1_BB4_RX_BQ2RXOUT_EN_MASK                                                     0x10000000
#define PHY_ANALOG_BB_B1_BB4_RX_BQ2RXOUT_EN_GET(x)                                   (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B1_BB4_RX_BQ2RXOUT_EN_SET(x)                                   (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B1_BB4_RX_RC2RXOUT_EN_MSB                                                              29
#define PHY_ANALOG_BB_B1_BB4_RX_RC2RXOUT_EN_LSB                                                              29
#define PHY_ANALOG_BB_B1_BB4_RX_RC2RXOUT_EN_MASK                                                     0x20000000
#define PHY_ANALOG_BB_B1_BB4_RX_RC2RXOUT_EN_GET(x)                                   (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B1_BB4_RX_RC2RXOUT_EN_SET(x)                                   (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B1_BB4_RX_RC2BQ1_EN_MSB                                                                30
#define PHY_ANALOG_BB_B1_BB4_RX_RC2BQ1_EN_LSB                                                                30
#define PHY_ANALOG_BB_B1_BB4_RX_RC2BQ1_EN_MASK                                                       0x40000000
#define PHY_ANALOG_BB_B1_BB4_RX_RC2BQ1_EN_GET(x)                                     (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B1_BB4_RX_RC2BQ1_EN_SET(x)                                     (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B1_BB4_RX_RXIN2RC_EN_MSB                                                               31
#define PHY_ANALOG_BB_B1_BB4_RX_RXIN2RC_EN_LSB                                                               31
#define PHY_ANALOG_BB_B1_BB4_RX_RXIN2RC_EN_MASK                                                      0x80000000
#define PHY_ANALOG_BB_B1_BB4_RX_RXIN2RC_EN_GET(x)                                    (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B1_BB4_RX_RXIN2RC_EN_SET(x)                                    (((x) << 31) & 0x80000000)

/* macros for bb_b1_BB5 */
#define PHY_ANALOG_BB_B1_BB5_ADDRESS                                                                 0x00000550
#define PHY_ANALOG_BB_B1_BB5_OFFSET                                                                  0x00000550
#define PHY_ANALOG_BB_B1_BB5_ADC_SWAP_MSB                                                                     0
#define PHY_ANALOG_BB_B1_BB5_ADC_SWAP_LSB                                                                     0
#define PHY_ANALOG_BB_B1_BB5_ADC_SWAP_MASK                                                           0x00000001
#define PHY_ANALOG_BB_B1_BB5_ADC_SWAP_GET(x)                                          (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B1_BB5_ADC_SWAP_SET(x)                                          (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B1_BB5_ADC_REFINC_MSB                                                                   1
#define PHY_ANALOG_BB_B1_BB5_ADC_REFINC_LSB                                                                   1
#define PHY_ANALOG_BB_B1_BB5_ADC_REFINC_MASK                                                         0x00000002
#define PHY_ANALOG_BB_B1_BB5_ADC_REFINC_GET(x)                                        (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B1_BB5_ADC_REFINC_SET(x)                                        (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B1_BB5_ADC_REFBIAS_MSB                                                                  3
#define PHY_ANALOG_BB_B1_BB5_ADC_REFBIAS_LSB                                                                  2
#define PHY_ANALOG_BB_B1_BB5_ADC_REFBIAS_MASK                                                        0x0000000c
#define PHY_ANALOG_BB_B1_BB5_ADC_REFBIAS_GET(x)                                       (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_BB_B1_BB5_ADC_REFBIAS_SET(x)                                       (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_BB_B1_BB5_CALTX_NOTCH_HALFBW_MSB                                                           4
#define PHY_ANALOG_BB_B1_BB5_CALTX_NOTCH_HALFBW_LSB                                                           4
#define PHY_ANALOG_BB_B1_BB5_CALTX_NOTCH_HALFBW_MASK                                                 0x00000010
#define PHY_ANALOG_BB_B1_BB5_CALTX_NOTCH_HALFBW_GET(x)                                (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B1_BB5_CALTX_NOTCH_HALFBW_SET(x)                                (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B1_BB5_CALTX_REMOVECAP_RCFILT_MSB                                                       5
#define PHY_ANALOG_BB_B1_BB5_CALTX_REMOVECAP_RCFILT_LSB                                                       5
#define PHY_ANALOG_BB_B1_BB5_CALTX_REMOVECAP_RCFILT_MASK                                             0x00000020
#define PHY_ANALOG_BB_B1_BB5_CALTX_REMOVECAP_RCFILT_GET(x)                            (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B1_BB5_CALTX_REMOVECAP_RCFILT_SET(x)                            (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_BIQUAD2_MSB                                                            6
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_BIQUAD2_LSB                                                            6
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_BIQUAD2_MASK                                                  0x00000040
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_BIQUAD2_GET(x)                                 (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_BIQUAD2_SET(x)                                 (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_BIQUAD1_MSB                                                            7
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_BIQUAD1_LSB                                                            7
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_BIQUAD1_MASK                                                  0x00000080
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_BIQUAD1_GET(x)                                 (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_BIQUAD1_SET(x)                                 (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_V2I_MSB                                                                8
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_V2I_LSB                                                                8
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_V2I_MASK                                                      0x00000100
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_V2I_GET(x)                                     (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_V2I_SET(x)                                     (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_RCFILT_MSB                                                             9
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_RCFILT_LSB                                                             9
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_RCFILT_MASK                                                   0x00000200
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_RCFILT_GET(x)                                  (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B1_BB5_CALTX_PWD_RCFILT_SET(x)                                  (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B1_BB5_CALTX_DAC2V2I_EN_MSB                                                            10
#define PHY_ANALOG_BB_B1_BB5_CALTX_DAC2V2I_EN_LSB                                                            10
#define PHY_ANALOG_BB_B1_BB5_CALTX_DAC2V2I_EN_MASK                                                   0x00000400
#define PHY_ANALOG_BB_B1_BB5_CALTX_DAC2V2I_EN_GET(x)                                 (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B1_BB5_CALTX_DAC2V2I_EN_SET(x)                                 (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B1_BB5_CALTX_BQ2V2I_EN_MSB                                                             11
#define PHY_ANALOG_BB_B1_BB5_CALTX_BQ2V2I_EN_LSB                                                             11
#define PHY_ANALOG_BB_B1_BB5_CALTX_BQ2V2I_EN_MASK                                                    0x00000800
#define PHY_ANALOG_BB_B1_BB5_CALTX_BQ2V2I_EN_GET(x)                                  (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B1_BB5_CALTX_BQ2V2I_EN_SET(x)                                  (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B1_BB5_CALTX_BYPASSBQ1_EN_MSB                                                          12
#define PHY_ANALOG_BB_B1_BB5_CALTX_BYPASSBQ1_EN_LSB                                                          12
#define PHY_ANALOG_BB_B1_BB5_CALTX_BYPASSBQ1_EN_MASK                                                 0x00001000
#define PHY_ANALOG_BB_B1_BB5_CALTX_BYPASSBQ1_EN_GET(x)                               (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_BB_B1_BB5_CALTX_BYPASSBQ1_EN_SET(x)                               (((x) << 12) & 0x00001000)
#define PHY_ANALOG_BB_B1_BB5_CALTX_NOTCHON_MSB                                                               13
#define PHY_ANALOG_BB_B1_BB5_CALTX_NOTCHON_LSB                                                               13
#define PHY_ANALOG_BB_B1_BB5_CALTX_NOTCHON_MASK                                                      0x00002000
#define PHY_ANALOG_BB_B1_BB5_CALTX_NOTCHON_GET(x)                                    (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_BB_B1_BB5_CALTX_NOTCHON_SET(x)                                    (((x) << 13) & 0x00002000)
#define PHY_ANALOG_BB_B1_BB5_CALTX_BQ2RXOUT_EN_MSB                                                           14
#define PHY_ANALOG_BB_B1_BB5_CALTX_BQ2RXOUT_EN_LSB                                                           14
#define PHY_ANALOG_BB_B1_BB5_CALTX_BQ2RXOUT_EN_MASK                                                  0x00004000
#define PHY_ANALOG_BB_B1_BB5_CALTX_BQ2RXOUT_EN_GET(x)                                (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_BB_B1_BB5_CALTX_BQ2RXOUT_EN_SET(x)                                (((x) << 14) & 0x00004000)
#define PHY_ANALOG_BB_B1_BB5_CALTX_RC2RXOUT_EN_MSB                                                           15
#define PHY_ANALOG_BB_B1_BB5_CALTX_RC2RXOUT_EN_LSB                                                           15
#define PHY_ANALOG_BB_B1_BB5_CALTX_RC2RXOUT_EN_MASK                                                  0x00008000
#define PHY_ANALOG_BB_B1_BB5_CALTX_RC2RXOUT_EN_GET(x)                                (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_BB_B1_BB5_CALTX_RC2RXOUT_EN_SET(x)                                (((x) << 15) & 0x00008000)
#define PHY_ANALOG_BB_B1_BB5_CALTX_RC2BQ1_EN_MSB                                                             16
#define PHY_ANALOG_BB_B1_BB5_CALTX_RC2BQ1_EN_LSB                                                             16
#define PHY_ANALOG_BB_B1_BB5_CALTX_RC2BQ1_EN_MASK                                                    0x00010000
#define PHY_ANALOG_BB_B1_BB5_CALTX_RC2BQ1_EN_GET(x)                                  (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_BB_B1_BB5_CALTX_RC2BQ1_EN_SET(x)                                  (((x) << 16) & 0x00010000)
#define PHY_ANALOG_BB_B1_BB5_CALTX_RXIN2RC_EN_MSB                                                            17
#define PHY_ANALOG_BB_B1_BB5_CALTX_RXIN2RC_EN_LSB                                                            17
#define PHY_ANALOG_BB_B1_BB5_CALTX_RXIN2RC_EN_MASK                                                   0x00020000
#define PHY_ANALOG_BB_B1_BB5_CALTX_RXIN2RC_EN_GET(x)                                 (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_BB_B1_BB5_CALTX_RXIN2RC_EN_SET(x)                                 (((x) << 17) & 0x00020000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_NOTCH_HALFBW_MSB                                                          18
#define PHY_ANALOG_BB_B1_BB5_CALRX_NOTCH_HALFBW_LSB                                                          18
#define PHY_ANALOG_BB_B1_BB5_CALRX_NOTCH_HALFBW_MASK                                                 0x00040000
#define PHY_ANALOG_BB_B1_BB5_CALRX_NOTCH_HALFBW_GET(x)                               (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_BB_B1_BB5_CALRX_NOTCH_HALFBW_SET(x)                               (((x) << 18) & 0x00040000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_REMOVECAP_RCFILT_MSB                                                      19
#define PHY_ANALOG_BB_B1_BB5_CALRX_REMOVECAP_RCFILT_LSB                                                      19
#define PHY_ANALOG_BB_B1_BB5_CALRX_REMOVECAP_RCFILT_MASK                                             0x00080000
#define PHY_ANALOG_BB_B1_BB5_CALRX_REMOVECAP_RCFILT_GET(x)                           (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_BB_B1_BB5_CALRX_REMOVECAP_RCFILT_SET(x)                           (((x) << 19) & 0x00080000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_BIQUAD2_MSB                                                           20
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_BIQUAD2_LSB                                                           20
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_BIQUAD2_MASK                                                  0x00100000
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_BIQUAD2_GET(x)                                (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_BIQUAD2_SET(x)                                (((x) << 20) & 0x00100000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_BIQUAD1_MSB                                                           21
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_BIQUAD1_LSB                                                           21
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_BIQUAD1_MASK                                                  0x00200000
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_BIQUAD1_GET(x)                                (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_BIQUAD1_SET(x)                                (((x) << 21) & 0x00200000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_V2I_MSB                                                               22
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_V2I_LSB                                                               22
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_V2I_MASK                                                      0x00400000
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_V2I_GET(x)                                    (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_V2I_SET(x)                                    (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_RCFILT_MSB                                                            23
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_RCFILT_LSB                                                            23
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_RCFILT_MASK                                                   0x00800000
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_RCFILT_GET(x)                                 (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B1_BB5_CALRX_PWD_RCFILT_SET(x)                                 (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_DAC2V2I_EN_MSB                                                            24
#define PHY_ANALOG_BB_B1_BB5_CALRX_DAC2V2I_EN_LSB                                                            24
#define PHY_ANALOG_BB_B1_BB5_CALRX_DAC2V2I_EN_MASK                                                   0x01000000
#define PHY_ANALOG_BB_B1_BB5_CALRX_DAC2V2I_EN_GET(x)                                 (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B1_BB5_CALRX_DAC2V2I_EN_SET(x)                                 (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_BQ2V2I_EN_MSB                                                             25
#define PHY_ANALOG_BB_B1_BB5_CALRX_BQ2V2I_EN_LSB                                                             25
#define PHY_ANALOG_BB_B1_BB5_CALRX_BQ2V2I_EN_MASK                                                    0x02000000
#define PHY_ANALOG_BB_B1_BB5_CALRX_BQ2V2I_EN_GET(x)                                  (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B1_BB5_CALRX_BQ2V2I_EN_SET(x)                                  (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_BYPASSBQ1_EN_MSB                                                          26
#define PHY_ANALOG_BB_B1_BB5_CALRX_BYPASSBQ1_EN_LSB                                                          26
#define PHY_ANALOG_BB_B1_BB5_CALRX_BYPASSBQ1_EN_MASK                                                 0x04000000
#define PHY_ANALOG_BB_B1_BB5_CALRX_BYPASSBQ1_EN_GET(x)                               (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B1_BB5_CALRX_BYPASSBQ1_EN_SET(x)                               (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_NOTCHON_MSB                                                               27
#define PHY_ANALOG_BB_B1_BB5_CALRX_NOTCHON_LSB                                                               27
#define PHY_ANALOG_BB_B1_BB5_CALRX_NOTCHON_MASK                                                      0x08000000
#define PHY_ANALOG_BB_B1_BB5_CALRX_NOTCHON_GET(x)                                    (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B1_BB5_CALRX_NOTCHON_SET(x)                                    (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_BQ2RXOUT_EN_MSB                                                           28
#define PHY_ANALOG_BB_B1_BB5_CALRX_BQ2RXOUT_EN_LSB                                                           28
#define PHY_ANALOG_BB_B1_BB5_CALRX_BQ2RXOUT_EN_MASK                                                  0x10000000
#define PHY_ANALOG_BB_B1_BB5_CALRX_BQ2RXOUT_EN_GET(x)                                (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B1_BB5_CALRX_BQ2RXOUT_EN_SET(x)                                (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_RC2RXOUT_EN_MSB                                                           29
#define PHY_ANALOG_BB_B1_BB5_CALRX_RC2RXOUT_EN_LSB                                                           29
#define PHY_ANALOG_BB_B1_BB5_CALRX_RC2RXOUT_EN_MASK                                                  0x20000000
#define PHY_ANALOG_BB_B1_BB5_CALRX_RC2RXOUT_EN_GET(x)                                (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B1_BB5_CALRX_RC2RXOUT_EN_SET(x)                                (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_RC2BQ1_EN_MSB                                                             30
#define PHY_ANALOG_BB_B1_BB5_CALRX_RC2BQ1_EN_LSB                                                             30
#define PHY_ANALOG_BB_B1_BB5_CALRX_RC2BQ1_EN_MASK                                                    0x40000000
#define PHY_ANALOG_BB_B1_BB5_CALRX_RC2BQ1_EN_GET(x)                                  (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B1_BB5_CALRX_RC2BQ1_EN_SET(x)                                  (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B1_BB5_CALRX_RXIN2RC_EN_MSB                                                            31
#define PHY_ANALOG_BB_B1_BB5_CALRX_RXIN2RC_EN_LSB                                                            31
#define PHY_ANALOG_BB_B1_BB5_CALRX_RXIN2RC_EN_MASK                                                   0x80000000
#define PHY_ANALOG_BB_B1_BB5_CALRX_RXIN2RC_EN_GET(x)                                 (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B1_BB5_CALRX_RXIN2RC_EN_SET(x)                                 (((x) << 31) & 0x80000000)

/* macros for bb_b1_BB6 */
#define PHY_ANALOG_BB_B1_BB6_ADDRESS                                                                 0x00000554
#define PHY_ANALOG_BB_B1_BB6_OFFSET                                                                  0x00000554
#define PHY_ANALOG_BB_B1_BB6_DRV_STR_MSB                                                                      2
#define PHY_ANALOG_BB_B1_BB6_DRV_STR_LSB                                                                      0
#define PHY_ANALOG_BB_B1_BB6_DRV_STR_MASK                                                            0x00000007
#define PHY_ANALOG_BB_B1_BB6_DRV_STR_GET(x)                                           (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_BB_B1_BB6_DRV_STR_SET(x)                                           (((x) << 0) & 0x00000007)
#define PHY_ANALOG_BB_B1_BB6_PWD_BB_BIAS_MSB                                                                  3
#define PHY_ANALOG_BB_B1_BB6_PWD_BB_BIAS_LSB                                                                  3
#define PHY_ANALOG_BB_B1_BB6_PWD_BB_BIAS_MASK                                                        0x00000008
#define PHY_ANALOG_BB_B1_BB6_PWD_BB_BIAS_GET(x)                                       (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_BB_B1_BB6_PWD_BB_BIAS_SET(x)                                       (((x) << 3) & 0x00000008)
#define PHY_ANALOG_BB_B1_BB6_CALFC_NOTCH_HALFBW_MSB                                                           4
#define PHY_ANALOG_BB_B1_BB6_CALFC_NOTCH_HALFBW_LSB                                                           4
#define PHY_ANALOG_BB_B1_BB6_CALFC_NOTCH_HALFBW_MASK                                                 0x00000010
#define PHY_ANALOG_BB_B1_BB6_CALFC_NOTCH_HALFBW_GET(x)                                (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B1_BB6_CALFC_NOTCH_HALFBW_SET(x)                                (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B1_BB6_CALFC_REMOVECAP_RCFILT_MSB                                                       5
#define PHY_ANALOG_BB_B1_BB6_CALFC_REMOVECAP_RCFILT_LSB                                                       5
#define PHY_ANALOG_BB_B1_BB6_CALFC_REMOVECAP_RCFILT_MASK                                             0x00000020
#define PHY_ANALOG_BB_B1_BB6_CALFC_REMOVECAP_RCFILT_GET(x)                            (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B1_BB6_CALFC_REMOVECAP_RCFILT_SET(x)                            (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_BIQUAD2_MSB                                                            6
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_BIQUAD2_LSB                                                            6
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_BIQUAD2_MASK                                                  0x00000040
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_BIQUAD2_GET(x)                                 (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_BIQUAD2_SET(x)                                 (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_BIQUAD1_MSB                                                            7
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_BIQUAD1_LSB                                                            7
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_BIQUAD1_MASK                                                  0x00000080
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_BIQUAD1_GET(x)                                 (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_BIQUAD1_SET(x)                                 (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_V2I_MSB                                                                8
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_V2I_LSB                                                                8
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_V2I_MASK                                                      0x00000100
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_V2I_GET(x)                                     (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_V2I_SET(x)                                     (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_RCFILT_MSB                                                             9
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_RCFILT_LSB                                                             9
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_RCFILT_MASK                                                   0x00000200
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_RCFILT_GET(x)                                  (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B1_BB6_CALFC_PWD_RCFILT_SET(x)                                  (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B1_BB6_CALFC_DAC2V2I_EN_MSB                                                            10
#define PHY_ANALOG_BB_B1_BB6_CALFC_DAC2V2I_EN_LSB                                                            10
#define PHY_ANALOG_BB_B1_BB6_CALFC_DAC2V2I_EN_MASK                                                   0x00000400
#define PHY_ANALOG_BB_B1_BB6_CALFC_DAC2V2I_EN_GET(x)                                 (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B1_BB6_CALFC_DAC2V2I_EN_SET(x)                                 (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B1_BB6_CALFC_BQ2V2I_EN_MSB                                                             11
#define PHY_ANALOG_BB_B1_BB6_CALFC_BQ2V2I_EN_LSB                                                             11
#define PHY_ANALOG_BB_B1_BB6_CALFC_BQ2V2I_EN_MASK                                                    0x00000800
#define PHY_ANALOG_BB_B1_BB6_CALFC_BQ2V2I_EN_GET(x)                                  (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B1_BB6_CALFC_BQ2V2I_EN_SET(x)                                  (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B1_BB6_CALFC_BYPASSBQ1_EN_MSB                                                          12
#define PHY_ANALOG_BB_B1_BB6_CALFC_BYPASSBQ1_EN_LSB                                                          12
#define PHY_ANALOG_BB_B1_BB6_CALFC_BYPASSBQ1_EN_MASK                                                 0x00001000
#define PHY_ANALOG_BB_B1_BB6_CALFC_BYPASSBQ1_EN_GET(x)                               (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_BB_B1_BB6_CALFC_BYPASSBQ1_EN_SET(x)                               (((x) << 12) & 0x00001000)
#define PHY_ANALOG_BB_B1_BB6_CALFC_NOTCHON_MSB                                                               13
#define PHY_ANALOG_BB_B1_BB6_CALFC_NOTCHON_LSB                                                               13
#define PHY_ANALOG_BB_B1_BB6_CALFC_NOTCHON_MASK                                                      0x00002000
#define PHY_ANALOG_BB_B1_BB6_CALFC_NOTCHON_GET(x)                                    (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_BB_B1_BB6_CALFC_NOTCHON_SET(x)                                    (((x) << 13) & 0x00002000)
#define PHY_ANALOG_BB_B1_BB6_CALFC_BQ2RXOUT_EN_MSB                                                           14
#define PHY_ANALOG_BB_B1_BB6_CALFC_BQ2RXOUT_EN_LSB                                                           14
#define PHY_ANALOG_BB_B1_BB6_CALFC_BQ2RXOUT_EN_MASK                                                  0x00004000
#define PHY_ANALOG_BB_B1_BB6_CALFC_BQ2RXOUT_EN_GET(x)                                (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_BB_B1_BB6_CALFC_BQ2RXOUT_EN_SET(x)                                (((x) << 14) & 0x00004000)
#define PHY_ANALOG_BB_B1_BB6_CALFC_RC2RXOUT_EN_MSB                                                           15
#define PHY_ANALOG_BB_B1_BB6_CALFC_RC2RXOUT_EN_LSB                                                           15
#define PHY_ANALOG_BB_B1_BB6_CALFC_RC2RXOUT_EN_MASK                                                  0x00008000
#define PHY_ANALOG_BB_B1_BB6_CALFC_RC2RXOUT_EN_GET(x)                                (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_BB_B1_BB6_CALFC_RC2RXOUT_EN_SET(x)                                (((x) << 15) & 0x00008000)
#define PHY_ANALOG_BB_B1_BB6_CALFC_RC2BQ1_EN_MSB                                                             16
#define PHY_ANALOG_BB_B1_BB6_CALFC_RC2BQ1_EN_LSB                                                             16
#define PHY_ANALOG_BB_B1_BB6_CALFC_RC2BQ1_EN_MASK                                                    0x00010000
#define PHY_ANALOG_BB_B1_BB6_CALFC_RC2BQ1_EN_GET(x)                                  (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_BB_B1_BB6_CALFC_RC2BQ1_EN_SET(x)                                  (((x) << 16) & 0x00010000)
#define PHY_ANALOG_BB_B1_BB6_CALFC_RXIN2RC_EN_MSB                                                            17
#define PHY_ANALOG_BB_B1_BB6_CALFC_RXIN2RC_EN_LSB                                                            17
#define PHY_ANALOG_BB_B1_BB6_CALFC_RXIN2RC_EN_MASK                                                   0x00020000
#define PHY_ANALOG_BB_B1_BB6_CALFC_RXIN2RC_EN_GET(x)                                 (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_BB_B1_BB6_CALFC_RXIN2RC_EN_SET(x)                                 (((x) << 17) & 0x00020000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_NOTCH_HALFBW_MSB                                                          18
#define PHY_ANALOG_BB_B1_BB6_CALPA_NOTCH_HALFBW_LSB                                                          18
#define PHY_ANALOG_BB_B1_BB6_CALPA_NOTCH_HALFBW_MASK                                                 0x00040000
#define PHY_ANALOG_BB_B1_BB6_CALPA_NOTCH_HALFBW_GET(x)                               (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_BB_B1_BB6_CALPA_NOTCH_HALFBW_SET(x)                               (((x) << 18) & 0x00040000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_REMOVECAP_RCFILT_MSB                                                      19
#define PHY_ANALOG_BB_B1_BB6_CALPA_REMOVECAP_RCFILT_LSB                                                      19
#define PHY_ANALOG_BB_B1_BB6_CALPA_REMOVECAP_RCFILT_MASK                                             0x00080000
#define PHY_ANALOG_BB_B1_BB6_CALPA_REMOVECAP_RCFILT_GET(x)                           (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_BB_B1_BB6_CALPA_REMOVECAP_RCFILT_SET(x)                           (((x) << 19) & 0x00080000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_BIQUAD2_MSB                                                           20
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_BIQUAD2_LSB                                                           20
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_BIQUAD2_MASK                                                  0x00100000
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_BIQUAD2_GET(x)                                (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_BIQUAD2_SET(x)                                (((x) << 20) & 0x00100000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_BIQUAD1_MSB                                                           21
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_BIQUAD1_LSB                                                           21
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_BIQUAD1_MASK                                                  0x00200000
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_BIQUAD1_GET(x)                                (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_BIQUAD1_SET(x)                                (((x) << 21) & 0x00200000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_V2I_MSB                                                               22
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_V2I_LSB                                                               22
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_V2I_MASK                                                      0x00400000
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_V2I_GET(x)                                    (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_V2I_SET(x)                                    (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_RCFILT_MSB                                                            23
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_RCFILT_LSB                                                            23
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_RCFILT_MASK                                                   0x00800000
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_RCFILT_GET(x)                                 (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B1_BB6_CALPA_PWD_RCFILT_SET(x)                                 (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_DAC2V2I_EN_MSB                                                            24
#define PHY_ANALOG_BB_B1_BB6_CALPA_DAC2V2I_EN_LSB                                                            24
#define PHY_ANALOG_BB_B1_BB6_CALPA_DAC2V2I_EN_MASK                                                   0x01000000
#define PHY_ANALOG_BB_B1_BB6_CALPA_DAC2V2I_EN_GET(x)                                 (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B1_BB6_CALPA_DAC2V2I_EN_SET(x)                                 (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_BQ2V2I_EN_MSB                                                             25
#define PHY_ANALOG_BB_B1_BB6_CALPA_BQ2V2I_EN_LSB                                                             25
#define PHY_ANALOG_BB_B1_BB6_CALPA_BQ2V2I_EN_MASK                                                    0x02000000
#define PHY_ANALOG_BB_B1_BB6_CALPA_BQ2V2I_EN_GET(x)                                  (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B1_BB6_CALPA_BQ2V2I_EN_SET(x)                                  (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_BYPASSBQ1_EN_MSB                                                          26
#define PHY_ANALOG_BB_B1_BB6_CALPA_BYPASSBQ1_EN_LSB                                                          26
#define PHY_ANALOG_BB_B1_BB6_CALPA_BYPASSBQ1_EN_MASK                                                 0x04000000
#define PHY_ANALOG_BB_B1_BB6_CALPA_BYPASSBQ1_EN_GET(x)                               (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B1_BB6_CALPA_BYPASSBQ1_EN_SET(x)                               (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_NOTCHON_MSB                                                               27
#define PHY_ANALOG_BB_B1_BB6_CALPA_NOTCHON_LSB                                                               27
#define PHY_ANALOG_BB_B1_BB6_CALPA_NOTCHON_MASK                                                      0x08000000
#define PHY_ANALOG_BB_B1_BB6_CALPA_NOTCHON_GET(x)                                    (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B1_BB6_CALPA_NOTCHON_SET(x)                                    (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_BQ2RXOUT_EN_MSB                                                           28
#define PHY_ANALOG_BB_B1_BB6_CALPA_BQ2RXOUT_EN_LSB                                                           28
#define PHY_ANALOG_BB_B1_BB6_CALPA_BQ2RXOUT_EN_MASK                                                  0x10000000
#define PHY_ANALOG_BB_B1_BB6_CALPA_BQ2RXOUT_EN_GET(x)                                (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B1_BB6_CALPA_BQ2RXOUT_EN_SET(x)                                (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_RC2RXOUT_EN_MSB                                                           29
#define PHY_ANALOG_BB_B1_BB6_CALPA_RC2RXOUT_EN_LSB                                                           29
#define PHY_ANALOG_BB_B1_BB6_CALPA_RC2RXOUT_EN_MASK                                                  0x20000000
#define PHY_ANALOG_BB_B1_BB6_CALPA_RC2RXOUT_EN_GET(x)                                (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B1_BB6_CALPA_RC2RXOUT_EN_SET(x)                                (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_RC2BQ1_EN_MSB                                                             30
#define PHY_ANALOG_BB_B1_BB6_CALPA_RC2BQ1_EN_LSB                                                             30
#define PHY_ANALOG_BB_B1_BB6_CALPA_RC2BQ1_EN_MASK                                                    0x40000000
#define PHY_ANALOG_BB_B1_BB6_CALPA_RC2BQ1_EN_GET(x)                                  (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B1_BB6_CALPA_RC2BQ1_EN_SET(x)                                  (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B1_BB6_CALPA_RXIN2RC_EN_MSB                                                            31
#define PHY_ANALOG_BB_B1_BB6_CALPA_RXIN2RC_EN_LSB                                                            31
#define PHY_ANALOG_BB_B1_BB6_CALPA_RXIN2RC_EN_MASK                                                   0x80000000
#define PHY_ANALOG_BB_B1_BB6_CALPA_RXIN2RC_EN_GET(x)                                 (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B1_BB6_CALPA_RXIN2RC_EN_SET(x)                                 (((x) << 31) & 0x80000000)

/* macros for bb_b1_BB7 */
#define PHY_ANALOG_BB_B1_BB7_ADDRESS                                                                 0x00000558
#define PHY_ANALOG_BB_B1_BB7_OFFSET                                                                  0x00000558
#define PHY_ANALOG_BB_B1_BB7_LOWPWRLISTEN_MSB                                                                 0
#define PHY_ANALOG_BB_B1_BB7_LOWPWRLISTEN_LSB                                                                 0
#define PHY_ANALOG_BB_B1_BB7_LOWPWRLISTEN_MASK                                                       0x00000001
#define PHY_ANALOG_BB_B1_BB7_LOWPWRLISTEN_GET(x)                                      (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B1_BB7_LOWPWRLISTEN_SET(x)                                      (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B1_BB7_LOWPWRLISTEN_OVR_MSB                                                             1
#define PHY_ANALOG_BB_B1_BB7_LOWPWRLISTEN_OVR_LSB                                                             1
#define PHY_ANALOG_BB_B1_BB7_LOWPWRLISTEN_OVR_MASK                                                   0x00000002
#define PHY_ANALOG_BB_B1_BB7_LOWPWRLISTEN_OVR_GET(x)                                  (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B1_BB7_LOWPWRLISTEN_OVR_SET(x)                                  (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B1_BB7_DACFULLSCALE_MSB                                                                 2
#define PHY_ANALOG_BB_B1_BB7_DACFULLSCALE_LSB                                                                 2
#define PHY_ANALOG_BB_B1_BB7_DACFULLSCALE_MASK                                                       0x00000004
#define PHY_ANALOG_BB_B1_BB7_DACFULLSCALE_GET(x)                                      (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_BB_B1_BB7_DACFULLSCALE_SET(x)                                      (((x) << 2) & 0x00000004)
#define PHY_ANALOG_BB_B1_BB7_ADDACLOOPBACK_MSB                                                                3
#define PHY_ANALOG_BB_B1_BB7_ADDACLOOPBACK_LSB                                                                3
#define PHY_ANALOG_BB_B1_BB7_ADDACLOOPBACK_MASK                                                      0x00000008
#define PHY_ANALOG_BB_B1_BB7_ADDACLOOPBACK_GET(x)                                     (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_BB_B1_BB7_ADDACLOOPBACK_SET(x)                                     (((x) << 3) & 0x00000008)
#define PHY_ANALOG_BB_B1_BB7_ADCSHORT_OVR_MSB                                                                 4
#define PHY_ANALOG_BB_B1_BB7_ADCSHORT_OVR_LSB                                                                 4
#define PHY_ANALOG_BB_B1_BB7_ADCSHORT_OVR_MASK                                                       0x00000010
#define PHY_ANALOG_BB_B1_BB7_ADCSHORT_OVR_GET(x)                                      (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B1_BB7_ADCSHORT_OVR_SET(x)                                      (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B1_BB7_ADCSHORT_MSB                                                                     5
#define PHY_ANALOG_BB_B1_BB7_ADCSHORT_LSB                                                                     5
#define PHY_ANALOG_BB_B1_BB7_ADCSHORT_MASK                                                           0x00000020
#define PHY_ANALOG_BB_B1_BB7_ADCSHORT_GET(x)                                          (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B1_BB7_ADCSHORT_SET(x)                                          (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B1_BB7_LPRX_FILTERFC_OVR_MSB                                                            6
#define PHY_ANALOG_BB_B1_BB7_LPRX_FILTERFC_OVR_LSB                                                            6
#define PHY_ANALOG_BB_B1_BB7_LPRX_FILTERFC_OVR_MASK                                                  0x00000040
#define PHY_ANALOG_BB_B1_BB7_LPRX_FILTERFC_OVR_GET(x)                                 (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B1_BB7_LPRX_FILTERFC_OVR_SET(x)                                 (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B1_BB7_TX_FILTERFC_OVR_MSB                                                              7
#define PHY_ANALOG_BB_B1_BB7_TX_FILTERFC_OVR_LSB                                                              7
#define PHY_ANALOG_BB_B1_BB7_TX_FILTERFC_OVR_MASK                                                    0x00000080
#define PHY_ANALOG_BB_B1_BB7_TX_FILTERFC_OVR_GET(x)                                   (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B1_BB7_TX_FILTERFC_OVR_SET(x)                                   (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B1_BB7_RX_FILTERFC_OVR_MSB                                                              8
#define PHY_ANALOG_BB_B1_BB7_RX_FILTERFC_OVR_LSB                                                              8
#define PHY_ANALOG_BB_B1_BB7_RX_FILTERFC_OVR_MASK                                                    0x00000100
#define PHY_ANALOG_BB_B1_BB7_RX_FILTERFC_OVR_GET(x)                                   (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B1_BB7_RX_FILTERFC_OVR_SET(x)                                   (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B1_BB7_NOTCH_HALFBW_MSB                                                                 9
#define PHY_ANALOG_BB_B1_BB7_NOTCH_HALFBW_LSB                                                                 9
#define PHY_ANALOG_BB_B1_BB7_NOTCH_HALFBW_MASK                                                       0x00000200
#define PHY_ANALOG_BB_B1_BB7_NOTCH_HALFBW_GET(x)                                      (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B1_BB7_NOTCH_HALFBW_SET(x)                                      (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B1_BB7_PWD_OSDAC_CAL_MSB                                                               12
#define PHY_ANALOG_BB_B1_BB7_PWD_OSDAC_CAL_LSB                                                               10
#define PHY_ANALOG_BB_B1_BB7_PWD_OSDAC_CAL_MASK                                                      0x00001c00
#define PHY_ANALOG_BB_B1_BB7_PWD_OSDAC_CAL_GET(x)                                    (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_BB_B1_BB7_PWD_OSDAC_CAL_SET(x)                                    (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_BB_B1_BB7_LPRX_FILTERFC_MSB                                                               17
#define PHY_ANALOG_BB_B1_BB7_LPRX_FILTERFC_LSB                                                               13
#define PHY_ANALOG_BB_B1_BB7_LPRX_FILTERFC_MASK                                                      0x0003e000
#define PHY_ANALOG_BB_B1_BB7_LPRX_FILTERFC_GET(x)                                    (((x) & 0x0003e000) >> 13)
#define PHY_ANALOG_BB_B1_BB7_LPRX_FILTERFC_SET(x)                                    (((x) << 13) & 0x0003e000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_NOTCH_HALFBW_MSB                                                           18
#define PHY_ANALOG_BB_B1_BB7_LPRX_NOTCH_HALFBW_LSB                                                           18
#define PHY_ANALOG_BB_B1_BB7_LPRX_NOTCH_HALFBW_MASK                                                  0x00040000
#define PHY_ANALOG_BB_B1_BB7_LPRX_NOTCH_HALFBW_GET(x)                                (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_BB_B1_BB7_LPRX_NOTCH_HALFBW_SET(x)                                (((x) << 18) & 0x00040000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_REMOVECAP_RCFILT_MSB                                                       19
#define PHY_ANALOG_BB_B1_BB7_LPRX_REMOVECAP_RCFILT_LSB                                                       19
#define PHY_ANALOG_BB_B1_BB7_LPRX_REMOVECAP_RCFILT_MASK                                              0x00080000
#define PHY_ANALOG_BB_B1_BB7_LPRX_REMOVECAP_RCFILT_GET(x)                            (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_BB_B1_BB7_LPRX_REMOVECAP_RCFILT_SET(x)                            (((x) << 19) & 0x00080000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_BIQUAD2_MSB                                                            20
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_BIQUAD2_LSB                                                            20
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_BIQUAD2_MASK                                                   0x00100000
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_BIQUAD2_GET(x)                                 (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_BIQUAD2_SET(x)                                 (((x) << 20) & 0x00100000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_BIQUAD1_MSB                                                            21
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_BIQUAD1_LSB                                                            21
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_BIQUAD1_MASK                                                   0x00200000
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_BIQUAD1_GET(x)                                 (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_BIQUAD1_SET(x)                                 (((x) << 21) & 0x00200000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_V2I_MSB                                                                22
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_V2I_LSB                                                                22
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_V2I_MASK                                                       0x00400000
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_V2I_GET(x)                                     (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_V2I_SET(x)                                     (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_RCFILT_MSB                                                             23
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_RCFILT_LSB                                                             23
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_RCFILT_MASK                                                    0x00800000
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_RCFILT_GET(x)                                  (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B1_BB7_LPRX_PWD_RCFILT_SET(x)                                  (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_DAC2V2I_EN_MSB                                                             24
#define PHY_ANALOG_BB_B1_BB7_LPRX_DAC2V2I_EN_LSB                                                             24
#define PHY_ANALOG_BB_B1_BB7_LPRX_DAC2V2I_EN_MASK                                                    0x01000000
#define PHY_ANALOG_BB_B1_BB7_LPRX_DAC2V2I_EN_GET(x)                                  (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B1_BB7_LPRX_DAC2V2I_EN_SET(x)                                  (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_BQ2V2I_EN_MSB                                                              25
#define PHY_ANALOG_BB_B1_BB7_LPRX_BQ2V2I_EN_LSB                                                              25
#define PHY_ANALOG_BB_B1_BB7_LPRX_BQ2V2I_EN_MASK                                                     0x02000000
#define PHY_ANALOG_BB_B1_BB7_LPRX_BQ2V2I_EN_GET(x)                                   (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B1_BB7_LPRX_BQ2V2I_EN_SET(x)                                   (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_BYPASSBQ1_EN_MSB                                                           26
#define PHY_ANALOG_BB_B1_BB7_LPRX_BYPASSBQ1_EN_LSB                                                           26
#define PHY_ANALOG_BB_B1_BB7_LPRX_BYPASSBQ1_EN_MASK                                                  0x04000000
#define PHY_ANALOG_BB_B1_BB7_LPRX_BYPASSBQ1_EN_GET(x)                                (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B1_BB7_LPRX_BYPASSBQ1_EN_SET(x)                                (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_NOTCHON_MSB                                                                27
#define PHY_ANALOG_BB_B1_BB7_LPRX_NOTCHON_LSB                                                                27
#define PHY_ANALOG_BB_B1_BB7_LPRX_NOTCHON_MASK                                                       0x08000000
#define PHY_ANALOG_BB_B1_BB7_LPRX_NOTCHON_GET(x)                                     (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B1_BB7_LPRX_NOTCHON_SET(x)                                     (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_BQ2RXOUT_EN_MSB                                                            28
#define PHY_ANALOG_BB_B1_BB7_LPRX_BQ2RXOUT_EN_LSB                                                            28
#define PHY_ANALOG_BB_B1_BB7_LPRX_BQ2RXOUT_EN_MASK                                                   0x10000000
#define PHY_ANALOG_BB_B1_BB7_LPRX_BQ2RXOUT_EN_GET(x)                                 (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B1_BB7_LPRX_BQ2RXOUT_EN_SET(x)                                 (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_RC2RXOUT_EN_MSB                                                            29
#define PHY_ANALOG_BB_B1_BB7_LPRX_RC2RXOUT_EN_LSB                                                            29
#define PHY_ANALOG_BB_B1_BB7_LPRX_RC2RXOUT_EN_MASK                                                   0x20000000
#define PHY_ANALOG_BB_B1_BB7_LPRX_RC2RXOUT_EN_GET(x)                                 (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B1_BB7_LPRX_RC2RXOUT_EN_SET(x)                                 (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_RC2BQ1_EN_MSB                                                              30
#define PHY_ANALOG_BB_B1_BB7_LPRX_RC2BQ1_EN_LSB                                                              30
#define PHY_ANALOG_BB_B1_BB7_LPRX_RC2BQ1_EN_MASK                                                     0x40000000
#define PHY_ANALOG_BB_B1_BB7_LPRX_RC2BQ1_EN_GET(x)                                   (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B1_BB7_LPRX_RC2BQ1_EN_SET(x)                                   (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B1_BB7_LPRX_RXIN2RC_EN_MSB                                                             31
#define PHY_ANALOG_BB_B1_BB7_LPRX_RXIN2RC_EN_LSB                                                             31
#define PHY_ANALOG_BB_B1_BB7_LPRX_RXIN2RC_EN_MASK                                                    0x80000000
#define PHY_ANALOG_BB_B1_BB7_LPRX_RXIN2RC_EN_GET(x)                                  (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B1_BB7_LPRX_RXIN2RC_EN_SET(x)                                  (((x) << 31) & 0x80000000)

/* macros for bb_b1_BB8 */
#define PHY_ANALOG_BB_B1_BB8_ADDRESS                                                                 0x0000055c
#define PHY_ANALOG_BB_B1_BB8_OFFSET                                                                  0x0000055c
#define PHY_ANALOG_BB_B1_BB8_DACTERMRESSW_MSB                                                                 1
#define PHY_ANALOG_BB_B1_BB8_DACTERMRESSW_LSB                                                                 0
#define PHY_ANALOG_BB_B1_BB8_DACTERMRESSW_MASK                                                       0x00000003
#define PHY_ANALOG_BB_B1_BB8_DACTERMRESSW_GET(x)                                      (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_BB_B1_BB8_DACTERMRESSW_SET(x)                                      (((x) << 0) & 0x00000003)
#define PHY_ANALOG_BB_B1_BB8_ADC_CLK_SEL_MSB                                                                  3
#define PHY_ANALOG_BB_B1_BB8_ADC_CLK_SEL_LSB                                                                  2
#define PHY_ANALOG_BB_B1_BB8_ADC_CLK_SEL_MASK                                                        0x0000000c
#define PHY_ANALOG_BB_B1_BB8_ADC_CLK_SEL_GET(x)                                       (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_BB_B1_BB8_ADC_CLK_SEL_SET(x)                                       (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_BB_B1_BB8_DAC_CLK_SEL_MSB                                                                  4
#define PHY_ANALOG_BB_B1_BB8_DAC_CLK_SEL_LSB                                                                  4
#define PHY_ANALOG_BB_B1_BB8_DAC_CLK_SEL_MASK                                                        0x00000010
#define PHY_ANALOG_BB_B1_BB8_DAC_CLK_SEL_GET(x)                                       (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B1_BB8_DAC_CLK_SEL_SET(x)                                       (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B1_BB8_LOCAL_CLKMODAADDAC_MSB                                                           5
#define PHY_ANALOG_BB_B1_BB8_LOCAL_CLKMODAADDAC_LSB                                                           5
#define PHY_ANALOG_BB_B1_BB8_LOCAL_CLKMODAADDAC_MASK                                                 0x00000020
#define PHY_ANALOG_BB_B1_BB8_LOCAL_CLKMODAADDAC_GET(x)                                (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B1_BB8_LOCAL_CLKMODAADDAC_SET(x)                                (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B1_BB8_ADCCLKPWD_MSB                                                                    6
#define PHY_ANALOG_BB_B1_BB8_ADCCLKPWD_LSB                                                                    6
#define PHY_ANALOG_BB_B1_BB8_ADCCLKPWD_MASK                                                          0x00000040
#define PHY_ANALOG_BB_B1_BB8_ADCCLKPWD_GET(x)                                         (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B1_BB8_ADCCLKPWD_SET(x)                                         (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B1_BB8_ADCPWD_MSB                                                                       7
#define PHY_ANALOG_BB_B1_BB8_ADCPWD_LSB                                                                       7
#define PHY_ANALOG_BB_B1_BB8_ADCPWD_MASK                                                             0x00000080
#define PHY_ANALOG_BB_B1_BB8_ADCPWD_GET(x)                                            (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B1_BB8_ADCPWD_SET(x)                                            (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B1_BB8_LOCAL_ADCPWD_MSB                                                                 8
#define PHY_ANALOG_BB_B1_BB8_LOCAL_ADCPWD_LSB                                                                 8
#define PHY_ANALOG_BB_B1_BB8_LOCAL_ADCPWD_MASK                                                       0x00000100
#define PHY_ANALOG_BB_B1_BB8_LOCAL_ADCPWD_GET(x)                                      (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B1_BB8_LOCAL_ADCPWD_SET(x)                                      (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B1_BB8_DACCLKPWD_MSB                                                                    9
#define PHY_ANALOG_BB_B1_BB8_DACCLKPWD_LSB                                                                    9
#define PHY_ANALOG_BB_B1_BB8_DACCLKPWD_MASK                                                          0x00000200
#define PHY_ANALOG_BB_B1_BB8_DACCLKPWD_GET(x)                                         (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B1_BB8_DACCLKPWD_SET(x)                                         (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B1_BB8_DACPWD_MSB                                                                      10
#define PHY_ANALOG_BB_B1_BB8_DACPWD_LSB                                                                      10
#define PHY_ANALOG_BB_B1_BB8_DACPWD_MASK                                                             0x00000400
#define PHY_ANALOG_BB_B1_BB8_DACPWD_GET(x)                                           (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B1_BB8_DACPWD_SET(x)                                           (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B1_BB8_LOCAL_DACPWD_MSB                                                                11
#define PHY_ANALOG_BB_B1_BB8_LOCAL_DACPWD_LSB                                                                11
#define PHY_ANALOG_BB_B1_BB8_LOCAL_DACPWD_MASK                                                       0x00000800
#define PHY_ANALOG_BB_B1_BB8_LOCAL_DACPWD_GET(x)                                     (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B1_BB8_LOCAL_DACPWD_SET(x)                                     (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B1_BB8_INV_CLK320_ADDAC_MSB                                                            12
#define PHY_ANALOG_BB_B1_BB8_INV_CLK320_ADDAC_LSB                                                            12
#define PHY_ANALOG_BB_B1_BB8_INV_CLK320_ADDAC_MASK                                                   0x00001000
#define PHY_ANALOG_BB_B1_BB8_INV_CLK320_ADDAC_GET(x)                                 (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_BB_B1_BB8_INV_CLK320_ADDAC_SET(x)                                 (((x) << 12) & 0x00001000)
#define PHY_ANALOG_BB_B1_BB8_DACRSTB_MSB                                                                     13
#define PHY_ANALOG_BB_B1_BB8_DACRSTB_LSB                                                                     13
#define PHY_ANALOG_BB_B1_BB8_DACRSTB_MASK                                                            0x00002000
#define PHY_ANALOG_BB_B1_BB8_DACRSTB_GET(x)                                          (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_BB_B1_BB8_DACRSTB_SET(x)                                          (((x) << 13) & 0x00002000)
#define PHY_ANALOG_BB_B1_BB8_TXBB_GC_MSB                                                                     17
#define PHY_ANALOG_BB_B1_BB8_TXBB_GC_LSB                                                                     14
#define PHY_ANALOG_BB_B1_BB8_TXBB_GC_MASK                                                            0x0003c000
#define PHY_ANALOG_BB_B1_BB8_TXBB_GC_GET(x)                                          (((x) & 0x0003c000) >> 14)
#define PHY_ANALOG_BB_B1_BB8_TXBB_GC_SET(x)                                          (((x) << 14) & 0x0003c000)
#define PHY_ANALOG_BB_B1_BB8_TX6DB_BIQUAD2_MSB                                                               19
#define PHY_ANALOG_BB_B1_BB8_TX6DB_BIQUAD2_LSB                                                               18
#define PHY_ANALOG_BB_B1_BB8_TX6DB_BIQUAD2_MASK                                                      0x000c0000
#define PHY_ANALOG_BB_B1_BB8_TX6DB_BIQUAD2_GET(x)                                    (((x) & 0x000c0000) >> 18)
#define PHY_ANALOG_BB_B1_BB8_TX6DB_BIQUAD2_SET(x)                                    (((x) << 18) & 0x000c0000)
#define PHY_ANALOG_BB_B1_BB8_TX6DB_BIQUAD1_MSB                                                               21
#define PHY_ANALOG_BB_B1_BB8_TX6DB_BIQUAD1_LSB                                                               20
#define PHY_ANALOG_BB_B1_BB8_TX6DB_BIQUAD1_MASK                                                      0x00300000
#define PHY_ANALOG_BB_B1_BB8_TX6DB_BIQUAD1_GET(x)                                    (((x) & 0x00300000) >> 20)
#define PHY_ANALOG_BB_B1_BB8_TX6DB_BIQUAD1_SET(x)                                    (((x) << 20) & 0x00300000)
#define PHY_ANALOG_BB_B1_BB8_TX1DB_BIQUAD_MSB                                                                24
#define PHY_ANALOG_BB_B1_BB8_TX1DB_BIQUAD_LSB                                                                22
#define PHY_ANALOG_BB_B1_BB8_TX1DB_BIQUAD_MASK                                                       0x01c00000
#define PHY_ANALOG_BB_B1_BB8_TX1DB_BIQUAD_GET(x)                                     (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_BB_B1_BB8_TX1DB_BIQUAD_SET(x)                                     (((x) << 22) & 0x01c00000)
#define PHY_ANALOG_BB_B1_BB8_RX6DB_BIQUAD2_MSB                                                               26
#define PHY_ANALOG_BB_B1_BB8_RX6DB_BIQUAD2_LSB                                                               25
#define PHY_ANALOG_BB_B1_BB8_RX6DB_BIQUAD2_MASK                                                      0x06000000
#define PHY_ANALOG_BB_B1_BB8_RX6DB_BIQUAD2_GET(x)                                    (((x) & 0x06000000) >> 25)
#define PHY_ANALOG_BB_B1_BB8_RX6DB_BIQUAD2_SET(x)                                    (((x) << 25) & 0x06000000)
#define PHY_ANALOG_BB_B1_BB8_RX6DB_BIQUAD1_MSB                                                               28
#define PHY_ANALOG_BB_B1_BB8_RX6DB_BIQUAD1_LSB                                                               27
#define PHY_ANALOG_BB_B1_BB8_RX6DB_BIQUAD1_MASK                                                      0x18000000
#define PHY_ANALOG_BB_B1_BB8_RX6DB_BIQUAD1_GET(x)                                    (((x) & 0x18000000) >> 27)
#define PHY_ANALOG_BB_B1_BB8_RX6DB_BIQUAD1_SET(x)                                    (((x) << 27) & 0x18000000)
#define PHY_ANALOG_BB_B1_BB8_RX1DB_BIQUAD_MSB                                                                31
#define PHY_ANALOG_BB_B1_BB8_RX1DB_BIQUAD_LSB                                                                29
#define PHY_ANALOG_BB_B1_BB8_RX1DB_BIQUAD_MASK                                                       0xe0000000
#define PHY_ANALOG_BB_B1_BB8_RX1DB_BIQUAD_GET(x)                                     (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_BB_B1_BB8_RX1DB_BIQUAD_SET(x)                                     (((x) << 29) & 0xe0000000)

/* macros for rbist_b1_rbist_cntrl */
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ADDRESS                                                      0x00000780
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_OFFSET                                                       0x00000780
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_MSB                                             0
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_LSB                                             0
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_MASK                                   0x00000001
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_GET(x)                  (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_SET(x)                  (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_MSB                                          1
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_LSB                                          1
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_MASK                                0x00000002
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_GET(x)               (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_SET(x)               (((x) << 1) & 0x00000002)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_MSB                                          2
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_LSB                                          2
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_MASK                                0x00000004
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_GET(x)               (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_SET(x)               (((x) << 2) & 0x00000004)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_MSB                                        3
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_LSB                                        3
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_MASK                              0x00000008
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_GET(x)             (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_SET(x)             (((x) << 3) & 0x00000008)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_MSB                                      4
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_LSB                                      4
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_MASK                            0x00000010
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_GET(x)           (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_SET(x)           (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_MSB                                      5
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_LSB                                      5
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_MASK                            0x00000020
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_GET(x)           (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_SET(x)           (((x) << 5) & 0x00000020)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_MSB                                         6
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_LSB                                         6
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_MASK                               0x00000040
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_GET(x)              (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_SET(x)              (((x) << 6) & 0x00000040)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_MSB                                         7
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_LSB                                         7
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_MASK                               0x00000080
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_GET(x)              (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_SET(x)              (((x) << 7) & 0x00000080)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_MSB                                       8
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_LSB                                       8
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_MASK                             0x00000100
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_GET(x)            (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_SET(x)            (((x) << 8) & 0x00000100)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_MSB                                                9
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_LSB                                                9
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_MASK                                      0x00000200
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_GET(x)                     (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_SET(x)                     (((x) << 9) & 0x00000200)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_MSB                                             10
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_LSB                                             10
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_MASK                                    0x00000400
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_GET(x)                  (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_SET(x)                  (((x) << 10) & 0x00000400)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_MSB                                            11
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_LSB                                            11
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_MASK                                   0x00000800
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_GET(x)                 (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_SET(x)                 (((x) << 11) & 0x00000800)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_MSB                                               12
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_LSB                                               12
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_MASK                                      0x00001000
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_GET(x)                    (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_SET(x)                    (((x) << 12) & 0x00001000)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_MSB                                             13
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_LSB                                             13
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_MASK                                    0x00002000
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_GET(x)                  (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_SET(x)                  (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_MSB                                        14
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_LSB                                        14
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_MASK                               0x00004000
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_GET(x)             (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_SET(x)             (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_MSB                                              15
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_LSB                                              15
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_MASK                                     0x00008000
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_GET(x)                   (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_SET(x)                   (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RBIST_ENABLE_MSB                                                 16
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RBIST_ENABLE_LSB                                                 16
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RBIST_ENABLE_MASK                                        0x00010000
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RBIST_ENABLE_GET(x)                      (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RBIST_ENABLE_SET(x)                      (((x) << 16) & 0x00010000)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_MSB                                             20
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_LSB                                             17
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_MASK                                    0x001e0000
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_GET(x)                  (((x) & 0x001e0000) >> 17)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_SET(x)                  (((x) << 17) & 0x001e0000)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_MSB                           21
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_LSB                           21
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_MASK                  0x00200000
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_GET(x) \
                    (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_RBIST_B1_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_SET(x) \
                    (((x) << 21) & 0x00200000)

/* macros for rbist_b1_tx_dc_offset */
#define PHY_ANALOG_RBIST_B1_TX_DC_OFFSET_ADDRESS                                                     0x00000784
#define PHY_ANALOG_RBIST_B1_TX_DC_OFFSET_OFFSET                                                      0x00000784
#define PHY_ANALOG_RBIST_B1_TX_DC_OFFSET_ATE_TONEGEN_DC_I_MSB                                                10
#define PHY_ANALOG_RBIST_B1_TX_DC_OFFSET_ATE_TONEGEN_DC_I_LSB                                                 0
#define PHY_ANALOG_RBIST_B1_TX_DC_OFFSET_ATE_TONEGEN_DC_I_MASK                                       0x000007ff
#define PHY_ANALOG_RBIST_B1_TX_DC_OFFSET_ATE_TONEGEN_DC_I_GET(x)                      (((x) & 0x000007ff) >> 0)
#define PHY_ANALOG_RBIST_B1_TX_DC_OFFSET_ATE_TONEGEN_DC_I_SET(x)                      (((x) << 0) & 0x000007ff)
#define PHY_ANALOG_RBIST_B1_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_MSB                                                26
#define PHY_ANALOG_RBIST_B1_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_LSB                                                16
#define PHY_ANALOG_RBIST_B1_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_MASK                                       0x07ff0000
#define PHY_ANALOG_RBIST_B1_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_GET(x)                     (((x) & 0x07ff0000) >> 16)
#define PHY_ANALOG_RBIST_B1_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_SET(x)                     (((x) << 16) & 0x07ff0000)

/* macros for rbist_b1_tx_tonegen0 */
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ADDRESS                                                      0x00000788
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_OFFSET                                                       0x00000788
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_MSB                                             7
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_LSB                                             0
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_MASK                                   0x000000ff
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_GET(x)                  (((x) & 0x000000ff) >> 0)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_SET(x)                  (((x) << 0) & 0x000000ff)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_MSB                                     11
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_LSB                                      8
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_MASK                            0x00000f00
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_GET(x)           (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_SET(x)           (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_MSB                                     18
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_LSB                                     16
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_MASK                            0x00070000
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_GET(x)          (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_SET(x)          (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_MSB                                           31
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_LSB                                           24
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_MASK                                  0xff000000
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_GET(x)                (((x) & 0xff000000) >> 24)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_SET(x)                (((x) << 24) & 0xff000000)

/* macros for rbist_b1_tx_tonegen1 */
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ADDRESS                                                      0x0000078c
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_OFFSET                                                       0x0000078c
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_MSB                                             7
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_LSB                                             0
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_MASK                                   0x000000ff
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_GET(x)                  (((x) & 0x000000ff) >> 0)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_SET(x)                  (((x) << 0) & 0x000000ff)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_MSB                                     11
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_LSB                                      8
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_MASK                            0x00000f00
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_GET(x)           (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_SET(x)           (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_MSB                                     18
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_LSB                                     16
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_MASK                            0x00070000
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_GET(x)          (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_SET(x)          (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_MSB                                           31
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_LSB                                           24
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_MASK                                  0xff000000
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_GET(x)                (((x) & 0xff000000) >> 24)
#define PHY_ANALOG_RBIST_B1_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_SET(x)                (((x) << 24) & 0xff000000)

/* macros for rbist_b1_tx_lftonegen0 */
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ADDRESS                                                    0x00000790
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_OFFSET                                                     0x00000790
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_MSB                                           7
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_LSB                                           0
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_MASK                                 0x000000ff
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_GET(x)                (((x) & 0x000000ff) >> 0)
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_SET(x)                (((x) << 0) & 0x000000ff)
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_MSB                                   11
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_LSB                                    8
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_MASK                          0x00000f00
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_GET(x)         (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_SET(x)         (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_MSB                                   18
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_LSB                                   16
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_MASK                          0x00070000
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_GET(x)        (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_SET(x)        (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_MSB                                         31
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_LSB                                         24
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_MASK                                0xff000000
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_GET(x)              (((x) & 0xff000000) >> 24)
#define PHY_ANALOG_RBIST_B1_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_SET(x)              (((x) << 24) & 0xff000000)

/* macros for rbist_b1_tx_linear_ramp_i */
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ADDRESS                                                 0x00000794
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_OFFSET                                                  0x00000794
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_MSB                                    10
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_LSB                                     0
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_MASK                           0x000007ff
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_GET(x)          (((x) & 0x000007ff) >> 0)
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_SET(x)          (((x) << 0) & 0x000007ff)
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_MSB                                   21
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_LSB                                   12
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_MASK                          0x003ff000
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_GET(x)        (((x) & 0x003ff000) >> 12)
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_SET(x)        (((x) << 12) & 0x003ff000)
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_MSB                                    29
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_LSB                                    24
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_MASK                           0x3f000000
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_GET(x)         (((x) & 0x3f000000) >> 24)
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_SET(x)         (((x) << 24) & 0x3f000000)

/* macros for rbist_b1_tx_linear_ramp_q */
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ADDRESS                                                 0x00000798
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_OFFSET                                                  0x00000798
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_MSB                                    10
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_LSB                                     0
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_MASK                           0x000007ff
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_GET(x)          (((x) & 0x000007ff) >> 0)
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_SET(x)          (((x) << 0) & 0x000007ff)
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_MSB                                   21
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_LSB                                   12
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_MASK                          0x003ff000
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_GET(x)        (((x) & 0x003ff000) >> 12)
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_SET(x)        (((x) << 12) & 0x003ff000)
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_MSB                                    29
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_LSB                                    24
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_MASK                           0x3f000000
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_GET(x)         (((x) & 0x3f000000) >> 24)
#define PHY_ANALOG_RBIST_B1_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_SET(x)         (((x) << 24) & 0x3f000000)

/* macros for rbist_b1_tx_prbs_mag */
#define PHY_ANALOG_RBIST_B1_TX_PRBS_MAG_ADDRESS                                                      0x0000079c
#define PHY_ANALOG_RBIST_B1_TX_PRBS_MAG_OFFSET                                                       0x0000079c
#define PHY_ANALOG_RBIST_B1_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_MSB                                      9
#define PHY_ANALOG_RBIST_B1_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_LSB                                      0
#define PHY_ANALOG_RBIST_B1_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_MASK                            0x000003ff
#define PHY_ANALOG_RBIST_B1_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_GET(x)           (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B1_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_SET(x)           (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B1_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_MSB                                     25
#define PHY_ANALOG_RBIST_B1_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_LSB                                     16
#define PHY_ANALOG_RBIST_B1_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_MASK                            0x03ff0000
#define PHY_ANALOG_RBIST_B1_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_GET(x)          (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B1_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_SET(x)          (((x) << 16) & 0x03ff0000)

/* macros for rbist_b1_tx_prbs_seed_i */
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_I_ADDRESS                                                   0x000007a0
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_I_OFFSET                                                    0x000007a0
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_MSB                                         30
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_LSB                                          0
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_MASK                                0x7fffffff
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_GET(x)               (((x) & 0x7fffffff) >> 0)
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_SET(x)               (((x) << 0) & 0x7fffffff)

/* macros for rbist_b1_tx_prbs_seed_q */
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_Q_ADDRESS                                                   0x000007a4
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_Q_OFFSET                                                    0x000007a4
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_MSB                                         30
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_LSB                                          0
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_MASK                                0x7fffffff
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_GET(x)               (((x) & 0x7fffffff) >> 0)
#define PHY_ANALOG_RBIST_B1_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_SET(x)               (((x) << 0) & 0x7fffffff)

/* macros for rbist_b1_cmac_dc_cancel */
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_ADDRESS                                                   0x000007a8
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_OFFSET                                                    0x000007a8
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_MSB                                           9
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_LSB                                           0
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_MASK                                 0x000003ff
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_GET(x)                (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_SET(x)                (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_MSB                                          25
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_LSB                                          16
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_MASK                                 0x03ff0000
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_GET(x)               (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_SET(x)               (((x) << 16) & 0x03ff0000)

/* macros for rbist_b1_cmac_dc_offset */
#define PHY_ANALOG_RBIST_B1_CMAC_DC_OFFSET_ADDRESS                                                   0x000007ac
#define PHY_ANALOG_RBIST_B1_CMAC_DC_OFFSET_OFFSET                                                    0x000007ac
#define PHY_ANALOG_RBIST_B1_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_MSB                                             3
#define PHY_ANALOG_RBIST_B1_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_LSB                                             0
#define PHY_ANALOG_RBIST_B1_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_MASK                                   0x0000000f
#define PHY_ANALOG_RBIST_B1_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_GET(x)                  (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_SET(x)                  (((x) << 0) & 0x0000000f)

/* macros for rbist_b1_cmac_corr */
#define PHY_ANALOG_RBIST_B1_CMAC_CORR_ADDRESS                                                        0x000007b0
#define PHY_ANALOG_RBIST_B1_CMAC_CORR_OFFSET                                                         0x000007b0
#define PHY_ANALOG_RBIST_B1_CMAC_CORR_ATE_CMAC_CORR_CYCLES_MSB                                                4
#define PHY_ANALOG_RBIST_B1_CMAC_CORR_ATE_CMAC_CORR_CYCLES_LSB                                                0
#define PHY_ANALOG_RBIST_B1_CMAC_CORR_ATE_CMAC_CORR_CYCLES_MASK                                      0x0000001f
#define PHY_ANALOG_RBIST_B1_CMAC_CORR_ATE_CMAC_CORR_CYCLES_GET(x)                     (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_CORR_ATE_CMAC_CORR_CYCLES_SET(x)                     (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_RBIST_B1_CMAC_CORR_ATE_CMAC_CORR_FREQ_MSB                                                 14
#define PHY_ANALOG_RBIST_B1_CMAC_CORR_ATE_CMAC_CORR_FREQ_LSB                                                  8
#define PHY_ANALOG_RBIST_B1_CMAC_CORR_ATE_CMAC_CORR_FREQ_MASK                                        0x00007f00
#define PHY_ANALOG_RBIST_B1_CMAC_CORR_ATE_CMAC_CORR_FREQ_GET(x)                       (((x) & 0x00007f00) >> 8)
#define PHY_ANALOG_RBIST_B1_CMAC_CORR_ATE_CMAC_CORR_FREQ_SET(x)                       (((x) << 8) & 0x00007f00)

/* macros for rbist_b1_cmac_power */
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_ADDRESS                                                       0x000007b4
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_OFFSET                                                        0x000007b4
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_ATE_CMAC_POWER_CYCLES_MSB                                              3
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_ATE_CMAC_POWER_CYCLES_LSB                                              0
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_ATE_CMAC_POWER_CYCLES_MASK                                    0x0000000f
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_ATE_CMAC_POWER_CYCLES_GET(x)                   (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_ATE_CMAC_POWER_CYCLES_SET(x)                   (((x) << 0) & 0x0000000f)

/* macros for rbist_b1_cmac_cross_corr */
#define PHY_ANALOG_RBIST_B1_CMAC_CROSS_CORR_ADDRESS                                                  0x000007b8
#define PHY_ANALOG_RBIST_B1_CMAC_CROSS_CORR_OFFSET                                                   0x000007b8
#define PHY_ANALOG_RBIST_B1_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_MSB                                            3
#define PHY_ANALOG_RBIST_B1_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_LSB                                            0
#define PHY_ANALOG_RBIST_B1_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_MASK                                  0x0000000f
#define PHY_ANALOG_RBIST_B1_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_GET(x)                 (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_SET(x)                 (((x) << 0) & 0x0000000f)

/* macros for rbist_b1_cmac_i2q2 */
#define PHY_ANALOG_RBIST_B1_CMAC_I2Q2_ADDRESS                                                        0x000007bc
#define PHY_ANALOG_RBIST_B1_CMAC_I2Q2_OFFSET                                                         0x000007bc
#define PHY_ANALOG_RBIST_B1_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_MSB                                                3
#define PHY_ANALOG_RBIST_B1_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_LSB                                                0
#define PHY_ANALOG_RBIST_B1_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_MASK                                      0x0000000f
#define PHY_ANALOG_RBIST_B1_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_GET(x)                     (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_SET(x)                     (((x) << 0) & 0x0000000f)

/* macros for rbist_b1_cmac_power_hpf */
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_HPF_ADDRESS                                                   0x000007c0
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_HPF_OFFSET                                                    0x000007c0
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_MSB                                      3
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_LSB                                      0
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_MASK                            0x0000000f
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_GET(x)           (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_SET(x)           (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_MSB                                        7
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_LSB                                        4
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_MASK                              0x000000f0
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_GET(x)             (((x) & 0x000000f0) >> 4)
#define PHY_ANALOG_RBIST_B1_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_SET(x)             (((x) << 4) & 0x000000f0)

/* macros for rbist_b1_rxdac_set1 */
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ADDRESS                                                       0x000007c4
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_OFFSET                                                        0x000007c4
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_MUX_MSB                                                      1
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_MUX_LSB                                                      0
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_MUX_MASK                                            0x00000003
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_MUX_GET(x)                           (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_MUX_SET(x)                           (((x) << 0) & 0x00000003)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_HI_GAIN_MSB                                                  4
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_HI_GAIN_LSB                                                  4
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_HI_GAIN_MASK                                        0x00000010
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_HI_GAIN_GET(x)                       (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_HI_GAIN_SET(x)                       (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_MSB                                                13
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_LSB                                                 8
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_MASK                                       0x00003f00
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_GET(x)                      (((x) & 0x00003f00) >> 8)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_SET(x)                      (((x) << 8) & 0x00003f00)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_MSB                                        19
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_LSB                                        16
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_MASK                               0x000f0000
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_GET(x)             (((x) & 0x000f0000) >> 16)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_SET(x)             (((x) << 16) & 0x000f0000)

/* macros for rbist_b1_rxdac_set2 */
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ADDRESS                                                       0x000007c8
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_OFFSET                                                        0x000007c8
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_I_HI_MSB                                                     4
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_I_HI_LSB                                                     0
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_I_HI_MASK                                           0x0000001f
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_I_HI_GET(x)                          (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_I_HI_SET(x)                          (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_Q_HI_MSB                                                    12
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_Q_HI_LSB                                                     8
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_Q_HI_MASK                                           0x00001f00
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_Q_HI_GET(x)                          (((x) & 0x00001f00) >> 8)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_Q_HI_SET(x)                          (((x) << 8) & 0x00001f00)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_I_LOW_MSB                                                   20
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_I_LOW_LSB                                                   16
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_I_LOW_MASK                                          0x001f0000
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_I_LOW_GET(x)                        (((x) & 0x001f0000) >> 16)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_I_LOW_SET(x)                        (((x) << 16) & 0x001f0000)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_Q_LOW_MSB                                                   28
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_Q_LOW_LSB                                                   24
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_Q_LOW_MASK                                          0x1f000000
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_Q_LOW_GET(x)                        (((x) & 0x1f000000) >> 24)
#define PHY_ANALOG_RBIST_B1_RXDAC_SET2_ATE_RXDAC_Q_LOW_SET(x)                        (((x) << 24) & 0x1f000000)

/* macros for rbist_b1_rxdac_long_shift */
#define PHY_ANALOG_RBIST_B1_RXDAC_LONG_SHIFT_ADDRESS                                                 0x000007cc
#define PHY_ANALOG_RBIST_B1_RXDAC_LONG_SHIFT_OFFSET                                                  0x000007cc
#define PHY_ANALOG_RBIST_B1_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_MSB                                           4
#define PHY_ANALOG_RBIST_B1_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_LSB                                           0
#define PHY_ANALOG_RBIST_B1_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_MASK                                 0x0000001f
#define PHY_ANALOG_RBIST_B1_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_GET(x)                (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_RBIST_B1_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_SET(x)                (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_RBIST_B1_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_MSB                                          12
#define PHY_ANALOG_RBIST_B1_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_LSB                                           8
#define PHY_ANALOG_RBIST_B1_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_MASK                                 0x00001f00
#define PHY_ANALOG_RBIST_B1_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_GET(x)                (((x) & 0x00001f00) >> 8)
#define PHY_ANALOG_RBIST_B1_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_SET(x)                (((x) << 8) & 0x00001f00)

/* macros for rbist_b1_cmac_results_i */
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_I_ADDRESS                                                   0x000007d0
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_I_OFFSET                                                    0x000007d0
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_I_ATE_CMAC_RESULTS_MSB                                              31
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_I_ATE_CMAC_RESULTS_LSB                                               0
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_I_ATE_CMAC_RESULTS_MASK                                     0xffffffff
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_I_ATE_CMAC_RESULTS_GET(x)                    (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_I_ATE_CMAC_RESULTS_SET(x)                    (((x) << 0) & 0xffffffff)

/* macros for rbist_b1_cmac_results_q */
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_Q_ADDRESS                                                   0x000007d4
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_Q_OFFSET                                                    0x000007d4
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_MSB                                              31
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_LSB                                               0
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_MASK                                     0xffffffff
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_GET(x)                    (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_SET(x)                    (((x) << 0) & 0xffffffff)

/* macros for rbist_b1_cmac_results_1_i */
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_I_ADDRESS                                                 0x000007d8
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_I_OFFSET                                                  0x000007d8
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b1_cmac_results_1_q */
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_Q_ADDRESS                                                 0x000007dc
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_Q_OFFSET                                                  0x000007dc
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b1_cmac_results_2_i */
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_I_ADDRESS                                                 0x000007e0
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_I_OFFSET                                                  0x000007e0
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b1_cmac_results_2_q */
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_Q_ADDRESS                                                 0x000007e4
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_Q_OFFSET                                                  0x000007e4
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b1_cmac_results_3_i */
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_I_ADDRESS                                                 0x000007e8
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_I_OFFSET                                                  0x000007e8
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b1_cmac_results_3_q */
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_Q_ADDRESS                                                 0x000007ec
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_Q_OFFSET                                                  0x000007ec
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b1_cmac_dc_cancel_1 */
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_1_ADDRESS                                                 0x000007f0
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_1_OFFSET                                                  0x000007f0
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_MSB                                         9
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_LSB                                         0
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_MASK                               0x000003ff
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_GET(x)              (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_SET(x)              (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_MSB                                        25
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_LSB                                        16
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_MASK                               0x03ff0000
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_GET(x)             (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_SET(x)             (((x) << 16) & 0x03ff0000)

/* macros for rbist_b1_cmac_dc_cancel_2 */
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_2_ADDRESS                                                 0x000007f4
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_2_OFFSET                                                  0x000007f4
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_MSB                                         9
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_LSB                                         0
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_MASK                               0x000003ff
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_GET(x)              (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_SET(x)              (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_MSB                                        25
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_LSB                                        16
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_MASK                               0x03ff0000
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_GET(x)             (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_SET(x)             (((x) << 16) & 0x03ff0000)

/* macros for rbist_b1_cmac_dc_cancel_3 */
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_3_ADDRESS                                                 0x000007f8
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_3_OFFSET                                                  0x000007f8
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_MSB                                         9
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_LSB                                         0
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_MASK                               0x000003ff
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_GET(x)              (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_SET(x)              (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_MSB                                        25
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_LSB                                        16
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_MASK                               0x03ff0000
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_GET(x)             (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B1_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_SET(x)             (((x) << 16) & 0x03ff0000)

/* macros for rbist_b1_cmac_gain_comp */
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ADDRESS                                                   0x000007fc
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_OFFSET                                                    0x000007fc
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_MSB                                           5
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_LSB                                           0
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_MASK                                 0x0000003f
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_GET(x)                (((x) & 0x0000003f) >> 0)
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_SET(x)                (((x) << 0) & 0x0000003f)
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_MSB                                          13
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_LSB                                           8
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_MASK                                 0x00003f00
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_GET(x)                (((x) & 0x00003f00) >> 8)
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_SET(x)                (((x) << 8) & 0x00003f00)
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_MSB                                     31
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_LSB                                     31
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_MASK                            0x80000000
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_GET(x)          (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RBIST_B1_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_SET(x)          (((x) << 31) & 0x80000000)

/* macros for rxrf_b2_RXRFSA_BIAS1 */
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_ADDRESS                                                      0x00000800
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_OFFSET                                                       0x00000800
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_SPARE_MSB                                                             0
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_SPARE_LSB                                                             0
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_SPARE_MASK                                                   0x00000001
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_SPARE_GET(x)                                  (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_SPARE_SET(x)                                  (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25SPARE_MSB                                                     3
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25SPARE_LSB                                                     1
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25SPARE_MASK                                           0x0000000e
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25SPARE_GET(x)                          (((x) & 0x0000000e) >> 1)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25SPARE_SET(x)                          (((x) << 1) & 0x0000000e)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25LO18_MSB                                                      6
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25LO18_LSB                                                      4
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25LO18_MASK                                            0x00000070
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25LO18_GET(x)                           (((x) & 0x00000070) >> 4)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25LO18_SET(x)                           (((x) << 4) & 0x00000070)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25LO36_MSB                                                      9
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25LO36_LSB                                                      7
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25LO36_MASK                                            0x00000380
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25LO36_GET(x)                           (((x) & 0x00000380) >> 7)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25LO36_SET(x)                           (((x) << 7) & 0x00000380)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_MSB                                                 12
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_LSB                                                 10
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_MASK                                        0x00001c00
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_GET(x)                      (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR2_5GH_SET(x)                      (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR5GH_MSB                                                   15
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR5GH_LSB                                                   13
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR5GH_MASK                                          0x0000e000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR5GH_GET(x)                        (((x) & 0x0000e000) >> 13)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR5GH_SET(x)                        (((x) << 13) & 0x0000e000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25VGA5G_MSB                                                    18
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25VGA5G_LSB                                                    16
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25VGA5G_MASK                                           0x00070000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25VGA5G_GET(x)                         (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25VGA5G_SET(x)                         (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC75LNA5G_MSB                                                    21
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC75LNA5G_LSB                                                    19
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC75LNA5G_MASK                                           0x00380000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC75LNA5G_GET(x)                         (((x) & 0x00380000) >> 19)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC75LNA5G_SET(x)                         (((x) << 19) & 0x00380000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25LO24_MSB                                                     24
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25LO24_LSB                                                     22
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25LO24_MASK                                            0x01c00000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25LO24_GET(x)                          (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IR25LO24_SET(x)                          (((x) << 22) & 0x01c00000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR2GH_MSB                                                   27
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR2GH_LSB                                                   25
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR2GH_MASK                                          0x0e000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR2GH_GET(x)                        (((x) & 0x0e000000) >> 25)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC25MXR2GH_SET(x)                        (((x) << 25) & 0x0e000000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC75LNA2G_MSB                                                    30
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC75LNA2G_LSB                                                    28
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC75LNA2G_MASK                                           0x70000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC75LNA2G_GET(x)                         (((x) & 0x70000000) >> 28)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_IC75LNA2G_SET(x)                         (((x) << 28) & 0x70000000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_BIAS_MSB                                                         31
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_BIAS_LSB                                                         31
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_BIAS_MASK                                                0x80000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_BIAS_GET(x)                              (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS1_PWD_BIAS_SET(x)                              (((x) << 31) & 0x80000000)

/* macros for rxrf_b2_RXRFSA_BIAS2 */
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_ADDRESS                                                      0x00000804
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_OFFSET                                                       0x00000804
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PKEN_MSB                                                              3
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PKEN_LSB                                                              0
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PKEN_MASK                                                    0x0000000f
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PKEN_GET(x)                                   (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PKEN_SET(x)                                   (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_VCMVALUE_MSB                                                          6
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_VCMVALUE_LSB                                                          4
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_VCMVALUE_MASK                                                0x00000070
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_VCMVALUE_GET(x)                               (((x) & 0x00000070) >> 4)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_VCMVALUE_SET(x)                               (((x) << 4) & 0x00000070)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_VCMBUF_MSB                                                        7
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_VCMBUF_LSB                                                        7
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_VCMBUF_MASK                                              0x00000080
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_VCMBUF_GET(x)                             (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_VCMBUF_SET(x)                             (((x) << 7) & 0x00000080)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25SPAREH_MSB                                                   10
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25SPAREH_LSB                                                    8
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25SPAREH_MASK                                          0x00000700
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25SPAREH_GET(x)                         (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25SPAREH_SET(x)                         (((x) << 8) & 0x00000700)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25SPARE_MSB                                                    13
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25SPARE_LSB                                                    11
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25SPARE_MASK                                           0x00003800
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25SPARE_GET(x)                         (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25SPARE_SET(x)                         (((x) << 11) & 0x00003800)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25LNABUF_MSB                                                   16
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25LNABUF_LSB                                                   14
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25LNABUF_MASK                                          0x0001c000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25LNABUF_GET(x)                        (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25LNABUF_SET(x)                        (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25AGCH_MSB                                                     19
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25AGCH_LSB                                                     17
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25AGCH_MASK                                            0x000e0000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25AGCH_GET(x)                          (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25AGCH_SET(x)                          (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25AGC_MSB                                                      22
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25AGC_LSB                                                      20
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25AGC_MASK                                             0x00700000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25AGC_GET(x)                           (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25AGC_SET(x)                           (((x) << 20) & 0x00700000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25AGC_MSB                                                      25
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25AGC_LSB                                                      23
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25AGC_MASK                                             0x03800000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25AGC_GET(x)                           (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25AGC_SET(x)                           (((x) << 23) & 0x03800000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25VCMBUF_MSB                                                   28
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25VCMBUF_LSB                                                   26
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25VCMBUF_MASK                                          0x1c000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25VCMBUF_GET(x)                        (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IC25VCMBUF_SET(x)                        (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25VCM_MSB                                                      31
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25VCM_LSB                                                      29
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25VCM_MASK                                             0xe0000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25VCM_GET(x)                           (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS2_PWD_IR25VCM_SET(x)                           (((x) << 29) & 0xe0000000)

/* macros for rxrf_b2_RXRFSA_GAINSTAGES */
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_ADDRESS                                                 0x00000808
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_OFFSET                                                  0x00000808
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_SPARE_MSB                                                        0
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_SPARE_LSB                                                        0
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_SPARE_MASK                                              0x00000001
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_SPARE_GET(x)                             (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_SPARE_SET(x)                             (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNAON_CALDC_MSB                                                  1
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNAON_CALDC_LSB                                                  1
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNAON_CALDC_MASK                                        0x00000002
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNAON_CALDC_GET(x)                       (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNAON_CALDC_SET(x)                       (((x) << 1) & 0x00000002)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_VGA5G_CAP_MSB                                                    3
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_VGA5G_CAP_LSB                                                    2
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_VGA5G_CAP_MASK                                          0x0000000c
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_VGA5G_CAP_GET(x)                         (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_VGA5G_CAP_SET(x)                         (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_CAP_MSB                                                    5
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_CAP_LSB                                                    4
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_CAP_MASK                                          0x00000030
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_CAP_GET(x)                         (((x) & 0x00000030) >> 4)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_CAP_SET(x)                         (((x) << 4) & 0x00000030)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_MSB                                               6
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_LSB                                               6
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_MASK                                     0x00000040
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_GET(x)                    (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_SHORTINP_SET(x)                    (((x) << 6) & 0x00000040)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LO5G_MSB                                                     7
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LO5G_LSB                                                     7
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LO5G_MASK                                           0x00000080
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LO5G_GET(x)                          (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LO5G_SET(x)                          (((x) << 7) & 0x00000080)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_VGA5G_MSB                                                    8
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_VGA5G_LSB                                                    8
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_VGA5G_MASK                                          0x00000100
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_VGA5G_GET(x)                         (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_VGA5G_SET(x)                         (((x) << 8) & 0x00000100)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_MXR5G_MSB                                                    9
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_MXR5G_LSB                                                    9
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_MXR5G_MASK                                          0x00000200
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_MXR5G_GET(x)                         (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_MXR5G_SET(x)                         (((x) << 9) & 0x00000200)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LNA5G_MSB                                                   10
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LNA5G_LSB                                                   10
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LNA5G_MASK                                          0x00000400
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LNA5G_GET(x)                        (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LNA5G_SET(x)                        (((x) << 10) & 0x00000400)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_CAP_MSB                                                   12
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_CAP_LSB                                                   11
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_CAP_MASK                                          0x00001800
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_CAP_GET(x)                        (((x) & 0x00001800) >> 11)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_CAP_SET(x)                        (((x) << 11) & 0x00001800)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_MSB                                              13
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_LSB                                              13
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_MASK                                     0x00002000
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_GET(x)                   (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_SHORTINP_SET(x)                   (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_LP_MSB                                                    14
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_LP_LSB                                                    14
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_LP_MASK                                           0x00004000
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_LP_GET(x)                         (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_LP_SET(x)                         (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LO2G_MSB                                                    15
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LO2G_LSB                                                    15
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LO2G_MASK                                           0x00008000
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LO2G_GET(x)                         (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LO2G_SET(x)                         (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_MXR2G_MSB                                                   16
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_MXR2G_LSB                                                   16
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_MXR2G_MASK                                          0x00010000
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_MXR2G_GET(x)                        (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_MXR2G_SET(x)                        (((x) << 16) & 0x00010000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LNA2G_MSB                                                   17
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LNA2G_LSB                                                   17
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LNA2G_MASK                                          0x00020000
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LNA2G_GET(x)                        (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_PWD_LNA2G_SET(x)                        (((x) << 17) & 0x00020000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_MSB                                              19
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_LSB                                              18
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_MASK                                     0x000c0000
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_GET(x)                   (((x) & 0x000c0000) >> 18)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_MXR5G_GAIN_OVR_SET(x)                   (((x) << 18) & 0x000c0000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_MSB                                              22
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_LSB                                              20
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_MASK                                     0x00700000
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_GET(x)                   (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_VGA5G_GAIN_OVR_SET(x)                   (((x) << 20) & 0x00700000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_MSB                                              25
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_LSB                                              23
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_MASK                                     0x03800000
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_GET(x)                   (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA5G_GAIN_OVR_SET(x)                   (((x) << 23) & 0x03800000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_MSB                                              27
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_LSB                                              26
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_MASK                                     0x0c000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_GET(x)                   (((x) & 0x0c000000) >> 26)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_MXR2G_GAIN_OVR_SET(x)                   (((x) << 26) & 0x0c000000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_MSB                                              30
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_LSB                                              28
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_MASK                                     0x70000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_GET(x)                   (((x) & 0x70000000) >> 28)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_LNA2G_GAIN_OVR_SET(x)                   (((x) << 28) & 0x70000000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_RX_OVERRIDE_MSB                                                 31
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_RX_OVERRIDE_LSB                                                 31
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_RX_OVERRIDE_MASK                                        0x80000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_RX_OVERRIDE_GET(x)                      (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXRF_B2_RXRFSA_GAINSTAGES_RX_OVERRIDE_SET(x)                      (((x) << 31) & 0x80000000)

/* macros for rxrf_b2_RXRFSA_AGC */
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_ADDRESS                                                        0x0000080c
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_OFFSET                                                         0x0000080c
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_RF5G_ON_DURING_CALPA_MSB                                                0
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_RF5G_ON_DURING_CALPA_LSB                                                0
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_RF5G_ON_DURING_CALPA_MASK                                      0x00000001
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_RF5G_ON_DURING_CALPA_GET(x)                     (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_RF5G_ON_DURING_CALPA_SET(x)                     (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_RF2G_ON_DURING_CALPA_MSB                                                1
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_RF2G_ON_DURING_CALPA_LSB                                                1
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_RF2G_ON_DURING_CALPA_MASK                                      0x00000002
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_RF2G_ON_DURING_CALPA_GET(x)                     (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_RF2G_ON_DURING_CALPA_SET(x)                     (((x) << 1) & 0x00000002)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_OUT_MSB                                                             2
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_OUT_LSB                                                             2
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_OUT_MASK                                                   0x00000004
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_OUT_GET(x)                                  (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_LNABUFGAIN2X_MSB                                                        3
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_LNABUFGAIN2X_LSB                                                        3
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_LNABUFGAIN2X_MASK                                              0x00000008
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_LNABUFGAIN2X_GET(x)                             (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_LNABUFGAIN2X_SET(x)                             (((x) << 3) & 0x00000008)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_LNABUF_PWD_OVR_MSB                                                      4
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_LNABUF_PWD_OVR_LSB                                                      4
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_LNABUF_PWD_OVR_MASK                                            0x00000010
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_LNABUF_PWD_OVR_GET(x)                           (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_LNABUF_PWD_OVR_SET(x)                           (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_PWD_LNABUF_MSB                                                          5
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_PWD_LNABUF_LSB                                                          5
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_PWD_LNABUF_MASK                                                0x00000020
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_PWD_LNABUF_GET(x)                               (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_PWD_LNABUF_SET(x)                               (((x) << 5) & 0x00000020)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_FALL_CTRL_MSB                                                       8
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_FALL_CTRL_LSB                                                       6
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_FALL_CTRL_MASK                                             0x000001c0
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_FALL_CTRL_GET(x)                            (((x) & 0x000001c0) >> 6)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_FALL_CTRL_SET(x)                            (((x) << 6) & 0x000001c0)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC5G_CALDAC_OVR_MSB                                                   14
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC5G_CALDAC_OVR_LSB                                                    9
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC5G_CALDAC_OVR_MASK                                          0x00007e00
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC5G_CALDAC_OVR_GET(x)                         (((x) & 0x00007e00) >> 9)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC5G_CALDAC_OVR_SET(x)                         (((x) << 9) & 0x00007e00)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC5G_DBDAC_OVR_MSB                                                    18
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC5G_DBDAC_OVR_LSB                                                    15
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC5G_DBDAC_OVR_MASK                                           0x00078000
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC5G_DBDAC_OVR_GET(x)                         (((x) & 0x00078000) >> 15)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC5G_DBDAC_OVR_SET(x)                         (((x) << 15) & 0x00078000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC2G_CALDAC_OVR_MSB                                                   24
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC2G_CALDAC_OVR_LSB                                                   19
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC2G_CALDAC_OVR_MASK                                          0x01f80000
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC2G_CALDAC_OVR_GET(x)                        (((x) & 0x01f80000) >> 19)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC2G_CALDAC_OVR_SET(x)                        (((x) << 19) & 0x01f80000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC2G_DBDAC_OVR_MSB                                                    28
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC2G_DBDAC_OVR_LSB                                                    25
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC2G_DBDAC_OVR_MASK                                           0x1e000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC2G_DBDAC_OVR_GET(x)                         (((x) & 0x1e000000) >> 25)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC2G_DBDAC_OVR_SET(x)                         (((x) << 25) & 0x1e000000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_CAL_OVR_MSB                                                        29
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_CAL_OVR_LSB                                                        29
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_CAL_OVR_MASK                                               0x20000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_CAL_OVR_GET(x)                             (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_CAL_OVR_SET(x)                             (((x) << 29) & 0x20000000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_ON_OVR_MSB                                                         30
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_ON_OVR_LSB                                                         30
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_ON_OVR_MASK                                                0x40000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_ON_OVR_GET(x)                              (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_ON_OVR_SET(x)                              (((x) << 30) & 0x40000000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_OVERRIDE_MSB                                                       31
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_OVERRIDE_LSB                                                       31
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_OVERRIDE_MASK                                              0x80000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_OVERRIDE_GET(x)                            (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXRF_B2_RXRFSA_AGC_AGC_OVERRIDE_SET(x)                            (((x) << 31) & 0x80000000)

/* macros for rxrf_b2_RXRFSA_BIAS3 */
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_ADDRESS                                                      0x00000810
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_OFFSET                                                       0x00000810
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_CONTROLSPARE_MSB                                                     12
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_CONTROLSPARE_LSB                                                      0
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_CONTROLSPARE_MASK                                            0x00001fff
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_CONTROLSPARE_GET(x)                           (((x) & 0x00001fff) >> 0)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_CONTROLSPARE_SET(x)                           (((x) << 0) & 0x00001fff)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_MSB                                             13
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_LSB                                             13
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_MASK                                    0x00002000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_GET(x)                  (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_SHORTBIASRES_DIV5GRX_SET(x)                  (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_MSB                                             14
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_LSB                                             14
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_MASK                                    0x00004000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_GET(x)                  (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_SHORTBIASRES_DIV2GRX_SET(x)                  (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_MSB                                               15
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_LSB                                               15
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_MASK                                      0x00008000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_GET(x)                    (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_KEEPLNABUF2GCASCON_SET(x)                    (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_MSB                                             16
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_LSB                                             16
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_MASK                                    0x00010000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_GET(x)                  (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_AICSTBY_VGAON_ENABLE_SET(x)                  (((x) << 16) & 0x00010000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_AICSTBY_ENABLE_MSB                                                   17
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_AICSTBY_ENABLE_LSB                                                   17
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_AICSTBY_ENABLE_MASK                                          0x00020000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_AICSTBY_ENABLE_GET(x)                        (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_AICSTBY_ENABLE_SET(x)                        (((x) << 17) & 0x00020000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_AICGM_OVR_MSB                                                    18
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_AICGM_OVR_LSB                                                    18
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_AICGM_OVR_MASK                                           0x00040000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_AICGM_OVR_GET(x)                         (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_AICGM_OVR_SET(x)                         (((x) << 18) & 0x00040000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_AICGM_MSB                                                        19
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_AICGM_LSB                                                        19
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_AICGM_MASK                                               0x00080000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_AICGM_GET(x)                             (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_AICGM_SET(x)                             (((x) << 19) & 0x00080000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_USE_BT_LNA_MSB                                                       20
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_USE_BT_LNA_LSB                                                       20
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_USE_BT_LNA_MASK                                              0x00100000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_USE_BT_LNA_GET(x)                            (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_USE_BT_LNA_SET(x)                            (((x) << 20) & 0x00100000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_BT_LNA_CNT_OVR_MSB                                                   21
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_BT_LNA_CNT_OVR_LSB                                                   21
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_BT_LNA_CNT_OVR_MASK                                          0x00200000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_BT_LNA_CNT_OVR_GET(x)                        (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_BT_LNA_CNT_OVR_SET(x)                        (((x) << 21) & 0x00200000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_MXRFORCEDON_MSB                                                      22
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_MXRFORCEDON_LSB                                                      22
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_MXRFORCEDON_MASK                                             0x00400000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_MXRFORCEDON_GET(x)                           (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_MXRFORCEDON_SET(x)                           (((x) << 22) & 0x00400000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC25SPARE_MSB                                                    25
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC25SPARE_LSB                                                    23
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC25SPARE_MASK                                           0x03800000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC25SPARE_GET(x)                         (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC25SPARE_SET(x)                         (((x) << 23) & 0x03800000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC50LNABUF2G_MSB                                                 28
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC50LNABUF2G_LSB                                                 26
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC50LNABUF2G_MASK                                        0x1c000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC50LNABUF2G_GET(x)                      (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC50LNABUF2G_SET(x)                      (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC50AIC_MSB                                                      31
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC50AIC_LSB                                                      29
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC50AIC_MASK                                             0xe0000000
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC50AIC_GET(x)                           (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_RXRF_B2_RXRFSA_BIAS3_PWD_IC50AIC_SET(x)                           (((x) << 29) & 0xe0000000)

/* macros for txrf_b2_TXRFSA1 */
#define PHY_ANALOG_TXRF_B2_TXRFSA1_ADDRESS                                                           0x00000840
#define PHY_ANALOG_TXRF_B2_TXRFSA1_OFFSET                                                            0x00000840
#define PHY_ANALOG_TXRF_B2_TXRFSA1_RESERVED_PA2G_MSB                                                          2
#define PHY_ANALOG_TXRF_B2_TXRFSA1_RESERVED_PA2G_LSB                                                          0
#define PHY_ANALOG_TXRF_B2_TXRFSA1_RESERVED_PA2G_MASK                                                0x00000007
#define PHY_ANALOG_TXRF_B2_TXRFSA1_RESERVED_PA2G_GET(x)                               (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_RESERVED_PA2G_SET(x)                               (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_AUX2_MSB                                                        5
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_AUX2_LSB                                                        3
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_AUX2_MASK                                              0x00000038
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_AUX2_GET(x)                             (((x) & 0x00000038) >> 3)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_AUX2_SET(x)                             (((x) << 3) & 0x00000038)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_AUX1_MSB                                                        8
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_AUX1_LSB                                                        6
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_AUX1_MASK                                              0x000001c0
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_AUX1_GET(x)                             (((x) & 0x000001c0) >> 6)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_AUX1_SET(x)                             (((x) << 6) & 0x000001c0)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_MAIN_MSB                                                       11
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_MAIN_LSB                                                        9
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_MAIN_MASK                                              0x00000e00
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_MAIN_GET(x)                             (((x) & 0x00000e00) >> 9)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV2GN5G_MAIN_SET(x)                             (((x) << 9) & 0x00000e00)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV3GN5G_MSB                                                            15
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV3GN5G_LSB                                                            12
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV3GN5G_MASK                                                   0x0000f000
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV3GN5G_GET(x)                                 (((x) & 0x0000f000) >> 12)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRV3GN5G_SET(x)                                 (((x) << 12) & 0x0000f000)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOCALTXGAIN5G_MSB                                                         16
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOCALTXGAIN5G_LSB                                                         16
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOCALTXGAIN5G_MASK                                                0x00010000
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOCALTXGAIN5G_GET(x)                              (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOCALTXGAIN5G_SET(x)                              (((x) << 16) & 0x00010000)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDOUT2G_MSB                                                               17
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDOUT2G_LSB                                                               17
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDOUT2G_MASK                                                      0x00020000
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDOUT2G_GET(x)                                    (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDOUT2G_SET(x)                                    (((x) << 17) & 0x00020000)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDDR2G_MSB                                                                18
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDDR2G_LSB                                                                18
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDDR2G_MASK                                                       0x00040000
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDDR2G_GET(x)                                     (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDDR2G_SET(x)                                     (((x) << 18) & 0x00040000)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDMXR2G_MSB                                                               19
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDMXR2G_LSB                                                               19
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDMXR2G_MASK                                                      0x00080000
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDMXR2G_GET(x)                                    (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDMXR2G_SET(x)                                    (((x) << 19) & 0x00080000)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDLOBUF2G_MSB                                                             20
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDLOBUF2G_LSB                                                             20
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDLOBUF2G_MASK                                                    0x00100000
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDLOBUF2G_GET(x)                                  (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDLOBUF2G_SET(x)                                  (((x) << 20) & 0x00100000)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDLODIV2G_MSB                                                             21
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDLODIV2G_LSB                                                             21
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDLODIV2G_MASK                                                    0x00200000
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDLODIV2G_GET(x)                                  (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PDLODIV2G_SET(x)                                  (((x) << 21) & 0x00200000)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOBUF2GFORCED_MSB                                                         22
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOBUF2GFORCED_LSB                                                         22
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOBUF2GFORCED_MASK                                                0x00400000
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOBUF2GFORCED_GET(x)                              (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOBUF2GFORCED_SET(x)                              (((x) << 22) & 0x00400000)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LODIV2GFORCED_MSB                                                         23
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LODIV2GFORCED_LSB                                                         23
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LODIV2GFORCED_MASK                                                0x00800000
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LODIV2GFORCED_GET(x)                              (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LODIV2GFORCED_SET(x)                              (((x) << 23) & 0x00800000)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRVGN2G_MSB                                                             30
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRVGN2G_LSB                                                             24
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRVGN2G_MASK                                                    0x7f000000
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRVGN2G_GET(x)                                  (((x) & 0x7f000000) >> 24)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_PADRVGN2G_SET(x)                                  (((x) << 24) & 0x7f000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOCALTXGAIN2G_MSB                                                         31
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOCALTXGAIN2G_LSB                                                         31
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOCALTXGAIN2G_MASK                                                0x80000000
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOCALTXGAIN2G_GET(x)                              (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TXRF_B2_TXRFSA1_LOCALTXGAIN2G_SET(x)                              (((x) << 31) & 0x80000000)

/* macros for txrf_b2_TXRFSA2 */
#define PHY_ANALOG_TXRF_B2_TXRFSA2_ADDRESS                                                           0x00000844
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OFFSET                                                            0x00000844
#define PHY_ANALOG_TXRF_B2_TXRFSA2_RESERVED_PA2G_MSB                                                          2
#define PHY_ANALOG_TXRF_B2_TXRFSA2_RESERVED_PA2G_LSB                                                          0
#define PHY_ANALOG_TXRF_B2_TXRFSA2_RESERVED_PA2G_MASK                                                0x00000007
#define PHY_ANALOG_TXRF_B2_TXRFSA2_RESERVED_PA2G_GET(x)                               (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_RESERVED_PA2G_SET(x)                               (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OCAS2G_WLAN_MSB                                                            5
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OCAS2G_WLAN_LSB                                                            3
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OCAS2G_WLAN_MASK                                                  0x00000038
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OCAS2G_WLAN_GET(x)                                 (((x) & 0x00000038) >> 3)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OCAS2G_WLAN_SET(x)                                 (((x) << 3) & 0x00000038)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_DCAS2G_MSB                                                                 8
#define PHY_ANALOG_TXRF_B2_TXRFSA2_DCAS2G_LSB                                                                 6
#define PHY_ANALOG_TXRF_B2_TXRFSA2_DCAS2G_MASK                                                       0x000001c0
#define PHY_ANALOG_TXRF_B2_TXRFSA2_DCAS2G_GET(x)                                      (((x) & 0x000001c0) >> 6)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_DCAS2G_SET(x)                                      (((x) << 6) & 0x000001c0)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_SOFTPD_MSB                                                           11
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_SOFTPD_LSB                                                            9
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_SOFTPD_MASK                                                  0x00000e00
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_SOFTPD_GET(x)                                 (((x) & 0x00000e00) >> 9)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_SOFTPD_SET(x)                                 (((x) << 9) & 0x00000e00)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_QAM_MSB                                                              14
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_QAM_LSB                                                              12
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_QAM_MASK                                                     0x00007000
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_QAM_GET(x)                                   (((x) & 0x00007000) >> 12)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_QAM_SET(x)                                   (((x) << 12) & 0x00007000)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_PSK_MSB                                                              17
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_PSK_LSB                                                              15
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_PSK_MASK                                                     0x00038000
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_PSK_GET(x)                                   (((x) & 0x00038000) >> 15)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_PSK_SET(x)                                   (((x) << 15) & 0x00038000)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_CCK_MSB                                                              20
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_CCK_LSB                                                              18
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_CCK_MASK                                                     0x001c0000
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_CCK_GET(x)                                   (((x) & 0x001c0000) >> 18)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_OB2G_CCK_SET(x)                                   (((x) << 18) & 0x001c0000)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_DB2G_MSB                                                                  23
#define PHY_ANALOG_TXRF_B2_TXRFSA2_DB2G_LSB                                                                  21
#define PHY_ANALOG_TXRF_B2_TXRFSA2_DB2G_MASK                                                         0x00e00000
#define PHY_ANALOG_TXRF_B2_TXRFSA2_DB2G_GET(x)                                       (((x) & 0x00e00000) >> 21)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_DB2G_SET(x)                                       (((x) << 21) & 0x00e00000)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDOUT5G_MSB                                                               26
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDOUT5G_LSB                                                               24
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDOUT5G_MASK                                                      0x07000000
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDOUT5G_GET(x)                                    (((x) & 0x07000000) >> 24)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDOUT5G_SET(x)                                    (((x) << 24) & 0x07000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDLOBUF5G_MSB                                                             27
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDLOBUF5G_LSB                                                             27
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDLOBUF5G_MASK                                                    0x08000000
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDLOBUF5G_GET(x)                                  (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDLOBUF5G_SET(x)                                  (((x) << 27) & 0x08000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDLODIV5G_MSB                                                             28
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDLODIV5G_LSB                                                             28
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDLODIV5G_MASK                                                    0x10000000
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDLODIV5G_GET(x)                                  (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDLODIV5G_SET(x)                                  (((x) << 28) & 0x10000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_LOBUF5GFORCED_MSB                                                         29
#define PHY_ANALOG_TXRF_B2_TXRFSA2_LOBUF5GFORCED_LSB                                                         29
#define PHY_ANALOG_TXRF_B2_TXRFSA2_LOBUF5GFORCED_MASK                                                0x20000000
#define PHY_ANALOG_TXRF_B2_TXRFSA2_LOBUF5GFORCED_GET(x)                              (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_LOBUF5GFORCED_SET(x)                              (((x) << 29) & 0x20000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_LODIV5GFORCED_MSB                                                         30
#define PHY_ANALOG_TXRF_B2_TXRFSA2_LODIV5GFORCED_LSB                                                         30
#define PHY_ANALOG_TXRF_B2_TXRFSA2_LODIV5GFORCED_MASK                                                0x40000000
#define PHY_ANALOG_TXRF_B2_TXRFSA2_LODIV5GFORCED_GET(x)                              (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_LODIV5GFORCED_SET(x)                              (((x) << 30) & 0x40000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDMXR5G_MSB                                                               31
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDMXR5G_LSB                                                               31
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDMXR5G_MASK                                                      0x80000000
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDMXR5G_GET(x)                                    (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TXRF_B2_TXRFSA2_PDMXR5G_SET(x)                                    (((x) << 31) & 0x80000000)

/* macros for txrf_b2_TXRFSA3 */
#define PHY_ANALOG_TXRF_B2_TXRFSA3_ADDRESS                                                           0x00000848
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OFFSET                                                            0x00000848
#define PHY_ANALOG_TXRF_B2_TXRFSA3_RESERVED_3_MSB                                                             1
#define PHY_ANALOG_TXRF_B2_TXRFSA3_RESERVED_3_LSB                                                             0
#define PHY_ANALOG_TXRF_B2_TXRFSA3_RESERVED_3_MASK                                                   0x00000003
#define PHY_ANALOG_TXRF_B2_TXRFSA3_RESERVED_3_GET(x)                                  (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_RESERVED_3_SET(x)                                  (((x) << 0) & 0x00000003)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D3CAS5G_MSB                                                                4
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D3CAS5G_LSB                                                                2
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D3CAS5G_MASK                                                      0x0000001c
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D3CAS5G_GET(x)                                     (((x) & 0x0000001c) >> 2)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D3CAS5G_SET(x)                                     (((x) << 2) & 0x0000001c)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST5G_AUX2_MSB                                                       7
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST5G_AUX2_LSB                                                       5
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST5G_AUX2_MASK                                             0x000000e0
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST5G_AUX2_GET(x)                            (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST5G_AUX2_SET(x)                            (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST5G_AUX1_MSB                                                      10
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST5G_AUX1_LSB                                                       8
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST5G_AUX1_MASK                                             0x00000700
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST5G_AUX1_GET(x)                            (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST5G_AUX1_SET(x)                            (((x) << 8) & 0x00000700)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_QAM_MSB                                                              13
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_QAM_LSB                                                              11
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_QAM_MASK                                                     0x00003800
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_QAM_GET(x)                                   (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_QAM_SET(x)                                   (((x) << 11) & 0x00003800)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_PSK_MSB                                                              16
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_PSK_LSB                                                              14
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_PSK_MASK                                                     0x0001c000
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_PSK_GET(x)                                   (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_PSK_SET(x)                                   (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_CCK_MSB                                                              19
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_CCK_LSB                                                              17
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_CCK_MASK                                                     0x000e0000
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_CCK_GET(x)                                   (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OB5G_CCK_SET(x)                                   (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D2B5G_MSB                                                                 22
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D2B5G_LSB                                                                 20
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D2B5G_MASK                                                        0x00700000
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D2B5G_GET(x)                                      (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D2B5G_SET(x)                                      (((x) << 20) & 0x00700000)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D3B5G_MSB                                                                 25
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D3B5G_LSB                                                                 23
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D3B5G_MASK                                                        0x03800000
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D3B5G_GET(x)                                      (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_D3B5G_SET(x)                                      (((x) << 23) & 0x03800000)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST2G_AUX2_MSB                                                      28
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST2G_AUX2_LSB                                                      26
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST2G_AUX2_MASK                                             0x1c000000
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST2G_AUX2_GET(x)                           (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST2G_AUX2_SET(x)                           (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST2G_AUX1_MSB                                                      31
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST2G_AUX1_LSB                                                      29
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST2G_AUX1_MASK                                             0xe0000000
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST2G_AUX1_GET(x)                           (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B2_TXRFSA3_OBDBOFFST2G_AUX1_SET(x)                           (((x) << 29) & 0xe0000000)

/* macros for txrf_b2_TXRFSA4 */
#define PHY_ANALOG_TXRF_B2_TXRFSA4_ADDRESS                                                           0x0000084c
#define PHY_ANALOG_TXRF_B2_TXRFSA4_OFFSET                                                            0x0000084c
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PWD_IC25SPARE_MSB                                                          2
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PWD_IC25SPARE_LSB                                                          0
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PWD_IC25SPARE_MASK                                                0x00000007
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PWD_IC25SPARE_GET(x)                               (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PWD_IC25SPARE_SET(x)                               (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PWD_IC25AIC_MSB                                                            5
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PWD_IC25AIC_LSB                                                            3
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PWD_IC25AIC_MASK                                                  0x00000038
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PWD_IC25AIC_GET(x)                                 (((x) & 0x00000038) >> 3)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PWD_IC25AIC_SET(x)                                 (((x) << 3) & 0x00000038)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_USEBTOB_WLANSR_MSB                                                         6
#define PHY_ANALOG_TXRF_B2_TXRFSA4_USEBTOB_WLANSR_LSB                                                         6
#define PHY_ANALOG_TXRF_B2_TXRFSA4_USEBTOB_WLANSR_MASK                                               0x00000040
#define PHY_ANALOG_TXRF_B2_TXRFSA4_USEBTOB_WLANSR_GET(x)                              (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_USEBTOB_WLANSR_SET(x)                              (((x) << 6) & 0x00000040)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PAFORCEDON_WLAN_MSB                                                        7
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PAFORCEDON_WLAN_LSB                                                        7
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PAFORCEDON_WLAN_MASK                                              0x00000080
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PAFORCEDON_WLAN_GET(x)                             (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_PAFORCEDON_WLAN_SET(x)                             (((x) << 7) & 0x00000080)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_BTOB_SOFTPD_WLAN_MSB                                                      10
#define PHY_ANALOG_TXRF_B2_TXRFSA4_BTOB_SOFTPD_WLAN_LSB                                                       8
#define PHY_ANALOG_TXRF_B2_TXRFSA4_BTOB_SOFTPD_WLAN_MASK                                             0x00000700
#define PHY_ANALOG_TXRF_B2_TXRFSA4_BTOB_SOFTPD_WLAN_GET(x)                            (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_BTOB_SOFTPD_WLAN_SET(x)                            (((x) << 8) & 0x00000700)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_BTOB_WLAN_MSB                                                             13
#define PHY_ANALOG_TXRF_B2_TXRFSA4_BTOB_WLAN_LSB                                                             11
#define PHY_ANALOG_TXRF_B2_TXRFSA4_BTOB_WLAN_MASK                                                    0x00003800
#define PHY_ANALOG_TXRF_B2_TXRFSA4_BTOB_WLAN_GET(x)                                  (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_BTOB_WLAN_SET(x)                                  (((x) << 11) & 0x00003800)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_AUX2_MSB                                                          16
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_AUX2_LSB                                                          14
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_AUX2_MASK                                                 0x0001c000
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_AUX2_GET(x)                               (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_AUX2_SET(x)                               (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_AUX1_MSB                                                          19
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_AUX1_LSB                                                          17
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_AUX1_MASK                                                 0x000e0000
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_AUX1_GET(x)                               (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_AUX1_SET(x)                               (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_MAIN_MSB                                                          22
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_MAIN_LSB                                                          20
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_MAIN_MASK                                                 0x00700000
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_MAIN_GET(x)                               (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D2CAS5G_MAIN_SET(x)                               (((x) << 20) & 0x00700000)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_AUX2_MSB                                                          25
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_AUX2_LSB                                                          23
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_AUX2_MASK                                                 0x03800000
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_AUX2_GET(x)                               (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_AUX2_SET(x)                               (((x) << 23) & 0x03800000)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_AUX1_MSB                                                          28
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_AUX1_LSB                                                          26
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_AUX1_MASK                                                 0x1c000000
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_AUX1_GET(x)                               (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_AUX1_SET(x)                               (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_MAIN_MSB                                                          31
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_MAIN_LSB                                                          29
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_MAIN_MASK                                                 0xe0000000
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_MAIN_GET(x)                               (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B2_TXRFSA4_D1CAS5G_MAIN_SET(x)                               (((x) << 29) & 0xe0000000)

/* macros for txrf_b2_TXRFSA5 */
#define PHY_ANALOG_TXRF_B2_TXRFSA5_ADDRESS                                                           0x00000850
#define PHY_ANALOG_TXRF_B2_TXRFSA5_OFFSET                                                            0x00000850
#define PHY_ANALOG_TXRF_B2_TXRFSA5_RESERVED7_1_MSB                                                           26
#define PHY_ANALOG_TXRF_B2_TXRFSA5_RESERVED7_1_LSB                                                            0
#define PHY_ANALOG_TXRF_B2_TXRFSA5_RESERVED7_1_MASK                                                  0x07ffffff
#define PHY_ANALOG_TXRF_B2_TXRFSA5_RESERVED7_1_GET(x)                                 (((x) & 0x07ffffff) >> 0)
#define PHY_ANALOG_TXRF_B2_TXRFSA5_RESERVED7_1_SET(x)                                 (((x) << 0) & 0x07ffffff)
#define PHY_ANALOG_TXRF_B2_TXRFSA5_CSTEER_EN_MSB                                                             27
#define PHY_ANALOG_TXRF_B2_TXRFSA5_CSTEER_EN_LSB                                                             27
#define PHY_ANALOG_TXRF_B2_TXRFSA5_CSTEER_EN_MASK                                                    0x08000000
#define PHY_ANALOG_TXRF_B2_TXRFSA5_CSTEER_EN_GET(x)                                  (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_TXRF_B2_TXRFSA5_CSTEER_EN_SET(x)                                  (((x) << 27) & 0x08000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA5_PWDAICVGAQ_LS_MSB                                                         28
#define PHY_ANALOG_TXRF_B2_TXRFSA5_PWDAICVGAQ_LS_LSB                                                         28
#define PHY_ANALOG_TXRF_B2_TXRFSA5_PWDAICVGAQ_LS_MASK                                                0x10000000
#define PHY_ANALOG_TXRF_B2_TXRFSA5_PWDAICVGAQ_LS_GET(x)                              (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_TXRF_B2_TXRFSA5_PWDAICVGAQ_LS_SET(x)                              (((x) << 28) & 0x10000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA5_PWDAICVGAI_LS_MSB                                                         29
#define PHY_ANALOG_TXRF_B2_TXRFSA5_PWDAICVGAI_LS_LSB                                                         29
#define PHY_ANALOG_TXRF_B2_TXRFSA5_PWDAICVGAI_LS_MASK                                                0x20000000
#define PHY_ANALOG_TXRF_B2_TXRFSA5_PWDAICVGAI_LS_GET(x)                              (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_TXRF_B2_TXRFSA5_PWDAICVGAI_LS_SET(x)                              (((x) << 29) & 0x20000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA5_LOCAL_AICPWD_MSB                                                          30
#define PHY_ANALOG_TXRF_B2_TXRFSA5_LOCAL_AICPWD_LSB                                                          30
#define PHY_ANALOG_TXRF_B2_TXRFSA5_LOCAL_AICPWD_MASK                                                 0x40000000
#define PHY_ANALOG_TXRF_B2_TXRFSA5_LOCAL_AICPWD_GET(x)                               (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_TXRF_B2_TXRFSA5_LOCAL_AICPWD_SET(x)                               (((x) << 30) & 0x40000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA5_AICSTBY_ENABLE_MSB                                                        31
#define PHY_ANALOG_TXRF_B2_TXRFSA5_AICSTBY_ENABLE_LSB                                                        31
#define PHY_ANALOG_TXRF_B2_TXRFSA5_AICSTBY_ENABLE_MASK                                               0x80000000
#define PHY_ANALOG_TXRF_B2_TXRFSA5_AICSTBY_ENABLE_GET(x)                             (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TXRF_B2_TXRFSA5_AICSTBY_ENABLE_SET(x)                             (((x) << 31) & 0x80000000)

/* macros for txrf_b2_TXRFSA6 */
#define PHY_ANALOG_TXRF_B2_TXRFSA6_ADDRESS                                                           0x00000854
#define PHY_ANALOG_TXRF_B2_TXRFSA6_OFFSET                                                            0x00000854
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RESERVED_5_MSB                                                             2
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RESERVED_5_LSB                                                             0
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RESERVED_5_MASK                                                   0x00000007
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RESERVED_5_GET(x)                                  (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RESERVED_5_SET(x)                                  (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDOUT5G_3CALTX_MSB                                                         3
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDOUT5G_3CALTX_LSB                                                         3
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDOUT5G_3CALTX_MASK                                               0x00000008
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDOUT5G_3CALTX_GET(x)                              (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDOUT5G_3CALTX_SET(x)                              (((x) << 3) & 0x00000008)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_D3B5GCALTX_MSB                                                             6
#define PHY_ANALOG_TXRF_B2_TXRFSA6_D3B5GCALTX_LSB                                                             4
#define PHY_ANALOG_TXRF_B2_TXRFSA6_D3B5GCALTX_MASK                                                   0x00000070
#define PHY_ANALOG_TXRF_B2_TXRFSA6_D3B5GCALTX_GET(x)                                  (((x) & 0x00000070) >> 4)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_D3B5GCALTX_SET(x)                                  (((x) << 4) & 0x00000070)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PADRVGN2GCALTX_MSB                                                        13
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PADRVGN2GCALTX_LSB                                                         7
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PADRVGN2GCALTX_MASK                                               0x00003f80
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PADRVGN2GCALTX_GET(x)                              (((x) & 0x00003f80) >> 7)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PADRVGN2GCALTX_SET(x)                              (((x) << 7) & 0x00003f80)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_DB2GCALTX_MSB                                                             16
#define PHY_ANALOG_TXRF_B2_TXRFSA6_DB2GCALTX_LSB                                                             14
#define PHY_ANALOG_TXRF_B2_TXRFSA6_DB2GCALTX_MASK                                                    0x0001c000
#define PHY_ANALOG_TXRF_B2_TXRFSA6_DB2GCALTX_GET(x)                                  (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_DB2GCALTX_SET(x)                                  (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CALTXSHIFT_MSB                                                            17
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CALTXSHIFT_LSB                                                            17
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CALTXSHIFT_MASK                                                   0x00020000
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CALTXSHIFT_GET(x)                                 (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CALTXSHIFT_SET(x)                                 (((x) << 17) & 0x00020000)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CALTXSHIFTOVR_MSB                                                         18
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CALTXSHIFTOVR_LSB                                                         18
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CALTXSHIFTOVR_MASK                                                0x00040000
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CALTXSHIFTOVR_GET(x)                              (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CALTXSHIFTOVR_SET(x)                              (((x) << 18) & 0x00040000)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RDIV5G_MSB                                                                20
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RDIV5G_LSB                                                                19
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RDIV5G_MASK                                                       0x00180000
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RDIV5G_GET(x)                                     (((x) & 0x00180000) >> 19)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RDIV5G_SET(x)                                     (((x) << 19) & 0x00180000)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CAPDIV5G_MSB                                                              23
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CAPDIV5G_LSB                                                              21
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CAPDIV5G_MASK                                                     0x00e00000
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CAPDIV5G_GET(x)                                   (((x) & 0x00e00000) >> 21)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CAPDIV5G_SET(x)                                   (((x) << 21) & 0x00e00000)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDPREDIST5G_MSB                                                           24
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDPREDIST5G_LSB                                                           24
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDPREDIST5G_MASK                                                  0x01000000
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDPREDIST5G_GET(x)                                (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDPREDIST5G_SET(x)                                (((x) << 24) & 0x01000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RDIV2G_MSB                                                                26
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RDIV2G_LSB                                                                25
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RDIV2G_MASK                                                       0x06000000
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RDIV2G_GET(x)                                     (((x) & 0x06000000) >> 25)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_RDIV2G_SET(x)                                     (((x) << 25) & 0x06000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CAPDIV2G_PREDIST_MSB                                                      30
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CAPDIV2G_PREDIST_LSB                                                      27
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CAPDIV2G_PREDIST_MASK                                             0x78000000
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CAPDIV2G_PREDIST_GET(x)                           (((x) & 0x78000000) >> 27)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_CAPDIV2G_PREDIST_SET(x)                           (((x) << 27) & 0x78000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDPREDIST2G_MSB                                                           31
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDPREDIST2G_LSB                                                           31
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDPREDIST2G_MASK                                                  0x80000000
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDPREDIST2G_GET(x)                                (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TXRF_B2_TXRFSA6_PDPREDIST2G_SET(x)                                (((x) << 31) & 0x80000000)

/* macros for txrf_b2_TXRFSA7 */
#define PHY_ANALOG_TXRF_B2_TXRFSA7_ADDRESS                                                           0x00000858
#define PHY_ANALOG_TXRF_B2_TXRFSA7_OFFSET                                                            0x00000858
#define PHY_ANALOG_TXRF_B2_TXRFSA7_SHORTBIASRES_DIV2GTX_MSB                                                   0
#define PHY_ANALOG_TXRF_B2_TXRFSA7_SHORTBIASRES_DIV2GTX_LSB                                                   0
#define PHY_ANALOG_TXRF_B2_TXRFSA7_SHORTBIASRES_DIV2GTX_MASK                                         0x00000001
#define PHY_ANALOG_TXRF_B2_TXRFSA7_SHORTBIASRES_DIV2GTX_GET(x)                        (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_SHORTBIASRES_DIV2GTX_SET(x)                        (((x) << 0) & 0x00000001)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_OFFST_AUX2_M2_21_MSB                                                       2
#define PHY_ANALOG_TXRF_B2_TXRFSA7_OFFST_AUX2_M2_21_LSB                                                       1
#define PHY_ANALOG_TXRF_B2_TXRFSA7_OFFST_AUX2_M2_21_MASK                                             0x00000006
#define PHY_ANALOG_TXRF_B2_TXRFSA7_OFFST_AUX2_M2_21_GET(x)                            (((x) & 0x00000006) >> 1)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_OFFST_AUX2_M2_21_SET(x)                            (((x) << 1) & 0x00000006)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_SHORTBIASRES_DIV5GTX_MSB                                                   3
#define PHY_ANALOG_TXRF_B2_TXRFSA7_SHORTBIASRES_DIV5GTX_LSB                                                   3
#define PHY_ANALOG_TXRF_B2_TXRFSA7_SHORTBIASRES_DIV5GTX_MASK                                         0x00000008
#define PHY_ANALOG_TXRF_B2_TXRFSA7_SHORTBIASRES_DIV5GTX_GET(x)                        (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_SHORTBIASRES_DIV5GTX_SET(x)                        (((x) << 3) & 0x00000008)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_AICCAPDIVMASKING_B_MSB                                                     4
#define PHY_ANALOG_TXRF_B2_TXRFSA7_AICCAPDIVMASKING_B_LSB                                                     4
#define PHY_ANALOG_TXRF_B2_TXRFSA7_AICCAPDIVMASKING_B_MASK                                           0x00000010
#define PHY_ANALOG_TXRF_B2_TXRFSA7_AICCAPDIVMASKING_B_GET(x)                          (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_AICCAPDIVMASKING_B_SET(x)                          (((x) << 4) & 0x00000010)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXDIV5G_MSB                                                       7
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXDIV5G_LSB                                                       5
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXDIV5G_MASK                                             0x000000e0
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXDIV5G_GET(x)                            (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXDIV5G_SET(x)                            (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWDWLAN_IR25PA2G_MSB                                                      10
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWDWLAN_IR25PA2G_LSB                                                       8
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWDWLAN_IR25PA2G_MASK                                             0x00000700
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWDWLAN_IR25PA2G_GET(x)                            (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWDWLAN_IR25PA2G_SET(x)                            (((x) << 8) & 0x00000700)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXBIAS2G_MSB                                                     13
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXBIAS2G_LSB                                                     11
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXBIAS2G_MASK                                            0x00003800
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXBIAS2G_GET(x)                          (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXBIAS2G_SET(x)                          (((x) << 11) & 0x00003800)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXDIV2G_MSB                                                      16
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXDIV2G_LSB                                                      14
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXDIV2G_MASK                                             0x0001c000
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXDIV2G_GET(x)                           (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25MIXDIV2G_SET(x)                           (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWDWLAN_IC25PABT_MSB                                                      19
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWDWLAN_IC25PABT_LSB                                                      17
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWDWLAN_IC25PABT_MASK                                             0x000e0000
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWDWLAN_IC25PABT_GET(x)                           (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWDWLAN_IC25PABT_SET(x)                           (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IC25TEMPSEN_MSB                                                       22
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IC25TEMPSEN_LSB                                                       20
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IC25TEMPSEN_MASK                                              0x00700000
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IC25TEMPSEN_GET(x)                            (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IC25TEMPSEN_SET(x)                            (((x) << 20) & 0x00700000)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25PA5G2_MSB                                                         25
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25PA5G2_LSB                                                         23
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25PA5G2_MASK                                                0x03800000
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25PA5G2_GET(x)                              (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25PA5G2_SET(x)                              (((x) << 23) & 0x03800000)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25PA5G1_MSB                                                         28
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25PA5G1_LSB                                                         26
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25PA5G1_MASK                                                0x1c000000
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25PA5G1_GET(x)                              (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IR25PA5G1_SET(x)                              (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IC25MIXBUF5G_MSB                                                      31
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IC25MIXBUF5G_LSB                                                      29
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IC25MIXBUF5G_MASK                                             0xe0000000
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IC25MIXBUF5G_GET(x)                           (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B2_TXRFSA7_PWD_IC25MIXBUF5G_SET(x)                           (((x) << 29) & 0xe0000000)

/* macros for txrf_b2_TXRFSA8 */
#define PHY_ANALOG_TXRF_B2_TXRFSA8_ADDRESS                                                           0x0000085c
#define PHY_ANALOG_TXRF_B2_TXRFSA8_OFFSET                                                            0x0000085c
#define PHY_ANALOG_TXRF_B2_TXRFSA8_RESERVED6_2_MSB                                                            4
#define PHY_ANALOG_TXRF_B2_TXRFSA8_RESERVED6_2_LSB                                                            0
#define PHY_ANALOG_TXRF_B2_TXRFSA8_RESERVED6_2_MASK                                                  0x0000001f
#define PHY_ANALOG_TXRF_B2_TXRFSA8_RESERVED6_2_GET(x)                                 (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_SHSHOBDB5G_MSB                                                             5
#define PHY_ANALOG_TXRF_B2_TXRFSA8_SHSHOBDB5G_LSB                                                             5
#define PHY_ANALOG_TXRF_B2_TXRFSA8_SHSHOBDB5G_MASK                                                   0x00000020
#define PHY_ANALOG_TXRF_B2_TXRFSA8_SHSHOBDB5G_GET(x)                                  (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_SHSHOBDB5G_SET(x)                                  (((x) << 5) & 0x00000020)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_SHSHOBDB2G_MSB                                                             6
#define PHY_ANALOG_TXRF_B2_TXRFSA8_SHSHOBDB2G_LSB                                                             6
#define PHY_ANALOG_TXRF_B2_TXRFSA8_SHSHOBDB2G_MASK                                                   0x00000040
#define PHY_ANALOG_TXRF_B2_TXRFSA8_SHSHOBDB2G_GET(x)                                  (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_SHSHOBDB2G_SET(x)                                  (((x) << 6) & 0x00000040)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IRSPARE_MSB                                                            9
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IRSPARE_LSB                                                            7
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IRSPARE_MASK                                                  0x00000380
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IRSPARE_GET(x)                                 (((x) & 0x00000380) >> 7)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IRSPARE_SET(x)                                 (((x) << 7) & 0x00000380)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IR25TEMPSEN_MSB                                                       12
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IR25TEMPSEN_LSB                                                       10
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IR25TEMPSEN_MASK                                              0x00001c00
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IR25TEMPSEN_GET(x)                            (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IR25TEMPSEN_SET(x)                            (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_ICSEL_PA5G_MSB                                                   16
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_ICSEL_PA5G_LSB                                                   13
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_ICSEL_PA5G_MASK                                          0x0001e000
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_ICSEL_PA5G_GET(x)                        (((x) & 0x0001e000) >> 13)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_ICSEL_PA5G_SET(x)                        (((x) << 13) & 0x0001e000)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_IGSEL_PA5G_MSB                                                   20
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_IGSEL_PA5G_LSB                                                   17
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_IGSEL_PA5G_MASK                                          0x001e0000
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_IGSEL_PA5G_GET(x)                        (((x) & 0x001e0000) >> 17)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_IGSEL_PA5G_SET(x)                        (((x) << 17) & 0x001e0000)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_ICSEL_PA2G_MSB                                                   24
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_ICSEL_PA2G_LSB                                                   21
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_ICSEL_PA2G_MASK                                          0x01e00000
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_ICSEL_PA2G_GET(x)                        (((x) & 0x01e00000) >> 21)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_ICSEL_PA2G_SET(x)                        (((x) << 21) & 0x01e00000)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_IGSEL_PA2G_MSB                                                   28
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_IGSEL_PA2G_LSB                                                   25
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_IGSEL_PA2G_MASK                                          0x1e000000
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_IGSEL_PA2G_GET(x)                        (((x) & 0x1e000000) >> 25)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_BIAS_CGM_IGSEL_PA2G_SET(x)                        (((x) << 25) & 0x1e000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IR25MIXBIAS5G_MSB                                                     31
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IR25MIXBIAS5G_LSB                                                     29
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IR25MIXBIAS5G_MASK                                            0xe0000000
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IR25MIXBIAS5G_GET(x)                          (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B2_TXRFSA8_PWD_IR25MIXBIAS5G_SET(x)                          (((x) << 29) & 0xe0000000)

/* macros for txrf_b2_TXRFSA9 */
#define PHY_ANALOG_TXRF_B2_TXRFSA9_ADDRESS                                                           0x00000860
#define PHY_ANALOG_TXRF_B2_TXRFSA9_OFFSET                                                            0x00000860
#define PHY_ANALOG_TXRF_B2_TXRFSA9_RESERVED7_MSB                                                              7
#define PHY_ANALOG_TXRF_B2_TXRFSA9_RESERVED7_LSB                                                              0
#define PHY_ANALOG_TXRF_B2_TXRFSA9_RESERVED7_MASK                                                    0x000000ff
#define PHY_ANALOG_TXRF_B2_TXRFSA9_RESERVED7_GET(x)                                   (((x) & 0x000000ff) >> 0)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_RESERVED7_SET(x)                                   (((x) << 0) & 0x000000ff)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_ATBSEL5G_MSB                                                              11
#define PHY_ANALOG_TXRF_B2_TXRFSA9_ATBSEL5G_LSB                                                               8
#define PHY_ANALOG_TXRF_B2_TXRFSA9_ATBSEL5G_MASK                                                     0x00000f00
#define PHY_ANALOG_TXRF_B2_TXRFSA9_ATBSEL5G_GET(x)                                    (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_ATBSEL5G_SET(x)                                    (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_ATBSEL2G_MSB                                                              15
#define PHY_ANALOG_TXRF_B2_TXRFSA9_ATBSEL2G_LSB                                                              12
#define PHY_ANALOG_TXRF_B2_TXRFSA9_ATBSEL2G_MASK                                                     0x0000f000
#define PHY_ANALOG_TXRF_B2_TXRFSA9_ATBSEL2G_GET(x)                                   (((x) & 0x0000f000) >> 12)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_ATBSEL2G_SET(x)                                   (((x) << 12) & 0x0000f000)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_11_MSB                                                     18
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_11_LSB                                                     16
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_11_MASK                                            0x00070000
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_11_GET(x)                          (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_11_SET(x)                          (((x) << 16) & 0x00070000)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_10_MSB                                                     21
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_10_LSB                                                     19
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_10_MASK                                            0x00380000
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_10_GET(x)                          (((x) & 0x00380000) >> 19)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_10_SET(x)                          (((x) << 19) & 0x00380000)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_01_MSB                                                     24
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_01_LSB                                                     22
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_01_MASK                                            0x01c00000
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_01_GET(x)                          (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_CAP_SWTBL_01_SET(x)                          (((x) << 22) & 0x01c00000)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_OFFST_AUX2_M1_MSB                                                         27
#define PHY_ANALOG_TXRF_B2_TXRFSA9_OFFST_AUX2_M1_LSB                                                         25
#define PHY_ANALOG_TXRF_B2_TXRFSA9_OFFST_AUX2_M1_MASK                                                0x0e000000
#define PHY_ANALOG_TXRF_B2_TXRFSA9_OFFST_AUX2_M1_GET(x)                              (((x) & 0x0e000000) >> 25)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_OFFST_AUX2_M1_SET(x)                              (((x) << 25) & 0x0e000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_OFFST_AUX2_M2_0_MSB                                                       28
#define PHY_ANALOG_TXRF_B2_TXRFSA9_OFFST_AUX2_M2_0_LSB                                                       28
#define PHY_ANALOG_TXRF_B2_TXRFSA9_OFFST_AUX2_M2_0_MASK                                              0x10000000
#define PHY_ANALOG_TXRF_B2_TXRFSA9_OFFST_AUX2_M2_0_GET(x)                            (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_OFFST_AUX2_M2_0_SET(x)                            (((x) << 28) & 0x10000000)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_IND_SWTBL_MSB                                                        31
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_IND_SWTBL_LSB                                                        29
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_IND_SWTBL_MASK                                               0xe0000000
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_IND_SWTBL_GET(x)                             (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TXRF_B2_TXRFSA9_PA5G_IND_SWTBL_SET(x)                             (((x) << 29) & 0xe0000000)

/* macros for rxtx_b2_RXTX1 */
#define PHY_ANALOG_RXTX_B2_RXTX1_ADDRESS                                                             0x00000900
#define PHY_ANALOG_RXTX_B2_RXTX1_OFFSET                                                              0x00000900
#define PHY_ANALOG_RXTX_B2_RXTX1_RESERVED_MSB                                                                 4
#define PHY_ANALOG_RXTX_B2_RXTX1_RESERVED_LSB                                                                 0
#define PHY_ANALOG_RXTX_B2_RXTX1_RESERVED_MASK                                                       0x0000001f
#define PHY_ANALOG_RXTX_B2_RXTX1_RESERVED_GET(x)                                      (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_RXTX_B2_RXTX1_RESERVED_SET(x)                                      (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_RXTX_B2_RXTX1_MXRGAIN_MSB                                                                  6
#define PHY_ANALOG_RXTX_B2_RXTX1_MXRGAIN_LSB                                                                  5
#define PHY_ANALOG_RXTX_B2_RXTX1_MXRGAIN_MASK                                                        0x00000060
#define PHY_ANALOG_RXTX_B2_RXTX1_MXRGAIN_GET(x)                                       (((x) & 0x00000060) >> 5)
#define PHY_ANALOG_RXTX_B2_RXTX1_MXRGAIN_SET(x)                                       (((x) << 5) & 0x00000060)
#define PHY_ANALOG_RXTX_B2_RXTX1_VGAGAIN_MSB                                                                  9
#define PHY_ANALOG_RXTX_B2_RXTX1_VGAGAIN_LSB                                                                  7
#define PHY_ANALOG_RXTX_B2_RXTX1_VGAGAIN_MASK                                                        0x00000380
#define PHY_ANALOG_RXTX_B2_RXTX1_VGAGAIN_GET(x)                                       (((x) & 0x00000380) >> 7)
#define PHY_ANALOG_RXTX_B2_RXTX1_VGAGAIN_SET(x)                                       (((x) << 7) & 0x00000380)
#define PHY_ANALOG_RXTX_B2_RXTX1_LNAGAIN_MSB                                                                 12
#define PHY_ANALOG_RXTX_B2_RXTX1_LNAGAIN_LSB                                                                 10
#define PHY_ANALOG_RXTX_B2_RXTX1_LNAGAIN_MASK                                                        0x00001c00
#define PHY_ANALOG_RXTX_B2_RXTX1_LNAGAIN_GET(x)                                      (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_RXTX_B2_RXTX1_LNAGAIN_SET(x)                                      (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_RXTX_B2_RXTX1_MANRXGAIN_MSB                                                               13
#define PHY_ANALOG_RXTX_B2_RXTX1_MANRXGAIN_LSB                                                               13
#define PHY_ANALOG_RXTX_B2_RXTX1_MANRXGAIN_MASK                                                      0x00002000
#define PHY_ANALOG_RXTX_B2_RXTX1_MANRXGAIN_GET(x)                                    (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXTX_B2_RXTX1_MANRXGAIN_SET(x)                                    (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXTX_B2_RXTX1_AGC_DBDAC_MSB                                                               17
#define PHY_ANALOG_RXTX_B2_RXTX1_AGC_DBDAC_LSB                                                               14
#define PHY_ANALOG_RXTX_B2_RXTX1_AGC_DBDAC_MASK                                                      0x0003c000
#define PHY_ANALOG_RXTX_B2_RXTX1_AGC_DBDAC_GET(x)                                    (((x) & 0x0003c000) >> 14)
#define PHY_ANALOG_RXTX_B2_RXTX1_AGC_DBDAC_SET(x)                                    (((x) << 14) & 0x0003c000)
#define PHY_ANALOG_RXTX_B2_RXTX1_OVR_AGC_DBDAC_MSB                                                           18
#define PHY_ANALOG_RXTX_B2_RXTX1_OVR_AGC_DBDAC_LSB                                                           18
#define PHY_ANALOG_RXTX_B2_RXTX1_OVR_AGC_DBDAC_MASK                                                  0x00040000
#define PHY_ANALOG_RXTX_B2_RXTX1_OVR_AGC_DBDAC_GET(x)                                (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_RXTX_B2_RXTX1_OVR_AGC_DBDAC_SET(x)                                (((x) << 18) & 0x00040000)
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRVHALFGN2G_MSB                                                           19
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRVHALFGN2G_LSB                                                           19
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRVHALFGN2G_MASK                                                  0x00080000
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRVHALFGN2G_GET(x)                                (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRVHALFGN2G_SET(x)                                (((x) << 19) & 0x00080000)
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV2GN2G_MSB                                                              23
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV2GN2G_LSB                                                              20
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV2GN2G_MASK                                                     0x00f00000
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV2GN2G_GET(x)                                   (((x) & 0x00f00000) >> 20)
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV2GN2G_SET(x)                                   (((x) << 20) & 0x00f00000)
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV2GN5G_MSB                                                              26
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV2GN5G_LSB                                                              24
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV2GN5G_MASK                                                     0x07000000
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV2GN5G_GET(x)                                   (((x) & 0x07000000) >> 24)
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV2GN5G_SET(x)                                   (((x) << 24) & 0x07000000)
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV3GN5G_MSB                                                              30
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV3GN5G_LSB                                                              27
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV3GN5G_MASK                                                     0x78000000
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV3GN5G_GET(x)                                   (((x) & 0x78000000) >> 27)
#define PHY_ANALOG_RXTX_B2_RXTX1_PADRV3GN5G_SET(x)                                   (((x) << 27) & 0x78000000)
#define PHY_ANALOG_RXTX_B2_RXTX1_MANTXGAIN_MSB                                                               31
#define PHY_ANALOG_RXTX_B2_RXTX1_MANTXGAIN_LSB                                                               31
#define PHY_ANALOG_RXTX_B2_RXTX1_MANTXGAIN_MASK                                                      0x80000000
#define PHY_ANALOG_RXTX_B2_RXTX1_MANTXGAIN_GET(x)                                    (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXTX_B2_RXTX1_MANTXGAIN_SET(x)                                    (((x) << 31) & 0x80000000)

/* macros for rxtx_b2_RXTX2 */
#define PHY_ANALOG_RXTX_B2_RXTX2_ADDRESS                                                             0x00000904
#define PHY_ANALOG_RXTX_B2_RXTX2_OFFSET                                                              0x00000904
#define PHY_ANALOG_RXTX_B2_RXTX2_RESERVED_MSB                                                                 0
#define PHY_ANALOG_RXTX_B2_RXTX2_RESERVED_LSB                                                                 0
#define PHY_ANALOG_RXTX_B2_RXTX2_RESERVED_MASK                                                       0x00000001
#define PHY_ANALOG_RXTX_B2_RXTX2_RESERVED_GET(x)                                      (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RXTX_B2_RXTX2_RESERVED_SET(x)                                      (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RXTX_B2_RXTX2_LOFORCEDON_MSB                                                               1
#define PHY_ANALOG_RXTX_B2_RXTX2_LOFORCEDON_LSB                                                               1
#define PHY_ANALOG_RXTX_B2_RXTX2_LOFORCEDON_MASK                                                     0x00000002
#define PHY_ANALOG_RXTX_B2_RXTX2_LOFORCEDON_GET(x)                                    (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_RXTX_B2_RXTX2_LOFORCEDON_SET(x)                                    (((x) << 1) & 0x00000002)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALRESIDUE_MSB                                                               2
#define PHY_ANALOG_RXTX_B2_RXTX2_CALRESIDUE_LSB                                                               2
#define PHY_ANALOG_RXTX_B2_RXTX2_CALRESIDUE_MASK                                                     0x00000004
#define PHY_ANALOG_RXTX_B2_RXTX2_CALRESIDUE_GET(x)                                    (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALRESIDUE_SET(x)                                    (((x) << 2) & 0x00000004)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALRESIDUE_OVR_MSB                                                           3
#define PHY_ANALOG_RXTX_B2_RXTX2_CALRESIDUE_OVR_LSB                                                           3
#define PHY_ANALOG_RXTX_B2_RXTX2_CALRESIDUE_OVR_MASK                                                 0x00000008
#define PHY_ANALOG_RXTX_B2_RXTX2_CALRESIDUE_OVR_GET(x)                                (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALRESIDUE_OVR_SET(x)                                (((x) << 3) & 0x00000008)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALFC_MSB                                                                    4
#define PHY_ANALOG_RXTX_B2_RXTX2_CALFC_LSB                                                                    4
#define PHY_ANALOG_RXTX_B2_RXTX2_CALFC_MASK                                                          0x00000010
#define PHY_ANALOG_RXTX_B2_RXTX2_CALFC_GET(x)                                         (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALFC_SET(x)                                         (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALFC_OVR_MSB                                                                5
#define PHY_ANALOG_RXTX_B2_RXTX2_CALFC_OVR_LSB                                                                5
#define PHY_ANALOG_RXTX_B2_RXTX2_CALFC_OVR_MASK                                                      0x00000020
#define PHY_ANALOG_RXTX_B2_RXTX2_CALFC_OVR_GET(x)                                     (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALFC_OVR_SET(x)                                     (((x) << 5) & 0x00000020)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTX_MSB                                                                    6
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTX_LSB                                                                    6
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTX_MASK                                                          0x00000040
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTX_GET(x)                                         (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTX_SET(x)                                         (((x) << 6) & 0x00000040)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTX_OVR_MSB                                                                7
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTX_OVR_LSB                                                                7
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTX_OVR_MASK                                                      0x00000080
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTX_OVR_GET(x)                                     (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTX_OVR_SET(x)                                     (((x) << 7) & 0x00000080)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTXSHIFT_MSB                                                               8
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTXSHIFT_LSB                                                               8
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTXSHIFT_MASK                                                     0x00000100
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTXSHIFT_GET(x)                                    (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTXSHIFT_SET(x)                                    (((x) << 8) & 0x00000100)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTXSHIFT_OVR_MSB                                                           9
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTXSHIFT_OVR_LSB                                                           9
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTXSHIFT_OVR_MASK                                                 0x00000200
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTXSHIFT_OVR_GET(x)                                (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALTXSHIFT_OVR_SET(x)                                (((x) << 9) & 0x00000200)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALPA_MSB                                                                   10
#define PHY_ANALOG_RXTX_B2_RXTX2_CALPA_LSB                                                                   10
#define PHY_ANALOG_RXTX_B2_RXTX2_CALPA_MASK                                                          0x00000400
#define PHY_ANALOG_RXTX_B2_RXTX2_CALPA_GET(x)                                        (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALPA_SET(x)                                        (((x) << 10) & 0x00000400)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALPA_OVR_MSB                                                               11
#define PHY_ANALOG_RXTX_B2_RXTX2_CALPA_OVR_LSB                                                               11
#define PHY_ANALOG_RXTX_B2_RXTX2_CALPA_OVR_MASK                                                      0x00000800
#define PHY_ANALOG_RXTX_B2_RXTX2_CALPA_OVR_GET(x)                                    (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_RXTX_B2_RXTX2_CALPA_OVR_SET(x)                                    (((x) << 11) & 0x00000800)
#define PHY_ANALOG_RXTX_B2_RXTX2_BMODE_MSB                                                                   12
#define PHY_ANALOG_RXTX_B2_RXTX2_BMODE_LSB                                                                   12
#define PHY_ANALOG_RXTX_B2_RXTX2_BMODE_MASK                                                          0x00001000
#define PHY_ANALOG_RXTX_B2_RXTX2_BMODE_GET(x)                                        (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_RXTX_B2_RXTX2_BMODE_SET(x)                                        (((x) << 12) & 0x00001000)
#define PHY_ANALOG_RXTX_B2_RXTX2_BMODE_OVR_MSB                                                               13
#define PHY_ANALOG_RXTX_B2_RXTX2_BMODE_OVR_LSB                                                               13
#define PHY_ANALOG_RXTX_B2_RXTX2_BMODE_OVR_MASK                                                      0x00002000
#define PHY_ANALOG_RXTX_B2_RXTX2_BMODE_OVR_GET(x)                                    (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXTX_B2_RXTX2_BMODE_OVR_SET(x)                                    (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXTX_B2_RXTX2_SYNTHON_MSB                                                                 14
#define PHY_ANALOG_RXTX_B2_RXTX2_SYNTHON_LSB                                                                 14
#define PHY_ANALOG_RXTX_B2_RXTX2_SYNTHON_MASK                                                        0x00004000
#define PHY_ANALOG_RXTX_B2_RXTX2_SYNTHON_GET(x)                                      (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RXTX_B2_RXTX2_SYNTHON_SET(x)                                      (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RXTX_B2_RXTX2_SYNTHON_OVR_MSB                                                             15
#define PHY_ANALOG_RXTX_B2_RXTX2_SYNTHON_OVR_LSB                                                             15
#define PHY_ANALOG_RXTX_B2_RXTX2_SYNTHON_OVR_MASK                                                    0x00008000
#define PHY_ANALOG_RXTX_B2_RXTX2_SYNTHON_OVR_GET(x)                                  (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RXTX_B2_RXTX2_SYNTHON_OVR_SET(x)                                  (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RXTX_B2_RXTX2_BW_ST_MSB                                                                   18
#define PHY_ANALOG_RXTX_B2_RXTX2_BW_ST_LSB                                                                   16
#define PHY_ANALOG_RXTX_B2_RXTX2_BW_ST_MASK                                                          0x00070000
#define PHY_ANALOG_RXTX_B2_RXTX2_BW_ST_GET(x)                                        (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RXTX_B2_RXTX2_BW_ST_SET(x)                                        (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RXTX_B2_RXTX2_BW_ST_OVR_MSB                                                               19
#define PHY_ANALOG_RXTX_B2_RXTX2_BW_ST_OVR_LSB                                                               19
#define PHY_ANALOG_RXTX_B2_RXTX2_BW_ST_OVR_MASK                                                      0x00080000
#define PHY_ANALOG_RXTX_B2_RXTX2_BW_ST_OVR_GET(x)                                    (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_RXTX_B2_RXTX2_BW_ST_OVR_SET(x)                                    (((x) << 19) & 0x00080000)
#define PHY_ANALOG_RXTX_B2_RXTX2_TXON_MSB                                                                    20
#define PHY_ANALOG_RXTX_B2_RXTX2_TXON_LSB                                                                    20
#define PHY_ANALOG_RXTX_B2_RXTX2_TXON_MASK                                                           0x00100000
#define PHY_ANALOG_RXTX_B2_RXTX2_TXON_GET(x)                                         (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_RXTX_B2_RXTX2_TXON_SET(x)                                         (((x) << 20) & 0x00100000)
#define PHY_ANALOG_RXTX_B2_RXTX2_TXON_OVR_MSB                                                                21
#define PHY_ANALOG_RXTX_B2_RXTX2_TXON_OVR_LSB                                                                21
#define PHY_ANALOG_RXTX_B2_RXTX2_TXON_OVR_MASK                                                       0x00200000
#define PHY_ANALOG_RXTX_B2_RXTX2_TXON_OVR_GET(x)                                     (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_RXTX_B2_RXTX2_TXON_OVR_SET(x)                                     (((x) << 21) & 0x00200000)
#define PHY_ANALOG_RXTX_B2_RXTX2_PAON_MSB                                                                    22
#define PHY_ANALOG_RXTX_B2_RXTX2_PAON_LSB                                                                    22
#define PHY_ANALOG_RXTX_B2_RXTX2_PAON_MASK                                                           0x00400000
#define PHY_ANALOG_RXTX_B2_RXTX2_PAON_GET(x)                                         (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_RXTX_B2_RXTX2_PAON_SET(x)                                         (((x) << 22) & 0x00400000)
#define PHY_ANALOG_RXTX_B2_RXTX2_PAON_OVR_MSB                                                                23
#define PHY_ANALOG_RXTX_B2_RXTX2_PAON_OVR_LSB                                                                23
#define PHY_ANALOG_RXTX_B2_RXTX2_PAON_OVR_MASK                                                       0x00800000
#define PHY_ANALOG_RXTX_B2_RXTX2_PAON_OVR_GET(x)                                     (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_RXTX_B2_RXTX2_PAON_OVR_SET(x)                                     (((x) << 23) & 0x00800000)
#define PHY_ANALOG_RXTX_B2_RXTX2_RXON_MSB                                                                    24
#define PHY_ANALOG_RXTX_B2_RXTX2_RXON_LSB                                                                    24
#define PHY_ANALOG_RXTX_B2_RXTX2_RXON_MASK                                                           0x01000000
#define PHY_ANALOG_RXTX_B2_RXTX2_RXON_GET(x)                                         (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_RXTX_B2_RXTX2_RXON_SET(x)                                         (((x) << 24) & 0x01000000)
#define PHY_ANALOG_RXTX_B2_RXTX2_RXON_OVR_MSB                                                                25
#define PHY_ANALOG_RXTX_B2_RXTX2_RXON_OVR_LSB                                                                25
#define PHY_ANALOG_RXTX_B2_RXTX2_RXON_OVR_MASK                                                       0x02000000
#define PHY_ANALOG_RXTX_B2_RXTX2_RXON_OVR_GET(x)                                     (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_RXTX_B2_RXTX2_RXON_OVR_SET(x)                                     (((x) << 25) & 0x02000000)
#define PHY_ANALOG_RXTX_B2_RXTX2_TXMOD_MSB                                                                   28
#define PHY_ANALOG_RXTX_B2_RXTX2_TXMOD_LSB                                                                   26
#define PHY_ANALOG_RXTX_B2_RXTX2_TXMOD_MASK                                                          0x1c000000
#define PHY_ANALOG_RXTX_B2_RXTX2_TXMOD_GET(x)                                        (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_RXTX_B2_RXTX2_TXMOD_SET(x)                                        (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_RXTX_B2_RXTX2_TXMOD_OVR_MSB                                                               29
#define PHY_ANALOG_RXTX_B2_RXTX2_TXMOD_OVR_LSB                                                               29
#define PHY_ANALOG_RXTX_B2_RXTX2_TXMOD_OVR_MASK                                                      0x20000000
#define PHY_ANALOG_RXTX_B2_RXTX2_TXMOD_OVR_GET(x)                                    (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_RXTX_B2_RXTX2_TXMOD_OVR_SET(x)                                    (((x) << 29) & 0x20000000)
#define PHY_ANALOG_RXTX_B2_RXTX2_AGCON_MSB                                                                   30
#define PHY_ANALOG_RXTX_B2_RXTX2_AGCON_LSB                                                                   30
#define PHY_ANALOG_RXTX_B2_RXTX2_AGCON_MASK                                                          0x40000000
#define PHY_ANALOG_RXTX_B2_RXTX2_AGCON_GET(x)                                        (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_RXTX_B2_RXTX2_AGCON_SET(x)                                        (((x) << 30) & 0x40000000)
#define PHY_ANALOG_RXTX_B2_RXTX2_AGCON_OVR_MSB                                                               31
#define PHY_ANALOG_RXTX_B2_RXTX2_AGCON_OVR_LSB                                                               31
#define PHY_ANALOG_RXTX_B2_RXTX2_AGCON_OVR_MASK                                                      0x80000000
#define PHY_ANALOG_RXTX_B2_RXTX2_AGCON_OVR_GET(x)                                    (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXTX_B2_RXTX2_AGCON_OVR_SET(x)                                    (((x) << 31) & 0x80000000)

/* macros for rxtx_b2_RXTX3 */
#define PHY_ANALOG_RXTX_B2_RXTX3_ADDRESS                                                             0x00000908
#define PHY_ANALOG_RXTX_B2_RXTX3_OFFSET                                                              0x00000908
#define PHY_ANALOG_RXTX_B2_RXTX3_RESERVED_MSB                                                                11
#define PHY_ANALOG_RXTX_B2_RXTX3_RESERVED_LSB                                                                 0
#define PHY_ANALOG_RXTX_B2_RXTX3_RESERVED_MASK                                                       0x00000fff
#define PHY_ANALOG_RXTX_B2_RXTX3_RESERVED_GET(x)                                      (((x) & 0x00000fff) >> 0)
#define PHY_ANALOG_RXTX_B2_RXTX3_RESERVED_SET(x)                                      (((x) << 0) & 0x00000fff)
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNABIAS_PWD_MSB                                                            12
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNABIAS_PWD_LSB                                                            12
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNABIAS_PWD_MASK                                                   0x00001000
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNABIAS_PWD_GET(x)                                 (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNABIAS_PWD_SET(x)                                 (((x) << 12) & 0x00001000)
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNAON_MSB                                                                  13
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNAON_LSB                                                                  13
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNAON_MASK                                                         0x00002000
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNAON_GET(x)                                       (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNAON_SET(x)                                       (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNAON_OVR_MSB                                                              14
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNAON_OVR_LSB                                                              14
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNAON_OVR_MASK                                                     0x00004000
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNAON_OVR_GET(x)                                   (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RXTX_B2_RXTX3_XLNAON_OVR_SET(x)                                   (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RXTX_B2_RXTX3_CALXPA_MSB                                                                  15
#define PHY_ANALOG_RXTX_B2_RXTX3_CALXPA_LSB                                                                  15
#define PHY_ANALOG_RXTX_B2_RXTX3_CALXPA_MASK                                                         0x00008000
#define PHY_ANALOG_RXTX_B2_RXTX3_CALXPA_GET(x)                                       (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RXTX_B2_RXTX3_CALXPA_SET(x)                                       (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RXTX_B2_RXTX3_CALXPA_OVR_MSB                                                              16
#define PHY_ANALOG_RXTX_B2_RXTX3_CALXPA_OVR_LSB                                                              16
#define PHY_ANALOG_RXTX_B2_RXTX3_CALXPA_OVR_MASK                                                     0x00010000
#define PHY_ANALOG_RXTX_B2_RXTX3_CALXPA_OVR_GET(x)                                   (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_RXTX_B2_RXTX3_CALXPA_OVR_SET(x)                                   (((x) << 16) & 0x00010000)
#define PHY_ANALOG_RXTX_B2_RXTX3_CALADCOFFSET_MSB                                                            17
#define PHY_ANALOG_RXTX_B2_RXTX3_CALADCOFFSET_LSB                                                            17
#define PHY_ANALOG_RXTX_B2_RXTX3_CALADCOFFSET_MASK                                                   0x00020000
#define PHY_ANALOG_RXTX_B2_RXTX3_CALADCOFFSET_GET(x)                                 (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_RXTX_B2_RXTX3_CALADCOFFSET_SET(x)                                 (((x) << 17) & 0x00020000)
#define PHY_ANALOG_RXTX_B2_RXTX3_CALADCOFFSET_OVR_MSB                                                        18
#define PHY_ANALOG_RXTX_B2_RXTX3_CALADCOFFSET_OVR_LSB                                                        18
#define PHY_ANALOG_RXTX_B2_RXTX3_CALADCOFFSET_OVR_MASK                                               0x00040000
#define PHY_ANALOG_RXTX_B2_RXTX3_CALADCOFFSET_OVR_GET(x)                             (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_RXTX_B2_RXTX3_CALADCOFFSET_OVR_SET(x)                             (((x) << 18) & 0x00040000)
#define PHY_ANALOG_RXTX_B2_RXTX3_CALRX_MSB                                                                   19
#define PHY_ANALOG_RXTX_B2_RXTX3_CALRX_LSB                                                                   19
#define PHY_ANALOG_RXTX_B2_RXTX3_CALRX_MASK                                                          0x00080000
#define PHY_ANALOG_RXTX_B2_RXTX3_CALRX_GET(x)                                        (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_RXTX_B2_RXTX3_CALRX_SET(x)                                        (((x) << 19) & 0x00080000)
#define PHY_ANALOG_RXTX_B2_RXTX3_CALRX_OVR_MSB                                                               20
#define PHY_ANALOG_RXTX_B2_RXTX3_CALRX_OVR_LSB                                                               20
#define PHY_ANALOG_RXTX_B2_RXTX3_CALRX_OVR_MASK                                                      0x00100000
#define PHY_ANALOG_RXTX_B2_RXTX3_CALRX_OVR_GET(x)                                    (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_RXTX_B2_RXTX3_CALRX_OVR_SET(x)                                    (((x) << 20) & 0x00100000)
#define PHY_ANALOG_RXTX_B2_RXTX3_ADC_SAMP_RATE_MSB                                                           22
#define PHY_ANALOG_RXTX_B2_RXTX3_ADC_SAMP_RATE_LSB                                                           21
#define PHY_ANALOG_RXTX_B2_RXTX3_ADC_SAMP_RATE_MASK                                                  0x00600000
#define PHY_ANALOG_RXTX_B2_RXTX3_ADC_SAMP_RATE_GET(x)                                (((x) & 0x00600000) >> 21)
#define PHY_ANALOG_RXTX_B2_RXTX3_ADC_SAMP_RATE_SET(x)                                (((x) << 21) & 0x00600000)
#define PHY_ANALOG_RXTX_B2_RXTX3_ADC_SAMP_RATE_OVR_MSB                                                       23
#define PHY_ANALOG_RXTX_B2_RXTX3_ADC_SAMP_RATE_OVR_LSB                                                       23
#define PHY_ANALOG_RXTX_B2_RXTX3_ADC_SAMP_RATE_OVR_MASK                                              0x00800000
#define PHY_ANALOG_RXTX_B2_RXTX3_ADC_SAMP_RATE_OVR_GET(x)                            (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_RXTX_B2_RXTX3_ADC_SAMP_RATE_OVR_SET(x)                            (((x) << 23) & 0x00800000)
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CALDAC_MSB                                                              29
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CALDAC_LSB                                                              24
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CALDAC_MASK                                                     0x3f000000
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CALDAC_GET(x)                                   (((x) & 0x3f000000) >> 24)
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CALDAC_SET(x)                                   (((x) << 24) & 0x3f000000)
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CAL_MSB                                                                 30
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CAL_LSB                                                                 30
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CAL_MASK                                                        0x40000000
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CAL_GET(x)                                      (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CAL_SET(x)                                      (((x) << 30) & 0x40000000)
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CAL_OVR_MSB                                                             31
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CAL_OVR_LSB                                                             31
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CAL_OVR_MASK                                                    0x80000000
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CAL_OVR_GET(x)                                  (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXTX_B2_RXTX3_AGC_CAL_OVR_SET(x)                                  (((x) << 31) & 0x80000000)

/* macros for rxtx_b2_RXTX4 */
#define PHY_ANALOG_RXTX_B2_RXTX4_ADDRESS                                                             0x0000090c
#define PHY_ANALOG_RXTX_B2_RXTX4_OFFSET                                                              0x0000090c
#define PHY_ANALOG_RXTX_B2_RXTX4_AICGMGN6DB_MSB                                                               3
#define PHY_ANALOG_RXTX_B2_RXTX4_AICGMGN6DB_LSB                                                               0
#define PHY_ANALOG_RXTX_B2_RXTX4_AICGMGN6DB_MASK                                                     0x0000000f
#define PHY_ANALOG_RXTX_B2_RXTX4_AICGMGN6DB_GET(x)                                    (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RXTX_B2_RXTX4_AICGMGN6DB_SET(x)                                    (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_RXTX_B2_RXTX4_AICINVQ_MSB                                                                  4
#define PHY_ANALOG_RXTX_B2_RXTX4_AICINVQ_LSB                                                                  4
#define PHY_ANALOG_RXTX_B2_RXTX4_AICINVQ_MASK                                                        0x00000010
#define PHY_ANALOG_RXTX_B2_RXTX4_AICINVQ_GET(x)                                       (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RXTX_B2_RXTX4_AICINVQ_SET(x)                                       (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RXTX_B2_RXTX4_AICINVI_MSB                                                                  5
#define PHY_ANALOG_RXTX_B2_RXTX4_AICINVI_LSB                                                                  5
#define PHY_ANALOG_RXTX_B2_RXTX4_AICINVI_MASK                                                        0x00000020
#define PHY_ANALOG_RXTX_B2_RXTX4_AICINVI_GET(x)                                       (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_RXTX_B2_RXTX4_AICINVI_SET(x)                                       (((x) << 5) & 0x00000020)
#define PHY_ANALOG_RXTX_B2_RXTX4_AICVGA_GNQ_MSB                                                              10
#define PHY_ANALOG_RXTX_B2_RXTX4_AICVGA_GNQ_LSB                                                               6
#define PHY_ANALOG_RXTX_B2_RXTX4_AICVGA_GNQ_MASK                                                     0x000007c0
#define PHY_ANALOG_RXTX_B2_RXTX4_AICVGA_GNQ_GET(x)                                    (((x) & 0x000007c0) >> 6)
#define PHY_ANALOG_RXTX_B2_RXTX4_AICVGA_GNQ_SET(x)                                    (((x) << 6) & 0x000007c0)
#define PHY_ANALOG_RXTX_B2_RXTX4_AICVGA_GNI_MSB                                                              15
#define PHY_ANALOG_RXTX_B2_RXTX4_AICVGA_GNI_LSB                                                              11
#define PHY_ANALOG_RXTX_B2_RXTX4_AICVGA_GNI_MASK                                                     0x0000f800
#define PHY_ANALOG_RXTX_B2_RXTX4_AICVGA_GNI_GET(x)                                   (((x) & 0x0000f800) >> 11)
#define PHY_ANALOG_RXTX_B2_RXTX4_AICVGA_GNI_SET(x)                                   (((x) << 11) & 0x0000f800)
#define PHY_ANALOG_RXTX_B2_RXTX4_AICCAPDIV2GQ_MSB                                                            19
#define PHY_ANALOG_RXTX_B2_RXTX4_AICCAPDIV2GQ_LSB                                                            16
#define PHY_ANALOG_RXTX_B2_RXTX4_AICCAPDIV2GQ_MASK                                                   0x000f0000
#define PHY_ANALOG_RXTX_B2_RXTX4_AICCAPDIV2GQ_GET(x)                                 (((x) & 0x000f0000) >> 16)
#define PHY_ANALOG_RXTX_B2_RXTX4_AICCAPDIV2GQ_SET(x)                                 (((x) << 16) & 0x000f0000)
#define PHY_ANALOG_RXTX_B2_RXTX4_AICCAPDIV2GI_MSB                                                            23
#define PHY_ANALOG_RXTX_B2_RXTX4_AICCAPDIV2GI_LSB                                                            20
#define PHY_ANALOG_RXTX_B2_RXTX4_AICCAPDIV2GI_MASK                                                   0x00f00000
#define PHY_ANALOG_RXTX_B2_RXTX4_AICCAPDIV2GI_GET(x)                                 (((x) & 0x00f00000) >> 20)
#define PHY_ANALOG_RXTX_B2_RXTX4_AICCAPDIV2GI_SET(x)                                 (((x) << 20) & 0x00f00000)
#define PHY_ANALOG_RXTX_B2_RXTX4_TXSWEN_OVR_MSB                                                              24
#define PHY_ANALOG_RXTX_B2_RXTX4_TXSWEN_OVR_LSB                                                              24
#define PHY_ANALOG_RXTX_B2_RXTX4_TXSWEN_OVR_MASK                                                     0x01000000
#define PHY_ANALOG_RXTX_B2_RXTX4_TXSWEN_OVR_GET(x)                                   (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_RXTX_B2_RXTX4_TXSWEN_OVR_SET(x)                                   (((x) << 24) & 0x01000000)
#define PHY_ANALOG_RXTX_B2_RXTX4_TXSWEN_MSB                                                                  25
#define PHY_ANALOG_RXTX_B2_RXTX4_TXSWEN_LSB                                                                  25
#define PHY_ANALOG_RXTX_B2_RXTX4_TXSWEN_MASK                                                         0x02000000
#define PHY_ANALOG_RXTX_B2_RXTX4_TXSWEN_GET(x)                                       (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_RXTX_B2_RXTX4_TXSWEN_SET(x)                                       (((x) << 25) & 0x02000000)
#define PHY_ANALOG_RXTX_B2_RXTX4_THERMON_MSB                                                                 28
#define PHY_ANALOG_RXTX_B2_RXTX4_THERMON_LSB                                                                 28
#define PHY_ANALOG_RXTX_B2_RXTX4_THERMON_MASK                                                        0x10000000
#define PHY_ANALOG_RXTX_B2_RXTX4_THERMON_GET(x)                                      (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_RXTX_B2_RXTX4_THERMON_SET(x)                                      (((x) << 28) & 0x10000000)
#define PHY_ANALOG_RXTX_B2_RXTX4_THERMON_OVR_MSB                                                             29
#define PHY_ANALOG_RXTX_B2_RXTX4_THERMON_OVR_LSB                                                             29
#define PHY_ANALOG_RXTX_B2_RXTX4_THERMON_OVR_MASK                                                    0x20000000
#define PHY_ANALOG_RXTX_B2_RXTX4_THERMON_OVR_GET(x)                                  (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_RXTX_B2_RXTX4_THERMON_OVR_SET(x)                                  (((x) << 29) & 0x20000000)
#define PHY_ANALOG_RXTX_B2_RXTX4_XLNA_STRENGTH_MSB                                                           31
#define PHY_ANALOG_RXTX_B2_RXTX4_XLNA_STRENGTH_LSB                                                           30
#define PHY_ANALOG_RXTX_B2_RXTX4_XLNA_STRENGTH_MASK                                                  0xc0000000
#define PHY_ANALOG_RXTX_B2_RXTX4_XLNA_STRENGTH_GET(x)                                (((x) & 0xc0000000) >> 30)
#define PHY_ANALOG_RXTX_B2_RXTX4_XLNA_STRENGTH_SET(x)                                (((x) << 30) & 0xc0000000)

/* macros for rxtx_b2_RXTX5 */
#define PHY_ANALOG_RXTX_B2_RXTX5_ADDRESS                                                             0x00000910
#define PHY_ANALOG_RXTX_B2_RXTX5_OFFSET                                                              0x00000910
#define PHY_ANALOG_RXTX_B2_RXTX5_RESERVED5_MSB                                                               19
#define PHY_ANALOG_RXTX_B2_RXTX5_RESERVED5_LSB                                                                0
#define PHY_ANALOG_RXTX_B2_RXTX5_RESERVED5_MASK                                                      0x000fffff
#define PHY_ANALOG_RXTX_B2_RXTX5_RESERVED5_GET(x)                                     (((x) & 0x000fffff) >> 0)
#define PHY_ANALOG_RXTX_B2_RXTX5_RESERVED5_SET(x)                                     (((x) << 0) & 0x000fffff)
#define PHY_ANALOG_RXTX_B2_RXTX5_BBREPLACE_EN_MSB                                                            20
#define PHY_ANALOG_RXTX_B2_RXTX5_BBREPLACE_EN_LSB                                                            20
#define PHY_ANALOG_RXTX_B2_RXTX5_BBREPLACE_EN_MASK                                                   0x00100000
#define PHY_ANALOG_RXTX_B2_RXTX5_BBREPLACE_EN_GET(x)                                 (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_RXTX_B2_RXTX5_BBREPLACE_EN_SET(x)                                 (((x) << 20) & 0x00100000)
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTQ_ON_MSB                                                                21
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTQ_ON_LSB                                                                21
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTQ_ON_MASK                                                       0x00200000
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTQ_ON_GET(x)                                     (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTQ_ON_SET(x)                                     (((x) << 21) & 0x00200000)
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTI_ON_MSB                                                                22
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTI_ON_LSB                                                                22
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTI_ON_MASK                                                       0x00400000
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTI_ON_GET(x)                                     (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTI_ON_SET(x)                                     (((x) << 22) & 0x00400000)
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTIQ_BUFEN_MSB                                                            23
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTIQ_BUFEN_LSB                                                            23
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTIQ_BUFEN_MASK                                                   0x00800000
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTIQ_BUFEN_GET(x)                                 (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTIQ_BUFEN_SET(x)                                 (((x) << 23) & 0x00800000)
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTIQ_RSEL_MSB                                                             24
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTIQ_RSEL_LSB                                                             24
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTIQ_RSEL_MASK                                                    0x01000000
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTIQ_RSEL_GET(x)                                  (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_RXTX_B2_RXTX5_TESTIQ_RSEL_SET(x)                                  (((x) << 24) & 0x01000000)
#define PHY_ANALOG_RXTX_B2_RXTX5_AIC_LOADCHANNEL_MSB                                                         25
#define PHY_ANALOG_RXTX_B2_RXTX5_AIC_LOADCHANNEL_LSB                                                         25
#define PHY_ANALOG_RXTX_B2_RXTX5_AIC_LOADCHANNEL_MASK                                                0x02000000
#define PHY_ANALOG_RXTX_B2_RXTX5_AIC_LOADCHANNEL_GET(x)                              (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_RXTX_B2_RXTX5_AIC_LOADCHANNEL_SET(x)                              (((x) << 25) & 0x02000000)
#define PHY_ANALOG_RXTX_B2_RXTX5_AIC_CHANOVR_MSB                                                             27
#define PHY_ANALOG_RXTX_B2_RXTX5_AIC_CHANOVR_LSB                                                             26
#define PHY_ANALOG_RXTX_B2_RXTX5_AIC_CHANOVR_MASK                                                    0x0c000000
#define PHY_ANALOG_RXTX_B2_RXTX5_AIC_CHANOVR_GET(x)                                  (((x) & 0x0c000000) >> 26)
#define PHY_ANALOG_RXTX_B2_RXTX5_AIC_CHANOVR_SET(x)                                  (((x) << 26) & 0x0c000000)
#define PHY_ANALOG_RXTX_B2_RXTX5_AICSTBY_MSB                                                                 28
#define PHY_ANALOG_RXTX_B2_RXTX5_AICSTBY_LSB                                                                 28
#define PHY_ANALOG_RXTX_B2_RXTX5_AICSTBY_MASK                                                        0x10000000
#define PHY_ANALOG_RXTX_B2_RXTX5_AICSTBY_GET(x)                                      (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_RXTX_B2_RXTX5_AICSTBY_SET(x)                                      (((x) << 28) & 0x10000000)
#define PHY_ANALOG_RXTX_B2_RXTX5_AICON_MSB                                                                   29
#define PHY_ANALOG_RXTX_B2_RXTX5_AICON_LSB                                                                   29
#define PHY_ANALOG_RXTX_B2_RXTX5_AICON_MASK                                                          0x20000000
#define PHY_ANALOG_RXTX_B2_RXTX5_AICON_GET(x)                                        (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_RXTX_B2_RXTX5_AICON_SET(x)                                        (((x) << 29) & 0x20000000)
#define PHY_ANALOG_RXTX_B2_RXTX5_AICLOCAL_MODE_MSB                                                           30
#define PHY_ANALOG_RXTX_B2_RXTX5_AICLOCAL_MODE_LSB                                                           30
#define PHY_ANALOG_RXTX_B2_RXTX5_AICLOCAL_MODE_MASK                                                  0x40000000
#define PHY_ANALOG_RXTX_B2_RXTX5_AICLOCAL_MODE_GET(x)                                (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_RXTX_B2_RXTX5_AICLOCAL_MODE_SET(x)                                (((x) << 30) & 0x40000000)
#define PHY_ANALOG_RXTX_B2_RXTX5_AICGMHP_MSB                                                                 31
#define PHY_ANALOG_RXTX_B2_RXTX5_AICGMHP_LSB                                                                 31
#define PHY_ANALOG_RXTX_B2_RXTX5_AICGMHP_MASK                                                        0x80000000
#define PHY_ANALOG_RXTX_B2_RXTX5_AICGMHP_GET(x)                                      (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RXTX_B2_RXTX5_AICGMHP_SET(x)                                      (((x) << 31) & 0x80000000)

/* macros for bb_b2_BB1 */
#define PHY_ANALOG_BB_B2_BB1_ADDRESS                                                                 0x00000940
#define PHY_ANALOG_BB_B2_BB1_OFFSET                                                                  0x00000940
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD2_MSB                                                                  0
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD2_LSB                                                                  0
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD2_MASK                                                        0x00000001
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD2_GET(x)                                       (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD2_SET(x)                                       (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD2_OVR_MSB                                                              1
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD2_OVR_LSB                                                              1
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD2_OVR_MASK                                                    0x00000002
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD2_OVR_GET(x)                                   (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD2_OVR_SET(x)                                   (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD1_MSB                                                                  2
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD1_LSB                                                                  2
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD1_MASK                                                        0x00000004
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD1_GET(x)                                       (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD1_SET(x)                                       (((x) << 2) & 0x00000004)
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD1_OVR_MSB                                                              3
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD1_OVR_LSB                                                              3
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD1_OVR_MASK                                                    0x00000008
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD1_OVR_GET(x)                                   (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_BB_B2_BB1_PWD_BIQUAD1_OVR_SET(x)                                   (((x) << 3) & 0x00000008)
#define PHY_ANALOG_BB_B2_BB1_PWD_OSDAC_MSB                                                                    4
#define PHY_ANALOG_BB_B2_BB1_PWD_OSDAC_LSB                                                                    4
#define PHY_ANALOG_BB_B2_BB1_PWD_OSDAC_MASK                                                          0x00000010
#define PHY_ANALOG_BB_B2_BB1_PWD_OSDAC_GET(x)                                         (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B2_BB1_PWD_OSDAC_SET(x)                                         (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B2_BB1_PWD_OSDAC_OVR_MSB                                                                5
#define PHY_ANALOG_BB_B2_BB1_PWD_OSDAC_OVR_LSB                                                                5
#define PHY_ANALOG_BB_B2_BB1_PWD_OSDAC_OVR_MASK                                                      0x00000020
#define PHY_ANALOG_BB_B2_BB1_PWD_OSDAC_OVR_GET(x)                                     (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B2_BB1_PWD_OSDAC_OVR_SET(x)                                     (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B2_BB1_PWD_V2I_MSB                                                                      6
#define PHY_ANALOG_BB_B2_BB1_PWD_V2I_LSB                                                                      6
#define PHY_ANALOG_BB_B2_BB1_PWD_V2I_MASK                                                            0x00000040
#define PHY_ANALOG_BB_B2_BB1_PWD_V2I_GET(x)                                           (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B2_BB1_PWD_V2I_SET(x)                                           (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B2_BB1_PWD_V2I_OVR_MSB                                                                  7
#define PHY_ANALOG_BB_B2_BB1_PWD_V2I_OVR_LSB                                                                  7
#define PHY_ANALOG_BB_B2_BB1_PWD_V2I_OVR_MASK                                                        0x00000080
#define PHY_ANALOG_BB_B2_BB1_PWD_V2I_OVR_GET(x)                                       (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B2_BB1_PWD_V2I_OVR_SET(x)                                       (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B2_BB1_PWD_RCFILT_MSB                                                                   8
#define PHY_ANALOG_BB_B2_BB1_PWD_RCFILT_LSB                                                                   8
#define PHY_ANALOG_BB_B2_BB1_PWD_RCFILT_MASK                                                         0x00000100
#define PHY_ANALOG_BB_B2_BB1_PWD_RCFILT_GET(x)                                        (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B2_BB1_PWD_RCFILT_SET(x)                                        (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B2_BB1_PWD_RCFILT_OVR_MSB                                                               9
#define PHY_ANALOG_BB_B2_BB1_PWD_RCFILT_OVR_LSB                                                               9
#define PHY_ANALOG_BB_B2_BB1_PWD_RCFILT_OVR_MASK                                                     0x00000200
#define PHY_ANALOG_BB_B2_BB1_PWD_RCFILT_OVR_GET(x)                                    (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B2_BB1_PWD_RCFILT_OVR_SET(x)                                    (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B2_BB1_CMSEL2_MSB                                                                      12
#define PHY_ANALOG_BB_B2_BB1_CMSEL2_LSB                                                                      10
#define PHY_ANALOG_BB_B2_BB1_CMSEL2_MASK                                                             0x00001c00
#define PHY_ANALOG_BB_B2_BB1_CMSEL2_GET(x)                                           (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_BB_B2_BB1_CMSEL2_SET(x)                                           (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_BB_B2_BB1_CMSEL1_MSB                                                                      15
#define PHY_ANALOG_BB_B2_BB1_CMSEL1_LSB                                                                      13
#define PHY_ANALOG_BB_B2_BB1_CMSEL1_MASK                                                             0x0000e000
#define PHY_ANALOG_BB_B2_BB1_CMSEL1_GET(x)                                           (((x) & 0x0000e000) >> 13)
#define PHY_ANALOG_BB_B2_BB1_CMSEL1_SET(x)                                           (((x) << 13) & 0x0000e000)
#define PHY_ANALOG_BB_B2_BB1_ATBSEL_MSB                                                                      18
#define PHY_ANALOG_BB_B2_BB1_ATBSEL_LSB                                                                      16
#define PHY_ANALOG_BB_B2_BB1_ATBSEL_MASK                                                             0x00070000
#define PHY_ANALOG_BB_B2_BB1_ATBSEL_GET(x)                                           (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_BB_B2_BB1_ATBSEL_SET(x)                                           (((x) << 16) & 0x00070000)
#define PHY_ANALOG_BB_B2_BB1_OFSTCORRI2VQ_MSB                                                                23
#define PHY_ANALOG_BB_B2_BB1_OFSTCORRI2VQ_LSB                                                                19
#define PHY_ANALOG_BB_B2_BB1_OFSTCORRI2VQ_MASK                                                       0x00f80000
#define PHY_ANALOG_BB_B2_BB1_OFSTCORRI2VQ_GET(x)                                     (((x) & 0x00f80000) >> 19)
#define PHY_ANALOG_BB_B2_BB1_OFSTCORRI2VQ_SET(x)                                     (((x) << 19) & 0x00f80000)
#define PHY_ANALOG_BB_B2_BB1_OFSTCORRI2VI_MSB                                                                28
#define PHY_ANALOG_BB_B2_BB1_OFSTCORRI2VI_LSB                                                                24
#define PHY_ANALOG_BB_B2_BB1_OFSTCORRI2VI_MASK                                                       0x1f000000
#define PHY_ANALOG_BB_B2_BB1_OFSTCORRI2VI_GET(x)                                     (((x) & 0x1f000000) >> 24)
#define PHY_ANALOG_BB_B2_BB1_OFSTCORRI2VI_SET(x)                                     (((x) << 24) & 0x1f000000)
#define PHY_ANALOG_BB_B2_BB1_LOCALOFFSET_MSB                                                                 29
#define PHY_ANALOG_BB_B2_BB1_LOCALOFFSET_LSB                                                                 29
#define PHY_ANALOG_BB_B2_BB1_LOCALOFFSET_MASK                                                        0x20000000
#define PHY_ANALOG_BB_B2_BB1_LOCALOFFSET_GET(x)                                      (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B2_BB1_LOCALOFFSET_SET(x)                                      (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B2_BB1_RANGE_OSDAC_MSB                                                                 31
#define PHY_ANALOG_BB_B2_BB1_RANGE_OSDAC_LSB                                                                 30
#define PHY_ANALOG_BB_B2_BB1_RANGE_OSDAC_MASK                                                        0xc0000000
#define PHY_ANALOG_BB_B2_BB1_RANGE_OSDAC_GET(x)                                      (((x) & 0xc0000000) >> 30)
#define PHY_ANALOG_BB_B2_BB1_RANGE_OSDAC_SET(x)                                      (((x) << 30) & 0xc0000000)

/* macros for bb_b2_BB2 */
#define PHY_ANALOG_BB_B2_BB2_ADDRESS                                                                 0x00000944
#define PHY_ANALOG_BB_B2_BB2_OFFSET                                                                  0x00000944
#define PHY_ANALOG_BB_B2_BB2_SEL_TEST_MSB                                                                     5
#define PHY_ANALOG_BB_B2_BB2_SEL_TEST_LSB                                                                     0
#define PHY_ANALOG_BB_B2_BB2_SEL_TEST_MASK                                                           0x0000003f
#define PHY_ANALOG_BB_B2_BB2_SEL_TEST_GET(x)                                          (((x) & 0x0000003f) >> 0)
#define PHY_ANALOG_BB_B2_BB2_SEL_TEST_SET(x)                                          (((x) << 0) & 0x0000003f)
#define PHY_ANALOG_BB_B2_BB2_FLIP_ADC_STR_CLK_MSB                                                             6
#define PHY_ANALOG_BB_B2_BB2_FLIP_ADC_STR_CLK_LSB                                                             6
#define PHY_ANALOG_BB_B2_BB2_FLIP_ADC_STR_CLK_MASK                                                   0x00000040
#define PHY_ANALOG_BB_B2_BB2_FLIP_ADC_STR_CLK_GET(x)                                  (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B2_BB2_FLIP_ADC_STR_CLK_SET(x)                                  (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B2_BB2_BTCPUPLL_CLKBUFDRVSTR_MSB                                                        8
#define PHY_ANALOG_BB_B2_BB2_BTCPUPLL_CLKBUFDRVSTR_LSB                                                        7
#define PHY_ANALOG_BB_B2_BB2_BTCPUPLL_CLKBUFDRVSTR_MASK                                              0x00000180
#define PHY_ANALOG_BB_B2_BB2_BTCPUPLL_CLKBUFDRVSTR_GET(x)                             (((x) & 0x00000180) >> 7)
#define PHY_ANALOG_BB_B2_BB2_BTCPUPLL_CLKBUFDRVSTR_SET(x)                             (((x) << 7) & 0x00000180)
#define PHY_ANALOG_BB_B2_BB2_DAC_CLK_INV_MSB                                                                  9
#define PHY_ANALOG_BB_B2_BB2_DAC_CLK_INV_LSB                                                                  9
#define PHY_ANALOG_BB_B2_BB2_DAC_CLK_INV_MASK                                                        0x00000200
#define PHY_ANALOG_BB_B2_BB2_DAC_CLK_INV_GET(x)                                       (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B2_BB2_DAC_CLK_INV_SET(x)                                       (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B2_BB2_REMOVECAP_RCFILT_MSB                                                            10
#define PHY_ANALOG_BB_B2_BB2_REMOVECAP_RCFILT_LSB                                                            10
#define PHY_ANALOG_BB_B2_BB2_REMOVECAP_RCFILT_MASK                                                   0x00000400
#define PHY_ANALOG_BB_B2_BB2_REMOVECAP_RCFILT_GET(x)                                 (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B2_BB2_REMOVECAP_RCFILT_SET(x)                                 (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B2_BB2_REMOVECAP_RCFILT_OVR_MSB                                                        11
#define PHY_ANALOG_BB_B2_BB2_REMOVECAP_RCFILT_OVR_LSB                                                        11
#define PHY_ANALOG_BB_B2_BB2_REMOVECAP_RCFILT_OVR_MASK                                               0x00000800
#define PHY_ANALOG_BB_B2_BB2_REMOVECAP_RCFILT_OVR_GET(x)                             (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B2_BB2_REMOVECAP_RCFILT_OVR_SET(x)                             (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B2_BB2_FNOTCH_MSB                                                                      15
#define PHY_ANALOG_BB_B2_BB2_FNOTCH_LSB                                                                      12
#define PHY_ANALOG_BB_B2_BB2_FNOTCH_MASK                                                             0x0000f000
#define PHY_ANALOG_BB_B2_BB2_FNOTCH_GET(x)                                           (((x) & 0x0000f000) >> 12)
#define PHY_ANALOG_BB_B2_BB2_FNOTCH_SET(x)                                           (((x) << 12) & 0x0000f000)
#define PHY_ANALOG_BB_B2_BB2_FNOTCH_OVR_MSB                                                                  16
#define PHY_ANALOG_BB_B2_BB2_FNOTCH_OVR_LSB                                                                  16
#define PHY_ANALOG_BB_B2_BB2_FNOTCH_OVR_MASK                                                         0x00010000
#define PHY_ANALOG_BB_B2_BB2_FNOTCH_OVR_GET(x)                                       (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_BB_B2_BB2_FNOTCH_OVR_SET(x)                                       (((x) << 16) & 0x00010000)
#define PHY_ANALOG_BB_B2_BB2_FILTERFC_MSB                                                                    21
#define PHY_ANALOG_BB_B2_BB2_FILTERFC_LSB                                                                    17
#define PHY_ANALOG_BB_B2_BB2_FILTERFC_MASK                                                           0x003e0000
#define PHY_ANALOG_BB_B2_BB2_FILTERFC_GET(x)                                         (((x) & 0x003e0000) >> 17)
#define PHY_ANALOG_BB_B2_BB2_FILTERFC_SET(x)                                         (((x) << 17) & 0x003e0000)
#define PHY_ANALOG_BB_B2_BB2_FILTERFC_OVR_MSB                                                                22
#define PHY_ANALOG_BB_B2_BB2_FILTERFC_OVR_LSB                                                                22
#define PHY_ANALOG_BB_B2_BB2_FILTERFC_OVR_MASK                                                       0x00400000
#define PHY_ANALOG_BB_B2_BB2_FILTERFC_OVR_GET(x)                                     (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B2_BB2_FILTERFC_OVR_SET(x)                                     (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B2_BB2_DAC2V2I_EN_MSB                                                                  23
#define PHY_ANALOG_BB_B2_BB2_DAC2V2I_EN_LSB                                                                  23
#define PHY_ANALOG_BB_B2_BB2_DAC2V2I_EN_MASK                                                         0x00800000
#define PHY_ANALOG_BB_B2_BB2_DAC2V2I_EN_GET(x)                                       (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B2_BB2_DAC2V2I_EN_SET(x)                                       (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B2_BB2_BQ2V2I_EN_MSB                                                                   24
#define PHY_ANALOG_BB_B2_BB2_BQ2V2I_EN_LSB                                                                   24
#define PHY_ANALOG_BB_B2_BB2_BQ2V2I_EN_MASK                                                          0x01000000
#define PHY_ANALOG_BB_B2_BB2_BQ2V2I_EN_GET(x)                                        (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B2_BB2_BQ2V2I_EN_SET(x)                                        (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B2_BB2_BYPASSBQ1_EN_MSB                                                                25
#define PHY_ANALOG_BB_B2_BB2_BYPASSBQ1_EN_LSB                                                                25
#define PHY_ANALOG_BB_B2_BB2_BYPASSBQ1_EN_MASK                                                       0x02000000
#define PHY_ANALOG_BB_B2_BB2_BYPASSBQ1_EN_GET(x)                                     (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B2_BB2_BYPASSBQ1_EN_SET(x)                                     (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B2_BB2_NOTCHON_MSB                                                                     26
#define PHY_ANALOG_BB_B2_BB2_NOTCHON_LSB                                                                     26
#define PHY_ANALOG_BB_B2_BB2_NOTCHON_MASK                                                            0x04000000
#define PHY_ANALOG_BB_B2_BB2_NOTCHON_GET(x)                                          (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B2_BB2_NOTCHON_SET(x)                                          (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B2_BB2_BQ2RXOUT_EN_MSB                                                                 27
#define PHY_ANALOG_BB_B2_BB2_BQ2RXOUT_EN_LSB                                                                 27
#define PHY_ANALOG_BB_B2_BB2_BQ2RXOUT_EN_MASK                                                        0x08000000
#define PHY_ANALOG_BB_B2_BB2_BQ2RXOUT_EN_GET(x)                                      (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B2_BB2_BQ2RXOUT_EN_SET(x)                                      (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B2_BB2_RC2RXOUT_EN_MSB                                                                 28
#define PHY_ANALOG_BB_B2_BB2_RC2RXOUT_EN_LSB                                                                 28
#define PHY_ANALOG_BB_B2_BB2_RC2RXOUT_EN_MASK                                                        0x10000000
#define PHY_ANALOG_BB_B2_BB2_RC2RXOUT_EN_GET(x)                                      (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B2_BB2_RC2RXOUT_EN_SET(x)                                      (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B2_BB2_RC2BQ1_EN_MSB                                                                   29
#define PHY_ANALOG_BB_B2_BB2_RC2BQ1_EN_LSB                                                                   29
#define PHY_ANALOG_BB_B2_BB2_RC2BQ1_EN_MASK                                                          0x20000000
#define PHY_ANALOG_BB_B2_BB2_RC2BQ1_EN_GET(x)                                        (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B2_BB2_RC2BQ1_EN_SET(x)                                        (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B2_BB2_RXIN2RC_EN_MSB                                                                  30
#define PHY_ANALOG_BB_B2_BB2_RXIN2RC_EN_LSB                                                                  30
#define PHY_ANALOG_BB_B2_BB2_RXIN2RC_EN_MASK                                                         0x40000000
#define PHY_ANALOG_BB_B2_BB2_RXIN2RC_EN_GET(x)                                       (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B2_BB2_RXIN2RC_EN_SET(x)                                       (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B2_BB2_SWITCH_OVERRIDE_MSB                                                             31
#define PHY_ANALOG_BB_B2_BB2_SWITCH_OVERRIDE_LSB                                                             31
#define PHY_ANALOG_BB_B2_BB2_SWITCH_OVERRIDE_MASK                                                    0x80000000
#define PHY_ANALOG_BB_B2_BB2_SWITCH_OVERRIDE_GET(x)                                  (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B2_BB2_SWITCH_OVERRIDE_SET(x)                                  (((x) << 31) & 0x80000000)

/* macros for bb_b2_BB3 */
#define PHY_ANALOG_BB_B2_BB3_ADDRESS                                                                 0x00000948
#define PHY_ANALOG_BB_B2_BB3_OFFSET                                                                  0x00000948
#define PHY_ANALOG_BB_B2_BB3_PWD_BB_BIAS_OVR_MSB                                                              0
#define PHY_ANALOG_BB_B2_BB3_PWD_BB_BIAS_OVR_LSB                                                              0
#define PHY_ANALOG_BB_B2_BB3_PWD_BB_BIAS_OVR_MASK                                                    0x00000001
#define PHY_ANALOG_BB_B2_BB3_PWD_BB_BIAS_OVR_GET(x)                                   (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B2_BB3_PWD_BB_BIAS_OVR_SET(x)                                   (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B2_BB3_DOUBLE_RCFILT_CURR_MSB                                                           1
#define PHY_ANALOG_BB_B2_BB3_DOUBLE_RCFILT_CURR_LSB                                                           1
#define PHY_ANALOG_BB_B2_BB3_DOUBLE_RCFILT_CURR_MASK                                                 0x00000002
#define PHY_ANALOG_BB_B2_BB3_DOUBLE_RCFILT_CURR_GET(x)                                (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B2_BB3_DOUBLE_RCFILT_CURR_SET(x)                                (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B2_BB3_ADC_COMPBIAS_MSB                                                                 3
#define PHY_ANALOG_BB_B2_BB3_ADC_COMPBIAS_LSB                                                                 2
#define PHY_ANALOG_BB_B2_BB3_ADC_COMPBIAS_MASK                                                       0x0000000c
#define PHY_ANALOG_BB_B2_BB3_ADC_COMPBIAS_GET(x)                                      (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_BB_B2_BB3_ADC_COMPBIAS_SET(x)                                      (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_BB_B2_BB3_SEL_OFST_READBK_MSB                                                              5
#define PHY_ANALOG_BB_B2_BB3_SEL_OFST_READBK_LSB                                                              4
#define PHY_ANALOG_BB_B2_BB3_SEL_OFST_READBK_MASK                                                    0x00000030
#define PHY_ANALOG_BB_B2_BB3_SEL_OFST_READBK_GET(x)                                   (((x) & 0x00000030) >> 4)
#define PHY_ANALOG_BB_B2_BB3_SEL_OFST_READBK_SET(x)                                   (((x) << 4) & 0x00000030)
#define PHY_ANALOG_BB_B2_BB3_TX_FILTERFC_MSB                                                                 10
#define PHY_ANALOG_BB_B2_BB3_TX_FILTERFC_LSB                                                                  6
#define PHY_ANALOG_BB_B2_BB3_TX_FILTERFC_MASK                                                        0x000007c0
#define PHY_ANALOG_BB_B2_BB3_TX_FILTERFC_GET(x)                                       (((x) & 0x000007c0) >> 6)
#define PHY_ANALOG_BB_B2_BB3_TX_FILTERFC_SET(x)                                       (((x) << 6) & 0x000007c0)
#define PHY_ANALOG_BB_B2_BB3_RX_FILTERFC_MSB                                                                 15
#define PHY_ANALOG_BB_B2_BB3_RX_FILTERFC_LSB                                                                 11
#define PHY_ANALOG_BB_B2_BB3_RX_FILTERFC_MASK                                                        0x0000f800
#define PHY_ANALOG_BB_B2_BB3_RX_FILTERFC_GET(x)                                      (((x) & 0x0000f800) >> 11)
#define PHY_ANALOG_BB_B2_BB3_RX_FILTERFC_SET(x)                                      (((x) << 11) & 0x0000f800)
#define PHY_ANALOG_BB_B2_BB3_FILTERFC_MSB                                                                    20
#define PHY_ANALOG_BB_B2_BB3_FILTERFC_LSB                                                                    16
#define PHY_ANALOG_BB_B2_BB3_FILTERFC_MASK                                                           0x001f0000
#define PHY_ANALOG_BB_B2_BB3_FILTERFC_GET(x)                                         (((x) & 0x001f0000) >> 16)
#define PHY_ANALOG_BB_B2_BB3_OFSTCORRI2VQ_MSB                                                                25
#define PHY_ANALOG_BB_B2_BB3_OFSTCORRI2VQ_LSB                                                                21
#define PHY_ANALOG_BB_B2_BB3_OFSTCORRI2VQ_MASK                                                       0x03e00000
#define PHY_ANALOG_BB_B2_BB3_OFSTCORRI2VQ_GET(x)                                     (((x) & 0x03e00000) >> 21)
#define PHY_ANALOG_BB_B2_BB3_OFSTCORRI2VI_MSB                                                                30
#define PHY_ANALOG_BB_B2_BB3_OFSTCORRI2VI_LSB                                                                26
#define PHY_ANALOG_BB_B2_BB3_OFSTCORRI2VI_MASK                                                       0x7c000000
#define PHY_ANALOG_BB_B2_BB3_OFSTCORRI2VI_GET(x)                                     (((x) & 0x7c000000) >> 26)
#define PHY_ANALOG_BB_B2_BB3_PLL704EN_MSB                                                                    31
#define PHY_ANALOG_BB_B2_BB3_PLL704EN_LSB                                                                    31
#define PHY_ANALOG_BB_B2_BB3_PLL704EN_MASK                                                           0x80000000
#define PHY_ANALOG_BB_B2_BB3_PLL704EN_GET(x)                                         (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B2_BB3_PLL704EN_SET(x)                                         (((x) << 31) & 0x80000000)

/* macros for bb_b2_BB4 */
#define PHY_ANALOG_BB_B2_BB4_ADDRESS                                                                 0x0000094c
#define PHY_ANALOG_BB_B2_BB4_OFFSET                                                                  0x0000094c
#define PHY_ANALOG_BB_B2_BB4_ADC_COMP_RESET_MSB                                                               0
#define PHY_ANALOG_BB_B2_BB4_ADC_COMP_RESET_LSB                                                               0
#define PHY_ANALOG_BB_B2_BB4_ADC_COMP_RESET_MASK                                                     0x00000001
#define PHY_ANALOG_BB_B2_BB4_ADC_COMP_RESET_GET(x)                                    (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B2_BB4_ADC_COMP_RESET_SET(x)                                    (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B2_BB4_ADC_INC_DELAYBIAS_MSB                                                            1
#define PHY_ANALOG_BB_B2_BB4_ADC_INC_DELAYBIAS_LSB                                                            1
#define PHY_ANALOG_BB_B2_BB4_ADC_INC_DELAYBIAS_MASK                                                  0x00000002
#define PHY_ANALOG_BB_B2_BB4_ADC_INC_DELAYBIAS_GET(x)                                 (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B2_BB4_ADC_INC_DELAYBIAS_SET(x)                                 (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B2_BB4_ADC_DEC_DELAYBIAS_MSB                                                            3
#define PHY_ANALOG_BB_B2_BB4_ADC_DEC_DELAYBIAS_LSB                                                            2
#define PHY_ANALOG_BB_B2_BB4_ADC_DEC_DELAYBIAS_MASK                                                  0x0000000c
#define PHY_ANALOG_BB_B2_BB4_ADC_DEC_DELAYBIAS_GET(x)                                 (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_BB_B2_BB4_ADC_DEC_DELAYBIAS_SET(x)                                 (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_BB_B2_BB4_TX_NOTCH_HALFBW_MSB                                                              4
#define PHY_ANALOG_BB_B2_BB4_TX_NOTCH_HALFBW_LSB                                                              4
#define PHY_ANALOG_BB_B2_BB4_TX_NOTCH_HALFBW_MASK                                                    0x00000010
#define PHY_ANALOG_BB_B2_BB4_TX_NOTCH_HALFBW_GET(x)                                   (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B2_BB4_TX_NOTCH_HALFBW_SET(x)                                   (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B2_BB4_TX_REMOVECAP_RCFILT_MSB                                                          5
#define PHY_ANALOG_BB_B2_BB4_TX_REMOVECAP_RCFILT_LSB                                                          5
#define PHY_ANALOG_BB_B2_BB4_TX_REMOVECAP_RCFILT_MASK                                                0x00000020
#define PHY_ANALOG_BB_B2_BB4_TX_REMOVECAP_RCFILT_GET(x)                               (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B2_BB4_TX_REMOVECAP_RCFILT_SET(x)                               (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_BIQUAD2_MSB                                                               6
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_BIQUAD2_LSB                                                               6
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_BIQUAD2_MASK                                                     0x00000040
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_BIQUAD2_GET(x)                                    (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_BIQUAD2_SET(x)                                    (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_BIQUAD1_MSB                                                               7
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_BIQUAD1_LSB                                                               7
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_BIQUAD1_MASK                                                     0x00000080
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_BIQUAD1_GET(x)                                    (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_BIQUAD1_SET(x)                                    (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_V2I_MSB                                                                   8
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_V2I_LSB                                                                   8
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_V2I_MASK                                                         0x00000100
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_V2I_GET(x)                                        (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_V2I_SET(x)                                        (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_RCFILT_MSB                                                                9
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_RCFILT_LSB                                                                9
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_RCFILT_MASK                                                      0x00000200
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_RCFILT_GET(x)                                     (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B2_BB4_TX_PWD_RCFILT_SET(x)                                     (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B2_BB4_TX_DAC2V2I_EN_MSB                                                               10
#define PHY_ANALOG_BB_B2_BB4_TX_DAC2V2I_EN_LSB                                                               10
#define PHY_ANALOG_BB_B2_BB4_TX_DAC2V2I_EN_MASK                                                      0x00000400
#define PHY_ANALOG_BB_B2_BB4_TX_DAC2V2I_EN_GET(x)                                    (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B2_BB4_TX_DAC2V2I_EN_SET(x)                                    (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B2_BB4_TX_BQ2V2I_EN_MSB                                                                11
#define PHY_ANALOG_BB_B2_BB4_TX_BQ2V2I_EN_LSB                                                                11
#define PHY_ANALOG_BB_B2_BB4_TX_BQ2V2I_EN_MASK                                                       0x00000800
#define PHY_ANALOG_BB_B2_BB4_TX_BQ2V2I_EN_GET(x)                                     (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B2_BB4_TX_BQ2V2I_EN_SET(x)                                     (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B2_BB4_TX_BYPASSBQ1_EN_MSB                                                             12
#define PHY_ANALOG_BB_B2_BB4_TX_BYPASSBQ1_EN_LSB                                                             12
#define PHY_ANALOG_BB_B2_BB4_TX_BYPASSBQ1_EN_MASK                                                    0x00001000
#define PHY_ANALOG_BB_B2_BB4_TX_BYPASSBQ1_EN_GET(x)                                  (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_BB_B2_BB4_TX_BYPASSBQ1_EN_SET(x)                                  (((x) << 12) & 0x00001000)
#define PHY_ANALOG_BB_B2_BB4_TX_NOTCHON_MSB                                                                  13
#define PHY_ANALOG_BB_B2_BB4_TX_NOTCHON_LSB                                                                  13
#define PHY_ANALOG_BB_B2_BB4_TX_NOTCHON_MASK                                                         0x00002000
#define PHY_ANALOG_BB_B2_BB4_TX_NOTCHON_GET(x)                                       (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_BB_B2_BB4_TX_NOTCHON_SET(x)                                       (((x) << 13) & 0x00002000)
#define PHY_ANALOG_BB_B2_BB4_TX_BQ2RXOUT_EN_MSB                                                              14
#define PHY_ANALOG_BB_B2_BB4_TX_BQ2RXOUT_EN_LSB                                                              14
#define PHY_ANALOG_BB_B2_BB4_TX_BQ2RXOUT_EN_MASK                                                     0x00004000
#define PHY_ANALOG_BB_B2_BB4_TX_BQ2RXOUT_EN_GET(x)                                   (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_BB_B2_BB4_TX_BQ2RXOUT_EN_SET(x)                                   (((x) << 14) & 0x00004000)
#define PHY_ANALOG_BB_B2_BB4_TX_RC2RXOUT_EN_MSB                                                              15
#define PHY_ANALOG_BB_B2_BB4_TX_RC2RXOUT_EN_LSB                                                              15
#define PHY_ANALOG_BB_B2_BB4_TX_RC2RXOUT_EN_MASK                                                     0x00008000
#define PHY_ANALOG_BB_B2_BB4_TX_RC2RXOUT_EN_GET(x)                                   (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_BB_B2_BB4_TX_RC2RXOUT_EN_SET(x)                                   (((x) << 15) & 0x00008000)
#define PHY_ANALOG_BB_B2_BB4_TX_RC2BQ1_EN_MSB                                                                16
#define PHY_ANALOG_BB_B2_BB4_TX_RC2BQ1_EN_LSB                                                                16
#define PHY_ANALOG_BB_B2_BB4_TX_RC2BQ1_EN_MASK                                                       0x00010000
#define PHY_ANALOG_BB_B2_BB4_TX_RC2BQ1_EN_GET(x)                                     (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_BB_B2_BB4_TX_RC2BQ1_EN_SET(x)                                     (((x) << 16) & 0x00010000)
#define PHY_ANALOG_BB_B2_BB4_TX_RXIN2RC_EN_MSB                                                               17
#define PHY_ANALOG_BB_B2_BB4_TX_RXIN2RC_EN_LSB                                                               17
#define PHY_ANALOG_BB_B2_BB4_TX_RXIN2RC_EN_MASK                                                      0x00020000
#define PHY_ANALOG_BB_B2_BB4_TX_RXIN2RC_EN_GET(x)                                    (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_BB_B2_BB4_TX_RXIN2RC_EN_SET(x)                                    (((x) << 17) & 0x00020000)
#define PHY_ANALOG_BB_B2_BB4_RX_NOTCH_HALFBW_MSB                                                             18
#define PHY_ANALOG_BB_B2_BB4_RX_NOTCH_HALFBW_LSB                                                             18
#define PHY_ANALOG_BB_B2_BB4_RX_NOTCH_HALFBW_MASK                                                    0x00040000
#define PHY_ANALOG_BB_B2_BB4_RX_NOTCH_HALFBW_GET(x)                                  (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_BB_B2_BB4_RX_NOTCH_HALFBW_SET(x)                                  (((x) << 18) & 0x00040000)
#define PHY_ANALOG_BB_B2_BB4_RX_REMOVECAP_RCFILT_MSB                                                         19
#define PHY_ANALOG_BB_B2_BB4_RX_REMOVECAP_RCFILT_LSB                                                         19
#define PHY_ANALOG_BB_B2_BB4_RX_REMOVECAP_RCFILT_MASK                                                0x00080000
#define PHY_ANALOG_BB_B2_BB4_RX_REMOVECAP_RCFILT_GET(x)                              (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_BB_B2_BB4_RX_REMOVECAP_RCFILT_SET(x)                              (((x) << 19) & 0x00080000)
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_BIQUAD2_MSB                                                              20
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_BIQUAD2_LSB                                                              20
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_BIQUAD2_MASK                                                     0x00100000
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_BIQUAD2_GET(x)                                   (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_BIQUAD2_SET(x)                                   (((x) << 20) & 0x00100000)
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_BIQUAD1_MSB                                                              21
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_BIQUAD1_LSB                                                              21
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_BIQUAD1_MASK                                                     0x00200000
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_BIQUAD1_GET(x)                                   (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_BIQUAD1_SET(x)                                   (((x) << 21) & 0x00200000)
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_V2I_MSB                                                                  22
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_V2I_LSB                                                                  22
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_V2I_MASK                                                         0x00400000
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_V2I_GET(x)                                       (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_V2I_SET(x)                                       (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_RCFILT_MSB                                                               23
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_RCFILT_LSB                                                               23
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_RCFILT_MASK                                                      0x00800000
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_RCFILT_GET(x)                                    (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B2_BB4_RX_PWD_RCFILT_SET(x)                                    (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B2_BB4_RX_DAC2V2I_EN_MSB                                                               24
#define PHY_ANALOG_BB_B2_BB4_RX_DAC2V2I_EN_LSB                                                               24
#define PHY_ANALOG_BB_B2_BB4_RX_DAC2V2I_EN_MASK                                                      0x01000000
#define PHY_ANALOG_BB_B2_BB4_RX_DAC2V2I_EN_GET(x)                                    (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B2_BB4_RX_DAC2V2I_EN_SET(x)                                    (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B2_BB4_RX_BQ2V2I_EN_MSB                                                                25
#define PHY_ANALOG_BB_B2_BB4_RX_BQ2V2I_EN_LSB                                                                25
#define PHY_ANALOG_BB_B2_BB4_RX_BQ2V2I_EN_MASK                                                       0x02000000
#define PHY_ANALOG_BB_B2_BB4_RX_BQ2V2I_EN_GET(x)                                     (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B2_BB4_RX_BQ2V2I_EN_SET(x)                                     (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B2_BB4_RX_BYPASSBQ1_EN_MSB                                                             26
#define PHY_ANALOG_BB_B2_BB4_RX_BYPASSBQ1_EN_LSB                                                             26
#define PHY_ANALOG_BB_B2_BB4_RX_BYPASSBQ1_EN_MASK                                                    0x04000000
#define PHY_ANALOG_BB_B2_BB4_RX_BYPASSBQ1_EN_GET(x)                                  (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B2_BB4_RX_BYPASSBQ1_EN_SET(x)                                  (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B2_BB4_RX_NOTCHON_MSB                                                                  27
#define PHY_ANALOG_BB_B2_BB4_RX_NOTCHON_LSB                                                                  27
#define PHY_ANALOG_BB_B2_BB4_RX_NOTCHON_MASK                                                         0x08000000
#define PHY_ANALOG_BB_B2_BB4_RX_NOTCHON_GET(x)                                       (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B2_BB4_RX_NOTCHON_SET(x)                                       (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B2_BB4_RX_BQ2RXOUT_EN_MSB                                                              28
#define PHY_ANALOG_BB_B2_BB4_RX_BQ2RXOUT_EN_LSB                                                              28
#define PHY_ANALOG_BB_B2_BB4_RX_BQ2RXOUT_EN_MASK                                                     0x10000000
#define PHY_ANALOG_BB_B2_BB4_RX_BQ2RXOUT_EN_GET(x)                                   (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B2_BB4_RX_BQ2RXOUT_EN_SET(x)                                   (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B2_BB4_RX_RC2RXOUT_EN_MSB                                                              29
#define PHY_ANALOG_BB_B2_BB4_RX_RC2RXOUT_EN_LSB                                                              29
#define PHY_ANALOG_BB_B2_BB4_RX_RC2RXOUT_EN_MASK                                                     0x20000000
#define PHY_ANALOG_BB_B2_BB4_RX_RC2RXOUT_EN_GET(x)                                   (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B2_BB4_RX_RC2RXOUT_EN_SET(x)                                   (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B2_BB4_RX_RC2BQ1_EN_MSB                                                                30
#define PHY_ANALOG_BB_B2_BB4_RX_RC2BQ1_EN_LSB                                                                30
#define PHY_ANALOG_BB_B2_BB4_RX_RC2BQ1_EN_MASK                                                       0x40000000
#define PHY_ANALOG_BB_B2_BB4_RX_RC2BQ1_EN_GET(x)                                     (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B2_BB4_RX_RC2BQ1_EN_SET(x)                                     (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B2_BB4_RX_RXIN2RC_EN_MSB                                                               31
#define PHY_ANALOG_BB_B2_BB4_RX_RXIN2RC_EN_LSB                                                               31
#define PHY_ANALOG_BB_B2_BB4_RX_RXIN2RC_EN_MASK                                                      0x80000000
#define PHY_ANALOG_BB_B2_BB4_RX_RXIN2RC_EN_GET(x)                                    (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B2_BB4_RX_RXIN2RC_EN_SET(x)                                    (((x) << 31) & 0x80000000)

/* macros for bb_b2_BB5 */
#define PHY_ANALOG_BB_B2_BB5_ADDRESS                                                                 0x00000950
#define PHY_ANALOG_BB_B2_BB5_OFFSET                                                                  0x00000950
#define PHY_ANALOG_BB_B2_BB5_ADC_SWAP_MSB                                                                     0
#define PHY_ANALOG_BB_B2_BB5_ADC_SWAP_LSB                                                                     0
#define PHY_ANALOG_BB_B2_BB5_ADC_SWAP_MASK                                                           0x00000001
#define PHY_ANALOG_BB_B2_BB5_ADC_SWAP_GET(x)                                          (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B2_BB5_ADC_SWAP_SET(x)                                          (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B2_BB5_ADC_REFINC_MSB                                                                   1
#define PHY_ANALOG_BB_B2_BB5_ADC_REFINC_LSB                                                                   1
#define PHY_ANALOG_BB_B2_BB5_ADC_REFINC_MASK                                                         0x00000002
#define PHY_ANALOG_BB_B2_BB5_ADC_REFINC_GET(x)                                        (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B2_BB5_ADC_REFINC_SET(x)                                        (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B2_BB5_ADC_REFBIAS_MSB                                                                  3
#define PHY_ANALOG_BB_B2_BB5_ADC_REFBIAS_LSB                                                                  2
#define PHY_ANALOG_BB_B2_BB5_ADC_REFBIAS_MASK                                                        0x0000000c
#define PHY_ANALOG_BB_B2_BB5_ADC_REFBIAS_GET(x)                                       (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_BB_B2_BB5_ADC_REFBIAS_SET(x)                                       (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_BB_B2_BB5_CALTX_NOTCH_HALFBW_MSB                                                           4
#define PHY_ANALOG_BB_B2_BB5_CALTX_NOTCH_HALFBW_LSB                                                           4
#define PHY_ANALOG_BB_B2_BB5_CALTX_NOTCH_HALFBW_MASK                                                 0x00000010
#define PHY_ANALOG_BB_B2_BB5_CALTX_NOTCH_HALFBW_GET(x)                                (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B2_BB5_CALTX_NOTCH_HALFBW_SET(x)                                (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B2_BB5_CALTX_REMOVECAP_RCFILT_MSB                                                       5
#define PHY_ANALOG_BB_B2_BB5_CALTX_REMOVECAP_RCFILT_LSB                                                       5
#define PHY_ANALOG_BB_B2_BB5_CALTX_REMOVECAP_RCFILT_MASK                                             0x00000020
#define PHY_ANALOG_BB_B2_BB5_CALTX_REMOVECAP_RCFILT_GET(x)                            (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B2_BB5_CALTX_REMOVECAP_RCFILT_SET(x)                            (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_BIQUAD2_MSB                                                            6
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_BIQUAD2_LSB                                                            6
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_BIQUAD2_MASK                                                  0x00000040
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_BIQUAD2_GET(x)                                 (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_BIQUAD2_SET(x)                                 (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_BIQUAD1_MSB                                                            7
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_BIQUAD1_LSB                                                            7
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_BIQUAD1_MASK                                                  0x00000080
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_BIQUAD1_GET(x)                                 (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_BIQUAD1_SET(x)                                 (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_V2I_MSB                                                                8
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_V2I_LSB                                                                8
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_V2I_MASK                                                      0x00000100
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_V2I_GET(x)                                     (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_V2I_SET(x)                                     (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_RCFILT_MSB                                                             9
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_RCFILT_LSB                                                             9
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_RCFILT_MASK                                                   0x00000200
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_RCFILT_GET(x)                                  (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B2_BB5_CALTX_PWD_RCFILT_SET(x)                                  (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B2_BB5_CALTX_DAC2V2I_EN_MSB                                                            10
#define PHY_ANALOG_BB_B2_BB5_CALTX_DAC2V2I_EN_LSB                                                            10
#define PHY_ANALOG_BB_B2_BB5_CALTX_DAC2V2I_EN_MASK                                                   0x00000400
#define PHY_ANALOG_BB_B2_BB5_CALTX_DAC2V2I_EN_GET(x)                                 (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B2_BB5_CALTX_DAC2V2I_EN_SET(x)                                 (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B2_BB5_CALTX_BQ2V2I_EN_MSB                                                             11
#define PHY_ANALOG_BB_B2_BB5_CALTX_BQ2V2I_EN_LSB                                                             11
#define PHY_ANALOG_BB_B2_BB5_CALTX_BQ2V2I_EN_MASK                                                    0x00000800
#define PHY_ANALOG_BB_B2_BB5_CALTX_BQ2V2I_EN_GET(x)                                  (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B2_BB5_CALTX_BQ2V2I_EN_SET(x)                                  (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B2_BB5_CALTX_BYPASSBQ1_EN_MSB                                                          12
#define PHY_ANALOG_BB_B2_BB5_CALTX_BYPASSBQ1_EN_LSB                                                          12
#define PHY_ANALOG_BB_B2_BB5_CALTX_BYPASSBQ1_EN_MASK                                                 0x00001000
#define PHY_ANALOG_BB_B2_BB5_CALTX_BYPASSBQ1_EN_GET(x)                               (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_BB_B2_BB5_CALTX_BYPASSBQ1_EN_SET(x)                               (((x) << 12) & 0x00001000)
#define PHY_ANALOG_BB_B2_BB5_CALTX_NOTCHON_MSB                                                               13
#define PHY_ANALOG_BB_B2_BB5_CALTX_NOTCHON_LSB                                                               13
#define PHY_ANALOG_BB_B2_BB5_CALTX_NOTCHON_MASK                                                      0x00002000
#define PHY_ANALOG_BB_B2_BB5_CALTX_NOTCHON_GET(x)                                    (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_BB_B2_BB5_CALTX_NOTCHON_SET(x)                                    (((x) << 13) & 0x00002000)
#define PHY_ANALOG_BB_B2_BB5_CALTX_BQ2RXOUT_EN_MSB                                                           14
#define PHY_ANALOG_BB_B2_BB5_CALTX_BQ2RXOUT_EN_LSB                                                           14
#define PHY_ANALOG_BB_B2_BB5_CALTX_BQ2RXOUT_EN_MASK                                                  0x00004000
#define PHY_ANALOG_BB_B2_BB5_CALTX_BQ2RXOUT_EN_GET(x)                                (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_BB_B2_BB5_CALTX_BQ2RXOUT_EN_SET(x)                                (((x) << 14) & 0x00004000)
#define PHY_ANALOG_BB_B2_BB5_CALTX_RC2RXOUT_EN_MSB                                                           15
#define PHY_ANALOG_BB_B2_BB5_CALTX_RC2RXOUT_EN_LSB                                                           15
#define PHY_ANALOG_BB_B2_BB5_CALTX_RC2RXOUT_EN_MASK                                                  0x00008000
#define PHY_ANALOG_BB_B2_BB5_CALTX_RC2RXOUT_EN_GET(x)                                (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_BB_B2_BB5_CALTX_RC2RXOUT_EN_SET(x)                                (((x) << 15) & 0x00008000)
#define PHY_ANALOG_BB_B2_BB5_CALTX_RC2BQ1_EN_MSB                                                             16
#define PHY_ANALOG_BB_B2_BB5_CALTX_RC2BQ1_EN_LSB                                                             16
#define PHY_ANALOG_BB_B2_BB5_CALTX_RC2BQ1_EN_MASK                                                    0x00010000
#define PHY_ANALOG_BB_B2_BB5_CALTX_RC2BQ1_EN_GET(x)                                  (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_BB_B2_BB5_CALTX_RC2BQ1_EN_SET(x)                                  (((x) << 16) & 0x00010000)
#define PHY_ANALOG_BB_B2_BB5_CALTX_RXIN2RC_EN_MSB                                                            17
#define PHY_ANALOG_BB_B2_BB5_CALTX_RXIN2RC_EN_LSB                                                            17
#define PHY_ANALOG_BB_B2_BB5_CALTX_RXIN2RC_EN_MASK                                                   0x00020000
#define PHY_ANALOG_BB_B2_BB5_CALTX_RXIN2RC_EN_GET(x)                                 (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_BB_B2_BB5_CALTX_RXIN2RC_EN_SET(x)                                 (((x) << 17) & 0x00020000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_NOTCH_HALFBW_MSB                                                          18
#define PHY_ANALOG_BB_B2_BB5_CALRX_NOTCH_HALFBW_LSB                                                          18
#define PHY_ANALOG_BB_B2_BB5_CALRX_NOTCH_HALFBW_MASK                                                 0x00040000
#define PHY_ANALOG_BB_B2_BB5_CALRX_NOTCH_HALFBW_GET(x)                               (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_BB_B2_BB5_CALRX_NOTCH_HALFBW_SET(x)                               (((x) << 18) & 0x00040000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_REMOVECAP_RCFILT_MSB                                                      19
#define PHY_ANALOG_BB_B2_BB5_CALRX_REMOVECAP_RCFILT_LSB                                                      19
#define PHY_ANALOG_BB_B2_BB5_CALRX_REMOVECAP_RCFILT_MASK                                             0x00080000
#define PHY_ANALOG_BB_B2_BB5_CALRX_REMOVECAP_RCFILT_GET(x)                           (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_BB_B2_BB5_CALRX_REMOVECAP_RCFILT_SET(x)                           (((x) << 19) & 0x00080000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_BIQUAD2_MSB                                                           20
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_BIQUAD2_LSB                                                           20
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_BIQUAD2_MASK                                                  0x00100000
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_BIQUAD2_GET(x)                                (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_BIQUAD2_SET(x)                                (((x) << 20) & 0x00100000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_BIQUAD1_MSB                                                           21
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_BIQUAD1_LSB                                                           21
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_BIQUAD1_MASK                                                  0x00200000
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_BIQUAD1_GET(x)                                (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_BIQUAD1_SET(x)                                (((x) << 21) & 0x00200000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_V2I_MSB                                                               22
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_V2I_LSB                                                               22
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_V2I_MASK                                                      0x00400000
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_V2I_GET(x)                                    (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_V2I_SET(x)                                    (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_RCFILT_MSB                                                            23
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_RCFILT_LSB                                                            23
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_RCFILT_MASK                                                   0x00800000
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_RCFILT_GET(x)                                 (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B2_BB5_CALRX_PWD_RCFILT_SET(x)                                 (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_DAC2V2I_EN_MSB                                                            24
#define PHY_ANALOG_BB_B2_BB5_CALRX_DAC2V2I_EN_LSB                                                            24
#define PHY_ANALOG_BB_B2_BB5_CALRX_DAC2V2I_EN_MASK                                                   0x01000000
#define PHY_ANALOG_BB_B2_BB5_CALRX_DAC2V2I_EN_GET(x)                                 (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B2_BB5_CALRX_DAC2V2I_EN_SET(x)                                 (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_BQ2V2I_EN_MSB                                                             25
#define PHY_ANALOG_BB_B2_BB5_CALRX_BQ2V2I_EN_LSB                                                             25
#define PHY_ANALOG_BB_B2_BB5_CALRX_BQ2V2I_EN_MASK                                                    0x02000000
#define PHY_ANALOG_BB_B2_BB5_CALRX_BQ2V2I_EN_GET(x)                                  (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B2_BB5_CALRX_BQ2V2I_EN_SET(x)                                  (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_BYPASSBQ1_EN_MSB                                                          26
#define PHY_ANALOG_BB_B2_BB5_CALRX_BYPASSBQ1_EN_LSB                                                          26
#define PHY_ANALOG_BB_B2_BB5_CALRX_BYPASSBQ1_EN_MASK                                                 0x04000000
#define PHY_ANALOG_BB_B2_BB5_CALRX_BYPASSBQ1_EN_GET(x)                               (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B2_BB5_CALRX_BYPASSBQ1_EN_SET(x)                               (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_NOTCHON_MSB                                                               27
#define PHY_ANALOG_BB_B2_BB5_CALRX_NOTCHON_LSB                                                               27
#define PHY_ANALOG_BB_B2_BB5_CALRX_NOTCHON_MASK                                                      0x08000000
#define PHY_ANALOG_BB_B2_BB5_CALRX_NOTCHON_GET(x)                                    (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B2_BB5_CALRX_NOTCHON_SET(x)                                    (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_BQ2RXOUT_EN_MSB                                                           28
#define PHY_ANALOG_BB_B2_BB5_CALRX_BQ2RXOUT_EN_LSB                                                           28
#define PHY_ANALOG_BB_B2_BB5_CALRX_BQ2RXOUT_EN_MASK                                                  0x10000000
#define PHY_ANALOG_BB_B2_BB5_CALRX_BQ2RXOUT_EN_GET(x)                                (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B2_BB5_CALRX_BQ2RXOUT_EN_SET(x)                                (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_RC2RXOUT_EN_MSB                                                           29
#define PHY_ANALOG_BB_B2_BB5_CALRX_RC2RXOUT_EN_LSB                                                           29
#define PHY_ANALOG_BB_B2_BB5_CALRX_RC2RXOUT_EN_MASK                                                  0x20000000
#define PHY_ANALOG_BB_B2_BB5_CALRX_RC2RXOUT_EN_GET(x)                                (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B2_BB5_CALRX_RC2RXOUT_EN_SET(x)                                (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_RC2BQ1_EN_MSB                                                             30
#define PHY_ANALOG_BB_B2_BB5_CALRX_RC2BQ1_EN_LSB                                                             30
#define PHY_ANALOG_BB_B2_BB5_CALRX_RC2BQ1_EN_MASK                                                    0x40000000
#define PHY_ANALOG_BB_B2_BB5_CALRX_RC2BQ1_EN_GET(x)                                  (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B2_BB5_CALRX_RC2BQ1_EN_SET(x)                                  (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B2_BB5_CALRX_RXIN2RC_EN_MSB                                                            31
#define PHY_ANALOG_BB_B2_BB5_CALRX_RXIN2RC_EN_LSB                                                            31
#define PHY_ANALOG_BB_B2_BB5_CALRX_RXIN2RC_EN_MASK                                                   0x80000000
#define PHY_ANALOG_BB_B2_BB5_CALRX_RXIN2RC_EN_GET(x)                                 (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B2_BB5_CALRX_RXIN2RC_EN_SET(x)                                 (((x) << 31) & 0x80000000)

/* macros for bb_b2_BB6 */
#define PHY_ANALOG_BB_B2_BB6_ADDRESS                                                                 0x00000954
#define PHY_ANALOG_BB_B2_BB6_OFFSET                                                                  0x00000954
#define PHY_ANALOG_BB_B2_BB6_DRV_STR_MSB                                                                      2
#define PHY_ANALOG_BB_B2_BB6_DRV_STR_LSB                                                                      0
#define PHY_ANALOG_BB_B2_BB6_DRV_STR_MASK                                                            0x00000007
#define PHY_ANALOG_BB_B2_BB6_DRV_STR_GET(x)                                           (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_BB_B2_BB6_DRV_STR_SET(x)                                           (((x) << 0) & 0x00000007)
#define PHY_ANALOG_BB_B2_BB6_PWD_BB_BIAS_MSB                                                                  3
#define PHY_ANALOG_BB_B2_BB6_PWD_BB_BIAS_LSB                                                                  3
#define PHY_ANALOG_BB_B2_BB6_PWD_BB_BIAS_MASK                                                        0x00000008
#define PHY_ANALOG_BB_B2_BB6_PWD_BB_BIAS_GET(x)                                       (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_BB_B2_BB6_PWD_BB_BIAS_SET(x)                                       (((x) << 3) & 0x00000008)
#define PHY_ANALOG_BB_B2_BB6_CALFC_NOTCH_HALFBW_MSB                                                           4
#define PHY_ANALOG_BB_B2_BB6_CALFC_NOTCH_HALFBW_LSB                                                           4
#define PHY_ANALOG_BB_B2_BB6_CALFC_NOTCH_HALFBW_MASK                                                 0x00000010
#define PHY_ANALOG_BB_B2_BB6_CALFC_NOTCH_HALFBW_GET(x)                                (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B2_BB6_CALFC_NOTCH_HALFBW_SET(x)                                (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B2_BB6_CALFC_REMOVECAP_RCFILT_MSB                                                       5
#define PHY_ANALOG_BB_B2_BB6_CALFC_REMOVECAP_RCFILT_LSB                                                       5
#define PHY_ANALOG_BB_B2_BB6_CALFC_REMOVECAP_RCFILT_MASK                                             0x00000020
#define PHY_ANALOG_BB_B2_BB6_CALFC_REMOVECAP_RCFILT_GET(x)                            (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B2_BB6_CALFC_REMOVECAP_RCFILT_SET(x)                            (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_BIQUAD2_MSB                                                            6
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_BIQUAD2_LSB                                                            6
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_BIQUAD2_MASK                                                  0x00000040
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_BIQUAD2_GET(x)                                 (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_BIQUAD2_SET(x)                                 (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_BIQUAD1_MSB                                                            7
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_BIQUAD1_LSB                                                            7
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_BIQUAD1_MASK                                                  0x00000080
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_BIQUAD1_GET(x)                                 (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_BIQUAD1_SET(x)                                 (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_V2I_MSB                                                                8
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_V2I_LSB                                                                8
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_V2I_MASK                                                      0x00000100
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_V2I_GET(x)                                     (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_V2I_SET(x)                                     (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_RCFILT_MSB                                                             9
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_RCFILT_LSB                                                             9
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_RCFILT_MASK                                                   0x00000200
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_RCFILT_GET(x)                                  (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B2_BB6_CALFC_PWD_RCFILT_SET(x)                                  (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B2_BB6_CALFC_DAC2V2I_EN_MSB                                                            10
#define PHY_ANALOG_BB_B2_BB6_CALFC_DAC2V2I_EN_LSB                                                            10
#define PHY_ANALOG_BB_B2_BB6_CALFC_DAC2V2I_EN_MASK                                                   0x00000400
#define PHY_ANALOG_BB_B2_BB6_CALFC_DAC2V2I_EN_GET(x)                                 (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B2_BB6_CALFC_DAC2V2I_EN_SET(x)                                 (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B2_BB6_CALFC_BQ2V2I_EN_MSB                                                             11
#define PHY_ANALOG_BB_B2_BB6_CALFC_BQ2V2I_EN_LSB                                                             11
#define PHY_ANALOG_BB_B2_BB6_CALFC_BQ2V2I_EN_MASK                                                    0x00000800
#define PHY_ANALOG_BB_B2_BB6_CALFC_BQ2V2I_EN_GET(x)                                  (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B2_BB6_CALFC_BQ2V2I_EN_SET(x)                                  (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B2_BB6_CALFC_BYPASSBQ1_EN_MSB                                                          12
#define PHY_ANALOG_BB_B2_BB6_CALFC_BYPASSBQ1_EN_LSB                                                          12
#define PHY_ANALOG_BB_B2_BB6_CALFC_BYPASSBQ1_EN_MASK                                                 0x00001000
#define PHY_ANALOG_BB_B2_BB6_CALFC_BYPASSBQ1_EN_GET(x)                               (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_BB_B2_BB6_CALFC_BYPASSBQ1_EN_SET(x)                               (((x) << 12) & 0x00001000)
#define PHY_ANALOG_BB_B2_BB6_CALFC_NOTCHON_MSB                                                               13
#define PHY_ANALOG_BB_B2_BB6_CALFC_NOTCHON_LSB                                                               13
#define PHY_ANALOG_BB_B2_BB6_CALFC_NOTCHON_MASK                                                      0x00002000
#define PHY_ANALOG_BB_B2_BB6_CALFC_NOTCHON_GET(x)                                    (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_BB_B2_BB6_CALFC_NOTCHON_SET(x)                                    (((x) << 13) & 0x00002000)
#define PHY_ANALOG_BB_B2_BB6_CALFC_BQ2RXOUT_EN_MSB                                                           14
#define PHY_ANALOG_BB_B2_BB6_CALFC_BQ2RXOUT_EN_LSB                                                           14
#define PHY_ANALOG_BB_B2_BB6_CALFC_BQ2RXOUT_EN_MASK                                                  0x00004000
#define PHY_ANALOG_BB_B2_BB6_CALFC_BQ2RXOUT_EN_GET(x)                                (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_BB_B2_BB6_CALFC_BQ2RXOUT_EN_SET(x)                                (((x) << 14) & 0x00004000)
#define PHY_ANALOG_BB_B2_BB6_CALFC_RC2RXOUT_EN_MSB                                                           15
#define PHY_ANALOG_BB_B2_BB6_CALFC_RC2RXOUT_EN_LSB                                                           15
#define PHY_ANALOG_BB_B2_BB6_CALFC_RC2RXOUT_EN_MASK                                                  0x00008000
#define PHY_ANALOG_BB_B2_BB6_CALFC_RC2RXOUT_EN_GET(x)                                (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_BB_B2_BB6_CALFC_RC2RXOUT_EN_SET(x)                                (((x) << 15) & 0x00008000)
#define PHY_ANALOG_BB_B2_BB6_CALFC_RC2BQ1_EN_MSB                                                             16
#define PHY_ANALOG_BB_B2_BB6_CALFC_RC2BQ1_EN_LSB                                                             16
#define PHY_ANALOG_BB_B2_BB6_CALFC_RC2BQ1_EN_MASK                                                    0x00010000
#define PHY_ANALOG_BB_B2_BB6_CALFC_RC2BQ1_EN_GET(x)                                  (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_BB_B2_BB6_CALFC_RC2BQ1_EN_SET(x)                                  (((x) << 16) & 0x00010000)
#define PHY_ANALOG_BB_B2_BB6_CALFC_RXIN2RC_EN_MSB                                                            17
#define PHY_ANALOG_BB_B2_BB6_CALFC_RXIN2RC_EN_LSB                                                            17
#define PHY_ANALOG_BB_B2_BB6_CALFC_RXIN2RC_EN_MASK                                                   0x00020000
#define PHY_ANALOG_BB_B2_BB6_CALFC_RXIN2RC_EN_GET(x)                                 (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_BB_B2_BB6_CALFC_RXIN2RC_EN_SET(x)                                 (((x) << 17) & 0x00020000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_NOTCH_HALFBW_MSB                                                          18
#define PHY_ANALOG_BB_B2_BB6_CALPA_NOTCH_HALFBW_LSB                                                          18
#define PHY_ANALOG_BB_B2_BB6_CALPA_NOTCH_HALFBW_MASK                                                 0x00040000
#define PHY_ANALOG_BB_B2_BB6_CALPA_NOTCH_HALFBW_GET(x)                               (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_BB_B2_BB6_CALPA_NOTCH_HALFBW_SET(x)                               (((x) << 18) & 0x00040000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_REMOVECAP_RCFILT_MSB                                                      19
#define PHY_ANALOG_BB_B2_BB6_CALPA_REMOVECAP_RCFILT_LSB                                                      19
#define PHY_ANALOG_BB_B2_BB6_CALPA_REMOVECAP_RCFILT_MASK                                             0x00080000
#define PHY_ANALOG_BB_B2_BB6_CALPA_REMOVECAP_RCFILT_GET(x)                           (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_BB_B2_BB6_CALPA_REMOVECAP_RCFILT_SET(x)                           (((x) << 19) & 0x00080000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_BIQUAD2_MSB                                                           20
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_BIQUAD2_LSB                                                           20
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_BIQUAD2_MASK                                                  0x00100000
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_BIQUAD2_GET(x)                                (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_BIQUAD2_SET(x)                                (((x) << 20) & 0x00100000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_BIQUAD1_MSB                                                           21
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_BIQUAD1_LSB                                                           21
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_BIQUAD1_MASK                                                  0x00200000
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_BIQUAD1_GET(x)                                (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_BIQUAD1_SET(x)                                (((x) << 21) & 0x00200000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_V2I_MSB                                                               22
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_V2I_LSB                                                               22
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_V2I_MASK                                                      0x00400000
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_V2I_GET(x)                                    (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_V2I_SET(x)                                    (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_RCFILT_MSB                                                            23
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_RCFILT_LSB                                                            23
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_RCFILT_MASK                                                   0x00800000
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_RCFILT_GET(x)                                 (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B2_BB6_CALPA_PWD_RCFILT_SET(x)                                 (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_DAC2V2I_EN_MSB                                                            24
#define PHY_ANALOG_BB_B2_BB6_CALPA_DAC2V2I_EN_LSB                                                            24
#define PHY_ANALOG_BB_B2_BB6_CALPA_DAC2V2I_EN_MASK                                                   0x01000000
#define PHY_ANALOG_BB_B2_BB6_CALPA_DAC2V2I_EN_GET(x)                                 (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B2_BB6_CALPA_DAC2V2I_EN_SET(x)                                 (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_BQ2V2I_EN_MSB                                                             25
#define PHY_ANALOG_BB_B2_BB6_CALPA_BQ2V2I_EN_LSB                                                             25
#define PHY_ANALOG_BB_B2_BB6_CALPA_BQ2V2I_EN_MASK                                                    0x02000000
#define PHY_ANALOG_BB_B2_BB6_CALPA_BQ2V2I_EN_GET(x)                                  (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B2_BB6_CALPA_BQ2V2I_EN_SET(x)                                  (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_BYPASSBQ1_EN_MSB                                                          26
#define PHY_ANALOG_BB_B2_BB6_CALPA_BYPASSBQ1_EN_LSB                                                          26
#define PHY_ANALOG_BB_B2_BB6_CALPA_BYPASSBQ1_EN_MASK                                                 0x04000000
#define PHY_ANALOG_BB_B2_BB6_CALPA_BYPASSBQ1_EN_GET(x)                               (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B2_BB6_CALPA_BYPASSBQ1_EN_SET(x)                               (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_NOTCHON_MSB                                                               27
#define PHY_ANALOG_BB_B2_BB6_CALPA_NOTCHON_LSB                                                               27
#define PHY_ANALOG_BB_B2_BB6_CALPA_NOTCHON_MASK                                                      0x08000000
#define PHY_ANALOG_BB_B2_BB6_CALPA_NOTCHON_GET(x)                                    (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B2_BB6_CALPA_NOTCHON_SET(x)                                    (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_BQ2RXOUT_EN_MSB                                                           28
#define PHY_ANALOG_BB_B2_BB6_CALPA_BQ2RXOUT_EN_LSB                                                           28
#define PHY_ANALOG_BB_B2_BB6_CALPA_BQ2RXOUT_EN_MASK                                                  0x10000000
#define PHY_ANALOG_BB_B2_BB6_CALPA_BQ2RXOUT_EN_GET(x)                                (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B2_BB6_CALPA_BQ2RXOUT_EN_SET(x)                                (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_RC2RXOUT_EN_MSB                                                           29
#define PHY_ANALOG_BB_B2_BB6_CALPA_RC2RXOUT_EN_LSB                                                           29
#define PHY_ANALOG_BB_B2_BB6_CALPA_RC2RXOUT_EN_MASK                                                  0x20000000
#define PHY_ANALOG_BB_B2_BB6_CALPA_RC2RXOUT_EN_GET(x)                                (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B2_BB6_CALPA_RC2RXOUT_EN_SET(x)                                (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_RC2BQ1_EN_MSB                                                             30
#define PHY_ANALOG_BB_B2_BB6_CALPA_RC2BQ1_EN_LSB                                                             30
#define PHY_ANALOG_BB_B2_BB6_CALPA_RC2BQ1_EN_MASK                                                    0x40000000
#define PHY_ANALOG_BB_B2_BB6_CALPA_RC2BQ1_EN_GET(x)                                  (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B2_BB6_CALPA_RC2BQ1_EN_SET(x)                                  (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B2_BB6_CALPA_RXIN2RC_EN_MSB                                                            31
#define PHY_ANALOG_BB_B2_BB6_CALPA_RXIN2RC_EN_LSB                                                            31
#define PHY_ANALOG_BB_B2_BB6_CALPA_RXIN2RC_EN_MASK                                                   0x80000000
#define PHY_ANALOG_BB_B2_BB6_CALPA_RXIN2RC_EN_GET(x)                                 (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B2_BB6_CALPA_RXIN2RC_EN_SET(x)                                 (((x) << 31) & 0x80000000)

/* macros for bb_b2_BB7 */
#define PHY_ANALOG_BB_B2_BB7_ADDRESS                                                                 0x00000958
#define PHY_ANALOG_BB_B2_BB7_OFFSET                                                                  0x00000958
#define PHY_ANALOG_BB_B2_BB7_LOWPWRLISTEN_MSB                                                                 0
#define PHY_ANALOG_BB_B2_BB7_LOWPWRLISTEN_LSB                                                                 0
#define PHY_ANALOG_BB_B2_BB7_LOWPWRLISTEN_MASK                                                       0x00000001
#define PHY_ANALOG_BB_B2_BB7_LOWPWRLISTEN_GET(x)                                      (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BB_B2_BB7_LOWPWRLISTEN_SET(x)                                      (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BB_B2_BB7_LOWPWRLISTEN_OVR_MSB                                                             1
#define PHY_ANALOG_BB_B2_BB7_LOWPWRLISTEN_OVR_LSB                                                             1
#define PHY_ANALOG_BB_B2_BB7_LOWPWRLISTEN_OVR_MASK                                                   0x00000002
#define PHY_ANALOG_BB_B2_BB7_LOWPWRLISTEN_OVR_GET(x)                                  (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_BB_B2_BB7_LOWPWRLISTEN_OVR_SET(x)                                  (((x) << 1) & 0x00000002)
#define PHY_ANALOG_BB_B2_BB7_DACFULLSCALE_MSB                                                                 2
#define PHY_ANALOG_BB_B2_BB7_DACFULLSCALE_LSB                                                                 2
#define PHY_ANALOG_BB_B2_BB7_DACFULLSCALE_MASK                                                       0x00000004
#define PHY_ANALOG_BB_B2_BB7_DACFULLSCALE_GET(x)                                      (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_BB_B2_BB7_DACFULLSCALE_SET(x)                                      (((x) << 2) & 0x00000004)
#define PHY_ANALOG_BB_B2_BB7_ADDACLOOPBACK_MSB                                                                3
#define PHY_ANALOG_BB_B2_BB7_ADDACLOOPBACK_LSB                                                                3
#define PHY_ANALOG_BB_B2_BB7_ADDACLOOPBACK_MASK                                                      0x00000008
#define PHY_ANALOG_BB_B2_BB7_ADDACLOOPBACK_GET(x)                                     (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_BB_B2_BB7_ADDACLOOPBACK_SET(x)                                     (((x) << 3) & 0x00000008)
#define PHY_ANALOG_BB_B2_BB7_ADCSHORT_OVR_MSB                                                                 4
#define PHY_ANALOG_BB_B2_BB7_ADCSHORT_OVR_LSB                                                                 4
#define PHY_ANALOG_BB_B2_BB7_ADCSHORT_OVR_MASK                                                       0x00000010
#define PHY_ANALOG_BB_B2_BB7_ADCSHORT_OVR_GET(x)                                      (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B2_BB7_ADCSHORT_OVR_SET(x)                                      (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B2_BB7_ADCSHORT_MSB                                                                     5
#define PHY_ANALOG_BB_B2_BB7_ADCSHORT_LSB                                                                     5
#define PHY_ANALOG_BB_B2_BB7_ADCSHORT_MASK                                                           0x00000020
#define PHY_ANALOG_BB_B2_BB7_ADCSHORT_GET(x)                                          (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B2_BB7_ADCSHORT_SET(x)                                          (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B2_BB7_LPRX_FILTERFC_OVR_MSB                                                            6
#define PHY_ANALOG_BB_B2_BB7_LPRX_FILTERFC_OVR_LSB                                                            6
#define PHY_ANALOG_BB_B2_BB7_LPRX_FILTERFC_OVR_MASK                                                  0x00000040
#define PHY_ANALOG_BB_B2_BB7_LPRX_FILTERFC_OVR_GET(x)                                 (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B2_BB7_LPRX_FILTERFC_OVR_SET(x)                                 (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B2_BB7_TX_FILTERFC_OVR_MSB                                                              7
#define PHY_ANALOG_BB_B2_BB7_TX_FILTERFC_OVR_LSB                                                              7
#define PHY_ANALOG_BB_B2_BB7_TX_FILTERFC_OVR_MASK                                                    0x00000080
#define PHY_ANALOG_BB_B2_BB7_TX_FILTERFC_OVR_GET(x)                                   (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B2_BB7_TX_FILTERFC_OVR_SET(x)                                   (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B2_BB7_RX_FILTERFC_OVR_MSB                                                              8
#define PHY_ANALOG_BB_B2_BB7_RX_FILTERFC_OVR_LSB                                                              8
#define PHY_ANALOG_BB_B2_BB7_RX_FILTERFC_OVR_MASK                                                    0x00000100
#define PHY_ANALOG_BB_B2_BB7_RX_FILTERFC_OVR_GET(x)                                   (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B2_BB7_RX_FILTERFC_OVR_SET(x)                                   (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B2_BB7_NOTCH_HALFBW_MSB                                                                 9
#define PHY_ANALOG_BB_B2_BB7_NOTCH_HALFBW_LSB                                                                 9
#define PHY_ANALOG_BB_B2_BB7_NOTCH_HALFBW_MASK                                                       0x00000200
#define PHY_ANALOG_BB_B2_BB7_NOTCH_HALFBW_GET(x)                                      (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B2_BB7_NOTCH_HALFBW_SET(x)                                      (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B2_BB7_PWD_OSDAC_CAL_MSB                                                               12
#define PHY_ANALOG_BB_B2_BB7_PWD_OSDAC_CAL_LSB                                                               10
#define PHY_ANALOG_BB_B2_BB7_PWD_OSDAC_CAL_MASK                                                      0x00001c00
#define PHY_ANALOG_BB_B2_BB7_PWD_OSDAC_CAL_GET(x)                                    (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_BB_B2_BB7_PWD_OSDAC_CAL_SET(x)                                    (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_BB_B2_BB7_LPRX_FILTERFC_MSB                                                               17
#define PHY_ANALOG_BB_B2_BB7_LPRX_FILTERFC_LSB                                                               13
#define PHY_ANALOG_BB_B2_BB7_LPRX_FILTERFC_MASK                                                      0x0003e000
#define PHY_ANALOG_BB_B2_BB7_LPRX_FILTERFC_GET(x)                                    (((x) & 0x0003e000) >> 13)
#define PHY_ANALOG_BB_B2_BB7_LPRX_FILTERFC_SET(x)                                    (((x) << 13) & 0x0003e000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_NOTCH_HALFBW_MSB                                                           18
#define PHY_ANALOG_BB_B2_BB7_LPRX_NOTCH_HALFBW_LSB                                                           18
#define PHY_ANALOG_BB_B2_BB7_LPRX_NOTCH_HALFBW_MASK                                                  0x00040000
#define PHY_ANALOG_BB_B2_BB7_LPRX_NOTCH_HALFBW_GET(x)                                (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_BB_B2_BB7_LPRX_NOTCH_HALFBW_SET(x)                                (((x) << 18) & 0x00040000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_REMOVECAP_RCFILT_MSB                                                       19
#define PHY_ANALOG_BB_B2_BB7_LPRX_REMOVECAP_RCFILT_LSB                                                       19
#define PHY_ANALOG_BB_B2_BB7_LPRX_REMOVECAP_RCFILT_MASK                                              0x00080000
#define PHY_ANALOG_BB_B2_BB7_LPRX_REMOVECAP_RCFILT_GET(x)                            (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_BB_B2_BB7_LPRX_REMOVECAP_RCFILT_SET(x)                            (((x) << 19) & 0x00080000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_BIQUAD2_MSB                                                            20
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_BIQUAD2_LSB                                                            20
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_BIQUAD2_MASK                                                   0x00100000
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_BIQUAD2_GET(x)                                 (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_BIQUAD2_SET(x)                                 (((x) << 20) & 0x00100000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_BIQUAD1_MSB                                                            21
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_BIQUAD1_LSB                                                            21
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_BIQUAD1_MASK                                                   0x00200000
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_BIQUAD1_GET(x)                                 (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_BIQUAD1_SET(x)                                 (((x) << 21) & 0x00200000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_V2I_MSB                                                                22
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_V2I_LSB                                                                22
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_V2I_MASK                                                       0x00400000
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_V2I_GET(x)                                     (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_V2I_SET(x)                                     (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_RCFILT_MSB                                                             23
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_RCFILT_LSB                                                             23
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_RCFILT_MASK                                                    0x00800000
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_RCFILT_GET(x)                                  (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BB_B2_BB7_LPRX_PWD_RCFILT_SET(x)                                  (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_DAC2V2I_EN_MSB                                                             24
#define PHY_ANALOG_BB_B2_BB7_LPRX_DAC2V2I_EN_LSB                                                             24
#define PHY_ANALOG_BB_B2_BB7_LPRX_DAC2V2I_EN_MASK                                                    0x01000000
#define PHY_ANALOG_BB_B2_BB7_LPRX_DAC2V2I_EN_GET(x)                                  (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BB_B2_BB7_LPRX_DAC2V2I_EN_SET(x)                                  (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_BQ2V2I_EN_MSB                                                              25
#define PHY_ANALOG_BB_B2_BB7_LPRX_BQ2V2I_EN_LSB                                                              25
#define PHY_ANALOG_BB_B2_BB7_LPRX_BQ2V2I_EN_MASK                                                     0x02000000
#define PHY_ANALOG_BB_B2_BB7_LPRX_BQ2V2I_EN_GET(x)                                   (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_BB_B2_BB7_LPRX_BQ2V2I_EN_SET(x)                                   (((x) << 25) & 0x02000000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_BYPASSBQ1_EN_MSB                                                           26
#define PHY_ANALOG_BB_B2_BB7_LPRX_BYPASSBQ1_EN_LSB                                                           26
#define PHY_ANALOG_BB_B2_BB7_LPRX_BYPASSBQ1_EN_MASK                                                  0x04000000
#define PHY_ANALOG_BB_B2_BB7_LPRX_BYPASSBQ1_EN_GET(x)                                (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_BB_B2_BB7_LPRX_BYPASSBQ1_EN_SET(x)                                (((x) << 26) & 0x04000000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_NOTCHON_MSB                                                                27
#define PHY_ANALOG_BB_B2_BB7_LPRX_NOTCHON_LSB                                                                27
#define PHY_ANALOG_BB_B2_BB7_LPRX_NOTCHON_MASK                                                       0x08000000
#define PHY_ANALOG_BB_B2_BB7_LPRX_NOTCHON_GET(x)                                     (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_BB_B2_BB7_LPRX_NOTCHON_SET(x)                                     (((x) << 27) & 0x08000000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_BQ2RXOUT_EN_MSB                                                            28
#define PHY_ANALOG_BB_B2_BB7_LPRX_BQ2RXOUT_EN_LSB                                                            28
#define PHY_ANALOG_BB_B2_BB7_LPRX_BQ2RXOUT_EN_MASK                                                   0x10000000
#define PHY_ANALOG_BB_B2_BB7_LPRX_BQ2RXOUT_EN_GET(x)                                 (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_BB_B2_BB7_LPRX_BQ2RXOUT_EN_SET(x)                                 (((x) << 28) & 0x10000000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_RC2RXOUT_EN_MSB                                                            29
#define PHY_ANALOG_BB_B2_BB7_LPRX_RC2RXOUT_EN_LSB                                                            29
#define PHY_ANALOG_BB_B2_BB7_LPRX_RC2RXOUT_EN_MASK                                                   0x20000000
#define PHY_ANALOG_BB_B2_BB7_LPRX_RC2RXOUT_EN_GET(x)                                 (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_BB_B2_BB7_LPRX_RC2RXOUT_EN_SET(x)                                 (((x) << 29) & 0x20000000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_RC2BQ1_EN_MSB                                                              30
#define PHY_ANALOG_BB_B2_BB7_LPRX_RC2BQ1_EN_LSB                                                              30
#define PHY_ANALOG_BB_B2_BB7_LPRX_RC2BQ1_EN_MASK                                                     0x40000000
#define PHY_ANALOG_BB_B2_BB7_LPRX_RC2BQ1_EN_GET(x)                                   (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_BB_B2_BB7_LPRX_RC2BQ1_EN_SET(x)                                   (((x) << 30) & 0x40000000)
#define PHY_ANALOG_BB_B2_BB7_LPRX_RXIN2RC_EN_MSB                                                             31
#define PHY_ANALOG_BB_B2_BB7_LPRX_RXIN2RC_EN_LSB                                                             31
#define PHY_ANALOG_BB_B2_BB7_LPRX_RXIN2RC_EN_MASK                                                    0x80000000
#define PHY_ANALOG_BB_B2_BB7_LPRX_RXIN2RC_EN_GET(x)                                  (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_BB_B2_BB7_LPRX_RXIN2RC_EN_SET(x)                                  (((x) << 31) & 0x80000000)

/* macros for bb_b2_BB8 */
#define PHY_ANALOG_BB_B2_BB8_ADDRESS                                                                 0x0000095c
#define PHY_ANALOG_BB_B2_BB8_OFFSET                                                                  0x0000095c
#define PHY_ANALOG_BB_B2_BB8_DACTERMRESSW_MSB                                                                 1
#define PHY_ANALOG_BB_B2_BB8_DACTERMRESSW_LSB                                                                 0
#define PHY_ANALOG_BB_B2_BB8_DACTERMRESSW_MASK                                                       0x00000003
#define PHY_ANALOG_BB_B2_BB8_DACTERMRESSW_GET(x)                                      (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_BB_B2_BB8_DACTERMRESSW_SET(x)                                      (((x) << 0) & 0x00000003)
#define PHY_ANALOG_BB_B2_BB8_ADC_CLK_SEL_MSB                                                                  3
#define PHY_ANALOG_BB_B2_BB8_ADC_CLK_SEL_LSB                                                                  2
#define PHY_ANALOG_BB_B2_BB8_ADC_CLK_SEL_MASK                                                        0x0000000c
#define PHY_ANALOG_BB_B2_BB8_ADC_CLK_SEL_GET(x)                                       (((x) & 0x0000000c) >> 2)
#define PHY_ANALOG_BB_B2_BB8_ADC_CLK_SEL_SET(x)                                       (((x) << 2) & 0x0000000c)
#define PHY_ANALOG_BB_B2_BB8_DAC_CLK_SEL_MSB                                                                  4
#define PHY_ANALOG_BB_B2_BB8_DAC_CLK_SEL_LSB                                                                  4
#define PHY_ANALOG_BB_B2_BB8_DAC_CLK_SEL_MASK                                                        0x00000010
#define PHY_ANALOG_BB_B2_BB8_DAC_CLK_SEL_GET(x)                                       (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_BB_B2_BB8_DAC_CLK_SEL_SET(x)                                       (((x) << 4) & 0x00000010)
#define PHY_ANALOG_BB_B2_BB8_LOCAL_CLKMODAADDAC_MSB                                                           5
#define PHY_ANALOG_BB_B2_BB8_LOCAL_CLKMODAADDAC_LSB                                                           5
#define PHY_ANALOG_BB_B2_BB8_LOCAL_CLKMODAADDAC_MASK                                                 0x00000020
#define PHY_ANALOG_BB_B2_BB8_LOCAL_CLKMODAADDAC_GET(x)                                (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_BB_B2_BB8_LOCAL_CLKMODAADDAC_SET(x)                                (((x) << 5) & 0x00000020)
#define PHY_ANALOG_BB_B2_BB8_ADCCLKPWD_MSB                                                                    6
#define PHY_ANALOG_BB_B2_BB8_ADCCLKPWD_LSB                                                                    6
#define PHY_ANALOG_BB_B2_BB8_ADCCLKPWD_MASK                                                          0x00000040
#define PHY_ANALOG_BB_B2_BB8_ADCCLKPWD_GET(x)                                         (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_BB_B2_BB8_ADCCLKPWD_SET(x)                                         (((x) << 6) & 0x00000040)
#define PHY_ANALOG_BB_B2_BB8_ADCPWD_MSB                                                                       7
#define PHY_ANALOG_BB_B2_BB8_ADCPWD_LSB                                                                       7
#define PHY_ANALOG_BB_B2_BB8_ADCPWD_MASK                                                             0x00000080
#define PHY_ANALOG_BB_B2_BB8_ADCPWD_GET(x)                                            (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_BB_B2_BB8_ADCPWD_SET(x)                                            (((x) << 7) & 0x00000080)
#define PHY_ANALOG_BB_B2_BB8_LOCAL_ADCPWD_MSB                                                                 8
#define PHY_ANALOG_BB_B2_BB8_LOCAL_ADCPWD_LSB                                                                 8
#define PHY_ANALOG_BB_B2_BB8_LOCAL_ADCPWD_MASK                                                       0x00000100
#define PHY_ANALOG_BB_B2_BB8_LOCAL_ADCPWD_GET(x)                                      (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_BB_B2_BB8_LOCAL_ADCPWD_SET(x)                                      (((x) << 8) & 0x00000100)
#define PHY_ANALOG_BB_B2_BB8_DACCLKPWD_MSB                                                                    9
#define PHY_ANALOG_BB_B2_BB8_DACCLKPWD_LSB                                                                    9
#define PHY_ANALOG_BB_B2_BB8_DACCLKPWD_MASK                                                          0x00000200
#define PHY_ANALOG_BB_B2_BB8_DACCLKPWD_GET(x)                                         (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_BB_B2_BB8_DACCLKPWD_SET(x)                                         (((x) << 9) & 0x00000200)
#define PHY_ANALOG_BB_B2_BB8_DACPWD_MSB                                                                      10
#define PHY_ANALOG_BB_B2_BB8_DACPWD_LSB                                                                      10
#define PHY_ANALOG_BB_B2_BB8_DACPWD_MASK                                                             0x00000400
#define PHY_ANALOG_BB_B2_BB8_DACPWD_GET(x)                                           (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_BB_B2_BB8_DACPWD_SET(x)                                           (((x) << 10) & 0x00000400)
#define PHY_ANALOG_BB_B2_BB8_LOCAL_DACPWD_MSB                                                                11
#define PHY_ANALOG_BB_B2_BB8_LOCAL_DACPWD_LSB                                                                11
#define PHY_ANALOG_BB_B2_BB8_LOCAL_DACPWD_MASK                                                       0x00000800
#define PHY_ANALOG_BB_B2_BB8_LOCAL_DACPWD_GET(x)                                     (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_BB_B2_BB8_LOCAL_DACPWD_SET(x)                                     (((x) << 11) & 0x00000800)
#define PHY_ANALOG_BB_B2_BB8_INV_CLK320_ADDAC_MSB                                                            12
#define PHY_ANALOG_BB_B2_BB8_INV_CLK320_ADDAC_LSB                                                            12
#define PHY_ANALOG_BB_B2_BB8_INV_CLK320_ADDAC_MASK                                                   0x00001000
#define PHY_ANALOG_BB_B2_BB8_INV_CLK320_ADDAC_GET(x)                                 (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_BB_B2_BB8_INV_CLK320_ADDAC_SET(x)                                 (((x) << 12) & 0x00001000)
#define PHY_ANALOG_BB_B2_BB8_DACRSTB_MSB                                                                     13
#define PHY_ANALOG_BB_B2_BB8_DACRSTB_LSB                                                                     13
#define PHY_ANALOG_BB_B2_BB8_DACRSTB_MASK                                                            0x00002000
#define PHY_ANALOG_BB_B2_BB8_DACRSTB_GET(x)                                          (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_BB_B2_BB8_DACRSTB_SET(x)                                          (((x) << 13) & 0x00002000)
#define PHY_ANALOG_BB_B2_BB8_TXBB_GC_MSB                                                                     17
#define PHY_ANALOG_BB_B2_BB8_TXBB_GC_LSB                                                                     14
#define PHY_ANALOG_BB_B2_BB8_TXBB_GC_MASK                                                            0x0003c000
#define PHY_ANALOG_BB_B2_BB8_TXBB_GC_GET(x)                                          (((x) & 0x0003c000) >> 14)
#define PHY_ANALOG_BB_B2_BB8_TXBB_GC_SET(x)                                          (((x) << 14) & 0x0003c000)
#define PHY_ANALOG_BB_B2_BB8_TX6DB_BIQUAD2_MSB                                                               19
#define PHY_ANALOG_BB_B2_BB8_TX6DB_BIQUAD2_LSB                                                               18
#define PHY_ANALOG_BB_B2_BB8_TX6DB_BIQUAD2_MASK                                                      0x000c0000
#define PHY_ANALOG_BB_B2_BB8_TX6DB_BIQUAD2_GET(x)                                    (((x) & 0x000c0000) >> 18)
#define PHY_ANALOG_BB_B2_BB8_TX6DB_BIQUAD2_SET(x)                                    (((x) << 18) & 0x000c0000)
#define PHY_ANALOG_BB_B2_BB8_TX6DB_BIQUAD1_MSB                                                               21
#define PHY_ANALOG_BB_B2_BB8_TX6DB_BIQUAD1_LSB                                                               20
#define PHY_ANALOG_BB_B2_BB8_TX6DB_BIQUAD1_MASK                                                      0x00300000
#define PHY_ANALOG_BB_B2_BB8_TX6DB_BIQUAD1_GET(x)                                    (((x) & 0x00300000) >> 20)
#define PHY_ANALOG_BB_B2_BB8_TX6DB_BIQUAD1_SET(x)                                    (((x) << 20) & 0x00300000)
#define PHY_ANALOG_BB_B2_BB8_TX1DB_BIQUAD_MSB                                                                24
#define PHY_ANALOG_BB_B2_BB8_TX1DB_BIQUAD_LSB                                                                22
#define PHY_ANALOG_BB_B2_BB8_TX1DB_BIQUAD_MASK                                                       0x01c00000
#define PHY_ANALOG_BB_B2_BB8_TX1DB_BIQUAD_GET(x)                                     (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_BB_B2_BB8_TX1DB_BIQUAD_SET(x)                                     (((x) << 22) & 0x01c00000)
#define PHY_ANALOG_BB_B2_BB8_RX6DB_BIQUAD2_MSB                                                               26
#define PHY_ANALOG_BB_B2_BB8_RX6DB_BIQUAD2_LSB                                                               25
#define PHY_ANALOG_BB_B2_BB8_RX6DB_BIQUAD2_MASK                                                      0x06000000
#define PHY_ANALOG_BB_B2_BB8_RX6DB_BIQUAD2_GET(x)                                    (((x) & 0x06000000) >> 25)
#define PHY_ANALOG_BB_B2_BB8_RX6DB_BIQUAD2_SET(x)                                    (((x) << 25) & 0x06000000)
#define PHY_ANALOG_BB_B2_BB8_RX6DB_BIQUAD1_MSB                                                               28
#define PHY_ANALOG_BB_B2_BB8_RX6DB_BIQUAD1_LSB                                                               27
#define PHY_ANALOG_BB_B2_BB8_RX6DB_BIQUAD1_MASK                                                      0x18000000
#define PHY_ANALOG_BB_B2_BB8_RX6DB_BIQUAD1_GET(x)                                    (((x) & 0x18000000) >> 27)
#define PHY_ANALOG_BB_B2_BB8_RX6DB_BIQUAD1_SET(x)                                    (((x) << 27) & 0x18000000)
#define PHY_ANALOG_BB_B2_BB8_RX1DB_BIQUAD_MSB                                                                31
#define PHY_ANALOG_BB_B2_BB8_RX1DB_BIQUAD_LSB                                                                29
#define PHY_ANALOG_BB_B2_BB8_RX1DB_BIQUAD_MASK                                                       0xe0000000
#define PHY_ANALOG_BB_B2_BB8_RX1DB_BIQUAD_GET(x)                                     (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_BB_B2_BB8_RX1DB_BIQUAD_SET(x)                                     (((x) << 29) & 0xe0000000)

/* macros for rbist_b2_rbist_cntrl */
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ADDRESS                                                      0x00000b80
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_OFFSET                                                       0x00000b80
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_MSB                                             0
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_LSB                                             0
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_MASK                                   0x00000001
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_GET(x)                  (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_DC_ENABLE_SET(x)                  (((x) << 0) & 0x00000001)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_MSB                                          1
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_LSB                                          1
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_MASK                                0x00000002
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_GET(x)               (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_TONE0_ENABLE_SET(x)               (((x) << 1) & 0x00000002)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_MSB                                          2
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_LSB                                          2
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_MASK                                0x00000004
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_GET(x)               (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_TONE1_ENABLE_SET(x)               (((x) << 2) & 0x00000004)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_MSB                                        3
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_LSB                                        3
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_MASK                              0x00000008
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_GET(x)             (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LFTONE0_ENABLE_SET(x)             (((x) << 3) & 0x00000008)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_MSB                                      4
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_LSB                                      4
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_MASK                            0x00000010
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_GET(x)           (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_I_SET(x)           (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_MSB                                      5
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_LSB                                      5
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_MASK                            0x00000020
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_GET(x)           (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_LINRAMP_ENABLE_Q_SET(x)           (((x) << 5) & 0x00000020)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_MSB                                         6
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_LSB                                         6
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_MASK                               0x00000040
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_GET(x)              (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_I_SET(x)              (((x) << 6) & 0x00000040)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_MSB                                         7
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_LSB                                         7
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_MASK                               0x00000080
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_GET(x)              (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_TONEGEN_PRBS_ENABLE_Q_SET(x)              (((x) << 7) & 0x00000080)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_MSB                                       8
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_LSB                                       8
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_MASK                             0x00000100
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_GET(x)            (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_DC_WRITE_TO_CANCEL_SET(x)            (((x) << 8) & 0x00000100)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_MSB                                                9
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_LSB                                                9
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_MASK                                      0x00000200
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_GET(x)                     (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_DC_ENABLE_SET(x)                     (((x) << 9) & 0x00000200)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_MSB                                             10
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_LSB                                             10
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_MASK                                    0x00000400
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_GET(x)                  (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_CORR_ENABLE_SET(x)                  (((x) << 10) & 0x00000400)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_MSB                                            11
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_LSB                                            11
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_MASK                                   0x00000800
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_GET(x)                 (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_POWER_ENABLE_SET(x)                 (((x) << 11) & 0x00000800)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_MSB                                               12
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_LSB                                               12
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_MASK                                      0x00001000
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_GET(x)                    (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_IQ_ENABLE_SET(x)                    (((x) << 12) & 0x00001000)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_MSB                                             13
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_LSB                                             13
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_MASK                                    0x00002000
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_GET(x)                  (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_I2Q2_ENABLE_SET(x)                  (((x) << 13) & 0x00002000)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_MSB                                        14
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_LSB                                        14
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_MASK                               0x00004000
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_GET(x)             (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_CMAC_POWER_HPF_ENABLE_SET(x)             (((x) << 14) & 0x00004000)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_MSB                                              15
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_LSB                                              15
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_MASK                                     0x00008000
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_GET(x)                   (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RXDAC_CALIBRATE_SET(x)                   (((x) << 15) & 0x00008000)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RBIST_ENABLE_MSB                                                 16
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RBIST_ENABLE_LSB                                                 16
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RBIST_ENABLE_MASK                                        0x00010000
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RBIST_ENABLE_GET(x)                      (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RBIST_ENABLE_SET(x)                      (((x) << 16) & 0x00010000)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_MSB                                             20
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_LSB                                             17
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_MASK                                    0x001e0000
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_GET(x)                  (((x) & 0x001e0000) >> 17)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_SET(x)                  (((x) << 17) & 0x001e0000)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_MSB                           21
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_LSB                           21
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_MASK                  0x00200000
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_GET(x) \
                    (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_RBIST_B2_RBIST_CNTRL_ATE_RX_DC_INTERLEAVE_POWER_MEASUREMENT_SET(x) \
                    (((x) << 21) & 0x00200000)

/* macros for rbist_b2_tx_dc_offset */
#define PHY_ANALOG_RBIST_B2_TX_DC_OFFSET_ADDRESS                                                     0x00000b84
#define PHY_ANALOG_RBIST_B2_TX_DC_OFFSET_OFFSET                                                      0x00000b84
#define PHY_ANALOG_RBIST_B2_TX_DC_OFFSET_ATE_TONEGEN_DC_I_MSB                                                10
#define PHY_ANALOG_RBIST_B2_TX_DC_OFFSET_ATE_TONEGEN_DC_I_LSB                                                 0
#define PHY_ANALOG_RBIST_B2_TX_DC_OFFSET_ATE_TONEGEN_DC_I_MASK                                       0x000007ff
#define PHY_ANALOG_RBIST_B2_TX_DC_OFFSET_ATE_TONEGEN_DC_I_GET(x)                      (((x) & 0x000007ff) >> 0)
#define PHY_ANALOG_RBIST_B2_TX_DC_OFFSET_ATE_TONEGEN_DC_I_SET(x)                      (((x) << 0) & 0x000007ff)
#define PHY_ANALOG_RBIST_B2_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_MSB                                                26
#define PHY_ANALOG_RBIST_B2_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_LSB                                                16
#define PHY_ANALOG_RBIST_B2_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_MASK                                       0x07ff0000
#define PHY_ANALOG_RBIST_B2_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_GET(x)                     (((x) & 0x07ff0000) >> 16)
#define PHY_ANALOG_RBIST_B2_TX_DC_OFFSET_ATE_TONEGEN_DC_Q_SET(x)                     (((x) << 16) & 0x07ff0000)

/* macros for rbist_b2_tx_tonegen0 */
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ADDRESS                                                      0x00000b88
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_OFFSET                                                       0x00000b88
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_MSB                                             7
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_LSB                                             0
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_MASK                                   0x000000ff
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_GET(x)                  (((x) & 0x000000ff) >> 0)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_FREQ_SET(x)                  (((x) << 0) & 0x000000ff)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_MSB                                     11
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_LSB                                      8
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_MASK                            0x00000f00
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_GET(x)           (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_SET(x)           (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_MSB                                     18
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_LSB                                     16
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_MASK                            0x00070000
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_GET(x)          (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_SET(x)          (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_MSB                                           31
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_LSB                                           24
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_MASK                                  0xff000000
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_GET(x)                (((x) & 0xff000000) >> 24)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN0_ATE_TONEGEN_TONE_TAU_K_SET(x)                (((x) << 24) & 0xff000000)

/* macros for rbist_b2_tx_tonegen1 */
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ADDRESS                                                      0x00000b8c
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_OFFSET                                                       0x00000b8c
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_MSB                                             7
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_LSB                                             0
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_MASK                                   0x000000ff
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_GET(x)                  (((x) & 0x000000ff) >> 0)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_FREQ_SET(x)                  (((x) << 0) & 0x000000ff)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_MSB                                     11
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_LSB                                      8
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_MASK                            0x00000f00
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_GET(x)           (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_6DB_SET(x)           (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_MSB                                     18
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_LSB                                     16
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_MASK                            0x00070000
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_GET(x)          (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_BACKOFF_1DB_SET(x)          (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_MSB                                           31
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_LSB                                           24
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_MASK                                  0xff000000
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_GET(x)                (((x) & 0xff000000) >> 24)
#define PHY_ANALOG_RBIST_B2_TX_TONEGEN1_ATE_TONEGEN_TONE_TAU_K_SET(x)                (((x) << 24) & 0xff000000)

/* macros for rbist_b2_tx_lftonegen0 */
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ADDRESS                                                    0x00000b90
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_OFFSET                                                     0x00000b90
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_MSB                                           7
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_LSB                                           0
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_MASK                                 0x000000ff
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_GET(x)                (((x) & 0x000000ff) >> 0)
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_FREQ_SET(x)                (((x) << 0) & 0x000000ff)
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_MSB                                   11
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_LSB                                    8
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_MASK                          0x00000f00
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_GET(x)         (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_6DB_SET(x)         (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_MSB                                   18
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_LSB                                   16
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_MASK                          0x00070000
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_GET(x)        (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_BACKOFF_1DB_SET(x)        (((x) << 16) & 0x00070000)
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_MSB                                         31
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_LSB                                         24
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_MASK                                0xff000000
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_GET(x)              (((x) & 0xff000000) >> 24)
#define PHY_ANALOG_RBIST_B2_TX_LFTONEGEN0_ATE_TONEGEN_TONE_TAU_K_SET(x)              (((x) << 24) & 0xff000000)

/* macros for rbist_b2_tx_linear_ramp_i */
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ADDRESS                                                 0x00000b94
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_OFFSET                                                  0x00000b94
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_MSB                                    10
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_LSB                                     0
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_MASK                           0x000007ff
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_GET(x)          (((x) & 0x000007ff) >> 0)
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_INIT_SET(x)          (((x) << 0) & 0x000007ff)
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_MSB                                   21
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_LSB                                   12
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_MASK                          0x003ff000
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_GET(x)        (((x) & 0x003ff000) >> 12)
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_DWELL_SET(x)        (((x) << 12) & 0x003ff000)
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_MSB                                    29
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_LSB                                    24
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_MASK                           0x3f000000
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_GET(x)         (((x) & 0x3f000000) >> 24)
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_I_ATE_TONEGEN_LINRAMP_STEP_SET(x)         (((x) << 24) & 0x3f000000)

/* macros for rbist_b2_tx_linear_ramp_q */
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ADDRESS                                                 0x00000b98
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_OFFSET                                                  0x00000b98
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_MSB                                    10
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_LSB                                     0
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_MASK                           0x000007ff
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_GET(x)          (((x) & 0x000007ff) >> 0)
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_INIT_SET(x)          (((x) << 0) & 0x000007ff)
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_MSB                                   21
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_LSB                                   12
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_MASK                          0x003ff000
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_GET(x)        (((x) & 0x003ff000) >> 12)
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_DWELL_SET(x)        (((x) << 12) & 0x003ff000)
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_MSB                                    29
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_LSB                                    24
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_MASK                           0x3f000000
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_GET(x)         (((x) & 0x3f000000) >> 24)
#define PHY_ANALOG_RBIST_B2_TX_LINEAR_RAMP_Q_ATE_TONEGEN_LINRAMP_STEP_SET(x)         (((x) << 24) & 0x3f000000)

/* macros for rbist_b2_tx_prbs_mag */
#define PHY_ANALOG_RBIST_B2_TX_PRBS_MAG_ADDRESS                                                      0x00000b9c
#define PHY_ANALOG_RBIST_B2_TX_PRBS_MAG_OFFSET                                                       0x00000b9c
#define PHY_ANALOG_RBIST_B2_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_MSB                                      9
#define PHY_ANALOG_RBIST_B2_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_LSB                                      0
#define PHY_ANALOG_RBIST_B2_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_MASK                            0x000003ff
#define PHY_ANALOG_RBIST_B2_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_GET(x)           (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B2_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_I_SET(x)           (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B2_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_MSB                                     25
#define PHY_ANALOG_RBIST_B2_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_LSB                                     16
#define PHY_ANALOG_RBIST_B2_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_MASK                            0x03ff0000
#define PHY_ANALOG_RBIST_B2_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_GET(x)          (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B2_TX_PRBS_MAG_ATE_TONEGEN_PRBS_MAGNITUDE_Q_SET(x)          (((x) << 16) & 0x03ff0000)

/* macros for rbist_b2_tx_prbs_seed_i */
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_I_ADDRESS                                                   0x00000ba0
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_I_OFFSET                                                    0x00000ba0
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_MSB                                         30
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_LSB                                          0
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_MASK                                0x7fffffff
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_GET(x)               (((x) & 0x7fffffff) >> 0)
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_I_ATE_TONEGEN_PRBS_SEED_SET(x)               (((x) << 0) & 0x7fffffff)

/* macros for rbist_b2_tx_prbs_seed_q */
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_Q_ADDRESS                                                   0x00000ba4
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_Q_OFFSET                                                    0x00000ba4
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_MSB                                         30
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_LSB                                          0
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_MASK                                0x7fffffff
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_GET(x)               (((x) & 0x7fffffff) >> 0)
#define PHY_ANALOG_RBIST_B2_TX_PRBS_SEED_Q_ATE_TONEGEN_PRBS_SEED_SET(x)               (((x) << 0) & 0x7fffffff)

/* macros for rbist_b2_cmac_dc_cancel */
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_ADDRESS                                                   0x00000ba8
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_OFFSET                                                    0x00000ba8
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_MSB                                           9
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_LSB                                           0
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_MASK                                 0x000003ff
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_GET(x)                (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_I_SET(x)                (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_MSB                                          25
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_LSB                                          16
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_MASK                                 0x03ff0000
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_GET(x)               (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_ATE_CMAC_DC_CANCEL_Q_SET(x)               (((x) << 16) & 0x03ff0000)

/* macros for rbist_b2_cmac_dc_offset */
#define PHY_ANALOG_RBIST_B2_CMAC_DC_OFFSET_ADDRESS                                                   0x00000bac
#define PHY_ANALOG_RBIST_B2_CMAC_DC_OFFSET_OFFSET                                                    0x00000bac
#define PHY_ANALOG_RBIST_B2_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_MSB                                             3
#define PHY_ANALOG_RBIST_B2_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_LSB                                             0
#define PHY_ANALOG_RBIST_B2_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_MASK                                   0x0000000f
#define PHY_ANALOG_RBIST_B2_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_GET(x)                  (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_DC_OFFSET_ATE_CMAC_DC_CYCLES_SET(x)                  (((x) << 0) & 0x0000000f)

/* macros for rbist_b2_cmac_corr */
#define PHY_ANALOG_RBIST_B2_CMAC_CORR_ADDRESS                                                        0x00000bb0
#define PHY_ANALOG_RBIST_B2_CMAC_CORR_OFFSET                                                         0x00000bb0
#define PHY_ANALOG_RBIST_B2_CMAC_CORR_ATE_CMAC_CORR_CYCLES_MSB                                                4
#define PHY_ANALOG_RBIST_B2_CMAC_CORR_ATE_CMAC_CORR_CYCLES_LSB                                                0
#define PHY_ANALOG_RBIST_B2_CMAC_CORR_ATE_CMAC_CORR_CYCLES_MASK                                      0x0000001f
#define PHY_ANALOG_RBIST_B2_CMAC_CORR_ATE_CMAC_CORR_CYCLES_GET(x)                     (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_CORR_ATE_CMAC_CORR_CYCLES_SET(x)                     (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_RBIST_B2_CMAC_CORR_ATE_CMAC_CORR_FREQ_MSB                                                 14
#define PHY_ANALOG_RBIST_B2_CMAC_CORR_ATE_CMAC_CORR_FREQ_LSB                                                  8
#define PHY_ANALOG_RBIST_B2_CMAC_CORR_ATE_CMAC_CORR_FREQ_MASK                                        0x00007f00
#define PHY_ANALOG_RBIST_B2_CMAC_CORR_ATE_CMAC_CORR_FREQ_GET(x)                       (((x) & 0x00007f00) >> 8)
#define PHY_ANALOG_RBIST_B2_CMAC_CORR_ATE_CMAC_CORR_FREQ_SET(x)                       (((x) << 8) & 0x00007f00)

/* macros for rbist_b2_cmac_power */
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_ADDRESS                                                       0x00000bb4
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_OFFSET                                                        0x00000bb4
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_ATE_CMAC_POWER_CYCLES_MSB                                              3
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_ATE_CMAC_POWER_CYCLES_LSB                                              0
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_ATE_CMAC_POWER_CYCLES_MASK                                    0x0000000f
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_ATE_CMAC_POWER_CYCLES_GET(x)                   (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_ATE_CMAC_POWER_CYCLES_SET(x)                   (((x) << 0) & 0x0000000f)

/* macros for rbist_b2_cmac_cross_corr */
#define PHY_ANALOG_RBIST_B2_CMAC_CROSS_CORR_ADDRESS                                                  0x00000bb8
#define PHY_ANALOG_RBIST_B2_CMAC_CROSS_CORR_OFFSET                                                   0x00000bb8
#define PHY_ANALOG_RBIST_B2_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_MSB                                            3
#define PHY_ANALOG_RBIST_B2_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_LSB                                            0
#define PHY_ANALOG_RBIST_B2_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_MASK                                  0x0000000f
#define PHY_ANALOG_RBIST_B2_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_GET(x)                 (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_CROSS_CORR_ATE_CMAC_IQ_CYCLES_SET(x)                 (((x) << 0) & 0x0000000f)

/* macros for rbist_b2_cmac_i2q2 */
#define PHY_ANALOG_RBIST_B2_CMAC_I2Q2_ADDRESS                                                        0x00000bbc
#define PHY_ANALOG_RBIST_B2_CMAC_I2Q2_OFFSET                                                         0x00000bbc
#define PHY_ANALOG_RBIST_B2_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_MSB                                                3
#define PHY_ANALOG_RBIST_B2_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_LSB                                                0
#define PHY_ANALOG_RBIST_B2_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_MASK                                      0x0000000f
#define PHY_ANALOG_RBIST_B2_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_GET(x)                     (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_I2Q2_ATE_CMAC_I2Q2_CYCLES_SET(x)                     (((x) << 0) & 0x0000000f)

/* macros for rbist_b2_cmac_power_hpf */
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_HPF_ADDRESS                                                   0x00000bc0
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_HPF_OFFSET                                                    0x00000bc0
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_MSB                                      3
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_LSB                                      0
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_MASK                            0x0000000f
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_GET(x)           (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_CYCLES_SET(x)           (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_MSB                                        7
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_LSB                                        4
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_MASK                              0x000000f0
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_GET(x)             (((x) & 0x000000f0) >> 4)
#define PHY_ANALOG_RBIST_B2_CMAC_POWER_HPF_ATE_CMAC_POWER_HPF_WAIT_SET(x)             (((x) << 4) & 0x000000f0)

/* macros for rbist_b2_rxdac_set1 */
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ADDRESS                                                       0x00000bc4
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_OFFSET                                                        0x00000bc4
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_MUX_MSB                                                      1
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_MUX_LSB                                                      0
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_MUX_MASK                                            0x00000003
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_MUX_GET(x)                           (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_MUX_SET(x)                           (((x) << 0) & 0x00000003)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_HI_GAIN_MSB                                                  4
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_HI_GAIN_LSB                                                  4
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_HI_GAIN_MASK                                        0x00000010
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_HI_GAIN_GET(x)                       (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_HI_GAIN_SET(x)                       (((x) << 4) & 0x00000010)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_MSB                                                13
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_LSB                                                 8
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_MASK                                       0x00003f00
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_GET(x)                      (((x) & 0x00003f00) >> 8)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_CAL_WAIT_SET(x)                      (((x) << 8) & 0x00003f00)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_MSB                                        19
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_LSB                                        16
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_MASK                               0x000f0000
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_GET(x)             (((x) & 0x000f0000) >> 16)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET1_ATE_RXDAC_CAL_MEASURE_TIME_SET(x)             (((x) << 16) & 0x000f0000)

/* macros for rbist_b2_rxdac_set2 */
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ADDRESS                                                       0x00000bc8
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_OFFSET                                                        0x00000bc8
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_I_HI_MSB                                                     4
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_I_HI_LSB                                                     0
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_I_HI_MASK                                           0x0000001f
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_I_HI_GET(x)                          (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_I_HI_SET(x)                          (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_Q_HI_MSB                                                    12
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_Q_HI_LSB                                                     8
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_Q_HI_MASK                                           0x00001f00
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_Q_HI_GET(x)                          (((x) & 0x00001f00) >> 8)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_Q_HI_SET(x)                          (((x) << 8) & 0x00001f00)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_I_LOW_MSB                                                   20
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_I_LOW_LSB                                                   16
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_I_LOW_MASK                                          0x001f0000
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_I_LOW_GET(x)                        (((x) & 0x001f0000) >> 16)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_I_LOW_SET(x)                        (((x) << 16) & 0x001f0000)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_Q_LOW_MSB                                                   28
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_Q_LOW_LSB                                                   24
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_Q_LOW_MASK                                          0x1f000000
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_Q_LOW_GET(x)                        (((x) & 0x1f000000) >> 24)
#define PHY_ANALOG_RBIST_B2_RXDAC_SET2_ATE_RXDAC_Q_LOW_SET(x)                        (((x) << 24) & 0x1f000000)

/* macros for rbist_b2_rxdac_long_shift */
#define PHY_ANALOG_RBIST_B2_RXDAC_LONG_SHIFT_ADDRESS                                                 0x00000bcc
#define PHY_ANALOG_RBIST_B2_RXDAC_LONG_SHIFT_OFFSET                                                  0x00000bcc
#define PHY_ANALOG_RBIST_B2_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_MSB                                           4
#define PHY_ANALOG_RBIST_B2_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_LSB                                           0
#define PHY_ANALOG_RBIST_B2_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_MASK                                 0x0000001f
#define PHY_ANALOG_RBIST_B2_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_GET(x)                (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_RBIST_B2_RXDAC_LONG_SHIFT_ATE_RXDAC_I_STATIC_SET(x)                (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_RBIST_B2_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_MSB                                          12
#define PHY_ANALOG_RBIST_B2_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_LSB                                           8
#define PHY_ANALOG_RBIST_B2_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_MASK                                 0x00001f00
#define PHY_ANALOG_RBIST_B2_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_GET(x)                (((x) & 0x00001f00) >> 8)
#define PHY_ANALOG_RBIST_B2_RXDAC_LONG_SHIFT_ATE_RXDAC_Q_STATIC_SET(x)                (((x) << 8) & 0x00001f00)

/* macros for rbist_b2_cmac_results_i */
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_I_ADDRESS                                                   0x00000bd0
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_I_OFFSET                                                    0x00000bd0
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_I_ATE_CMAC_RESULTS_MSB                                              31
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_I_ATE_CMAC_RESULTS_LSB                                               0
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_I_ATE_CMAC_RESULTS_MASK                                     0xffffffff
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_I_ATE_CMAC_RESULTS_GET(x)                    (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_I_ATE_CMAC_RESULTS_SET(x)                    (((x) << 0) & 0xffffffff)

/* macros for rbist_b2_cmac_results_q */
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_Q_ADDRESS                                                   0x00000bd4
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_Q_OFFSET                                                    0x00000bd4
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_MSB                                              31
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_LSB                                               0
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_MASK                                     0xffffffff
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_GET(x)                    (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_Q_ATE_CMAC_RESULTS_SET(x)                    (((x) << 0) & 0xffffffff)

/* macros for rbist_b2_cmac_results_1_i */
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_I_ADDRESS                                                 0x00000bd8
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_I_OFFSET                                                  0x00000bd8
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_I_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b2_cmac_results_1_q */
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_Q_ADDRESS                                                 0x00000bdc
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_Q_OFFSET                                                  0x00000bdc
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_1_Q_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b2_cmac_results_2_i */
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_I_ADDRESS                                                 0x00000be0
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_I_OFFSET                                                  0x00000be0
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_I_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b2_cmac_results_2_q */
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_Q_ADDRESS                                                 0x00000be4
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_Q_OFFSET                                                  0x00000be4
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_2_Q_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b2_cmac_results_3_i */
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_I_ADDRESS                                                 0x00000be8
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_I_OFFSET                                                  0x00000be8
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_I_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b2_cmac_results_3_q */
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_Q_ADDRESS                                                 0x00000bec
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_Q_OFFSET                                                  0x00000bec
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_MSB                                            31
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_LSB                                             0
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_MASK                                   0xffffffff
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_GET(x)                  (((x) & 0xffffffff) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_RESULTS_3_Q_ATE_CMAC_RESULTS_SET(x)                  (((x) << 0) & 0xffffffff)

/* macros for rbist_b2_cmac_dc_cancel_1 */
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_1_ADDRESS                                                 0x00000bf0
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_1_OFFSET                                                  0x00000bf0
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_MSB                                         9
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_LSB                                         0
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_MASK                               0x000003ff
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_GET(x)              (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_I_SET(x)              (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_MSB                                        25
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_LSB                                        16
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_MASK                               0x03ff0000
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_GET(x)             (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_1_ATE_CMAC_DC_CANCEL_Q_SET(x)             (((x) << 16) & 0x03ff0000)

/* macros for rbist_b2_cmac_dc_cancel_2 */
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_2_ADDRESS                                                 0x00000bf4
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_2_OFFSET                                                  0x00000bf4
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_MSB                                         9
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_LSB                                         0
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_MASK                               0x000003ff
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_GET(x)              (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_I_SET(x)              (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_MSB                                        25
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_LSB                                        16
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_MASK                               0x03ff0000
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_GET(x)             (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_2_ATE_CMAC_DC_CANCEL_Q_SET(x)             (((x) << 16) & 0x03ff0000)

/* macros for rbist_b2_cmac_dc_cancel_3 */
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_3_ADDRESS                                                 0x00000bf8
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_3_OFFSET                                                  0x00000bf8
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_MSB                                         9
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_LSB                                         0
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_MASK                               0x000003ff
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_GET(x)              (((x) & 0x000003ff) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_I_SET(x)              (((x) << 0) & 0x000003ff)
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_MSB                                        25
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_LSB                                        16
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_MASK                               0x03ff0000
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_GET(x)             (((x) & 0x03ff0000) >> 16)
#define PHY_ANALOG_RBIST_B2_CMAC_DC_CANCEL_3_ATE_CMAC_DC_CANCEL_Q_SET(x)             (((x) << 16) & 0x03ff0000)

/* macros for rbist_b2_cmac_gain_comp */
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ADDRESS                                                   0x00000bfc
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_OFFSET                                                    0x00000bfc
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_MSB                                           5
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_LSB                                           0
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_MASK                                 0x0000003f
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_GET(x)                (((x) & 0x0000003f) >> 0)
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_I_SET(x)                (((x) << 0) & 0x0000003f)
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_MSB                                          13
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_LSB                                           8
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_MASK                                 0x00003f00
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_GET(x)                (((x) & 0x00003f00) >> 8)
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_Q_SET(x)                (((x) << 8) & 0x00003f00)
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_MSB                                     31
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_LSB                                     31
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_MASK                            0x80000000
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_GET(x)          (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_RBIST_B2_CMAC_GAIN_COMP_ATE_CMAC_GAIN_COMP_ENABLE_SET(x)          (((x) << 31) & 0x80000000)

/* macros for synth_bt_SYNTHBT1 */
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_ADDRESS                                                         0x00001080
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_OFFSET                                                          0x00001080
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_BT_CLK_DOUBLER_EN_MSB                                                    0
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_BT_CLK_DOUBLER_EN_LSB                                                    0
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_BT_CLK_DOUBLER_EN_MASK                                          0x00000001
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_BT_CLK_DOUBLER_EN_GET(x)                         (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_BT_CLK_DOUBLER_EN_SET(x)                         (((x) << 0) & 0x00000001)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SPARE1_MSB                                                               1
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SPARE1_LSB                                                               1
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SPARE1_MASK                                                     0x00000002
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SPARE1_GET(x)                                    (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SPARE1_SET(x)                                    (((x) << 1) & 0x00000002)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SYNTHCAL_MSB                                                             2
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SYNTHCAL_LSB                                                             2
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SYNTHCAL_MASK                                                   0x00000004
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SYNTHCAL_GET(x)                                  (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SYNTHCAL_SET(x)                                  (((x) << 2) & 0x00000004)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_LOCALSYNTHCAL_MSB                                                        3
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_LOCALSYNTHCAL_LSB                                                        3
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_LOCALSYNTHCAL_MASK                                              0x00000008
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_LOCALSYNTHCAL_GET(x)                             (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_LOCALSYNTHCAL_SET(x)                             (((x) << 3) & 0x00000008)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_LONGSHIFTSEL_MSB                                                         4
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_LONGSHIFTSEL_LSB                                                         4
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_LONGSHIFTSEL_MASK                                               0x00000010
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_LONGSHIFTSEL_GET(x)                              (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_LONGSHIFTSEL_SET(x)                              (((x) << 4) & 0x00000010)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PFDDELAY_MSB                                                             5
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PFDDELAY_LSB                                                             5
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PFDDELAY_MASK                                                   0x00000020
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PFDDELAY_GET(x)                                  (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PFDDELAY_SET(x)                                  (((x) << 5) & 0x00000020)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PRESC_SEL_MSB                                                            7
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PRESC_SEL_LSB                                                            6
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PRESC_SEL_MASK                                                  0x000000c0
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PRESC_SEL_GET(x)                                 (((x) & 0x000000c0) >> 6)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PRESC_SEL_SET(x)                                 (((x) << 6) & 0x000000c0)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PSCOUNT_FBSEL_MSB                                                        8
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PSCOUNT_FBSEL_LSB                                                        8
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PSCOUNT_FBSEL_MASK                                              0x00000100
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PSCOUNT_FBSEL_GET(x)                             (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PSCOUNT_FBSEL_SET(x)                             (((x) << 8) & 0x00000100)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_RESET_PSCOUNTERS_MSB                                                     9
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_RESET_PSCOUNTERS_LSB                                                     9
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_RESET_PSCOUNTERS_MASK                                           0x00000200
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_RESET_PSCOUNTERS_GET(x)                          (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_RESET_PSCOUNTERS_SET(x)                          (((x) << 9) & 0x00000200)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PFD_DISABLE_MSB                                                         10
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PFD_DISABLE_LSB                                                         10
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PFD_DISABLE_MASK                                                0x00000400
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PFD_DISABLE_GET(x)                              (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PFD_DISABLE_SET(x)                              (((x) << 10) & 0x00000400)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_CLKXTAL_EDGE_SEL_MSB                                                    11
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_CLKXTAL_EDGE_SEL_LSB                                                    11
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_CLKXTAL_EDGE_SEL_MASK                                           0x00000800
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_CLKXTAL_EDGE_SEL_GET(x)                         (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_CLKXTAL_EDGE_SEL_SET(x)                         (((x) << 11) & 0x00000800)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_DIGTESTOUTEN_MSB                                                        12
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_DIGTESTOUTEN_LSB                                                        12
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_DIGTESTOUTEN_MASK                                               0x00001000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_DIGTESTOUTEN_GET(x)                             (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_DIGTESTOUTEN_SET(x)                             (((x) << 12) & 0x00001000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SEL_VCMONABUS_MSB                                                       15
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SEL_VCMONABUS_LSB                                                       13
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SEL_VCMONABUS_MASK                                              0x0000e000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SEL_VCMONABUS_GET(x)                            (((x) & 0x0000e000) >> 13)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SEL_VCMONABUS_SET(x)                            (((x) << 13) & 0x0000e000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SEL_VCOABUS_MSB                                                         18
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SEL_VCOABUS_LSB                                                         16
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SEL_VCOABUS_MASK                                                0x00070000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SEL_VCOABUS_GET(x)                              (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_SEL_VCOABUS_SET(x)                              (((x) << 16) & 0x00070000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_SYNTHLOCKVCOK_MSB                                               19
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_SYNTHLOCKVCOK_LSB                                               19
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_SYNTHLOCKVCOK_MASK                                      0x00080000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_SYNTHLOCKVCOK_GET(x)                    (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_SYNTHLOCKVCOK_SET(x)                    (((x) << 19) & 0x00080000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_VC2LOW_MSB                                                      20
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_VC2LOW_LSB                                                      20
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_VC2LOW_MASK                                             0x00100000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_VC2LOW_GET(x)                           (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_VC2LOW_SET(x)                           (((x) << 20) & 0x00100000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_VC2HIGH_MSB                                                     21
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_VC2HIGH_LSB                                                     21
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_VC2HIGH_MASK                                            0x00200000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_VC2HIGH_GET(x)                          (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_VC2HIGH_SET(x)                          (((x) << 21) & 0x00200000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_REF_MSB                                                         22
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_REF_LSB                                                         22
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_REF_MASK                                                0x00400000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_REF_GET(x)                              (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_REF_SET(x)                              (((x) << 22) & 0x00400000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_FB_MSB                                                          23
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_FB_LSB                                                          23
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_FB_MASK                                                 0x00800000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_FB_GET(x)                               (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_MONITOR_FB_SET(x)                               (((x) << 23) & 0x00800000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_VCOREGLEVEL_MSB                                                         25
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_VCOREGLEVEL_LSB                                                         24
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_VCOREGLEVEL_MASK                                                0x03000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_VCOREGLEVEL_GET(x)                              (((x) & 0x03000000) >> 24)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_VCOREGLEVEL_SET(x)                              (((x) << 24) & 0x03000000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_VCOREGBYPASS_MSB                                                        26
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_VCOREGBYPASS_LSB                                                        26
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_VCOREGBYPASS_MASK                                               0x04000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_VCOREGBYPASS_GET(x)                             (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_VCOREGBYPASS_SET(x)                             (((x) << 26) & 0x04000000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_PRESC_MSB                                                           27
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_PRESC_LSB                                                           27
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_PRESC_MASK                                                  0x08000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_PRESC_GET(x)                                (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_PRESC_SET(x)                                (((x) << 27) & 0x08000000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_VCO_MSB                                                             28
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_VCO_LSB                                                             28
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_VCO_MASK                                                    0x10000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_VCO_GET(x)                                  (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_VCO_SET(x)                                  (((x) << 28) & 0x10000000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_VCMON_MSB                                                           29
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_VCMON_LSB                                                           29
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_VCMON_MASK                                                  0x20000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_VCMON_GET(x)                                (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_VCMON_SET(x)                                (((x) << 29) & 0x20000000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_CP_MSB                                                              30
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_CP_LSB                                                              30
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_CP_MASK                                                     0x40000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_CP_GET(x)                                   (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_CP_SET(x)                                   (((x) << 30) & 0x40000000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_BIAS_MSB                                                            31
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_BIAS_LSB                                                            31
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_BIAS_MASK                                                   0x80000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_BIAS_GET(x)                                 (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT1_PWD_BIAS_SET(x)                                 (((x) << 31) & 0x80000000)

/* macros for synth_bt_SYNTHBT2 */
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_ADDRESS                                                         0x00001084
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_OFFSET                                                          0x00001084
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_VCOCAP0_MSB                                                              6
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_VCOCAP0_LSB                                                              0
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_VCOCAP0_MASK                                                    0x0000007f
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_VCOCAP0_GET(x)                                   (((x) & 0x0000007f) >> 0)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_VCOCAP0_SET(x)                                   (((x) << 0) & 0x0000007f)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_FDIFF16_MSB                                                             16
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_FDIFF16_LSB                                                              7
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_FDIFF16_MASK                                                    0x0001ff80
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_FDIFF16_GET(x)                                   (((x) & 0x0001ff80) >> 7)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_FDIFF16_SET(x)                                   (((x) << 7) & 0x0001ff80)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_FREQ0_MSB                                                               31
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_FREQ0_LSB                                                               17
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_FREQ0_MASK                                                      0xfffe0000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_FREQ0_GET(x)                                    (((x) & 0xfffe0000) >> 17)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT2_FREQ0_SET(x)                                    (((x) << 17) & 0xfffe0000)

/* macros for synth_bt_SYNTHBT3 */
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_ADDRESS                                                         0x00001088
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_OFFSET                                                          0x00001088
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SDM_DITHER_MSB                                                           1
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SDM_DITHER_LSB                                                           0
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SDM_DITHER_MASK                                                 0x00000003
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SDM_DITHER_GET(x)                                (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SDM_DITHER_SET(x)                                (((x) << 0) & 0x00000003)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SDM_DISABLE_MSB                                                          2
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SDM_DISABLE_LSB                                                          2
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SDM_DISABLE_MASK                                                0x00000004
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SDM_DISABLE_GET(x)                               (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SDM_DISABLE_SET(x)                               (((x) << 2) & 0x00000004)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_FORCE_PINVC_MSB                                                          3
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_FORCE_PINVC_LSB                                                          3
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_FORCE_PINVC_MASK                                                0x00000008
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_FORCE_PINVC_GET(x)                               (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_FORCE_PINVC_SET(x)                               (((x) << 3) & 0x00000008)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_DIS_CLK_XTAL_MSB                                                         4
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_DIS_CLK_XTAL_LSB                                                         4
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_DIS_CLK_XTAL_MASK                                               0x00000010
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_DIS_CLK_XTAL_GET(x)                              (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_DIS_CLK_XTAL_SET(x)                              (((x) << 4) & 0x00000010)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SHORTR_DURING_CAL_MSB                                                    5
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SHORTR_DURING_CAL_LSB                                                    5
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SHORTR_DURING_CAL_MASK                                          0x00000020
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SHORTR_DURING_CAL_GET(x)                         (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_SHORTR_DURING_CAL_SET(x)                         (((x) << 5) & 0x00000020)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_ALWAYS_SHORTR_MSB                                                        6
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_ALWAYS_SHORTR_LSB                                                        6
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_ALWAYS_SHORTR_MASK                                              0x00000040
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_ALWAYS_SHORTR_GET(x)                             (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_ALWAYS_SHORTR_SET(x)                             (((x) << 6) & 0x00000040)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_LOW_REF_MSB                                                           9
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_LOW_REF_LSB                                                           7
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_LOW_REF_MASK                                                 0x00000380
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_LOW_REF_GET(x)                                (((x) & 0x00000380) >> 7)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_LOW_REF_SET(x)                                (((x) << 7) & 0x00000380)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_MID_REF_MSB                                                          12
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_MID_REF_LSB                                                          10
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_MID_REF_MASK                                                 0x00001c00
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_MID_REF_GET(x)                               (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_MID_REF_SET(x)                               (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_HI_REF_MSB                                                           15
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_HI_REF_LSB                                                           13
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_HI_REF_MASK                                                  0x0000e000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_HI_REF_GET(x)                                (((x) & 0x0000e000) >> 13)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_HI_REF_SET(x)                                (((x) << 13) & 0x0000e000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_CAL_REF_MSB                                                          18
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_CAL_REF_LSB                                                          16
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_CAL_REF_MASK                                                 0x00070000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_CAL_REF_GET(x)                               (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_VC_CAL_REF_SET(x)                               (((x) << 16) & 0x00070000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_WAIT_SHORTR_PWRUP_MSB                                                   24
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_WAIT_SHORTR_PWRUP_LSB                                                   19
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_WAIT_SHORTR_PWRUP_MASK                                          0x01f80000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_WAIT_SHORTR_PWRUP_GET(x)                        (((x) & 0x01f80000) >> 19)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_WAIT_SHORTR_PWRUP_SET(x)                        (((x) << 19) & 0x01f80000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_WAIT_CAL_SETTLE_MSB                                                     30
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_WAIT_CAL_SETTLE_LSB                                                     25
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_WAIT_CAL_SETTLE_MASK                                            0x7e000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_WAIT_CAL_SETTLE_GET(x)                          (((x) & 0x7e000000) >> 25)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_WAIT_CAL_SETTLE_SET(x)                          (((x) << 25) & 0x7e000000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_OVR_CAL_MSB                                                             31
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_OVR_CAL_LSB                                                             31
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_OVR_CAL_MASK                                                    0x80000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_OVR_CAL_GET(x)                                  (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT3_OVR_CAL_SET(x)                                  (((x) << 31) & 0x80000000)

/* macros for synth_bt_SYNTHBT4 */
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_ADDRESS                                                         0x0000108c
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_OFFSET                                                          0x0000108c
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SPARE4_MSB                                                               5
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SPARE4_LSB                                                               0
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SPARE4_MASK                                                     0x0000003f
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SPARE4_GET(x)                                    (((x) & 0x0000003f) >> 0)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SPARE4_SET(x)                                    (((x) << 0) & 0x0000003f)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_VCO_CAP_ST_MSB                                                          12
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_VCO_CAP_ST_LSB                                                           6
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_VCO_CAP_ST_MASK                                                 0x00001fc0
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_VCO_CAP_ST_GET(x)                                (((x) & 0x00001fc0) >> 6)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_SDM_B_MSB                                                         13
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_SDM_B_LSB                                                         13
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_SDM_B_MASK                                                0x00002000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_SDM_B_GET(x)                              (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_PSCOUNTERS_MSB                                                    14
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_PSCOUNTERS_LSB                                                    14
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_PSCOUNTERS_MASK                                           0x00004000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_PSCOUNTERS_GET(x)                         (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_PFD_MSB                                                           15
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_PFD_LSB                                                           15
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_PFD_MASK                                                  0x00008000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_PFD_GET(x)                                (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_RFD_MSB                                                           16
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_RFD_LSB                                                           16
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_RFD_MASK                                                  0x00010000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_RESET_RFD_GET(x)                                (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SHORT_R_MSB                                                             17
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SHORT_R_LSB                                                             17
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SHORT_R_MASK                                                    0x00020000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SHORT_R_GET(x)                                  (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_PIN_VC_MSB                                                              18
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_PIN_VC_LSB                                                              18
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_PIN_VC_MASK                                                     0x00040000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_PIN_VC_GET(x)                                   (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SYNTH_SM_STATE_MSB                                                      21
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SYNTH_SM_STATE_LSB                                                      19
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SYNTH_SM_STATE_MASK                                             0x00380000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SYNTH_SM_STATE_GET(x)                           (((x) & 0x00380000) >> 19)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SYNTHCAL_ST_MSB                                                         22
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SYNTHCAL_ST_LSB                                                         22
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SYNTHCAL_ST_MASK                                                0x00400000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SYNTHCAL_ST_GET(x)                              (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SYNTHON_ST_MSB                                                          23
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SYNTHON_ST_LSB                                                          23
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SYNTHON_ST_MASK                                                 0x00800000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_SYNTHON_ST_GET(x)                               (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_VCOCAP_OVR_MSB                                                          30
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_VCOCAP_OVR_LSB                                                          24
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_VCOCAP_OVR_MASK                                                 0x7f000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_VCOCAP_OVR_GET(x)                               (((x) & 0x7f000000) >> 24)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_VCOCAP_OVR_SET(x)                               (((x) << 24) & 0x7f000000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_FORCE_VCOCAP_MSB                                                        31
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_FORCE_VCOCAP_LSB                                                        31
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_FORCE_VCOCAP_MASK                                               0x80000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_FORCE_VCOCAP_GET(x)                             (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT4_FORCE_VCOCAP_SET(x)                             (((x) << 31) & 0x80000000)

/* macros for synth_bt_SYNTHBT5 */
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_ADDRESS                                                         0x00001090
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_OFFSET                                                          0x00001090
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_VCOCAP0_ST_MSB                                                           6
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_VCOCAP0_ST_LSB                                                           0
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_VCOCAP0_ST_MASK                                                 0x0000007f
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_VCOCAP0_ST_GET(x)                                (((x) & 0x0000007f) >> 0)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_FDIFF16_ST_MSB                                                          16
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_FDIFF16_ST_LSB                                                           7
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_FDIFF16_ST_MASK                                                 0x0001ff80
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_FDIFF16_ST_GET(x)                                (((x) & 0x0001ff80) >> 7)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_FREQ0_ST_MSB                                                            31
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_FREQ0_ST_LSB                                                            17
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_FREQ0_ST_MASK                                                   0xfffe0000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT5_FREQ0_ST_GET(x)                                 (((x) & 0xfffe0000) >> 17)

/* macros for synth_bt_SYNTHBT6 */
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_ADDRESS                                                         0x00001094
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_OFFSET                                                          0x00001094
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRSPARE_MSB                                                         2
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRSPARE_LSB                                                         0
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRSPARE_MASK                                               0x00000007
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRSPARE_GET(x)                              (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRSPARE_SET(x)                              (((x) << 0) & 0x00000007)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICSPARE_MSB                                                        13
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICSPARE_LSB                                                         3
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICSPARE_MASK                                               0x00003ff8
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICSPARE_GET(x)                              (((x) & 0x00003ff8) >> 3)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICSPARE_SET(x)                              (((x) << 3) & 0x00003ff8)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_VCOBIAS_MSB                                                             15
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_VCOBIAS_LSB                                                             14
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_VCOBIAS_MASK                                                    0x0000c000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_VCOBIAS_GET(x)                                  (((x) & 0x0000c000) >> 14)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_VCOBIAS_SET(x)                                  (((x) << 14) & 0x0000c000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICVCO25_MSB                                                        18
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICVCO25_LSB                                                        16
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICVCO25_MASK                                               0x00070000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICVCO25_GET(x)                             (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICVCO25_SET(x)                             (((x) << 16) & 0x00070000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICVCOREG25_MSB                                                     21
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICVCOREG25_LSB                                                     19
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICVCOREG25_MASK                                            0x00380000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICVCOREG25_GET(x)                          (((x) & 0x00380000) >> 19)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICVCOREG25_SET(x)                          (((x) << 19) & 0x00380000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRVCOREG50_MSB                                                     22
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRVCOREG50_LSB                                                     22
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRVCOREG50_MASK                                            0x00400000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRVCOREG50_GET(x)                          (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRVCOREG50_SET(x)                          (((x) << 22) & 0x00400000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICPRESC50_MSB                                                      25
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICPRESC50_LSB                                                      23
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICPRESC50_MASK                                             0x03800000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICPRESC50_GET(x)                           (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_ICPRESC50_SET(x)                           (((x) << 23) & 0x03800000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRVCMON25_MSB                                                      28
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRVCMON25_LSB                                                      26
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRVCMON25_MASK                                             0x1c000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRVCMON25_GET(x)                           (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRVCMON25_SET(x)                           (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRPFDCP_MSB                                                        31
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRPFDCP_LSB                                                        29
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRPFDCP_MASK                                               0xe0000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRPFDCP_GET(x)                             (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT6_PWDB_IRPFDCP_SET(x)                             (((x) << 29) & 0xe0000000)

/* macros for synth_bt_SYNTHBT7 */
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_ADDRESS                                                         0x00001098
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_OFFSET                                                          0x00001098
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_SPARE7_MSB                                                               2
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_SPARE7_LSB                                                               0
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_SPARE7_MASK                                                     0x00000007
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_SPARE7_GET(x)                                    (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_SPARE7_SET(x)                                    (((x) << 0) & 0x00000007)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_REFDIV_MSB                                                               4
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_REFDIV_LSB                                                               3
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_REFDIV_MASK                                                     0x00000018
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_REFDIV_GET(x)                                    (((x) & 0x00000018) >> 3)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_REFDIV_SET(x)                                    (((x) << 3) & 0x00000018)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_CHANFRAC_MSB                                                            21
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_CHANFRAC_LSB                                                             5
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_CHANFRAC_MASK                                                   0x003fffe0
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_CHANFRAC_GET(x)                                  (((x) & 0x003fffe0) >> 5)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_CHANFRAC_SET(x)                                  (((x) << 5) & 0x003fffe0)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_CHANSEL_MSB                                                             30
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_CHANSEL_LSB                                                             22
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_CHANSEL_MASK                                                    0x7fc00000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_CHANSEL_GET(x)                                  (((x) & 0x7fc00000) >> 22)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_CHANSEL_SET(x)                                  (((x) << 22) & 0x7fc00000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_LOADSYNTHCHANNEL_MSB                                                    31
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_LOADSYNTHCHANNEL_LSB                                                    31
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_LOADSYNTHCHANNEL_MASK                                           0x80000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_LOADSYNTHCHANNEL_GET(x)                         (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT7_LOADSYNTHCHANNEL_SET(x)                         (((x) << 31) & 0x80000000)

/* macros for synth_bt_SYNTHBT8 */
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_ADDRESS                                                         0x0000109c
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_OFFSET                                                          0x0000109c
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_SPARE8_MSB                                                               3
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_SPARE8_LSB                                                               0
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_SPARE8_MASK                                                     0x0000000f
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_SPARE8_GET(x)                                    (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_SPARE8_SET(x)                                    (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPSTEERING_EN_MSB                                                        4
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPSTEERING_EN_LSB                                                        4
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPSTEERING_EN_MASK                                              0x00000010
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPSTEERING_EN_GET(x)                             (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPSTEERING_EN_SET(x)                             (((x) << 4) & 0x00000010)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPLOWLK_MSB                                                              5
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPLOWLK_LSB                                                              5
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPLOWLK_MASK                                                    0x00000020
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPLOWLK_GET(x)                                   (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPLOWLK_SET(x)                                   (((x) << 5) & 0x00000020)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPBIAS_MSB                                                               7
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPBIAS_LSB                                                               6
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPBIAS_MASK                                                     0x000000c0
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPBIAS_GET(x)                                    (((x) & 0x000000c0) >> 6)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_CPBIAS_SET(x)                                    (((x) << 6) & 0x000000c0)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOPLEAKCUR_MSB                                                         11
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOPLEAKCUR_LSB                                                          8
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOPLEAKCUR_MASK                                                0x00000f00
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOPLEAKCUR_GET(x)                               (((x) & 0x00000f00) >> 8)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOPLEAKCUR_SET(x)                               (((x) << 8) & 0x00000f00)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_ICP_MSB                                                            16
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_ICP_LSB                                                            12
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_ICP_MASK                                                   0x0001f000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_ICP_GET(x)                                 (((x) & 0x0001f000) >> 12)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_ICP_SET(x)                                 (((x) << 12) & 0x0001f000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_RS_MSB                                                             21
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_RS_LSB                                                             17
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_RS_MASK                                                    0x003e0000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_RS_GET(x)                                  (((x) & 0x003e0000) >> 17)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_RS_SET(x)                                  (((x) << 17) & 0x003e0000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_CP_MSB                                                             26
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_CP_LSB                                                             22
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_CP_MASK                                                    0x07c00000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_CP_GET(x)                                  (((x) & 0x07c00000) >> 22)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_CP_SET(x)                                  (((x) << 22) & 0x07c00000)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_3RD_ORDER_R_MSB                                                    31
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_3RD_ORDER_R_LSB                                                    27
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_3RD_ORDER_R_MASK                                           0xf8000000
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_3RD_ORDER_R_GET(x)                         (((x) & 0xf8000000) >> 27)
#define PHY_ANALOG_SYNTH_BT_SYNTHBT8_LOOP_3RD_ORDER_R_SET(x)                         (((x) << 27) & 0xf8000000)

/* macros for bias_bt_BIASBT1 */
#define PHY_ANALOG_BIAS_BT_BIASBT1_ADDRESS                                                           0x000010c0
#define PHY_ANALOG_BIAS_BT_BIASBT1_OFFSET                                                            0x000010c0
#define PHY_ANALOG_BIAS_BT_BIASBT1_SPARE1_MSB                                                                 0
#define PHY_ANALOG_BIAS_BT_BIASBT1_SPARE1_LSB                                                                 0
#define PHY_ANALOG_BIAS_BT_BIASBT1_SPARE1_MASK                                                       0x00000001
#define PHY_ANALOG_BIAS_BT_BIASBT1_SPARE1_GET(x)                                      (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_BIAS_BT_BIASBT1_SPARE1_SET(x)                                      (((x) << 0) & 0x00000001)
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25PLLCP_MSB                                                          3
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25PLLCP_LSB                                                          1
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25PLLCP_MASK                                                0x0000000e
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25PLLCP_GET(x)                               (((x) & 0x0000000e) >> 1)
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25PLLCP_SET(x)                               (((x) << 1) & 0x0000000e)
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25PLLCP2_MSB                                                         6
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25PLLCP2_LSB                                                         4
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25PLLCP2_MASK                                               0x00000070
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25PLLCP2_GET(x)                              (((x) & 0x00000070) >> 4)
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25PLLCP2_SET(x)                              (((x) << 4) & 0x00000070)
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25CGM_MSB                                                            9
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25CGM_LSB                                                            7
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25CGM_MASK                                                  0x00000380
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25CGM_GET(x)                                 (((x) & 0x00000380) >> 7)
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25CGM_SET(x)                                 (((x) << 7) & 0x00000380)
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25ADC_MSB                                                           12
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25ADC_LSB                                                           10
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25ADC_MASK                                                  0x00001c00
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25ADC_GET(x)                                (((x) & 0x00001c00) >> 10)
#define PHY_ANALOG_BIAS_BT_BIASBT1_PWD_IC25ADC_SET(x)                                (((x) << 10) & 0x00001c00)
#define PHY_ANALOG_BIAS_BT_BIASBT1_CGM_IGSEL_MSB                                                             16
#define PHY_ANALOG_BIAS_BT_BIASBT1_CGM_IGSEL_LSB                                                             13
#define PHY_ANALOG_BIAS_BT_BIASBT1_CGM_IGSEL_MASK                                                    0x0001e000
#define PHY_ANALOG_BIAS_BT_BIASBT1_CGM_IGSEL_GET(x)                                  (((x) & 0x0001e000) >> 13)
#define PHY_ANALOG_BIAS_BT_BIASBT1_CGM_IGSEL_SET(x)                                  (((x) << 13) & 0x0001e000)
#define PHY_ANALOG_BIAS_BT_BIASBT1_CGM_ICSEL_MSB                                                             20
#define PHY_ANALOG_BIAS_BT_BIASBT1_CGM_ICSEL_LSB                                                             17
#define PHY_ANALOG_BIAS_BT_BIASBT1_CGM_ICSEL_MASK                                                    0x001e0000
#define PHY_ANALOG_BIAS_BT_BIASBT1_CGM_ICSEL_GET(x)                                  (((x) & 0x001e0000) >> 17)
#define PHY_ANALOG_BIAS_BT_BIASBT1_CGM_ICSEL_SET(x)                                  (((x) << 17) & 0x001e0000)
#define PHY_ANALOG_BIAS_BT_BIASBT1_ICBIASCALTOATB_MSB                                                        21
#define PHY_ANALOG_BIAS_BT_BIASBT1_ICBIASCALTOATB_LSB                                                        21
#define PHY_ANALOG_BIAS_BT_BIASBT1_ICBIASCALTOATB_MASK                                               0x00200000
#define PHY_ANALOG_BIAS_BT_BIASBT1_ICBIASCALTOATB_GET(x)                             (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_BIAS_BT_BIASBT1_ICBIASCALTOATB_SET(x)                             (((x) << 21) & 0x00200000)
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IC25TESTIQ_MSB                                                        22
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IC25TESTIQ_LSB                                                        22
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IC25TESTIQ_MASK                                               0x00400000
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IC25TESTIQ_GET(x)                             (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IC25TESTIQ_SET(x)                             (((x) << 22) & 0x00400000)
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IR25SAR_MSB                                                           23
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IR25SAR_LSB                                                           23
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IR25SAR_MASK                                                  0x00800000
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IR25SAR_GET(x)                                (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IR25SAR_SET(x)                                (((x) << 23) & 0x00800000)
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IR25SYN_MSB                                                           24
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IR25SYN_LSB                                                           24
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IR25SYN_MASK                                                  0x01000000
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IR25SYN_GET(x)                                (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_BIAS_BT_BIASBT1_SEL_IR25SYN_SET(x)                                (((x) << 24) & 0x01000000)
#define PHY_ANALOG_BIAS_BT_BIASBT1_BIAS_SEL_MSB                                                              31
#define PHY_ANALOG_BIAS_BT_BIASBT1_BIAS_SEL_LSB                                                              25
#define PHY_ANALOG_BIAS_BT_BIASBT1_BIAS_SEL_MASK                                                     0xfe000000
#define PHY_ANALOG_BIAS_BT_BIASBT1_BIAS_SEL_GET(x)                                   (((x) & 0xfe000000) >> 25)
#define PHY_ANALOG_BIAS_BT_BIASBT1_BIAS_SEL_SET(x)                                   (((x) << 25) & 0xfe000000)

/* macros for bias_bt_BIASBT2 */
#define PHY_ANALOG_BIAS_BT_BIASBT2_ADDRESS                                                           0x000010c4
#define PHY_ANALOG_BIAS_BT_BIASBT2_OFFSET                                                            0x000010c4
#define PHY_ANALOG_BIAS_BT_BIASBT2_SPARE2_MSB                                                                 1
#define PHY_ANALOG_BIAS_BT_BIASBT2_SPARE2_LSB                                                                 0
#define PHY_ANALOG_BIAS_BT_BIASBT2_SPARE2_MASK                                                       0x00000003
#define PHY_ANALOG_BIAS_BT_BIASBT2_SPARE2_GET(x)                                      (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_BIAS_BT_BIASBT2_SPARE2_SET(x)                                      (((x) << 0) & 0x00000003)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_ICG50LNA_MSB                                                           4
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_ICG50LNA_LSB                                                           2
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_ICG50LNA_MASK                                                 0x0000001c
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_ICG50LNA_GET(x)                                (((x) & 0x0000001c) >> 2)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_ICG50LNA_SET(x)                                (((x) << 2) & 0x0000001c)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25XTALREG_MSB                                                        7
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25XTALREG_LSB                                                        5
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25XTALREG_MASK                                              0x000000e0
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25XTALREG_GET(x)                             (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25XTALREG_SET(x)                             (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25XTAL_MSB                                                          10
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25XTAL_LSB                                                           8
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25XTAL_MASK                                                 0x00000700
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25XTAL_GET(x)                                (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25XTAL_SET(x)                                (((x) << 8) & 0x00000700)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25UAIC_MSB                                                          13
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25UAIC_LSB                                                          11
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25UAIC_MASK                                                 0x00003800
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25UAIC_GET(x)                               (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25UAIC_SET(x)                               (((x) << 11) & 0x00003800)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PABT_MSB                                                          16
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PABT_LSB                                                          14
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PABT_MASK                                                 0x0001c000
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PABT_GET(x)                               (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PABT_SET(x)                               (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXMIX_MSB                                                         19
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXMIX_LSB                                                         17
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXMIX_MASK                                                0x000e0000
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXMIX_GET(x)                              (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXMIX_SET(x)                              (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXFILTQ_MSB                                                       22
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXFILTQ_LSB                                                       20
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXFILTQ_MASK                                              0x00700000
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXFILTQ_GET(x)                            (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXFILTQ_SET(x)                            (((x) << 20) & 0x00700000)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXFILTI_MSB                                                       25
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXFILTI_LSB                                                       23
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXFILTI_MASK                                              0x03800000
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXFILTI_GET(x)                            (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25RXFILTI_SET(x)                            (((x) << 23) & 0x03800000)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PLLREG_MSB                                                        28
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PLLREG_LSB                                                        26
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PLLREG_MASK                                               0x1c000000
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PLLREG_GET(x)                             (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PLLREG_SET(x)                             (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PLLGM_MSB                                                         31
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PLLGM_LSB                                                         29
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PLLGM_MASK                                                0xe0000000
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PLLGM_GET(x)                              (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_BIAS_BT_BIASBT2_PWD_IC25PLLGM_SET(x)                              (((x) << 29) & 0xe0000000)

/* macros for bias_bt_BIASBT3 */
#define PHY_ANALOG_BIAS_BT_BIASBT3_ADDRESS                                                           0x000010c8
#define PHY_ANALOG_BIAS_BT_BIASBT3_OFFSET                                                            0x000010c8
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25PA_MSB                                                             2
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25PA_LSB                                                             0
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25PA_MASK                                                   0x00000007
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25PA_GET(x)                                  (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25PA_SET(x)                                  (((x) << 0) & 0x00000007)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25LO_MSB                                                             5
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25LO_LSB                                                             3
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25LO_MASK                                                   0x00000038
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25LO_GET(x)                                  (((x) & 0x00000038) >> 3)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25LO_SET(x)                                  (((x) << 3) & 0x00000038)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25CGM_MSB                                                            8
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25CGM_LSB                                                            6
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25CGM_MASK                                                  0x000001c0
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25CGM_GET(x)                                 (((x) & 0x000001c0) >> 6)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25CGM_SET(x)                                 (((x) << 6) & 0x000001c0)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25ADC_MSB                                                           11
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25ADC_LSB                                                            9
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25ADC_MASK                                                  0x00000e00
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25ADC_GET(x)                                 (((x) & 0x00000e00) >> 9)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR25ADC_SET(x)                                 (((x) << 9) & 0x00000e00)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25TESTIQ_MSB                                                        14
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25TESTIQ_LSB                                                        12
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25TESTIQ_MASK                                               0x00007000
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25TESTIQ_GET(x)                             (((x) & 0x00007000) >> 12)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25TESTIQ_SET(x)                             (((x) << 12) & 0x00007000)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_ICBIASCAL_MSB                                                         15
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_ICBIASCAL_LSB                                                         15
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_ICBIASCAL_MASK                                                0x00008000
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_ICBIASCAL_GET(x)                              (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_ICBIASCAL_SET(x)                              (((x) << 15) & 0x00008000)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25RXAGC_MSB                                                         18
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25RXAGC_LSB                                                         16
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25RXAGC_MASK                                                0x00070000
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25RXAGC_GET(x)                              (((x) & 0x00070000) >> 16)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25RXAGC_SET(x)                              (((x) << 16) & 0x00070000)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR12P5SPARE_MSB                                                       19
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR12P5SPARE_LSB                                                       19
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR12P5SPARE_MASK                                              0x00080000
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR12P5SPARE_GET(x)                            (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IR12P5SPARE_SET(x)                            (((x) << 19) & 0x00080000)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25SYNTH_MSB                                                         22
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25SYNTH_LSB                                                         20
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25SYNTH_MASK                                                0x00700000
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25SYNTH_GET(x)                              (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25SYNTH_SET(x)                              (((x) << 20) & 0x00700000)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25TEMPSEN_MSB                                                       25
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25TEMPSEN_LSB                                                       23
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25TEMPSEN_MASK                                              0x03800000
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25TEMPSEN_GET(x)                            (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC25TEMPSEN_SET(x)                            (((x) << 23) & 0x03800000)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC50V2I_MSB                                                           28
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC50V2I_LSB                                                           26
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC50V2I_MASK                                                  0x1c000000
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC50V2I_GET(x)                                (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC50V2I_SET(x)                                (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC50DAC_MSB                                                           31
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC50DAC_LSB                                                           29
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC50DAC_MASK                                                  0xe0000000
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC50DAC_GET(x)                                (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_BIAS_BT_BIASBT3_PWD_IC50DAC_SET(x)                                (((x) << 29) & 0xe0000000)

/* macros for bias_bt_BIASBT4 */
#define PHY_ANALOG_BIAS_BT_BIASBT4_ADDRESS                                                           0x000010cc
#define PHY_ANALOG_BIAS_BT_BIASBT4_OFFSET                                                            0x000010cc
#define PHY_ANALOG_BIAS_BT_BIASBT4_SPARE4_MSB                                                                 1
#define PHY_ANALOG_BIAS_BT_BIASBT4_SPARE4_LSB                                                                 0
#define PHY_ANALOG_BIAS_BT_BIASBT4_SPARE4_MASK                                                       0x00000003
#define PHY_ANALOG_BIAS_BT_BIASBT4_SPARE4_GET(x)                                      (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_BIAS_BT_BIASBT4_SPARE4_SET(x)                                      (((x) << 0) & 0x00000003)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IC75LNA2GBT_MSB                                                        4
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IC75LNA2GBT_LSB                                                        2
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IC75LNA2GBT_MASK                                              0x0000001c
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IC75LNA2GBT_GET(x)                             (((x) & 0x0000001c) >> 2)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IC75LNA2GBT_SET(x)                             (((x) << 2) & 0x0000001c)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25RXAGC_MSB                                                          7
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25RXAGC_LSB                                                          5
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25RXAGC_MASK                                                0x000000e0
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25RXAGC_GET(x)                               (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25RXAGC_SET(x)                               (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25SAR_MSB                                                           10
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25SAR_LSB                                                            8
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25SAR_MASK                                                  0x00000700
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25SAR_GET(x)                                 (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25SAR_SET(x)                                 (((x) << 8) & 0x00000700)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25SYNTH_MSB                                                         13
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25SYNTH_LSB                                                         11
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25SYNTH_MASK                                                0x00003800
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25SYNTH_GET(x)                              (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25SYNTH_SET(x)                              (((x) << 11) & 0x00003800)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25TEMPSEN_MSB                                                       16
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25TEMPSEN_LSB                                                       14
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25TEMPSEN_MASK                                              0x0001c000
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25TEMPSEN_GET(x)                            (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25TEMPSEN_SET(x)                            (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25XTALREG_MSB                                                       19
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25XTALREG_LSB                                                       17
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25XTALREG_MASK                                              0x000e0000
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25XTALREG_GET(x)                            (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25XTALREG_SET(x)                            (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25TXMIX_MSB                                                         22
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25TXMIX_LSB                                                         20
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25TXMIX_MASK                                                0x00700000
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25TXMIX_GET(x)                              (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25TXMIX_SET(x)                              (((x) << 20) & 0x00700000)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25OTPREG_MSB                                                        25
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25OTPREG_LSB                                                        23
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25OTPREG_MASK                                               0x03800000
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25OTPREG_GET(x)                             (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25OTPREG_SET(x)                             (((x) << 23) & 0x03800000)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25RXAGC2_MSB                                                        28
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25RXAGC2_LSB                                                        26
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25RXAGC2_MASK                                               0x1c000000
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25RXAGC2_GET(x)                             (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25RXAGC2_SET(x)                             (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25PLLREG_MSB                                                        31
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25PLLREG_LSB                                                        29
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25PLLREG_MASK                                               0xe0000000
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25PLLREG_GET(x)                             (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_BIAS_BT_BIASBT4_PWD_IR25PLLREG_SET(x)                             (((x) << 29) & 0xe0000000)

/* macros for bias_bt_BIASBT5 */
#define PHY_ANALOG_BIAS_BT_BIASBT5_ADDRESS                                                           0x000010d0
#define PHY_ANALOG_BIAS_BT_BIASBT5_OFFSET                                                            0x000010d0
#define PHY_ANALOG_BIAS_BT_BIASBT5_SPARE5_MSB                                                                16
#define PHY_ANALOG_BIAS_BT_BIASBT5_SPARE5_LSB                                                                 0
#define PHY_ANALOG_BIAS_BT_BIASBT5_SPARE5_MASK                                                       0x0001ffff
#define PHY_ANALOG_BIAS_BT_BIASBT5_SPARE5_GET(x)                                      (((x) & 0x0001ffff) >> 0)
#define PHY_ANALOG_BIAS_BT_BIASBT5_SPARE5_SET(x)                                      (((x) << 0) & 0x0001ffff)
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IR25SPARE2_MSB                                                        19
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IR25SPARE2_LSB                                                        17
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IR25SPARE2_MASK                                               0x000e0000
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IR25SPARE2_GET(x)                             (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IR25SPARE2_SET(x)                             (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IR25SPARE1_MSB                                                        22
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IR25SPARE1_LSB                                                        20
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IR25SPARE1_MASK                                               0x00700000
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IR25SPARE1_GET(x)                             (((x) & 0x00700000) >> 20)
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IR25SPARE1_SET(x)                             (((x) << 20) & 0x00700000)
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE3_MSB                                                        25
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE3_LSB                                                        23
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE3_MASK                                               0x03800000
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE3_GET(x)                             (((x) & 0x03800000) >> 23)
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE3_SET(x)                             (((x) << 23) & 0x03800000)
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE2_MSB                                                        28
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE2_LSB                                                        26
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE2_MASK                                               0x1c000000
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE2_GET(x)                             (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE2_SET(x)                             (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE1_MSB                                                        31
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE1_LSB                                                        29
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE1_MASK                                               0xe0000000
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE1_GET(x)                             (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_BIAS_BT_BIASBT5_PWD_IC25SPARE1_SET(x)                             (((x) << 29) & 0xe0000000)

/* macros for top_bt_TOPBT1 */
#define PHY_ANALOG_TOP_BT_TOPBT1_ADDRESS                                                             0x00001100
#define PHY_ANALOG_TOP_BT_TOPBT1_OFFSET                                                              0x00001100
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDSHPA_MSB                                                                  0
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDSHPA_LSB                                                                  0
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDSHPA_MASK                                                        0x00000001
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDSHPA_GET(x)                                       (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDSHPA_SET(x)                                       (((x) << 0) & 0x00000001)
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDLPO_MSB                                                                   1
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDLPO_LSB                                                                   1
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDLPO_MASK                                                         0x00000002
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDLPO_GET(x)                                        (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDLPO_SET(x)                                        (((x) << 1) & 0x00000002)
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_PAD2GND_MSB                                                              2
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_PAD2GND_LSB                                                              2
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_PAD2GND_MASK                                                    0x00000004
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_PAD2GND_GET(x)                                   (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_PAD2GND_SET(x)                                   (((x) << 2) & 0x00000004)
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INTH2PAD_MSB                                                             3
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INTH2PAD_LSB                                                             3
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INTH2PAD_MASK                                                   0x00000008
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INTH2PAD_GET(x)                                  (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INTH2PAD_SET(x)                                  (((x) << 3) & 0x00000008)
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INTH2GND_MSB                                                             4
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INTH2GND_LSB                                                             4
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INTH2GND_MASK                                                   0x00000010
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INTH2GND_GET(x)                                  (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INTH2GND_SET(x)                                  (((x) << 4) & 0x00000010)
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INT2PAD_MSB                                                              5
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INT2PAD_LSB                                                              5
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INT2PAD_MASK                                                    0x00000020
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INT2PAD_GET(x)                                   (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INT2PAD_SET(x)                                   (((x) << 5) & 0x00000020)
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INT2GND_MSB                                                              6
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INT2GND_LSB                                                              6
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INT2GND_MASK                                                    0x00000040
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INT2GND_GET(x)                                   (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_TOP_BT_TOPBT1_ATB_INT2GND_SET(x)                                   (((x) << 6) & 0x00000040)
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDPLL_MSB                                                                   7
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDPLL_LSB                                                                   7
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDPLL_MASK                                                         0x00000080
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDPLL_GET(x)                                        (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_TOP_BT_TOPBT1_PWDPLL_SET(x)                                        (((x) << 7) & 0x00000080)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_SHORTREFFILT_MSB                                                         8
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_SHORTREFFILT_LSB                                                         8
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_SHORTREFFILT_MASK                                               0x00000100
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_SHORTREFFILT_GET(x)                              (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_SHORTREFFILT_SET(x)                              (((x) << 8) & 0x00000100)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_RST_MSB                                                                  9
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_RST_LSB                                                                  9
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_RST_MASK                                                        0x00000200
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_RST_GET(x)                                       (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_RST_SET(x)                                       (((x) << 9) & 0x00000200)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWDSD21_MSB                                                             10
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWDSD21_LSB                                                             10
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWDSD21_MASK                                                    0x00000400
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWDSD21_GET(x)                                  (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWDSD21_SET(x)                                  (((x) << 10) & 0x00000400)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWDQ_MSB                                                                11
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWDQ_LSB                                                                11
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWDQ_MASK                                                       0x00000800
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWDQ_GET(x)                                     (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWDQ_SET(x)                                     (((x) << 11) & 0x00000800)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWD_MSB                                                                 12
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWD_LSB                                                                 12
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWD_MASK                                                        0x00001000
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWD_GET(x)                                      (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_PWD_SET(x)                                      (((x) << 12) & 0x00001000)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_NEGOUT_MSB                                                              13
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_NEGOUT_LSB                                                              13
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_NEGOUT_MASK                                                     0x00002000
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_NEGOUT_GET(x)                                   (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_NEGOUT_SET(x)                                   (((x) << 13) & 0x00002000)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_NEG2OUT_MSB                                                             14
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_NEG2OUT_LSB                                                             14
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_NEG2OUT_MASK                                                    0x00004000
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_NEG2OUT_GET(x)                                  (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_NEG2OUT_SET(x)                                  (((x) << 14) & 0x00004000)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IREFC_MSB                                                               17
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IREFC_LSB                                                               15
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IREFC_MASK                                                      0x00038000
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IREFC_GET(x)                                    (((x) & 0x00038000) >> 15)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IREFC_SET(x)                                    (((x) << 15) & 0x00038000)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP3C_MSB                                                              20
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP3C_LSB                                                              18
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP3C_MASK                                                     0x001c0000
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP3C_GET(x)                                   (((x) & 0x001c0000) >> 18)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP3C_SET(x)                                   (((x) << 18) & 0x001c0000)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP2C_MSB                                                              23
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP2C_LSB                                                              21
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP2C_MASK                                                     0x00e00000
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP2C_GET(x)                                   (((x) & 0x00e00000) >> 21)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP2C_SET(x)                                   (((x) << 21) & 0x00e00000)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP1C_MSB                                                              26
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP1C_LSB                                                              24
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP1C_MASK                                                     0x07000000
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP1C_GET(x)                                   (((x) & 0x07000000) >> 24)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_IAMP1C_SET(x)                                   (((x) << 24) & 0x07000000)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_CLKDLY_MSB                                                              27
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_CLKDLY_LSB                                                              27
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_CLKDLY_MASK                                                     0x08000000
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_CLKDLY_GET(x)                                   (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_CLKDLY_SET(x)                                   (((x) << 27) & 0x08000000)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_ATB_MSB                                                                 31
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_ATB_LSB                                                                 28
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_ATB_MASK                                                        0xf0000000
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_ATB_GET(x)                                      (((x) & 0xf0000000) >> 28)
#define PHY_ANALOG_TOP_BT_TOPBT1_ADC_ATB_SET(x)                                      (((x) << 28) & 0xf0000000)

/* macros for top_bt_TOPBT2 */
#define PHY_ANALOG_TOP_BT_TOPBT2_ADDRESS                                                             0x00001104
#define PHY_ANALOG_TOP_BT_TOPBT2_OFFSET                                                              0x00001104
#define PHY_ANALOG_TOP_BT_TOPBT2_SHLNAGN_MSB                                                                  2
#define PHY_ANALOG_TOP_BT_TOPBT2_SHLNAGN_LSB                                                                  0
#define PHY_ANALOG_TOP_BT_TOPBT2_SHLNAGN_MASK                                                        0x00000007
#define PHY_ANALOG_TOP_BT_TOPBT2_SHLNAGN_GET(x)                                       (((x) & 0x00000007) >> 0)
#define PHY_ANALOG_TOP_BT_TOPBT2_SHLNAGN_SET(x)                                       (((x) << 0) & 0x00000007)
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB3_MSB                                                                   5
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB3_LSB                                                                   3
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB3_MASK                                                         0x00000038
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB3_GET(x)                                        (((x) & 0x00000038) >> 3)
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB3_SET(x)                                        (((x) << 3) & 0x00000038)
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB2_MSB                                                                   8
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB2_LSB                                                                   6
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB2_MASK                                                         0x000001c0
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB2_GET(x)                                        (((x) & 0x000001c0) >> 6)
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB2_SET(x)                                        (((x) << 6) & 0x000001c0)
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB1_MSB                                                                  11
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB1_LSB                                                                   9
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB1_MASK                                                         0x00000e00
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB1_GET(x)                                        (((x) & 0x00000e00) >> 9)
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB1_SET(x)                                        (((x) << 9) & 0x00000e00)
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB0_MSB                                                                  14
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB0_LSB                                                                  12
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB0_MASK                                                         0x00007000
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB0_GET(x)                                       (((x) & 0x00007000) >> 12)
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_DB0_SET(x)                                       (((x) << 12) & 0x00007000)
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_TXMOD_MSB                                                                16
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_TXMOD_LSB                                                                15
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_TXMOD_MASK                                                       0x00018000
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_TXMOD_GET(x)                                     (((x) & 0x00018000) >> 15)
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_TXMOD_SET(x)                                     (((x) << 15) & 0x00018000)
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_ATB_MSB                                                                  19
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_ATB_LSB                                                                  17
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_ATB_MASK                                                         0x000e0000
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_ATB_GET(x)                                       (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_TOP_BT_TOPBT2_FE_ATB_SET(x)                                       (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_TOP_BT_TOPBT2_CALPA_MSB                                                                   20
#define PHY_ANALOG_TOP_BT_TOPBT2_CALPA_LSB                                                                   20
#define PHY_ANALOG_TOP_BT_TOPBT2_CALPA_MASK                                                          0x00100000
#define PHY_ANALOG_TOP_BT_TOPBT2_CALPA_GET(x)                                        (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_TOP_BT_TOPBT2_CALPA_SET(x)                                        (((x) << 20) & 0x00100000)
#define PHY_ANALOG_TOP_BT_TOPBT2_CALTX_MSB                                                                   21
#define PHY_ANALOG_TOP_BT_TOPBT2_CALTX_LSB                                                                   21
#define PHY_ANALOG_TOP_BT_TOPBT2_CALTX_MASK                                                          0x00200000
#define PHY_ANALOG_TOP_BT_TOPBT2_CALTX_GET(x)                                        (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_TOP_BT_TOPBT2_CALTX_SET(x)                                        (((x) << 21) & 0x00200000)
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDV2I_MSB                                                             22
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDV2I_LSB                                                             22
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDV2I_MASK                                                    0x00400000
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDV2I_GET(x)                                  (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDV2I_SET(x)                                  (((x) << 22) & 0x00400000)
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDMIRRORS_MSB                                                         23
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDMIRRORS_LSB                                                         23
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDMIRRORS_MASK                                                0x00800000
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDMIRRORS_GET(x)                              (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDMIRRORS_SET(x)                              (((x) << 23) & 0x00800000)
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDCGM_MSB                                                             24
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDCGM_LSB                                                             24
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDCGM_MASK                                                    0x01000000
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDCGM_GET(x)                                  (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDCGM_SET(x)                                  (((x) << 24) & 0x01000000)
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDBG_MSB                                                              25
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDBG_LSB                                                              25
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDBG_MASK                                                     0x02000000
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDBG_GET(x)                                   (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_PWDBG_SET(x)                                   (((x) << 25) & 0x02000000)
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_RBIAS_MSB                                                              31
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_RBIAS_LSB                                                              26
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_RBIAS_MASK                                                     0xfc000000
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_RBIAS_GET(x)                                   (((x) & 0xfc000000) >> 26)
#define PHY_ANALOG_TOP_BT_TOPBT2_BIAS_RBIAS_SET(x)                                   (((x) << 26) & 0xfc000000)

/* macros for top_bt_TOPBT3 */
#define PHY_ANALOG_TOP_BT_TOPBT3_ADDRESS                                                             0x00001108
#define PHY_ANALOG_TOP_BT_TOPBT3_OFFSET                                                              0x00001108
#define PHY_ANALOG_TOP_BT_TOPBT3_FORCE_OSCON_MSB                                                              0
#define PHY_ANALOG_TOP_BT_TOPBT3_FORCE_OSCON_LSB                                                              0
#define PHY_ANALOG_TOP_BT_TOPBT3_FORCE_OSCON_MASK                                                    0x00000001
#define PHY_ANALOG_TOP_BT_TOPBT3_FORCE_OSCON_GET(x)                                   (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_TOP_BT_TOPBT3_FORCE_OSCON_SET(x)                                   (((x) << 0) & 0x00000001)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDPAOUT_MSB                                                              1
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDPAOUT_LSB                                                              1
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDPAOUT_MASK                                                    0x00000002
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDPAOUT_GET(x)                                   (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDPAOUT_SET(x)                                   (((x) << 1) & 0x00000002)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDDGAIN_MSB                                                              2
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDDGAIN_LSB                                                              2
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDDGAIN_MASK                                                    0x00000004
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDDGAIN_GET(x)                                   (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDDGAIN_SET(x)                                   (((x) << 2) & 0x00000004)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDDBIAS_MSB                                                              3
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDDBIAS_LSB                                                              3
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDDBIAS_MASK                                                    0x00000008
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDDBIAS_GET(x)                                   (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PWDDBIAS_SET(x)                                   (((x) << 3) & 0x00000008)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PHASE_MSB                                                                 4
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PHASE_LSB                                                                 4
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PHASE_MASK                                                       0x00000010
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PHASE_GET(x)                                      (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PHASE_SET(x)                                      (((x) << 4) & 0x00000010)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PASUPPLYSWITCH_MSB                                                        5
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PASUPPLYSWITCH_LSB                                                        5
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PASUPPLYSWITCH_MASK                                              0x00000020
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PASUPPLYSWITCH_GET(x)                             (((x) & 0x00000020) >> 5)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PASUPPLYSWITCH_SET(x)                             (((x) << 5) & 0x00000020)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PAOUTGN_MSB                                                               8
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PAOUTGN_LSB                                                               6
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PAOUTGN_MASK                                                     0x000001c0
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PAOUTGN_GET(x)                                    (((x) & 0x000001c0) >> 6)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PAOUTGN_SET(x)                                    (((x) << 6) & 0x000001c0)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PADRVGN_MSB                                                              11
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PADRVGN_LSB                                                               9
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PADRVGN_MASK                                                     0x00000e00
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PADRVGN_GET(x)                                    (((x) & 0x00000e00) >> 9)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_PADRVGN_SET(x)                                    (((x) << 9) & 0x00000e00)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB3_MSB                                                                  14
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB3_LSB                                                                  12
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB3_MASK                                                         0x00007000
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB3_GET(x)                                       (((x) & 0x00007000) >> 12)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB3_SET(x)                                       (((x) << 12) & 0x00007000)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB2_MSB                                                                  17
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB2_LSB                                                                  15
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB2_MASK                                                         0x00038000
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB2_GET(x)                                       (((x) & 0x00038000) >> 15)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB2_SET(x)                                       (((x) << 15) & 0x00038000)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB1_MSB                                                                  20
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB1_LSB                                                                  18
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB1_MASK                                                         0x001c0000
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB1_GET(x)                                       (((x) & 0x001c0000) >> 18)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB1_SET(x)                                       (((x) << 18) & 0x001c0000)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB0_MSB                                                                  23
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB0_LSB                                                                  21
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB0_MASK                                                         0x00e00000
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB0_GET(x)                                       (((x) & 0x00e00000) >> 21)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_OB0_SET(x)                                       (((x) << 21) & 0x00e00000)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_CREF_MSB                                                                 25
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_CREF_LSB                                                                 24
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_CREF_MASK                                                        0x03000000
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_CREF_GET(x)                                      (((x) & 0x03000000) >> 24)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_CREF_SET(x)                                      (((x) << 24) & 0x03000000)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_TRSW_TXEN_MSB                                                            26
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_TRSW_TXEN_LSB                                                            26
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_TRSW_TXEN_MASK                                                   0x04000000
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_TRSW_TXEN_GET(x)                                 (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_TRSW_TXEN_SET(x)                                 (((x) << 26) & 0x04000000)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_SELLNA_MSB                                                               27
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_SELLNA_LSB                                                               27
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_SELLNA_MASK                                                      0x08000000
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_SELLNA_GET(x)                                    (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_SELLNA_SET(x)                                    (((x) << 27) & 0x08000000)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_LNAON_MSB                                                                28
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_LNAON_LSB                                                                28
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_LNAON_MASK                                                       0x10000000
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_LNAON_GET(x)                                     (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_LNAON_SET(x)                                     (((x) << 28) & 0x10000000)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_LNAGN_MSB                                                                31
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_LNAGN_LSB                                                                29
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_LNAGN_MASK                                                       0xe0000000
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_LNAGN_GET(x)                                     (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TOP_BT_TOPBT3_FE_LNAGN_SET(x)                                     (((x) << 29) & 0xe0000000)

/* macros for top_bt_TOPBT4 */
#define PHY_ANALOG_TOP_BT_TOPBT4_ADDRESS                                                             0x0000110c
#define PHY_ANALOG_TOP_BT_TOPBT4_OFFSET                                                              0x0000110c
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCTARG_MSB                                                                3
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCTARG_LSB                                                                0
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCTARG_MASK                                                      0x0000000f
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCTARG_GET(x)                                     (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCTARG_SET(x)                                     (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCFALL_MSB                                                                5
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCFALL_LSB                                                                4
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCFALL_MASK                                                      0x00000030
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCFALL_GET(x)                                     (((x) & 0x00000030) >> 4)
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCFALL_SET(x)                                     (((x) << 4) & 0x00000030)
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCCALTH_MSB                                                              11
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCCALTH_LSB                                                               6
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCCALTH_MASK                                                     0x00000fc0
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCCALTH_GET(x)                                    (((x) & 0x00000fc0) >> 6)
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCCALTH_SET(x)                                    (((x) << 6) & 0x00000fc0)
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCCAL_MSB                                                                12
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCCAL_LSB                                                                12
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCCAL_MASK                                                       0x00001000
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCCAL_GET(x)                                     (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCCAL_SET(x)                                     (((x) << 12) & 0x00001000)
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCPWD_MSB                                                                13
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCPWD_LSB                                                                13
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCPWD_MASK                                                       0x00002000
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCPWD_GET(x)                                     (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_TOP_BT_TOPBT4_RXAGCPWD_SET(x)                                     (((x) << 13) & 0x00002000)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRBIAS_MSB                                                              14
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRBIAS_LSB                                                              14
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRBIAS_MASK                                                     0x00004000
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRBIAS_GET(x)                                   (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRBIAS_SET(x)                                   (((x) << 14) & 0x00004000)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALTRSW_MSB                                                               15
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALTRSW_LSB                                                               15
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALTRSW_MASK                                                      0x00008000
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALTRSW_GET(x)                                    (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALTRSW_SET(x)                                    (((x) << 15) & 0x00008000)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALPWD_MSB                                                                16
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALPWD_LSB                                                                16
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALPWD_MASK                                                       0x00010000
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALPWD_GET(x)                                     (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALPWD_SET(x)                                     (((x) << 16) & 0x00010000)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALTXGAIN_MSB                                                             17
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALTXGAIN_LSB                                                             17
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALTXGAIN_MASK                                                    0x00020000
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALTXGAIN_GET(x)                                  (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALTXGAIN_SET(x)                                  (((x) << 17) & 0x00020000)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALSYNTH_MSB                                                              18
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALSYNTH_LSB                                                              18
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALSYNTH_MASK                                                     0x00040000
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALSYNTH_GET(x)                                   (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALSYNTH_SET(x)                                   (((x) << 18) & 0x00040000)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRXGAIN_MSB                                                             19
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRXGAIN_LSB                                                             19
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRXGAIN_MASK                                                    0x00080000
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRXGAIN_GET(x)                                  (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRXGAIN_SET(x)                                  (((x) << 19) & 0x00080000)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRXAGC_MSB                                                              20
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRXAGC_LSB                                                              20
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRXAGC_MASK                                                     0x00100000
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRXAGC_GET(x)                                   (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALRXAGC_SET(x)                                   (((x) << 20) & 0x00100000)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALMODE_MSB                                                               21
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALMODE_LSB                                                               21
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALMODE_MASK                                                      0x00200000
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALMODE_GET(x)                                    (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALMODE_SET(x)                                    (((x) << 21) & 0x00200000)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALADDAC_MSB                                                              22
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALADDAC_LSB                                                              22
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALADDAC_MASK                                                     0x00400000
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALADDAC_GET(x)                                   (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_TOP_BT_TOPBT4_LOCALADDAC_SET(x)                                   (((x) << 22) & 0x00400000)
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_DIVON_IF_SYNTHON_MSB                                                     23
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_DIVON_IF_SYNTHON_LSB                                                     23
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_DIVON_IF_SYNTHON_MASK                                            0x00800000
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_DIVON_IF_SYNTHON_GET(x)                          (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_DIVON_IF_SYNTHON_SET(x)                          (((x) << 23) & 0x00800000)
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_PWDLOTX_MSB                                                              24
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_PWDLOTX_LSB                                                              24
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_PWDLOTX_MASK                                                     0x01000000
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_PWDLOTX_GET(x)                                   (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_PWDLOTX_SET(x)                                   (((x) << 24) & 0x01000000)
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_PWDLORX_MSB                                                              25
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_PWDLORX_LSB                                                              25
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_PWDLORX_MASK                                                     0x02000000
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_PWDLORX_GET(x)                                   (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_PWDLORX_SET(x)                                   (((x) << 25) & 0x02000000)
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_ATB_MSB                                                                  28
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_ATB_LSB                                                                  26
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_ATB_MASK                                                         0x1c000000
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_ATB_GET(x)                                       (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_TOP_BT_TOPBT4_LO_ATB_SET(x)                                       (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_SYNTHON_MSB                                                           29
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_SYNTHON_LSB                                                           29
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_SYNTHON_MASK                                                  0x20000000
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_SYNTHON_GET(x)                                (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_SYNTHON_SET(x)                                (((x) << 29) & 0x20000000)
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_SCLKEN_MSB                                                            30
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_SCLKEN_LSB                                                            30
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_SCLKEN_MASK                                                   0x40000000
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_SCLKEN_GET(x)                                 (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_SCLKEN_SET(x)                                 (((x) << 30) & 0x40000000)
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_RXTXLO_MSB                                                            31
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_RXTXLO_LSB                                                            31
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_RXTXLO_MASK                                                   0x80000000
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_RXTXLO_GET(x)                                 (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_TOP_BT_TOPBT4_FORCE_RXTXLO_SET(x)                                 (((x) << 31) & 0x80000000)

/* macros for top_bt_TOPBT5 */
#define PHY_ANALOG_TOP_BT_TOPBT5_ADDRESS                                                             0x00001110
#define PHY_ANALOG_TOP_BT_TOPBT5_OFFSET                                                              0x00001110
#define PHY_ANALOG_TOP_BT_TOPBT5_LFOSC_TEST_DISABLE_MSB                                                       0
#define PHY_ANALOG_TOP_BT_TOPBT5_LFOSC_TEST_DISABLE_LSB                                                       0
#define PHY_ANALOG_TOP_BT_TOPBT5_LFOSC_TEST_DISABLE_MASK                                             0x00000001
#define PHY_ANALOG_TOP_BT_TOPBT5_LFOSC_TEST_DISABLE_GET(x)                            (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_TOP_BT_TOPBT5_LFOSC_TEST_DISABLE_SET(x)                            (((x) << 0) & 0x00000001)
#define PHY_ANALOG_TOP_BT_TOPBT5_OTPREG_LVLCTR_MSB                                                            2
#define PHY_ANALOG_TOP_BT_TOPBT5_OTPREG_LVLCTR_LSB                                                            1
#define PHY_ANALOG_TOP_BT_TOPBT5_OTPREG_LVLCTR_MASK                                                  0x00000006
#define PHY_ANALOG_TOP_BT_TOPBT5_OTPREG_LVLCTR_GET(x)                                 (((x) & 0x00000006) >> 1)
#define PHY_ANALOG_TOP_BT_TOPBT5_OTPREG_LVLCTR_SET(x)                                 (((x) << 1) & 0x00000006)
#define PHY_ANALOG_TOP_BT_TOPBT5_OTP_PS_EN_MSB                                                                3
#define PHY_ANALOG_TOP_BT_TOPBT5_OTP_PS_EN_LSB                                                                3
#define PHY_ANALOG_TOP_BT_TOPBT5_OTP_PS_EN_MASK                                                      0x00000008
#define PHY_ANALOG_TOP_BT_TOPBT5_OTP_PS_EN_GET(x)                                     (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_TOP_BT_TOPBT5_OTP_PS_EN_SET(x)                                     (((x) << 3) & 0x00000008)
#define PHY_ANALOG_TOP_BT_TOPBT5_OTPREG_ON_MSB                                                                4
#define PHY_ANALOG_TOP_BT_TOPBT5_OTPREG_ON_LSB                                                                4
#define PHY_ANALOG_TOP_BT_TOPBT5_OTPREG_ON_MASK                                                      0x00000010
#define PHY_ANALOG_TOP_BT_TOPBT5_OTPREG_ON_GET(x)                                     (((x) & 0x00000010) >> 4)
#define PHY_ANALOG_TOP_BT_TOPBT5_OTPREG_ON_SET(x)                                     (((x) << 4) & 0x00000010)
#define PHY_ANALOG_TOP_BT_TOPBT5_LDO_LVL_MSB                                                                  7
#define PHY_ANALOG_TOP_BT_TOPBT5_LDO_LVL_LSB                                                                  5
#define PHY_ANALOG_TOP_BT_TOPBT5_LDO_LVL_MASK                                                        0x000000e0
#define PHY_ANALOG_TOP_BT_TOPBT5_LDO_LVL_GET(x)                                       (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_TOP_BT_TOPBT5_LDO_LVL_SET(x)                                       (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_TOP_BT_TOPBT5_FORCE_ATB_DIG_OEL_MSB                                                        8
#define PHY_ANALOG_TOP_BT_TOPBT5_FORCE_ATB_DIG_OEL_LSB                                                        8
#define PHY_ANALOG_TOP_BT_TOPBT5_FORCE_ATB_DIG_OEL_MASK                                              0x00000100
#define PHY_ANALOG_TOP_BT_TOPBT5_FORCE_ATB_DIG_OEL_GET(x)                             (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_TOP_BT_TOPBT5_FORCE_ATB_DIG_OEL_SET(x)                             (((x) << 8) & 0x00000100)
#define PHY_ANALOG_TOP_BT_TOPBT5_FORCE_TESTIQ_DIG_OEL_MSB                                                     9
#define PHY_ANALOG_TOP_BT_TOPBT5_FORCE_TESTIQ_DIG_OEL_LSB                                                     9
#define PHY_ANALOG_TOP_BT_TOPBT5_FORCE_TESTIQ_DIG_OEL_MASK                                           0x00000200
#define PHY_ANALOG_TOP_BT_TOPBT5_FORCE_TESTIQ_DIG_OEL_GET(x)                          (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_TOP_BT_TOPBT5_FORCE_TESTIQ_DIG_OEL_SET(x)                          (((x) << 9) & 0x00000200)
#define PHY_ANALOG_TOP_BT_TOPBT5_SEL_DIGTESTDATA_MSB                                                         11
#define PHY_ANALOG_TOP_BT_TOPBT5_SEL_DIGTESTDATA_LSB                                                         10
#define PHY_ANALOG_TOP_BT_TOPBT5_SEL_DIGTESTDATA_MASK                                                0x00000c00
#define PHY_ANALOG_TOP_BT_TOPBT5_SEL_DIGTESTDATA_GET(x)                              (((x) & 0x00000c00) >> 10)
#define PHY_ANALOG_TOP_BT_TOPBT5_SEL_DIGTESTDATA_SET(x)                              (((x) << 10) & 0x00000c00)
#define PHY_ANALOG_TOP_BT_TOPBT5_TESTIQ_S_MSB                                                                14
#define PHY_ANALOG_TOP_BT_TOPBT5_TESTIQ_S_LSB                                                                12
#define PHY_ANALOG_TOP_BT_TOPBT5_TESTIQ_S_MASK                                                       0x00007000
#define PHY_ANALOG_TOP_BT_TOPBT5_TESTIQ_S_GET(x)                                     (((x) & 0x00007000) >> 12)
#define PHY_ANALOG_TOP_BT_TOPBT5_TESTIQ_S_SET(x)                                     (((x) << 12) & 0x00007000)
#define PHY_ANALOG_TOP_BT_TOPBT5_TESTIQ_BUFEN_MSB                                                            15
#define PHY_ANALOG_TOP_BT_TOPBT5_TESTIQ_BUFEN_LSB                                                            15
#define PHY_ANALOG_TOP_BT_TOPBT5_TESTIQ_BUFEN_MASK                                                   0x00008000
#define PHY_ANALOG_TOP_BT_TOPBT5_TESTIQ_BUFEN_GET(x)                                 (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_TOP_BT_TOPBT5_TESTIQ_BUFEN_SET(x)                                 (((x) << 15) & 0x00008000)
#define PHY_ANALOG_TOP_BT_TOPBT5_SYNTHONTXMODE_MSB                                                           16
#define PHY_ANALOG_TOP_BT_TOPBT5_SYNTHONTXMODE_LSB                                                           16
#define PHY_ANALOG_TOP_BT_TOPBT5_SYNTHONTXMODE_MASK                                                  0x00010000
#define PHY_ANALOG_TOP_BT_TOPBT5_SYNTHONTXMODE_GET(x)                                (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_TOP_BT_TOPBT5_SYNTHONTXMODE_SET(x)                                (((x) << 16) & 0x00010000)
#define PHY_ANALOG_TOP_BT_TOPBT5_SYNTHON_MSB                                                                 17
#define PHY_ANALOG_TOP_BT_TOPBT5_SYNTHON_LSB                                                                 17
#define PHY_ANALOG_TOP_BT_TOPBT5_SYNTHON_MASK                                                        0x00020000
#define PHY_ANALOG_TOP_BT_TOPBT5_SYNTHON_GET(x)                                      (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_TOP_BT_TOPBT5_SYNTHON_SET(x)                                      (((x) << 17) & 0x00020000)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_PWDQ_MSB                                                              18
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_PWDQ_LSB                                                              18
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_PWDQ_MASK                                                     0x00040000
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_PWDQ_GET(x)                                   (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_PWDQ_SET(x)                                   (((x) << 18) & 0x00040000)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_PWDI_MSB                                                              19
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_PWDI_LSB                                                              19
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_PWDI_MASK                                                     0x00080000
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_PWDI_GET(x)                                   (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_PWDI_SET(x)                                   (((x) << 19) & 0x00080000)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_GN_MSB                                                                21
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_GN_LSB                                                                20
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_GN_MASK                                                       0x00300000
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_GN_GET(x)                                     (((x) & 0x00300000) >> 20)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_GN_SET(x)                                     (((x) << 20) & 0x00300000)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_ATB_MSB                                                               23
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_ATB_LSB                                                               22
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_ATB_MASK                                                      0x00c00000
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_ATB_GET(x)                                    (((x) & 0x00c00000) >> 22)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXMIX_ATB_SET(x)                                    (((x) << 22) & 0x00c00000)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXON_MSB                                                                    24
#define PHY_ANALOG_TOP_BT_TOPBT5_RXON_LSB                                                                    24
#define PHY_ANALOG_TOP_BT_TOPBT5_RXON_MASK                                                           0x01000000
#define PHY_ANALOG_TOP_BT_TOPBT5_RXON_GET(x)                                         (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXON_SET(x)                                         (((x) << 24) & 0x01000000)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_BOOSTOPOUT_MSB                                                       25
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_BOOSTOPOUT_LSB                                                       25
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_BOOSTOPOUT_MASK                                              0x02000000
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_BOOSTOPOUT_GET(x)                            (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_BOOSTOPOUT_SET(x)                            (((x) << 25) & 0x02000000)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_PWDQ_MSB                                                             26
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_PWDQ_LSB                                                             26
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_PWDQ_MASK                                                    0x04000000
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_PWDQ_GET(x)                                  (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_PWDQ_SET(x)                                  (((x) << 26) & 0x04000000)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_PWDI_MSB                                                             27
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_PWDI_LSB                                                             27
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_PWDI_MASK                                                    0x08000000
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_PWDI_GET(x)                                  (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_PWDI_SET(x)                                  (((x) << 27) & 0x08000000)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_GN_MSB                                                               31
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_GN_LSB                                                               28
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_GN_MASK                                                      0xf0000000
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_GN_GET(x)                                    (((x) & 0xf0000000) >> 28)
#define PHY_ANALOG_TOP_BT_TOPBT5_RXFILT_GN_SET(x)                                    (((x) << 28) & 0xf0000000)

/* macros for top_bt_TOPBT6 */
#define PHY_ANALOG_TOP_BT_TOPBT6_ADDRESS                                                             0x00001114
#define PHY_ANALOG_TOP_BT_TOPBT6_OFFSET                                                              0x00001114
#define PHY_ANALOG_TOP_BT_TOPBT6_RESERVED_MSB                                                                 3
#define PHY_ANALOG_TOP_BT_TOPBT6_RESERVED_LSB                                                                 0
#define PHY_ANALOG_TOP_BT_TOPBT6_RESERVED_MASK                                                       0x0000000f
#define PHY_ANALOG_TOP_BT_TOPBT6_RESERVED_GET(x)                                      (((x) & 0x0000000f) >> 0)
#define PHY_ANALOG_TOP_BT_TOPBT6_RESERVED_SET(x)                                      (((x) << 0) & 0x0000000f)
#define PHY_ANALOG_TOP_BT_TOPBT6_SEL_MULABUS_MSB                                                              6
#define PHY_ANALOG_TOP_BT_TOPBT6_SEL_MULABUS_LSB                                                              4
#define PHY_ANALOG_TOP_BT_TOPBT6_SEL_MULABUS_MASK                                                    0x00000070
#define PHY_ANALOG_TOP_BT_TOPBT6_SEL_MULABUS_GET(x)                                   (((x) & 0x00000070) >> 4)
#define PHY_ANALOG_TOP_BT_TOPBT6_SEL_MULABUS_SET(x)                                   (((x) << 4) & 0x00000070)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_DACTEST_EN_MSB                                                         7
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_DACTEST_EN_LSB                                                         7
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_DACTEST_EN_MASK                                               0x00000080
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_DACTEST_EN_GET(x)                              (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_DACTEST_EN_SET(x)                              (((x) << 7) & 0x00000080)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_ADCCAL_EN_MSB                                                          8
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_ADCCAL_EN_LSB                                                          8
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_ADCCAL_EN_MASK                                                0x00000100
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_ADCCAL_EN_GET(x)                               (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_ADCCAL_EN_SET(x)                               (((x) << 8) & 0x00000100)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_AUTOPWD_EN_MSB                                                         9
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_AUTOPWD_EN_LSB                                                         9
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_AUTOPWD_EN_MASK                                               0x00000200
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_AUTOPWD_EN_GET(x)                              (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_AUTOPWD_EN_SET(x)                              (((x) << 9) & 0x00000200)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_SLOW_MSB                                                              10
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_SLOW_LSB                                                              10
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_SLOW_MASK                                                     0x00000400
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_SLOW_GET(x)                                   (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_SLOW_SET(x)                                   (((x) << 10) & 0x00000400)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_SEL_MSB                                                               12
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_SEL_LSB                                                               11
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_SEL_MASK                                                      0x00001800
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_SEL_GET(x)                                    (((x) & 0x00001800) >> 11)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_SEL_SET(x)                                    (((x) << 11) & 0x00001800)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_START_MSB                                                             13
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_START_LSB                                                             13
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_START_MASK                                                    0x00002000
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_START_GET(x)                                  (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_START_SET(x)                                  (((x) << 13) & 0x00002000)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_ON_MSB                                                                14
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_ON_LSB                                                                14
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_ON_MASK                                                       0x00004000
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_ON_GET(x)                                     (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_TOP_BT_TOPBT6_THERM_ON_SET(x)                                     (((x) << 14) & 0x00004000)
#define PHY_ANALOG_TOP_BT_TOPBT6_LOCALTHERM_MSB                                                              15
#define PHY_ANALOG_TOP_BT_TOPBT6_LOCALTHERM_LSB                                                              15
#define PHY_ANALOG_TOP_BT_TOPBT6_LOCALTHERM_MASK                                                     0x00008000
#define PHY_ANALOG_TOP_BT_TOPBT6_LOCALTHERM_GET(x)                                   (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_TOP_BT_TOPBT6_LOCALTHERM_SET(x)                                   (((x) << 15) & 0x00008000)
#define PHY_ANALOG_TOP_BT_TOPBT6_VDDHSENSE_ON_MSB                                                            16
#define PHY_ANALOG_TOP_BT_TOPBT6_VDDHSENSE_ON_LSB                                                            16
#define PHY_ANALOG_TOP_BT_TOPBT6_VDDHSENSE_ON_MASK                                                   0x00010000
#define PHY_ANALOG_TOP_BT_TOPBT6_VDDHSENSE_ON_GET(x)                                 (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_TOP_BT_TOPBT6_VDDHSENSE_ON_SET(x)                                 (((x) << 16) & 0x00010000)
#define PHY_ANALOG_TOP_BT_TOPBT6_XTAL_OSCON_MSB                                                              17
#define PHY_ANALOG_TOP_BT_TOPBT6_XTAL_OSCON_LSB                                                              17
#define PHY_ANALOG_TOP_BT_TOPBT6_XTAL_OSCON_MASK                                                     0x00020000
#define PHY_ANALOG_TOP_BT_TOPBT6_XTAL_OSCON_GET(x)                                   (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_TOP_BT_TOPBT6_XTAL_OSCON_SET(x)                                   (((x) << 17) & 0x00020000)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_V2IGN_MSB                                                                19
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_V2IGN_LSB                                                                18
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_V2IGN_MASK                                                       0x000c0000
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_V2IGN_GET(x)                                     (((x) & 0x000c0000) >> 18)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_V2IGN_SET(x)                                     (((x) << 18) & 0x000c0000)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_PWDMIX_MSB                                                               20
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_PWDMIX_LSB                                                               20
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_PWDMIX_MASK                                                      0x00100000
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_PWDMIX_GET(x)                                    (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_PWDMIX_SET(x)                                    (((x) << 20) & 0x00100000)
#define PHY_ANALOG_TOP_BT_TOPBT6_TXON_MSB                                                                    21
#define PHY_ANALOG_TOP_BT_TOPBT6_TXON_LSB                                                                    21
#define PHY_ANALOG_TOP_BT_TOPBT6_TXON_MASK                                                           0x00200000
#define PHY_ANALOG_TOP_BT_TOPBT6_TXON_GET(x)                                         (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_TOP_BT_TOPBT6_TXON_SET(x)                                         (((x) << 21) & 0x00200000)
#define PHY_ANALOG_TOP_BT_TOPBT6_PAON_MSB                                                                    22
#define PHY_ANALOG_TOP_BT_TOPBT6_PAON_LSB                                                                    22
#define PHY_ANALOG_TOP_BT_TOPBT6_PAON_MASK                                                           0x00400000
#define PHY_ANALOG_TOP_BT_TOPBT6_PAON_GET(x)                                         (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_TOP_BT_TOPBT6_PAON_SET(x)                                         (((x) << 22) & 0x00400000)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_FORCEDACFULLSCALE_MSB                                                    23
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_FORCEDACFULLSCALE_LSB                                                    23
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_FORCEDACFULLSCALE_MASK                                           0x00800000
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_FORCEDACFULLSCALE_GET(x)                         (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_FORCEDACFULLSCALE_SET(x)                         (((x) << 23) & 0x00800000)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACRSTB_MSB                                                              24
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACRSTB_LSB                                                              24
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACRSTB_MASK                                                     0x01000000
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACRSTB_GET(x)                                   (((x) & 0x01000000) >> 24)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACRSTB_SET(x)                                   (((x) << 24) & 0x01000000)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACRESOLUTION_MSB                                                        26
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACRESOLUTION_LSB                                                        25
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACRESOLUTION_MASK                                               0x06000000
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACRESOLUTION_GET(x)                             (((x) & 0x06000000) >> 25)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACRESOLUTION_SET(x)                             (((x) << 25) & 0x06000000)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACPWD_MSB                                                               27
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACPWD_LSB                                                               27
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACPWD_MASK                                                      0x08000000
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACPWD_GET(x)                                    (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_DACPWD_SET(x)                                    (((x) << 27) & 0x08000000)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_ATB_MSB                                                                  31
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_ATB_LSB                                                                  28
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_ATB_MASK                                                         0xf0000000
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_ATB_GET(x)                                       (((x) & 0xf0000000) >> 28)
#define PHY_ANALOG_TOP_BT_TOPBT6_TX_ATB_SET(x)                                       (((x) << 28) & 0xf0000000)

/* macros for top_bt_TOPBT7 */
#define PHY_ANALOG_TOP_BT_TOPBT7_ADDRESS                                                             0x00001118
#define PHY_ANALOG_TOP_BT_TOPBT7_OFFSET                                                              0x00001118
#define PHY_ANALOG_TOP_BT_TOPBT7_RXAGCPWD_MSB                                                                 0
#define PHY_ANALOG_TOP_BT_TOPBT7_RXAGCPWD_LSB                                                                 0
#define PHY_ANALOG_TOP_BT_TOPBT7_RXAGCPWD_MASK                                                       0x00000001
#define PHY_ANALOG_TOP_BT_TOPBT7_RXAGCPWD_GET(x)                                      (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_TOP_BT_TOPBT7_PWDPLL_MSB                                                                   1
#define PHY_ANALOG_TOP_BT_TOPBT7_PWDPLL_LSB                                                                   1
#define PHY_ANALOG_TOP_BT_TOPBT7_PWDPLL_MASK                                                         0x00000002
#define PHY_ANALOG_TOP_BT_TOPBT7_PWDPLL_GET(x)                                        (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_PAOUTGN_MSB                                                               4
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_PAOUTGN_LSB                                                               2
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_PAOUTGN_MASK                                                     0x0000001c
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_PAOUTGN_GET(x)                                    (((x) & 0x0000001c) >> 2)
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_PADRVGN_MSB                                                               7
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_PADRVGN_LSB                                                               5
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_PADRVGN_MASK                                                     0x000000e0
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_PADRVGN_GET(x)                                    (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_TXMOD_MSB                                                                 9
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_TXMOD_LSB                                                                 8
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_TXMOD_MASK                                                       0x00000300
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_TXMOD_GET(x)                                      (((x) & 0x00000300) >> 8)
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_SELLNA_MSB                                                               10
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_SELLNA_LSB                                                               10
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_SELLNA_MASK                                                      0x00000400
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_SELLNA_GET(x)                                    (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_LNAON_MSB                                                                11
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_LNAON_LSB                                                                11
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_LNAON_MASK                                                       0x00000800
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_LNAON_GET(x)                                     (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_LNAGN_MSB                                                                14
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_LNAGN_LSB                                                                12
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_LNAGN_MASK                                                       0x00007000
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_LNAGN_GET(x)                                     (((x) & 0x00007000) >> 12)
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_PHASE_MSB                                                                15
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_PHASE_LSB                                                                15
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_PHASE_MASK                                                       0x00008000
#define PHY_ANALOG_TOP_BT_TOPBT7_FE_PHASE_GET(x)                                     (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_TOP_BT_TOPBT7_CALPA_MSB                                                                   16
#define PHY_ANALOG_TOP_BT_TOPBT7_CALPA_LSB                                                                   16
#define PHY_ANALOG_TOP_BT_TOPBT7_CALPA_MASK                                                          0x00010000
#define PHY_ANALOG_TOP_BT_TOPBT7_CALPA_GET(x)                                        (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_TOP_BT_TOPBT7_CALTX_MSB                                                                   17
#define PHY_ANALOG_TOP_BT_TOPBT7_CALTX_LSB                                                                   17
#define PHY_ANALOG_TOP_BT_TOPBT7_CALTX_MASK                                                          0x00020000
#define PHY_ANALOG_TOP_BT_TOPBT7_CALTX_GET(x)                                        (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_TOP_BT_TOPBT7_PAON_MSB                                                                    18
#define PHY_ANALOG_TOP_BT_TOPBT7_PAON_LSB                                                                    18
#define PHY_ANALOG_TOP_BT_TOPBT7_PAON_MASK                                                           0x00040000
#define PHY_ANALOG_TOP_BT_TOPBT7_PAON_GET(x)                                         (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_TOP_BT_TOPBT7_TXON_MSB                                                                    19
#define PHY_ANALOG_TOP_BT_TOPBT7_TXON_LSB                                                                    19
#define PHY_ANALOG_TOP_BT_TOPBT7_TXON_MASK                                                           0x00080000
#define PHY_ANALOG_TOP_BT_TOPBT7_TXON_GET(x)                                         (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_TOP_BT_TOPBT7_RXON_MSB                                                                    20
#define PHY_ANALOG_TOP_BT_TOPBT7_RXON_LSB                                                                    20
#define PHY_ANALOG_TOP_BT_TOPBT7_RXON_MASK                                                           0x00100000
#define PHY_ANALOG_TOP_BT_TOPBT7_RXON_GET(x)                                         (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_TOP_BT_TOPBT7_SYNTHONTXMODE_MSB                                                           21
#define PHY_ANALOG_TOP_BT_TOPBT7_SYNTHONTXMODE_LSB                                                           21
#define PHY_ANALOG_TOP_BT_TOPBT7_SYNTHONTXMODE_MASK                                                  0x00200000
#define PHY_ANALOG_TOP_BT_TOPBT7_SYNTHONTXMODE_GET(x)                                (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_TOP_BT_TOPBT7_SYNTHON_MSB                                                                 22
#define PHY_ANALOG_TOP_BT_TOPBT7_SYNTHON_LSB                                                                 22
#define PHY_ANALOG_TOP_BT_TOPBT7_SYNTHON_MASK                                                        0x00400000
#define PHY_ANALOG_TOP_BT_TOPBT7_SYNTHON_GET(x)                                      (((x) & 0x00400000) >> 22)
#define PHY_ANALOG_TOP_BT_TOPBT7_XTAL_OSCON_MSB                                                              23
#define PHY_ANALOG_TOP_BT_TOPBT7_XTAL_OSCON_LSB                                                              23
#define PHY_ANALOG_TOP_BT_TOPBT7_XTAL_OSCON_MASK                                                     0x00800000
#define PHY_ANALOG_TOP_BT_TOPBT7_XTAL_OSCON_GET(x)                                   (((x) & 0x00800000) >> 23)
#define PHY_ANALOG_TOP_BT_TOPBT7_THERM_DACTEST_CODE_MSB                                                      31
#define PHY_ANALOG_TOP_BT_TOPBT7_THERM_DACTEST_CODE_LSB                                                      24
#define PHY_ANALOG_TOP_BT_TOPBT7_THERM_DACTEST_CODE_MASK                                             0xff000000
#define PHY_ANALOG_TOP_BT_TOPBT7_THERM_DACTEST_CODE_GET(x)                           (((x) & 0xff000000) >> 24)
#define PHY_ANALOG_TOP_BT_TOPBT7_THERM_DACTEST_CODE_SET(x)                           (((x) << 24) & 0xff000000)

/* macros for top_bt_TOPBT8 */
#define PHY_ANALOG_TOP_BT_TOPBT8_ADDRESS                                                             0x0000111c
#define PHY_ANALOG_TOP_BT_TOPBT8_OFFSET                                                              0x0000111c
#define PHY_ANALOG_TOP_BT_TOPBT8_RESERVED_MSB                                                                 1
#define PHY_ANALOG_TOP_BT_TOPBT8_RESERVED_LSB                                                                 0
#define PHY_ANALOG_TOP_BT_TOPBT8_RESERVED_MASK                                                       0x00000003
#define PHY_ANALOG_TOP_BT_TOPBT8_RESERVED_GET(x)                                      (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_TOP_BT_TOPBT8_RESERVED_SET(x)                                      (((x) << 0) & 0x00000003)
#define PHY_ANALOG_TOP_BT_TOPBT8_LNAAGCOUT_MSB                                                                2
#define PHY_ANALOG_TOP_BT_TOPBT8_LNAAGCOUT_LSB                                                                2
#define PHY_ANALOG_TOP_BT_TOPBT8_LNAAGCOUT_MASK                                                      0x00000004
#define PHY_ANALOG_TOP_BT_TOPBT8_LNAAGCOUT_GET(x)                                     (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_DONE_MSB                                                               3
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_DONE_LSB                                                               3
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_DONE_MASK                                                     0x00000008
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_DONE_GET(x)                                    (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_SEL_MSB                                                                5
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_SEL_LSB                                                                4
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_SEL_MASK                                                      0x00000030
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_SEL_GET(x)                                     (((x) & 0x00000030) >> 4)
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_START_MSB                                                              6
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_START_LSB                                                              6
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_START_MASK                                                    0x00000040
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_START_GET(x)                                   (((x) & 0x00000040) >> 6)
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_ON_MSB                                                                 7
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_ON_LSB                                                                 7
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_ON_MASK                                                       0x00000080
#define PHY_ANALOG_TOP_BT_TOPBT8_THERM_ON_GET(x)                                      (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_TOP_BT_TOPBT8_VDDHSENSE_ON_MSB                                                             8
#define PHY_ANALOG_TOP_BT_TOPBT8_VDDHSENSE_ON_LSB                                                             8
#define PHY_ANALOG_TOP_BT_TOPBT8_VDDHSENSE_ON_MASK                                                   0x00000100
#define PHY_ANALOG_TOP_BT_TOPBT8_VDDHSENSE_ON_GET(x)                                  (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_TOP_BT_TOPBT8_TX_V2IGN_MSB                                                                10
#define PHY_ANALOG_TOP_BT_TOPBT8_TX_V2IGN_LSB                                                                 9
#define PHY_ANALOG_TOP_BT_TOPBT8_TX_V2IGN_MASK                                                       0x00000600
#define PHY_ANALOG_TOP_BT_TOPBT8_TX_V2IGN_GET(x)                                      (((x) & 0x00000600) >> 9)
#define PHY_ANALOG_TOP_BT_TOPBT8_TX_DACRESOLUTION_MSB                                                        12
#define PHY_ANALOG_TOP_BT_TOPBT8_TX_DACRESOLUTION_LSB                                                        11
#define PHY_ANALOG_TOP_BT_TOPBT8_TX_DACRESOLUTION_MASK                                               0x00001800
#define PHY_ANALOG_TOP_BT_TOPBT8_TX_DACRESOLUTION_GET(x)                             (((x) & 0x00001800) >> 11)
#define PHY_ANALOG_TOP_BT_TOPBT8_RXMIX_GN_MSB                                                                14
#define PHY_ANALOG_TOP_BT_TOPBT8_RXMIX_GN_LSB                                                                13
#define PHY_ANALOG_TOP_BT_TOPBT8_RXMIX_GN_MASK                                                       0x00006000
#define PHY_ANALOG_TOP_BT_TOPBT8_RXMIX_GN_GET(x)                                     (((x) & 0x00006000) >> 13)
#define PHY_ANALOG_TOP_BT_TOPBT8_RXFILT_GN_MSB                                                               18
#define PHY_ANALOG_TOP_BT_TOPBT8_RXFILT_GN_LSB                                                               15
#define PHY_ANALOG_TOP_BT_TOPBT8_RXFILT_GN_MASK                                                      0x00078000
#define PHY_ANALOG_TOP_BT_TOPBT8_RXFILT_GN_GET(x)                                    (((x) & 0x00078000) >> 15)
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCTARG_MSB                                                               22
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCTARG_LSB                                                               19
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCTARG_MASK                                                      0x00780000
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCTARG_GET(x)                                    (((x) & 0x00780000) >> 19)
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCFALL_MSB                                                               24
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCFALL_LSB                                                               23
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCFALL_MASK                                                      0x01800000
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCFALL_GET(x)                                    (((x) & 0x01800000) >> 23)
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCCALTH_MSB                                                              30
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCCALTH_LSB                                                              25
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCCALTH_MASK                                                     0x7e000000
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCCALTH_GET(x)                                   (((x) & 0x7e000000) >> 25)
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCCAL_MSB                                                                31
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCCAL_LSB                                                                31
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCCAL_MASK                                                       0x80000000
#define PHY_ANALOG_TOP_BT_TOPBT8_RXAGCCAL_GET(x)                                     (((x) & 0x80000000) >> 31)

/* macros for top_bt_TOPBT9 */
#define PHY_ANALOG_TOP_BT_TOPBT9_ADDRESS                                                             0x00001120
#define PHY_ANALOG_TOP_BT_TOPBT9_OFFSET                                                              0x00001120
#define PHY_ANALOG_TOP_BT_TOPBT9_ENABLE_LPO2_MSB                                                              0
#define PHY_ANALOG_TOP_BT_TOPBT9_ENABLE_LPO2_LSB                                                              0
#define PHY_ANALOG_TOP_BT_TOPBT9_ENABLE_LPO2_MASK                                                    0x00000001
#define PHY_ANALOG_TOP_BT_TOPBT9_ENABLE_LPO2_GET(x)                                   (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_TOP_BT_TOPBT9_ENABLE_LPO2_SET(x)                                   (((x) << 0) & 0x00000001)
#define PHY_ANALOG_TOP_BT_TOPBT9_RESERVED_MSB                                                                 2
#define PHY_ANALOG_TOP_BT_TOPBT9_RESERVED_LSB                                                                 1
#define PHY_ANALOG_TOP_BT_TOPBT9_RESERVED_MASK                                                       0x00000006
#define PHY_ANALOG_TOP_BT_TOPBT9_RESERVED_GET(x)                                      (((x) & 0x00000006) >> 1)
#define PHY_ANALOG_TOP_BT_TOPBT9_RESERVED_SET(x)                                      (((x) << 1) & 0x00000006)
#define PHY_ANALOG_TOP_BT_TOPBT9_TESTIQ_RSEL_MSB                                                              3
#define PHY_ANALOG_TOP_BT_TOPBT9_TESTIQ_RSEL_LSB                                                              3
#define PHY_ANALOG_TOP_BT_TOPBT9_TESTIQ_RSEL_MASK                                                    0x00000008
#define PHY_ANALOG_TOP_BT_TOPBT9_TESTIQ_RSEL_GET(x)                                   (((x) & 0x00000008) >> 3)
#define PHY_ANALOG_TOP_BT_TOPBT9_TESTIQ_RSEL_SET(x)                                   (((x) << 3) & 0x00000008)
#define PHY_ANALOG_TOP_BT_TOPBT9_OBPWDBT_MSB                                                                  6
#define PHY_ANALOG_TOP_BT_TOPBT9_OBPWDBT_LSB                                                                  4
#define PHY_ANALOG_TOP_BT_TOPBT9_OBPWDBT_MASK                                                        0x00000070
#define PHY_ANALOG_TOP_BT_TOPBT9_OBPWDBT_GET(x)                                       (((x) & 0x00000070) >> 4)
#define PHY_ANALOG_TOP_BT_TOPBT9_OBPWDBT_SET(x)                                       (((x) << 4) & 0x00000070)
#define PHY_ANALOG_TOP_BT_TOPBT9_USE_SHARED_LNA_MSB                                                           7
#define PHY_ANALOG_TOP_BT_TOPBT9_USE_SHARED_LNA_LSB                                                           7
#define PHY_ANALOG_TOP_BT_TOPBT9_USE_SHARED_LNA_MASK                                                 0x00000080
#define PHY_ANALOG_TOP_BT_TOPBT9_USE_SHARED_LNA_GET(x)                                (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_TOP_BT_TOPBT9_USE_SHARED_LNA_SET(x)                                (((x) << 7) & 0x00000080)
#define PHY_ANALOG_TOP_BT_TOPBT9_USE_SHARED_PA_MSB                                                            8
#define PHY_ANALOG_TOP_BT_TOPBT9_USE_SHARED_PA_LSB                                                            8
#define PHY_ANALOG_TOP_BT_TOPBT9_USE_SHARED_PA_MASK                                                  0x00000100
#define PHY_ANALOG_TOP_BT_TOPBT9_USE_SHARED_PA_GET(x)                                 (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_TOP_BT_TOPBT9_USE_SHARED_PA_SET(x)                                 (((x) << 8) & 0x00000100)
#define PHY_ANALOG_TOP_BT_TOPBT9_MXRFORCEDONBT_MSB                                                            9
#define PHY_ANALOG_TOP_BT_TOPBT9_MXRFORCEDONBT_LSB                                                            9
#define PHY_ANALOG_TOP_BT_TOPBT9_MXRFORCEDONBT_MASK                                                  0x00000200
#define PHY_ANALOG_TOP_BT_TOPBT9_MXRFORCEDONBT_GET(x)                                 (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_TOP_BT_TOPBT9_MXRFORCEDONBT_SET(x)                                 (((x) << 9) & 0x00000200)
#define PHY_ANALOG_TOP_BT_TOPBT9_LNA_LP_BT_MSB                                                               10
#define PHY_ANALOG_TOP_BT_TOPBT9_LNA_LP_BT_LSB                                                               10
#define PHY_ANALOG_TOP_BT_TOPBT9_LNA_LP_BT_MASK                                                      0x00000400
#define PHY_ANALOG_TOP_BT_TOPBT9_LNA_LP_BT_GET(x)                                    (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_TOP_BT_TOPBT9_LNA_LP_BT_SET(x)                                    (((x) << 10) & 0x00000400)
#define PHY_ANALOG_TOP_BT_TOPBT9_OCASBT_MSB                                                                  13
#define PHY_ANALOG_TOP_BT_TOPBT9_OCASBT_LSB                                                                  11
#define PHY_ANALOG_TOP_BT_TOPBT9_OCASBT_MASK                                                         0x00003800
#define PHY_ANALOG_TOP_BT_TOPBT9_OCASBT_GET(x)                                       (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_TOP_BT_TOPBT9_OCASBT_SET(x)                                       (((x) << 11) & 0x00003800)
#define PHY_ANALOG_TOP_BT_TOPBT9_PAFORCEDONBT_MSB                                                            14
#define PHY_ANALOG_TOP_BT_TOPBT9_PAFORCEDONBT_LSB                                                            14
#define PHY_ANALOG_TOP_BT_TOPBT9_PAFORCEDONBT_MASK                                                   0x00004000
#define PHY_ANALOG_TOP_BT_TOPBT9_PAFORCEDONBT_GET(x)                                 (((x) & 0x00004000) >> 14)
#define PHY_ANALOG_TOP_BT_TOPBT9_PAFORCEDONBT_SET(x)                                 (((x) << 14) & 0x00004000)
#define PHY_ANALOG_TOP_BT_TOPBT9_REVID_MSB                                                                   17
#define PHY_ANALOG_TOP_BT_TOPBT9_REVID_LSB                                                                   15
#define PHY_ANALOG_TOP_BT_TOPBT9_REVID_MASK                                                          0x00038000
#define PHY_ANALOG_TOP_BT_TOPBT9_REVID_GET(x)                                        (((x) & 0x00038000) >> 15)
#define PHY_ANALOG_TOP_BT_TOPBT9_BIAS_RBIAS_MSB                                                              23
#define PHY_ANALOG_TOP_BT_TOPBT9_BIAS_RBIAS_LSB                                                              18
#define PHY_ANALOG_TOP_BT_TOPBT9_BIAS_RBIAS_MASK                                                     0x00fc0000
#define PHY_ANALOG_TOP_BT_TOPBT9_BIAS_RBIAS_GET(x)                                   (((x) & 0x00fc0000) >> 18)
#define PHY_ANALOG_TOP_BT_TOPBT9_THERM_VAL_MSB                                                               31
#define PHY_ANALOG_TOP_BT_TOPBT9_THERM_VAL_LSB                                                               24
#define PHY_ANALOG_TOP_BT_TOPBT9_THERM_VAL_MASK                                                      0xff000000
#define PHY_ANALOG_TOP_BT_TOPBT9_THERM_VAL_GET(x)                                    (((x) & 0xff000000) >> 24)

/* macros for top_bt_TOPBT10 */
#define PHY_ANALOG_TOP_BT_TOPBT10_ADDRESS                                                            0x00001124
#define PHY_ANALOG_TOP_BT_TOPBT10_OFFSET                                                             0x00001124
#define PHY_ANALOG_TOP_BT_TOPBT10_PROC_MON_EN_MSB                                                             0
#define PHY_ANALOG_TOP_BT_TOPBT10_PROC_MON_EN_LSB                                                             0
#define PHY_ANALOG_TOP_BT_TOPBT10_PROC_MON_EN_MASK                                                   0x00000001
#define PHY_ANALOG_TOP_BT_TOPBT10_PROC_MON_EN_GET(x)                                  (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_TOP_BT_TOPBT10_PROC_MON_EN_SET(x)                                  (((x) << 0) & 0x00000001)
#define PHY_ANALOG_TOP_BT_TOPBT10_THERM_RST_LS_MSB                                                            1
#define PHY_ANALOG_TOP_BT_TOPBT10_THERM_RST_LS_LSB                                                            1
#define PHY_ANALOG_TOP_BT_TOPBT10_THERM_RST_LS_MASK                                                  0x00000002
#define PHY_ANALOG_TOP_BT_TOPBT10_THERM_RST_LS_GET(x)                                 (((x) & 0x00000002) >> 1)
#define PHY_ANALOG_TOP_BT_TOPBT10_THERM_RST_LS_SET(x)                                 (((x) << 1) & 0x00000002)
#define PHY_ANALOG_TOP_BT_TOPBT10_STRCONT_MSB                                                                 2
#define PHY_ANALOG_TOP_BT_TOPBT10_STRCONT_LSB                                                                 2
#define PHY_ANALOG_TOP_BT_TOPBT10_STRCONT_MASK                                                       0x00000004
#define PHY_ANALOG_TOP_BT_TOPBT10_STRCONT_GET(x)                                      (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_TOP_BT_TOPBT10_STRCONT_SET(x)                                      (((x) << 2) & 0x00000004)
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL3_MSB                                                                6
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL3_LSB                                                                3
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL3_MASK                                                      0x00000078
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL3_GET(x)                                     (((x) & 0x00000078) >> 3)
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL3_SET(x)                                     (((x) << 3) & 0x00000078)
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL2_MSB                                                               10
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL2_LSB                                                                7
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL2_MASK                                                      0x00000780
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL2_GET(x)                                     (((x) & 0x00000780) >> 7)
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL2_SET(x)                                     (((x) << 7) & 0x00000780)
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL1_MSB                                                               14
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL1_LSB                                                               11
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL1_MASK                                                      0x00007800
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL1_GET(x)                                    (((x) & 0x00007800) >> 11)
#define PHY_ANALOG_TOP_BT_TOPBT10_VREFMUL1_SET(x)                                    (((x) << 11) & 0x00007800)
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_ATB_MSB                                                                17
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_ATB_LSB                                                                15
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_ATB_MASK                                                       0x00038000
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_ATB_GET(x)                                     (((x) & 0x00038000) >> 15)
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_ATB_SET(x)                                     (((x) << 15) & 0x00038000)
#define PHY_ANALOG_TOP_BT_TOPBT10_LOCAL_AICPWD_MSB                                                           18
#define PHY_ANALOG_TOP_BT_TOPBT10_LOCAL_AICPWD_LSB                                                           18
#define PHY_ANALOG_TOP_BT_TOPBT10_LOCAL_AICPWD_MASK                                                  0x00040000
#define PHY_ANALOG_TOP_BT_TOPBT10_LOCAL_AICPWD_GET(x)                                (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_TOP_BT_TOPBT10_LOCAL_AICPWD_SET(x)                                (((x) << 18) & 0x00040000)
#define PHY_ANALOG_TOP_BT_TOPBT10_PWDAICVGAQ_MSB                                                             21
#define PHY_ANALOG_TOP_BT_TOPBT10_PWDAICVGAQ_LSB                                                             19
#define PHY_ANALOG_TOP_BT_TOPBT10_PWDAICVGAQ_MASK                                                    0x00380000
#define PHY_ANALOG_TOP_BT_TOPBT10_PWDAICVGAQ_GET(x)                                  (((x) & 0x00380000) >> 19)
#define PHY_ANALOG_TOP_BT_TOPBT10_PWDAICVGAQ_SET(x)                                  (((x) << 19) & 0x00380000)
#define PHY_ANALOG_TOP_BT_TOPBT10_PWDAICVGAI_MSB                                                             24
#define PHY_ANALOG_TOP_BT_TOPBT10_PWDAICVGAI_LSB                                                             22
#define PHY_ANALOG_TOP_BT_TOPBT10_PWDAICVGAI_MASK                                                    0x01c00000
#define PHY_ANALOG_TOP_BT_TOPBT10_PWDAICVGAI_GET(x)                                  (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_TOP_BT_TOPBT10_PWDAICVGAI_SET(x)                                  (((x) << 22) & 0x01c00000)
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_CSTEER_EN_MSB                                                          25
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_CSTEER_EN_LSB                                                          25
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_CSTEER_EN_MASK                                                 0x02000000
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_CSTEER_EN_GET(x)                               (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_CSTEER_EN_SET(x)                               (((x) << 25) & 0x02000000)
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_FIX_CAPDIV_MSB                                                         28
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_FIX_CAPDIV_LSB                                                         26
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_FIX_CAPDIV_MASK                                                0x1c000000
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_FIX_CAPDIV_GET(x)                              (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_TOP_BT_TOPBT10_AIC_FIX_CAPDIV_SET(x)                              (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_TOP_BT_TOPBT10_AICSTANDBY_ENABLE_MSB                                                      31
#define PHY_ANALOG_TOP_BT_TOPBT10_AICSTANDBY_ENABLE_LSB                                                      29
#define PHY_ANALOG_TOP_BT_TOPBT10_AICSTANDBY_ENABLE_MASK                                             0xe0000000
#define PHY_ANALOG_TOP_BT_TOPBT10_AICSTANDBY_ENABLE_GET(x)                           (((x) & 0xe0000000) >> 29)
#define PHY_ANALOG_TOP_BT_TOPBT10_AICSTANDBY_ENABLE_SET(x)                           (((x) << 29) & 0xe0000000)

/* macros for clk_bt_CLK1 */
#define PHY_ANALOG_CLK_BT_CLK1_ADDRESS                                                               0x00001280
#define PHY_ANALOG_CLK_BT_CLK1_OFFSET                                                                0x00001280
#define PHY_ANALOG_CLK_BT_CLK1_PLL_FILTER_MSB                                                                 4
#define PHY_ANALOG_CLK_BT_CLK1_PLL_FILTER_LSB                                                                 0
#define PHY_ANALOG_CLK_BT_CLK1_PLL_FILTER_MASK                                                       0x0000001f
#define PHY_ANALOG_CLK_BT_CLK1_PLL_FILTER_GET(x)                                      (((x) & 0x0000001f) >> 0)
#define PHY_ANALOG_CLK_BT_CLK1_PLL_FILTER_SET(x)                                      (((x) << 0) & 0x0000001f)
#define PHY_ANALOG_CLK_BT_CLK1_PLL_ICP_MSB                                                                    7
#define PHY_ANALOG_CLK_BT_CLK1_PLL_ICP_LSB                                                                    5
#define PHY_ANALOG_CLK_BT_CLK1_PLL_ICP_MASK                                                          0x000000e0
#define PHY_ANALOG_CLK_BT_CLK1_PLL_ICP_GET(x)                                         (((x) & 0x000000e0) >> 5)
#define PHY_ANALOG_CLK_BT_CLK1_PLL_ICP_SET(x)                                         (((x) << 5) & 0x000000e0)
#define PHY_ANALOG_CLK_BT_CLK1_PLL_ATB_MSB                                                                    9
#define PHY_ANALOG_CLK_BT_CLK1_PLL_ATB_LSB                                                                    8
#define PHY_ANALOG_CLK_BT_CLK1_PLL_ATB_MASK                                                          0x00000300
#define PHY_ANALOG_CLK_BT_CLK1_PLL_ATB_GET(x)                                         (((x) & 0x00000300) >> 8)
#define PHY_ANALOG_CLK_BT_CLK1_PLL_ATB_SET(x)                                         (((x) << 8) & 0x00000300)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_FORCE_EN_MSB                                                           10
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_FORCE_EN_LSB                                                           10
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_FORCE_EN_MASK                                                  0x00000400
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_FORCE_EN_GET(x)                                (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_FORCE_EN_SET(x)                                (((x) << 10) & 0x00000400)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_USEPLLOUT_MSB                                                          11
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_USEPLLOUT_LSB                                                          11
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_USEPLLOUT_MASK                                                 0x00000800
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_USEPLLOUT_GET(x)                               (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_USEPLLOUT_SET(x)                               (((x) << 11) & 0x00000800)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_TESTCLK_SEL_MSB                                                        14
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_TESTCLK_SEL_LSB                                                        12
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_TESTCLK_SEL_MASK                                               0x00007000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_TESTCLK_SEL_GET(x)                             (((x) & 0x00007000) >> 12)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_TESTCLK_SEL_SET(x)                             (((x) << 12) & 0x00007000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_TESTCLK_EN_MSB                                                         15
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_TESTCLK_EN_LSB                                                         15
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_TESTCLK_EN_MASK                                                0x00008000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_TESTCLK_EN_GET(x)                              (((x) & 0x00008000) >> 15)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_TESTCLK_EN_SET(x)                              (((x) << 15) & 0x00008000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_MODE_MSB                                                         16
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_MODE_LSB                                                         16
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_MODE_MASK                                                0x00010000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_MODE_GET(x)                              (((x) & 0x00010000) >> 16)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_MODE_SET(x)                              (((x) << 16) & 0x00010000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_SRC_MSB                                                          17
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_SRC_LSB                                                          17
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_SRC_MASK                                                 0x00020000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_SRC_GET(x)                               (((x) & 0x00020000) >> 17)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_SRC_SET(x)                               (((x) << 17) & 0x00020000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_PWD_MSB                                                          18
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_PWD_LSB                                                          18
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_PWD_MASK                                                 0x00040000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_PWD_GET(x)                               (((x) & 0x00040000) >> 18)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_CODEC_PWD_SET(x)                               (((x) << 18) & 0x00040000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_LOCALMODE_MSB                                                          19
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_LOCALMODE_LSB                                                          19
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_LOCALMODE_MASK                                                 0x00080000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_LOCALMODE_GET(x)                               (((x) & 0x00080000) >> 19)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_LOCALMODE_SET(x)                               (((x) << 19) & 0x00080000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_PLLBYPASS_MSB                                                          20
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_PLLBYPASS_LSB                                                          20
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_PLLBYPASS_MASK                                                 0x00100000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_PLLBYPASS_GET(x)                               (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_PLLBYPASS_SET(x)                               (((x) << 20) & 0x00100000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_SPURON_MSB                                                             21
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_SPURON_LSB                                                             21
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_SPURON_MASK                                                    0x00200000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_SPURON_GET(x)                                  (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_SPURON_SET(x)                                  (((x) << 21) & 0x00200000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_SPURFREQ_MSB                                                           23
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_SPURFREQ_LSB                                                           22
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_SPURFREQ_MASK                                                  0x00c00000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_SPURFREQ_GET(x)                                (((x) & 0x00c00000) >> 22)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_SPURFREQ_SET(x)                                (((x) << 22) & 0x00c00000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_DAC_CLK_PHASE_MSB                                                      25
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_DAC_CLK_PHASE_LSB                                                      24
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_DAC_CLK_PHASE_MASK                                             0x03000000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_DAC_CLK_PHASE_GET(x)                           (((x) & 0x03000000) >> 24)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_DAC_CLK_PHASE_SET(x)                           (((x) << 24) & 0x03000000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_DAC_CLK_DIV2_MSB                                                       26
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_DAC_CLK_DIV2_LSB                                                       26
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_DAC_CLK_DIV2_MASK                                              0x04000000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_DAC_CLK_DIV2_GET(x)                            (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_DAC_CLK_DIV2_SET(x)                            (((x) << 26) & 0x04000000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADCCLKDUTY_MSB                                                         27
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADCCLKDUTY_LSB                                                         27
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADCCLKDUTY_MASK                                                0x08000000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADCCLKDUTY_GET(x)                              (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADCCLKDUTY_SET(x)                              (((x) << 27) & 0x08000000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_SEL_MSB                                                        28
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_SEL_LSB                                                        28
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_SEL_MASK                                               0x10000000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_SEL_GET(x)                             (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_SEL_SET(x)                             (((x) << 28) & 0x10000000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_PHASE_MSB                                                      30
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_PHASE_LSB                                                      29
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_PHASE_MASK                                             0x60000000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_PHASE_GET(x)                           (((x) & 0x60000000) >> 29)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_PHASE_SET(x)                           (((x) << 29) & 0x60000000)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_DIV2_MSB                                                       31
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_DIV2_LSB                                                       31
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_DIV2_MASK                                              0x80000000
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_DIV2_GET(x)                            (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_CLK_BT_CLK1_CLKMOD_ADC_CLK_DIV2_SET(x)                            (((x) << 31) & 0x80000000)

/* macros for clk_bt_CLK2 */
#define PHY_ANALOG_CLK_BT_CLK2_ADDRESS                                                               0x00001284
#define PHY_ANALOG_CLK_BT_CLK2_OFFSET                                                                0x00001284
#define PHY_ANALOG_CLK_BT_CLK2_PLL_KVCO_MSB                                                                   1
#define PHY_ANALOG_CLK_BT_CLK2_PLL_KVCO_LSB                                                                   0
#define PHY_ANALOG_CLK_BT_CLK2_PLL_KVCO_MASK                                                         0x00000003
#define PHY_ANALOG_CLK_BT_CLK2_PLL_KVCO_GET(x)                                        (((x) & 0x00000003) >> 0)
#define PHY_ANALOG_CLK_BT_CLK2_PLL_KVCO_SET(x)                                        (((x) << 0) & 0x00000003)
#define PHY_ANALOG_CLK_BT_CLK2_PLL_HIFREQ_EN_MSB                                                              2
#define PHY_ANALOG_CLK_BT_CLK2_PLL_HIFREQ_EN_LSB                                                              2
#define PHY_ANALOG_CLK_BT_CLK2_PLL_HIFREQ_EN_MASK                                                    0x00000004
#define PHY_ANALOG_CLK_BT_CLK2_PLL_HIFREQ_EN_GET(x)                                   (((x) & 0x00000004) >> 2)
#define PHY_ANALOG_CLK_BT_CLK2_PLL_HIFREQ_EN_SET(x)                                   (((x) << 2) & 0x00000004)
#define PHY_ANALOG_CLK_BT_CLK2_PLL_FRAC_MSB                                                                  17
#define PHY_ANALOG_CLK_BT_CLK2_PLL_FRAC_LSB                                                                   3
#define PHY_ANALOG_CLK_BT_CLK2_PLL_FRAC_MASK                                                         0x0003fff8
#define PHY_ANALOG_CLK_BT_CLK2_PLL_FRAC_GET(x)                                        (((x) & 0x0003fff8) >> 3)
#define PHY_ANALOG_CLK_BT_CLK2_PLL_FRAC_SET(x)                                        (((x) << 3) & 0x0003fff8)
#define PHY_ANALOG_CLK_BT_CLK2_PLL_DIV_MSB                                                                   27
#define PHY_ANALOG_CLK_BT_CLK2_PLL_DIV_LSB                                                                   18
#define PHY_ANALOG_CLK_BT_CLK2_PLL_DIV_MASK                                                          0x0ffc0000
#define PHY_ANALOG_CLK_BT_CLK2_PLL_DIV_GET(x)                                        (((x) & 0x0ffc0000) >> 18)
#define PHY_ANALOG_CLK_BT_CLK2_PLL_DIV_SET(x)                                        (((x) << 18) & 0x0ffc0000)
#define PHY_ANALOG_CLK_BT_CLK2_PLL_REFDIV_MSB                                                                31
#define PHY_ANALOG_CLK_BT_CLK2_PLL_REFDIV_LSB                                                                28
#define PHY_ANALOG_CLK_BT_CLK2_PLL_REFDIV_MASK                                                       0xf0000000
#define PHY_ANALOG_CLK_BT_CLK2_PLL_REFDIV_GET(x)                                     (((x) & 0xf0000000) >> 28)
#define PHY_ANALOG_CLK_BT_CLK2_PLL_REFDIV_SET(x)                                     (((x) << 28) & 0xf0000000)

/* macros for clk_bt_CLK3 */
#define PHY_ANALOG_CLK_BT_CLK3_ADDRESS                                                               0x00001288
#define PHY_ANALOG_CLK_BT_CLK3_OFFSET                                                                0x00001288
#define PHY_ANALOG_CLK_BT_CLK3_SPARE3_MSB                                                                     6
#define PHY_ANALOG_CLK_BT_CLK3_SPARE3_LSB                                                                     0
#define PHY_ANALOG_CLK_BT_CLK3_SPARE3_MASK                                                           0x0000007f
#define PHY_ANALOG_CLK_BT_CLK3_SPARE3_GET(x)                                          (((x) & 0x0000007f) >> 0)
#define PHY_ANALOG_CLK_BT_CLK3_SPARE3_SET(x)                                          (((x) << 0) & 0x0000007f)
#define PHY_ANALOG_CLK_BT_CLK3_REFCLK_TO_ADC_MSB                                                              7
#define PHY_ANALOG_CLK_BT_CLK3_REFCLK_TO_ADC_LSB                                                              7
#define PHY_ANALOG_CLK_BT_CLK3_REFCLK_TO_ADC_MASK                                                    0x00000080
#define PHY_ANALOG_CLK_BT_CLK3_REFCLK_TO_ADC_GET(x)                                   (((x) & 0x00000080) >> 7)
#define PHY_ANALOG_CLK_BT_CLK3_REFCLK_TO_ADC_SET(x)                                   (((x) << 7) & 0x00000080)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_LBIAS2X_MSB                                                               8
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_LBIAS2X_LSB                                                               8
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_LBIAS2X_MASK                                                     0x00000100
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_LBIAS2X_GET(x)                                    (((x) & 0x00000100) >> 8)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_LBIAS2X_SET(x)                                    (((x) << 8) & 0x00000100)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_HIGHZ_MSB                                                                 9
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_HIGHZ_LSB                                                                 9
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_HIGHZ_MASK                                                       0x00000200
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_HIGHZ_GET(x)                                      (((x) & 0x00000200) >> 9)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_HIGHZ_SET(x)                                      (((x) << 9) & 0x00000200)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_SVREG_MSB                                                                10
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_SVREG_LSB                                                                10
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_SVREG_MASK                                                       0x00000400
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_SVREG_GET(x)                                     (((x) & 0x00000400) >> 10)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_SVREG_SET(x)                                     (((x) << 10) & 0x00000400)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_PWDCLKD_MSB                                                              11
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_PWDCLKD_LSB                                                              11
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_PWDCLKD_MASK                                                     0x00000800
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_PWDCLKD_GET(x)                                   (((x) & 0x00000800) >> 11)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_PWDCLKD_SET(x)                                   (((x) << 11) & 0x00000800)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_NOTCXODET_MSB                                                            12
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_NOTCXODET_LSB                                                            12
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_NOTCXODET_MASK                                                   0x00001000
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_NOTCXODET_GET(x)                                 (((x) & 0x00001000) >> 12)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_NOTCXODET_SET(x)                                 (((x) << 12) & 0x00001000)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_LOCALBIAS_MSB                                                            13
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_LOCALBIAS_LSB                                                            13
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_LOCALBIAS_MASK                                                   0x00002000
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_LOCALBIAS_GET(x)                                 (((x) & 0x00002000) >> 13)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_LOCALBIAS_SET(x)                                 (((x) << 13) & 0x00002000)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_DRVPNR_MSB                                                               15
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_DRVPNR_LSB                                                               14
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_DRVPNR_MASK                                                      0x0000c000
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_DRVPNR_GET(x)                                    (((x) & 0x0000c000) >> 14)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_DRVPNR_SET(x)                                    (((x) << 14) & 0x0000c000)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_CAPOUTDAC_MSB                                                            22
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_CAPOUTDAC_LSB                                                            16
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_CAPOUTDAC_MASK                                                   0x007f0000
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_CAPOUTDAC_GET(x)                                 (((x) & 0x007f0000) >> 16)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_CAPOUTDAC_SET(x)                                 (((x) << 16) & 0x007f0000)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_CAPINDAC_MSB                                                             29
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_CAPINDAC_LSB                                                             23
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_CAPINDAC_MASK                                                    0x3f800000
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_CAPINDAC_GET(x)                                  (((x) & 0x3f800000) >> 23)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_CAPINDAC_SET(x)                                  (((x) << 23) & 0x3f800000)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_BIAS2X_MSB                                                               30
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_BIAS2X_LSB                                                               30
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_BIAS2X_MASK                                                      0x40000000
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_BIAS2X_GET(x)                                    (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_CLK_BT_CLK3_XTAL_BIAS2X_SET(x)                                    (((x) << 30) & 0x40000000)
#define PHY_ANALOG_CLK_BT_CLK3_PLL_SVREG_MSB                                                                 31
#define PHY_ANALOG_CLK_BT_CLK3_PLL_SVREG_LSB                                                                 31
#define PHY_ANALOG_CLK_BT_CLK3_PLL_SVREG_MASK                                                        0x80000000
#define PHY_ANALOG_CLK_BT_CLK3_PLL_SVREG_GET(x)                                      (((x) & 0x80000000) >> 31)
#define PHY_ANALOG_CLK_BT_CLK3_PLL_SVREG_SET(x)                                      (((x) << 31) & 0x80000000)

/* macros for pmu_bt_BT_PMU1 */
#define PHY_ANALOG_PMU_BT_BT_PMU1_ADDRESS                                                            0x00001340
#define PHY_ANALOG_PMU_BT_BT_PMU1_OFFSET                                                             0x00001340
#define PHY_ANALOG_PMU_BT_BT_PMU1_PWD_MSB                                                                     0
#define PHY_ANALOG_PMU_BT_BT_PMU1_PWD_LSB                                                                     0
#define PHY_ANALOG_PMU_BT_BT_PMU1_PWD_MASK                                                           0x00000001
#define PHY_ANALOG_PMU_BT_BT_PMU1_PWD_GET(x)                                          (((x) & 0x00000001) >> 0)
#define PHY_ANALOG_PMU_BT_BT_PMU1_PWD_SET(x)                                          (((x) << 0) & 0x00000001)
#define PHY_ANALOG_PMU_BT_BT_PMU1_NFDIV_MSB                                                                   3
#define PHY_ANALOG_PMU_BT_BT_PMU1_NFDIV_LSB                                                                   1
#define PHY_ANALOG_PMU_BT_BT_PMU1_NFDIV_MASK                                                         0x0000000e
#define PHY_ANALOG_PMU_BT_BT_PMU1_NFDIV_GET(x)                                        (((x) & 0x0000000e) >> 1)
#define PHY_ANALOG_PMU_BT_BT_PMU1_NFDIV_SET(x)                                        (((x) << 1) & 0x0000000e)
#define PHY_ANALOG_PMU_BT_BT_PMU1_REFV_MSB                                                                    7
#define PHY_ANALOG_PMU_BT_BT_PMU1_REFV_LSB                                                                    4
#define PHY_ANALOG_PMU_BT_BT_PMU1_REFV_MASK                                                          0x000000f0
#define PHY_ANALOG_PMU_BT_BT_PMU1_REFV_GET(x)                                         (((x) & 0x000000f0) >> 4)
#define PHY_ANALOG_PMU_BT_BT_PMU1_REFV_SET(x)                                         (((x) << 4) & 0x000000f0)
#define PHY_ANALOG_PMU_BT_BT_PMU1_GM1_MSB                                                                    10
#define PHY_ANALOG_PMU_BT_BT_PMU1_GM1_LSB                                                                     8
#define PHY_ANALOG_PMU_BT_BT_PMU1_GM1_MASK                                                           0x00000700
#define PHY_ANALOG_PMU_BT_BT_PMU1_GM1_GET(x)                                          (((x) & 0x00000700) >> 8)
#define PHY_ANALOG_PMU_BT_BT_PMU1_GM1_SET(x)                                          (((x) << 8) & 0x00000700)
#define PHY_ANALOG_PMU_BT_BT_PMU1_DISABLED_MSB                                                               13
#define PHY_ANALOG_PMU_BT_BT_PMU1_DISABLED_LSB                                                               11
#define PHY_ANALOG_PMU_BT_BT_PMU1_DISABLED_MASK                                                      0x00003800
#define PHY_ANALOG_PMU_BT_BT_PMU1_DISABLED_GET(x)                                    (((x) & 0x00003800) >> 11)
#define PHY_ANALOG_PMU_BT_BT_PMU1_DISABLED_SET(x)                                    (((x) << 11) & 0x00003800)
#define PHY_ANALOG_PMU_BT_BT_PMU1_CC_MSB                                                                     16
#define PHY_ANALOG_PMU_BT_BT_PMU1_CC_LSB                                                                     14
#define PHY_ANALOG_PMU_BT_BT_PMU1_CC_MASK                                                            0x0001c000
#define PHY_ANALOG_PMU_BT_BT_PMU1_CC_GET(x)                                          (((x) & 0x0001c000) >> 14)
#define PHY_ANALOG_PMU_BT_BT_PMU1_CC_SET(x)                                          (((x) << 14) & 0x0001c000)
#define PHY_ANALOG_PMU_BT_BT_PMU1_RC_MSB                                                                     19
#define PHY_ANALOG_PMU_BT_BT_PMU1_RC_LSB                                                                     17
#define PHY_ANALOG_PMU_BT_BT_PMU1_RC_MASK                                                            0x000e0000
#define PHY_ANALOG_PMU_BT_BT_PMU1_RC_GET(x)                                          (((x) & 0x000e0000) >> 17)
#define PHY_ANALOG_PMU_BT_BT_PMU1_RC_SET(x)                                          (((x) << 17) & 0x000e0000)
#define PHY_ANALOG_PMU_BT_BT_PMU1_RAMPSLOPE_MSB                                                              23
#define PHY_ANALOG_PMU_BT_BT_PMU1_RAMPSLOPE_LSB                                                              20
#define PHY_ANALOG_PMU_BT_BT_PMU1_RAMPSLOPE_MASK                                                     0x00f00000
#define PHY_ANALOG_PMU_BT_BT_PMU1_RAMPSLOPE_GET(x)                                   (((x) & 0x00f00000) >> 20)
#define PHY_ANALOG_PMU_BT_BT_PMU1_RAMPSLOPE_SET(x)                                   (((x) << 20) & 0x00f00000)
#define PHY_ANALOG_PMU_BT_BT_PMU1_SEGM_MSB                                                                   25
#define PHY_ANALOG_PMU_BT_BT_PMU1_SEGM_LSB                                                                   24
#define PHY_ANALOG_PMU_BT_BT_PMU1_SEGM_MASK                                                          0x03000000
#define PHY_ANALOG_PMU_BT_BT_PMU1_SEGM_GET(x)                                        (((x) & 0x03000000) >> 24)
#define PHY_ANALOG_PMU_BT_BT_PMU1_SEGM_SET(x)                                        (((x) << 24) & 0x03000000)
#define PHY_ANALOG_PMU_BT_BT_PMU1_USELOCALOSC_MSB                                                            26
#define PHY_ANALOG_PMU_BT_BT_PMU1_USELOCALOSC_LSB                                                            26
#define PHY_ANALOG_PMU_BT_BT_PMU1_USELOCALOSC_MASK                                                   0x04000000
#define PHY_ANALOG_PMU_BT_BT_PMU1_USELOCALOSC_GET(x)                                 (((x) & 0x04000000) >> 26)
#define PHY_ANALOG_PMU_BT_BT_PMU1_USELOCALOSC_SET(x)                                 (((x) << 26) & 0x04000000)
#define PHY_ANALOG_PMU_BT_BT_PMU1_FORCEXOSCSTABLE_MSB                                                        27
#define PHY_ANALOG_PMU_BT_BT_PMU1_FORCEXOSCSTABLE_LSB                                                        27
#define PHY_ANALOG_PMU_BT_BT_PMU1_FORCEXOSCSTABLE_MASK                                               0x08000000
#define PHY_ANALOG_PMU_BT_BT_PMU1_FORCEXOSCSTABLE_GET(x)                             (((x) & 0x08000000) >> 27)
#define PHY_ANALOG_PMU_BT_BT_PMU1_FORCEXOSCSTABLE_SET(x)                             (((x) << 27) & 0x08000000)
#define PHY_ANALOG_PMU_BT_BT_PMU1_SELFB_MSB                                                                  28
#define PHY_ANALOG_PMU_BT_BT_PMU1_SELFB_LSB                                                                  28
#define PHY_ANALOG_PMU_BT_BT_PMU1_SELFB_MASK                                                         0x10000000
#define PHY_ANALOG_PMU_BT_BT_PMU1_SELFB_GET(x)                                       (((x) & 0x10000000) >> 28)
#define PHY_ANALOG_PMU_BT_BT_PMU1_SELFB_SET(x)                                       (((x) << 28) & 0x10000000)
#define PHY_ANALOG_PMU_BT_BT_PMU1_NOSUBOSC_MSB                                                               29
#define PHY_ANALOG_PMU_BT_BT_PMU1_NOSUBOSC_LSB                                                               29
#define PHY_ANALOG_PMU_BT_BT_PMU1_NOSUBOSC_MASK                                                      0x20000000
#define PHY_ANALOG_PMU_BT_BT_PMU1_NOSUBOSC_GET(x)                                    (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_PMU_BT_BT_PMU1_NOSUBOSC_SET(x)                                    (((x) << 29) & 0x20000000)
#define PHY_ANALOG_PMU_BT_BT_PMU1_NOSUBFF_MSB                                                                31
#define PHY_ANALOG_PMU_BT_BT_PMU1_NOSUBFF_LSB                                                                30
#define PHY_ANALOG_PMU_BT_BT_PMU1_NOSUBFF_MASK                                                       0xc0000000
#define PHY_ANALOG_PMU_BT_BT_PMU1_NOSUBFF_GET(x)                                     (((x) & 0xc0000000) >> 30)
#define PHY_ANALOG_PMU_BT_BT_PMU1_NOSUBFF_SET(x)                                     (((x) << 30) & 0xc0000000)

/* macros for pmu_bt_BT_PMU2 */
#define PHY_ANALOG_PMU_BT_BT_PMU2_ADDRESS                                                            0x00001344
#define PHY_ANALOG_PMU_BT_BT_PMU2_OFFSET                                                             0x00001344
#define PHY_ANALOG_PMU_BT_BT_PMU2_SPARE_MSB                                                                  19
#define PHY_ANALOG_PMU_BT_BT_PMU2_SPARE_LSB                                                                   0
#define PHY_ANALOG_PMU_BT_BT_PMU2_SPARE_MASK                                                         0x000fffff
#define PHY_ANALOG_PMU_BT_BT_PMU2_SPARE_GET(x)                                        (((x) & 0x000fffff) >> 0)
#define PHY_ANALOG_PMU_BT_BT_PMU2_SPARE_SET(x)                                        (((x) << 0) & 0x000fffff)
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISC_BIT_LOCAL_MSB                                                         20
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISC_BIT_LOCAL_LSB                                                         20
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISC_BIT_LOCAL_MASK                                                0x00100000
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISC_BIT_LOCAL_GET(x)                              (((x) & 0x00100000) >> 20)
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISC_BIT_LOCAL_SET(x)                              (((x) << 20) & 0x00100000)
#define PHY_ANALOG_PMU_BT_BT_PMU2_PGM_MSB                                                                    21
#define PHY_ANALOG_PMU_BT_BT_PMU2_PGM_LSB                                                                    21
#define PHY_ANALOG_PMU_BT_BT_PMU2_PGM_MASK                                                           0x00200000
#define PHY_ANALOG_PMU_BT_BT_PMU2_PGM_GET(x)                                         (((x) & 0x00200000) >> 21)
#define PHY_ANALOG_PMU_BT_BT_PMU2_PGM_SET(x)                                         (((x) << 21) & 0x00200000)
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISABLE_MSB                                                                24
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISABLE_LSB                                                                22
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISABLE_MASK                                                       0x01c00000
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISABLE_GET(x)                                     (((x) & 0x01c00000) >> 22)
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISABLE_SET(x)                                     (((x) << 22) & 0x01c00000)
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISCMODEEN_MSB                                                             25
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISCMODEEN_LSB                                                             25
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISCMODEEN_MASK                                                    0x02000000
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISCMODEEN_GET(x)                                  (((x) & 0x02000000) >> 25)
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISCMODEEN_SET(x)                                  (((x) << 25) & 0x02000000)
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISCDEL_MSB                                                                28
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISCDEL_LSB                                                                26
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISCDEL_MASK                                                       0x1c000000
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISCDEL_GET(x)                                     (((x) & 0x1c000000) >> 26)
#define PHY_ANALOG_PMU_BT_BT_PMU2_DISCDEL_SET(x)                                     (((x) << 26) & 0x1c000000)
#define PHY_ANALOG_PMU_BT_BT_PMU2_REFV18H_MSB                                                                29
#define PHY_ANALOG_PMU_BT_BT_PMU2_REFV18H_LSB                                                                29
#define PHY_ANALOG_PMU_BT_BT_PMU2_REFV18H_MASK                                                       0x20000000
#define PHY_ANALOG_PMU_BT_BT_PMU2_REFV18H_GET(x)                                     (((x) & 0x20000000) >> 29)
#define PHY_ANALOG_PMU_BT_BT_PMU2_REFV18H_SET(x)                                     (((x) << 29) & 0x20000000)
#define PHY_ANALOG_PMU_BT_BT_PMU2_REV08H_MSB                                                                 30
#define PHY_ANALOG_PMU_BT_BT_PMU2_REV08H_LSB                                                                 30
#define PHY_ANALOG_PMU_BT_BT_PMU2_REV08H_MASK                                                        0x40000000
#define PHY_ANALOG_PMU_BT_BT_PMU2_REV08H_GET(x)                                      (((x) & 0x40000000) >> 30)
#define PHY_ANALOG_PMU_BT_BT_PMU2_REV08H_SET(x)                                      (((x) << 30) & 0x40000000)


#ifndef __ASSEMBLER__

typedef struct radio_peregrine_reg_s {
  volatile unsigned int rxrf_b0_RXRFSA_BIAS1;                          /*        0x0 - 0x4        */
  volatile unsigned int rxrf_b0_RXRFSA_BIAS2;                          /*        0x4 - 0x8        */
  volatile unsigned int rxrf_b0_RXRFSA_GAINSTAGES;                     /*        0x8 - 0xc        */
  volatile unsigned int rxrf_b0_RXRFSA_AGC;                            /*        0xc - 0x10       */
  volatile unsigned int rxrf_b0_RXRFSA_BIAS3;                          /*       0x10 - 0x14       */
  volatile char pad__0[0x2c];                                          /*       0x14 - 0x40       */
  volatile unsigned int txrf_b0_TXRFSA1;                               /*       0x40 - 0x44       */
  volatile unsigned int txrf_b0_TXRFSA2;                               /*       0x44 - 0x48       */
  volatile unsigned int txrf_b0_TXRFSA3;                               /*       0x48 - 0x4c       */
  volatile unsigned int txrf_b0_TXRFSA4;                               /*       0x4c - 0x50       */
  volatile unsigned int txrf_b0_TXRFSA5;                               /*       0x50 - 0x54       */
  volatile unsigned int txrf_b0_TXRFSA6;                               /*       0x54 - 0x58       */
  volatile unsigned int txrf_b0_TXRFSA7;                               /*       0x58 - 0x5c       */
  volatile unsigned int txrf_b0_TXRFSA8;                               /*       0x5c - 0x60       */
  volatile unsigned int txrf_b0_TXRFSA9;                               /*       0x60 - 0x64       */
  volatile char pad__1[0x1c];                                          /*       0x64 - 0x80       */
  volatile unsigned int synth_SYNTH1;                                  /*       0x80 - 0x84       */
  volatile unsigned int synth_SYNTH2;                                  /*       0x84 - 0x88       */
  volatile unsigned int synth_SYNTH3;                                  /*       0x88 - 0x8c       */
  volatile unsigned int synth_SYNTH4;                                  /*       0x8c - 0x90       */
  volatile unsigned int synth_SYNTH5;                                  /*       0x90 - 0x94       */
  volatile unsigned int synth_SYNTH6;                                  /*       0x94 - 0x98       */
  volatile unsigned int synth_SYNTH7;                                  /*       0x98 - 0x9c       */
  volatile unsigned int synth_SYNTH8;                                  /*       0x9c - 0xa0       */
  volatile unsigned int synth_SYNTH9;                                  /*       0xa0 - 0xa4       */
  volatile unsigned int synth_SYNTH10;                                 /*       0xa4 - 0xa8       */
  volatile unsigned int synth_SYNTH11;                                 /*       0xa8 - 0xac       */
  volatile unsigned int synth_SYNTH12;                                 /*       0xac - 0xb0       */
  volatile unsigned int synth_SYNTH13;                                 /*       0xb0 - 0xb4       */
  volatile unsigned int synth_SYNTH14;                                 /*       0xb4 - 0xb8       */
  volatile unsigned int synth_SYNTH15;                                 /*       0xb8 - 0xbc       */
  volatile unsigned int synth_SYNTH16;                                 /*       0xbc - 0xc0       */
  volatile unsigned int bias_wlan_BIASWLAN1;                           /*       0xc0 - 0xc4       */
  volatile unsigned int bias_wlan_BIASWLAN2;                           /*       0xc4 - 0xc8       */
  volatile unsigned int bias_wlan_BIASWLAN3;                           /*       0xc8 - 0xcc       */
  volatile unsigned int bias_wlan_BIASWLAN4;                           /*       0xcc - 0xd0       */
  volatile char pad__2[0x30];                                          /*       0xd0 - 0x100      */
  volatile unsigned int rxtx_b0_RXTX1;                                 /*      0x100 - 0x104      */
  volatile unsigned int rxtx_b0_RXTX2;                                 /*      0x104 - 0x108      */
  volatile unsigned int rxtx_b0_RXTX3;                                 /*      0x108 - 0x10c      */
  volatile unsigned int rxtx_b0_RXTX4;                                 /*      0x10c - 0x110      */
  volatile unsigned int rxtx_b0_RXTX5;                                 /*      0x110 - 0x114      */
  volatile char pad__3[0x2c];                                          /*      0x114 - 0x140      */
  volatile unsigned int bb_b0_BB1;                                     /*      0x140 - 0x144      */
  volatile unsigned int bb_b0_BB2;                                     /*      0x144 - 0x148      */
  volatile unsigned int bb_b0_BB3;                                     /*      0x148 - 0x14c      */
  volatile unsigned int bb_b0_BB4;                                     /*      0x14c - 0x150      */
  volatile unsigned int bb_b0_BB5;                                     /*      0x150 - 0x154      */
  volatile unsigned int bb_b0_BB6;                                     /*      0x154 - 0x158      */
  volatile unsigned int bb_b0_BB7;                                     /*      0x158 - 0x15c      */
  volatile unsigned int bb_b0_BB8;                                     /*      0x15c - 0x160      */
  volatile char pad__4[0x20];                                          /*      0x160 - 0x180      */
  volatile unsigned int bb_dpll_DPLL1;                                 /*      0x180 - 0x184      */
  volatile unsigned int bb_dpll_DPLL2;                                 /*      0x184 - 0x188      */
  volatile unsigned int bb_dpll_DPLL3;                                 /*      0x188 - 0x18c      */
  volatile char pad__5[0x34];                                          /*      0x18c - 0x1c0      */
  volatile unsigned int synthb_SYNTHB1;                                /*      0x1c0 - 0x1c4      */
  volatile unsigned int synthb_SYNTHB2;                                /*      0x1c4 - 0x1c8      */
  volatile unsigned int synthb_SYNTHB3;                                /*      0x1c8 - 0x1cc      */
  volatile unsigned int synthb_SYNTHB4;                                /*      0x1cc - 0x1d0      */
  volatile char pad__6[0xb0];                                          /*      0x1d0 - 0x280      */
  volatile unsigned int top_wlan_PLLCLKMODAWLAN;                       /*      0x280 - 0x284      */
  volatile unsigned int top_wlan_TOPWLAN1;                             /*      0x284 - 0x288      */
  volatile unsigned int top_wlan_THERMWLAN;                            /*      0x288 - 0x28c      */
  volatile unsigned int top_wlan_XTALWLAN;                             /*      0x28c - 0x290      */
  volatile char pad__7[0x70];                                          /*      0x290 - 0x300      */
  volatile unsigned int cpu_dpll_DPLL1;                                /*      0x300 - 0x304      */
  volatile unsigned int cpu_dpll_DPLL2;                                /*      0x304 - 0x308      */
  volatile unsigned int cpu_dpll_DPLL3;                                /*      0x308 - 0x30c      */
  volatile char pad__8[0x34];                                          /*      0x30c - 0x340      */
  volatile unsigned int pmu_wlan_WLAN_PMU1;                            /*      0x340 - 0x344      */
  volatile unsigned int pmu_wlan_WLAN_PMU2;                            /*      0x344 - 0x348      */
  volatile char pad__9[0x38];                                          /*      0x348 - 0x380      */
  volatile unsigned int rbist_b0_rbist_cntrl;                          /*      0x380 - 0x384      */
  volatile unsigned int rbist_b0_tx_dc_offset;                         /*      0x384 - 0x388      */
  volatile unsigned int rbist_b0_tx_tonegen0;                          /*      0x388 - 0x38c      */
  volatile unsigned int rbist_b0_tx_tonegen1;                          /*      0x38c - 0x390      */
  volatile unsigned int rbist_b0_tx_lftonegen0;                        /*      0x390 - 0x394      */
  volatile unsigned int rbist_b0_tx_linear_ramp_i;                     /*      0x394 - 0x398      */
  volatile unsigned int rbist_b0_tx_linear_ramp_q;                     /*      0x398 - 0x39c      */
  volatile unsigned int rbist_b0_tx_prbs_mag;                          /*      0x39c - 0x3a0      */
  volatile unsigned int rbist_b0_tx_prbs_seed_i;                       /*      0x3a0 - 0x3a4      */
  volatile unsigned int rbist_b0_tx_prbs_seed_q;                       /*      0x3a4 - 0x3a8      */
  volatile unsigned int rbist_b0_cmac_dc_cancel;                       /*      0x3a8 - 0x3ac      */
  volatile unsigned int rbist_b0_cmac_dc_offset;                       /*      0x3ac - 0x3b0      */
  volatile unsigned int rbist_b0_cmac_corr;                            /*      0x3b0 - 0x3b4      */
  volatile unsigned int rbist_b0_cmac_power;                           /*      0x3b4 - 0x3b8      */
  volatile unsigned int rbist_b0_cmac_cross_corr;                      /*      0x3b8 - 0x3bc      */
  volatile unsigned int rbist_b0_cmac_i2q2;                            /*      0x3bc - 0x3c0      */
  volatile unsigned int rbist_b0_cmac_power_hpf;                       /*      0x3c0 - 0x3c4      */
  volatile unsigned int rbist_b0_rxdac_set1;                           /*      0x3c4 - 0x3c8      */
  volatile unsigned int rbist_b0_rxdac_set2;                           /*      0x3c8 - 0x3cc      */
  volatile unsigned int rbist_b0_rxdac_long_shift;                     /*      0x3cc - 0x3d0      */
  volatile unsigned int rbist_b0_cmac_results_i;                       /*      0x3d0 - 0x3d4      */
  volatile unsigned int rbist_b0_cmac_results_q;                       /*      0x3d4 - 0x3d8      */
  volatile unsigned int rbist_b0_cmac_results_1_i;                     /*      0x3d8 - 0x3dc      */
  volatile unsigned int rbist_b0_cmac_results_1_q;                     /*      0x3dc - 0x3e0      */
  volatile unsigned int rbist_b0_cmac_results_2_i;                     /*      0x3e0 - 0x3e4      */
  volatile unsigned int rbist_b0_cmac_results_2_q;                     /*      0x3e4 - 0x3e8      */
  volatile unsigned int rbist_b0_cmac_results_3_i;                     /*      0x3e8 - 0x3ec      */
  volatile unsigned int rbist_b0_cmac_results_3_q;                     /*      0x3ec - 0x3f0      */
  volatile unsigned int rbist_b0_cmac_dc_cancel_1;                     /*      0x3f0 - 0x3f4      */
  volatile unsigned int rbist_b0_cmac_dc_cancel_2;                     /*      0x3f4 - 0x3f8      */
  volatile unsigned int rbist_b0_cmac_dc_cancel_3;                     /*      0x3f8 - 0x3fc      */
  volatile unsigned int rbist_b0_cmac_gain_comp;                       /*      0x3fc - 0x400      */
  volatile unsigned int rxrf_b1_RXRFSA_BIAS1;                          /*      0x400 - 0x404      */
  volatile unsigned int rxrf_b1_RXRFSA_BIAS2;                          /*      0x404 - 0x408      */
  volatile unsigned int rxrf_b1_RXRFSA_GAINSTAGES;                     /*      0x408 - 0x40c      */
  volatile unsigned int rxrf_b1_RXRFSA_AGC;                            /*      0x40c - 0x410      */
  volatile unsigned int rxrf_b1_RXRFSA_BIAS3;                          /*      0x410 - 0x414      */
  volatile char pad__10[0x2c];                                         /*      0x414 - 0x440      */
  volatile unsigned int txrf_b1_TXRFSA1;                               /*      0x440 - 0x444      */
  volatile unsigned int txrf_b1_TXRFSA2;                               /*      0x444 - 0x448      */
  volatile unsigned int txrf_b1_TXRFSA3;                               /*      0x448 - 0x44c      */
  volatile unsigned int txrf_b1_TXRFSA4;                               /*      0x44c - 0x450      */
  volatile unsigned int txrf_b1_TXRFSA5;                               /*      0x450 - 0x454      */
  volatile unsigned int txrf_b1_TXRFSA6;                               /*      0x454 - 0x458      */
  volatile unsigned int txrf_b1_TXRFSA7;                               /*      0x458 - 0x45c      */
  volatile unsigned int txrf_b1_TXRFSA8;                               /*      0x45c - 0x460      */
  volatile unsigned int txrf_b1_TXRFSA9;                               /*      0x460 - 0x464      */
  volatile char pad__11[0x9c];                                         /*      0x464 - 0x500      */
  volatile unsigned int rxtx_b1_RXTX1;                                 /*      0x500 - 0x504      */
  volatile unsigned int rxtx_b1_RXTX2;                                 /*      0x504 - 0x508      */
  volatile unsigned int rxtx_b1_RXTX3;                                 /*      0x508 - 0x50c      */
  volatile unsigned int rxtx_b1_RXTX4;                                 /*      0x50c - 0x510      */
  volatile unsigned int rxtx_b1_RXTX5;                                 /*      0x510 - 0x514      */
  volatile char pad__12[0x2c];                                         /*      0x514 - 0x540      */
  volatile unsigned int bb_b1_BB1;                                     /*      0x540 - 0x544      */
  volatile unsigned int bb_b1_BB2;                                     /*      0x544 - 0x548      */
  volatile unsigned int bb_b1_BB3;                                     /*      0x548 - 0x54c      */
  volatile unsigned int bb_b1_BB4;                                     /*      0x54c - 0x550      */
  volatile unsigned int bb_b1_BB5;                                     /*      0x550 - 0x554      */
  volatile unsigned int bb_b1_BB6;                                     /*      0x554 - 0x558      */
  volatile unsigned int bb_b1_BB7;                                     /*      0x558 - 0x55c      */
  volatile unsigned int bb_b1_BB8;                                     /*      0x55c - 0x560      */
  volatile char pad__13[0x220];                                        /*      0x560 - 0x780      */
  volatile unsigned int rbist_b1_rbist_cntrl;                          /*      0x780 - 0x784      */
  volatile unsigned int rbist_b1_tx_dc_offset;                         /*      0x784 - 0x788      */
  volatile unsigned int rbist_b1_tx_tonegen0;                          /*      0x788 - 0x78c      */
  volatile unsigned int rbist_b1_tx_tonegen1;                          /*      0x78c - 0x790      */
  volatile unsigned int rbist_b1_tx_lftonegen0;                        /*      0x790 - 0x794      */
  volatile unsigned int rbist_b1_tx_linear_ramp_i;                     /*      0x794 - 0x798      */
  volatile unsigned int rbist_b1_tx_linear_ramp_q;                     /*      0x798 - 0x79c      */
  volatile unsigned int rbist_b1_tx_prbs_mag;                          /*      0x79c - 0x7a0      */
  volatile unsigned int rbist_b1_tx_prbs_seed_i;                       /*      0x7a0 - 0x7a4      */
  volatile unsigned int rbist_b1_tx_prbs_seed_q;                       /*      0x7a4 - 0x7a8      */
  volatile unsigned int rbist_b1_cmac_dc_cancel;                       /*      0x7a8 - 0x7ac      */
  volatile unsigned int rbist_b1_cmac_dc_offset;                       /*      0x7ac - 0x7b0      */
  volatile unsigned int rbist_b1_cmac_corr;                            /*      0x7b0 - 0x7b4      */
  volatile unsigned int rbist_b1_cmac_power;                           /*      0x7b4 - 0x7b8      */
  volatile unsigned int rbist_b1_cmac_cross_corr;                      /*      0x7b8 - 0x7bc      */
  volatile unsigned int rbist_b1_cmac_i2q2;                            /*      0x7bc - 0x7c0      */
  volatile unsigned int rbist_b1_cmac_power_hpf;                       /*      0x7c0 - 0x7c4      */
  volatile unsigned int rbist_b1_rxdac_set1;                           /*      0x7c4 - 0x7c8      */
  volatile unsigned int rbist_b1_rxdac_set2;                           /*      0x7c8 - 0x7cc      */
  volatile unsigned int rbist_b1_rxdac_long_shift;                     /*      0x7cc - 0x7d0      */
  volatile unsigned int rbist_b1_cmac_results_i;                       /*      0x7d0 - 0x7d4      */
  volatile unsigned int rbist_b1_cmac_results_q;                       /*      0x7d4 - 0x7d8      */
  volatile unsigned int rbist_b1_cmac_results_1_i;                     /*      0x7d8 - 0x7dc      */
  volatile unsigned int rbist_b1_cmac_results_1_q;                     /*      0x7dc - 0x7e0      */
  volatile unsigned int rbist_b1_cmac_results_2_i;                     /*      0x7e0 - 0x7e4      */
  volatile unsigned int rbist_b1_cmac_results_2_q;                     /*      0x7e4 - 0x7e8      */
  volatile unsigned int rbist_b1_cmac_results_3_i;                     /*      0x7e8 - 0x7ec      */
  volatile unsigned int rbist_b1_cmac_results_3_q;                     /*      0x7ec - 0x7f0      */
  volatile unsigned int rbist_b1_cmac_dc_cancel_1;                     /*      0x7f0 - 0x7f4      */
  volatile unsigned int rbist_b1_cmac_dc_cancel_2;                     /*      0x7f4 - 0x7f8      */
  volatile unsigned int rbist_b1_cmac_dc_cancel_3;                     /*      0x7f8 - 0x7fc      */
  volatile unsigned int rbist_b1_cmac_gain_comp;                       /*      0x7fc - 0x800      */
  volatile unsigned int rxrf_b2_RXRFSA_BIAS1;                          /*      0x800 - 0x804      */
  volatile unsigned int rxrf_b2_RXRFSA_BIAS2;                          /*      0x804 - 0x808      */
  volatile unsigned int rxrf_b2_RXRFSA_GAINSTAGES;                     /*      0x808 - 0x80c      */
  volatile unsigned int rxrf_b2_RXRFSA_AGC;                            /*      0x80c - 0x810      */
  volatile unsigned int rxrf_b2_RXRFSA_BIAS3;                          /*      0x810 - 0x814      */
  volatile char pad__14[0x2c];                                         /*      0x814 - 0x840      */
  volatile unsigned int txrf_b2_TXRFSA1;                               /*      0x840 - 0x844      */
  volatile unsigned int txrf_b2_TXRFSA2;                               /*      0x844 - 0x848      */
  volatile unsigned int txrf_b2_TXRFSA3;                               /*      0x848 - 0x84c      */
  volatile unsigned int txrf_b2_TXRFSA4;                               /*      0x84c - 0x850      */
  volatile unsigned int txrf_b2_TXRFSA5;                               /*      0x850 - 0x854      */
  volatile unsigned int txrf_b2_TXRFSA6;                               /*      0x854 - 0x858      */
  volatile unsigned int txrf_b2_TXRFSA7;                               /*      0x858 - 0x85c      */
  volatile unsigned int txrf_b2_TXRFSA8;                               /*      0x85c - 0x860      */
  volatile unsigned int txrf_b2_TXRFSA9;                               /*      0x860 - 0x864      */
  volatile char pad__15[0x9c];                                         /*      0x864 - 0x900      */
  volatile unsigned int rxtx_b2_RXTX1;                                 /*      0x900 - 0x904      */
  volatile unsigned int rxtx_b2_RXTX2;                                 /*      0x904 - 0x908      */
  volatile unsigned int rxtx_b2_RXTX3;                                 /*      0x908 - 0x90c      */
  volatile unsigned int rxtx_b2_RXTX4;                                 /*      0x90c - 0x910      */
  volatile unsigned int rxtx_b2_RXTX5;                                 /*      0x910 - 0x914      */
  volatile char pad__16[0x2c];                                         /*      0x914 - 0x940      */
  volatile unsigned int bb_b2_BB1;                                     /*      0x940 - 0x944      */
  volatile unsigned int bb_b2_BB2;                                     /*      0x944 - 0x948      */
  volatile unsigned int bb_b2_BB3;                                     /*      0x948 - 0x94c      */
  volatile unsigned int bb_b2_BB4;                                     /*      0x94c - 0x950      */
  volatile unsigned int bb_b2_BB5;                                     /*      0x950 - 0x954      */
  volatile unsigned int bb_b2_BB6;                                     /*      0x954 - 0x958      */
  volatile unsigned int bb_b2_BB7;                                     /*      0x958 - 0x95c      */
  volatile unsigned int bb_b2_BB8;                                     /*      0x95c - 0x960      */
  volatile char pad__17[0x220];                                        /*      0x960 - 0xb80      */
  volatile unsigned int rbist_b2_rbist_cntrl;                          /*      0xb80 - 0xb84      */
  volatile unsigned int rbist_b2_tx_dc_offset;                         /*      0xb84 - 0xb88      */
  volatile unsigned int rbist_b2_tx_tonegen0;                          /*      0xb88 - 0xb8c      */
  volatile unsigned int rbist_b2_tx_tonegen1;                          /*      0xb8c - 0xb90      */
  volatile unsigned int rbist_b2_tx_lftonegen0;                        /*      0xb90 - 0xb94      */
  volatile unsigned int rbist_b2_tx_linear_ramp_i;                     /*      0xb94 - 0xb98      */
  volatile unsigned int rbist_b2_tx_linear_ramp_q;                     /*      0xb98 - 0xb9c      */
  volatile unsigned int rbist_b2_tx_prbs_mag;                          /*      0xb9c - 0xba0      */
  volatile unsigned int rbist_b2_tx_prbs_seed_i;                       /*      0xba0 - 0xba4      */
  volatile unsigned int rbist_b2_tx_prbs_seed_q;                       /*      0xba4 - 0xba8      */
  volatile unsigned int rbist_b2_cmac_dc_cancel;                       /*      0xba8 - 0xbac      */
  volatile unsigned int rbist_b2_cmac_dc_offset;                       /*      0xbac - 0xbb0      */
  volatile unsigned int rbist_b2_cmac_corr;                            /*      0xbb0 - 0xbb4      */
  volatile unsigned int rbist_b2_cmac_power;                           /*      0xbb4 - 0xbb8      */
  volatile unsigned int rbist_b2_cmac_cross_corr;                      /*      0xbb8 - 0xbbc      */
  volatile unsigned int rbist_b2_cmac_i2q2;                            /*      0xbbc - 0xbc0      */
  volatile unsigned int rbist_b2_cmac_power_hpf;                       /*      0xbc0 - 0xbc4      */
  volatile unsigned int rbist_b2_rxdac_set1;                           /*      0xbc4 - 0xbc8      */
  volatile unsigned int rbist_b2_rxdac_set2;                           /*      0xbc8 - 0xbcc      */
  volatile unsigned int rbist_b2_rxdac_long_shift;                     /*      0xbcc - 0xbd0      */
  volatile unsigned int rbist_b2_cmac_results_i;                       /*      0xbd0 - 0xbd4      */
  volatile unsigned int rbist_b2_cmac_results_q;                       /*      0xbd4 - 0xbd8      */
  volatile unsigned int rbist_b2_cmac_results_1_i;                     /*      0xbd8 - 0xbdc      */
  volatile unsigned int rbist_b2_cmac_results_1_q;                     /*      0xbdc - 0xbe0      */
  volatile unsigned int rbist_b2_cmac_results_2_i;                     /*      0xbe0 - 0xbe4      */
  volatile unsigned int rbist_b2_cmac_results_2_q;                     /*      0xbe4 - 0xbe8      */
  volatile unsigned int rbist_b2_cmac_results_3_i;                     /*      0xbe8 - 0xbec      */
  volatile unsigned int rbist_b2_cmac_results_3_q;                     /*      0xbec - 0xbf0      */
  volatile unsigned int rbist_b2_cmac_dc_cancel_1;                     /*      0xbf0 - 0xbf4      */
  volatile unsigned int rbist_b2_cmac_dc_cancel_2;                     /*      0xbf4 - 0xbf8      */
  volatile unsigned int rbist_b2_cmac_dc_cancel_3;                     /*      0xbf8 - 0xbfc      */
  volatile unsigned int rbist_b2_cmac_gain_comp;                       /*      0xbfc - 0xc00      */
  volatile char pad__18[0x480];                                        /*      0xc00 - 0x1080     */
  volatile unsigned int synth_bt_SYNTHBT1;                             /*     0x1080 - 0x1084     */
  volatile unsigned int synth_bt_SYNTHBT2;                             /*     0x1084 - 0x1088     */
  volatile unsigned int synth_bt_SYNTHBT3;                             /*     0x1088 - 0x108c     */
  volatile unsigned int synth_bt_SYNTHBT4;                             /*     0x108c - 0x1090     */
  volatile unsigned int synth_bt_SYNTHBT5;                             /*     0x1090 - 0x1094     */
  volatile unsigned int synth_bt_SYNTHBT6;                             /*     0x1094 - 0x1098     */
  volatile unsigned int synth_bt_SYNTHBT7;                             /*     0x1098 - 0x109c     */
  volatile unsigned int synth_bt_SYNTHBT8;                             /*     0x109c - 0x10a0     */
  volatile char pad__19[0x20];                                         /*     0x10a0 - 0x10c0     */
  volatile unsigned int bias_bt_BIASBT1;                               /*     0x10c0 - 0x10c4     */
  volatile unsigned int bias_bt_BIASBT2;                               /*     0x10c4 - 0x10c8     */
  volatile unsigned int bias_bt_BIASBT3;                               /*     0x10c8 - 0x10cc     */
  volatile unsigned int bias_bt_BIASBT4;                               /*     0x10cc - 0x10d0     */
  volatile unsigned int bias_bt_BIASBT5;                               /*     0x10d0 - 0x10d4     */
  volatile char pad__20[0x2c];                                         /*     0x10d4 - 0x1100     */
  volatile unsigned int top_bt_TOPBT1;                                 /*     0x1100 - 0x1104     */
  volatile unsigned int top_bt_TOPBT2;                                 /*     0x1104 - 0x1108     */
  volatile unsigned int top_bt_TOPBT3;                                 /*     0x1108 - 0x110c     */
  volatile unsigned int top_bt_TOPBT4;                                 /*     0x110c - 0x1110     */
  volatile unsigned int top_bt_TOPBT5;                                 /*     0x1110 - 0x1114     */
  volatile unsigned int top_bt_TOPBT6;                                 /*     0x1114 - 0x1118     */
  volatile unsigned int top_bt_TOPBT7;                                 /*     0x1118 - 0x111c     */
  volatile unsigned int top_bt_TOPBT8;                                 /*     0x111c - 0x1120     */
  volatile unsigned int top_bt_TOPBT9;                                 /*     0x1120 - 0x1124     */
  volatile unsigned int top_bt_TOPBT10;                                /*     0x1124 - 0x1128     */
  volatile char pad__21[0x158];                                        /*     0x1128 - 0x1280     */
  volatile unsigned int clk_bt_CLK1;                                   /*     0x1280 - 0x1284     */
  volatile unsigned int clk_bt_CLK2;                                   /*     0x1284 - 0x1288     */
  volatile unsigned int clk_bt_CLK3;                                   /*     0x1288 - 0x128c     */
  volatile char pad__22[0xb4];                                         /*     0x128c - 0x1340     */
  volatile unsigned int pmu_bt_BT_PMU1;                                /*     0x1340 - 0x1344     */
  volatile unsigned int pmu_bt_BT_PMU2;                                /*     0x1344 - 0x1348     */
} radio_peregrine_reg_t;

#endif /* __ASSEMBLER__ */

#endif /* _RADIO_PEREGRINE_H_ */
