Resource Usage Summary report for Minilab0
Thu Jan 29 20:08:54 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Resource Usage Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 126            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 190            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 35             ;
;     -- 5 input functions                    ; 4              ;
;     -- 4 input functions                    ; 93             ;
;     -- <=3 input functions                  ; 58             ;
;                                             ;                ;
; Dedicated logic registers                   ; 174            ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 174            ;
; Total fan-out                               ; 1561           ;
; Average fan-out                             ; 3.09           ;
+---------------------------------------------+----------------+


