DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
]
instances [
(Instance
name "v4_emac"
duLibraryName "EthernetInterface2"
duName "EMAC"
elements [
]
mwi 0
uid 2687,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
properties [
(HdrProperty
class "HDS"
name "DocView"
value "/home/warren/odr/Stage1/EthernetInterface2/eth2x.vhd"
)
(HdrProperty
class "HDS"
name "DocViewState"
value "1210255124"
)
]
)
version "29.1"
appVersion "2008.1 (Build 17)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hdl"
)
(vvPair
variable "HDSDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/eth2x/@w@r@a@p@p@e@r.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/eth2x/@w@r@a@p@p@e@r.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "WRAPPER"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/eth2x"
)
(vvPair
variable "d_logical"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/eth2x"
)
(vvPair
variable "date"
value "02/09/09"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "09"
)
(vvPair
variable "entity_name"
value "eth2x"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "@w@r@a@p@p@e@r.bd"
)
(vvPair
variable "f_logical"
value "WRAPPER.bd"
)
(vvPair
variable "f_noext"
value "@w@r@a@p@p@e@r"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "EthernetInterface2"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/sim"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/ps"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "eth2x"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/eth2x/@w@r@a@p@p@e@r.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/eth2x/WRAPPER.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "odr"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "@w@r@a@p@p@e@r"
)
(vvPair
variable "this_file_logical"
value "WRAPPER"
)
(vvPair
variable "time"
value "14:08:52"
)
(vvPair
variable "unit"
value "eth2x"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2008.1 (Build 17)"
)
(vvPair
variable "view"
value "WRAPPER"
)
(vvPair
variable "year"
value "2009"
)
(vvPair
variable "yy"
value "09"
)
]
)
LanguageMgr "VhdlLangMgr"
optionalChildren [
*1 (Net
uid 9,0
decl (Decl
n "gnd_v48_i"
t "std_logic_vector"
b "(47 downto 0)"
prec "----------------------------------------------------------------------------
    -- Signals Declarations
    ----------------------------------------------------------------------------"
preAdd 0
o 1
suid 1,0
)
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,474775,45500,479575"
st "----------------------------------------------------------------------------
    -- Signals Declarations
    ----------------------------------------------------------------------------
signal gnd_v48_i                  : std_logic_vector(47 downto 0)
"
)
)
*2 (Net
uid 11,0
decl (Decl
n "client_rx_data_0_i"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,479575,46300,480775"
st "signal client_rx_data_0_i         : std_logic_vector(15 downto 0)
"
)
)
*3 (Net
uid 13,0
decl (Decl
n "client_tx_data_0_i"
t "std_logic_vector"
b "(15 downto 0)"
o 3
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,480775,46200,481975"
st "signal client_tx_data_0_i         : std_logic_vector(15 downto 0)
"
)
)
*4 (Net
uid 15,0
decl (Decl
n "tieemac0configvector_i"
t "std_logic_vector"
b "(79 downto 0)"
o 4
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,481975,47300,483175"
st "signal tieemac0configvector_i     : std_logic_vector(79 downto 0)
"
)
)
*5 (Net
uid 47,0
decl (Decl
n "unicast_address_0_i"
t "std_logic_vector"
b "(47 downto 0)"
o 5
suid 20,0
)
declText (MLText
uid 48,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,483175,47000,484375"
st "signal unicast_address_0_i        : std_logic_vector(47 downto 0)
"
)
)
*6 (Net
uid 49,0
decl (Decl
n "client_rx_data_1_i"
t "std_logic_vector"
b "(15 downto 0)"
o 6
suid 21,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,484375,46300,485575"
st "signal client_rx_data_1_i         : std_logic_vector(15 downto 0)
"
)
)
*7 (Net
uid 51,0
decl (Decl
n "client_tx_data_1_i"
t "std_logic_vector"
b "(15 downto 0)"
o 7
suid 22,0
)
declText (MLText
uid 52,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,485575,46200,486775"
st "signal client_tx_data_1_i         : std_logic_vector(15 downto 0)
"
)
)
*8 (Net
uid 53,0
decl (Decl
n "tieemac1configvector_i"
t "std_logic_vector"
b "(79 downto 0)"
o 8
suid 23,0
)
declText (MLText
uid 54,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,486775,47300,487975"
st "signal tieemac1configvector_i     : std_logic_vector(79 downto 0)
"
)
)
*9 (Net
uid 85,0
decl (Decl
n "unicast_address_1_i"
t "std_logic_vector"
b "(47 downto 0)"
o 9
suid 39,0
)
declText (MLText
uid 86,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,487975,47000,489175"
st "signal unicast_address_1_i        : std_logic_vector(47 downto 0)
"
)
)
*10 (PortIoOut
uid 87,0
shape (CompositeShape
uid 88,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 89,0
sl 0
ro 270
xt "11500,115625,13000,116375"
)
(Line
uid 90,0
sl 0
ro 270
xt "11000,116000,11500,116000"
pts [
"11000,116000"
"11500,116000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 91,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92,0
va (VaSet
isHidden 1
)
xt "14000,115500,27800,116500"
st "EMAC0CLIENTRXCLIENTCLKOUT"
blo "14000,116300"
tm "WireNameMgr"
)
)
)
*11 (Net
uid 93,0
decl (Decl
n "EMAC0CLIENTRXCLIENTCLKOUT"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
o 10
suid 40,0
)
declText (MLText
uid 94,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,218375,38800,220775"
st "-- Client Receiver Interface - EMAC0
EMAC0CLIENTRXCLIENTCLKOUT  : std_logic
"
)
)
*12 (PortIoIn
uid 101,0
shape (CompositeShape
uid 102,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 103,0
sl 0
ro 270
xt "4000,115625,5500,116375"
)
(Line
uid 104,0
sl 0
ro 270
xt "5500,116000,6000,116000"
pts [
"5500,116000"
"6000,116000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 105,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 106,0
va (VaSet
isHidden 1
)
xt "-10000,115500,3000,116500"
st "CLIENTEMAC0RXCLIENTCLKIN"
ju 2
blo "3000,116300"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 107,0
decl (Decl
n "CLIENTEMAC0RXCLIENTCLKIN"
t "std_logic"
o 11
suid 41,0
)
declText (MLText
uid 108,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,220775,38000,221975"
st "CLIENTEMAC0RXCLIENTCLKIN   : std_logic
"
)
)
*14 (PortIoOut
uid 115,0
shape (CompositeShape
uid 116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 117,0
sl 0
ro 270
xt "16500,192625,18000,193375"
)
(Line
uid 118,0
sl 0
ro 270
xt "16000,193000,16500,193000"
pts [
"16000,193000"
"16500,193000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 119,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
isHidden 1
)
xt "19000,192500,27200,193500"
st "EMAC0CLIENTRXD"
blo "19000,193300"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 121,0
decl (Decl
n "EMAC0CLIENTRXD"
t "std_logic_vector"
b "(7 downto 0)"
o 12
suid 42,0
)
declText (MLText
uid 122,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,221975,44700,223175"
st "EMAC0CLIENTRXD             : std_logic_vector(7 downto 0)
"
)
)
*16 (PortIoOut
uid 129,0
shape (CompositeShape
uid 130,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 131,0
sl 0
ro 270
xt "11500,116625,13000,117375"
)
(Line
uid 132,0
sl 0
ro 270
xt "11000,117000,11500,117000"
pts [
"11000,117000"
"11500,117000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 133,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 134,0
va (VaSet
isHidden 1
)
xt "14000,116500,23900,117500"
st "EMAC0CLIENTRXDVLD"
blo "14000,117300"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 135,0
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
o 13
suid 43,0
)
declText (MLText
uid 136,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,223175,36200,224375"
st "EMAC0CLIENTRXDVLD          : std_logic
"
)
)
*18 (PortIoOut
uid 143,0
shape (CompositeShape
uid 144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 145,0
sl 0
ro 270
xt "11500,117625,13000,118375"
)
(Line
uid 146,0
sl 0
ro 270
xt "11000,118000,11500,118000"
pts [
"11000,118000"
"11500,118000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 147,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
isHidden 1
)
xt "14000,117500,25900,118500"
st "EMAC0CLIENTRXDVLDMSW"
blo "14000,118300"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 149,0
decl (Decl
n "EMAC0CLIENTRXDVLDMSW"
t "std_logic"
o 14
suid 44,0
)
declText (MLText
uid 150,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,224375,37800,225575"
st "EMAC0CLIENTRXDVLDMSW       : std_logic
"
)
)
*20 (PortIoOut
uid 157,0
shape (CompositeShape
uid 158,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 159,0
sl 0
ro 270
xt "11500,118625,13000,119375"
)
(Line
uid 160,0
sl 0
ro 270
xt "11000,119000,11500,119000"
pts [
"11000,119000"
"11500,119000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 161,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 162,0
va (VaSet
isHidden 1
)
xt "14000,118500,27000,119500"
st "EMAC0CLIENTRXGOODFRAME"
blo "14000,119300"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 163,0
decl (Decl
n "EMAC0CLIENTRXGOODFRAME"
t "std_logic"
o 15
suid 45,0
)
declText (MLText
uid 164,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,225575,38600,226775"
st "EMAC0CLIENTRXGOODFRAME     : std_logic
"
)
)
*22 (PortIoOut
uid 171,0
shape (CompositeShape
uid 172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 173,0
sl 0
ro 270
xt "11500,119625,13000,120375"
)
(Line
uid 174,0
sl 0
ro 270
xt "11000,120000,11500,120000"
pts [
"11000,120000"
"11500,120000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 175,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
isHidden 1
)
xt "14000,119500,26400,120500"
st "EMAC0CLIENTRXBADFRAME"
blo "14000,120300"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 177,0
decl (Decl
n "EMAC0CLIENTRXBADFRAME"
t "std_logic"
o 16
suid 46,0
)
declText (MLText
uid 178,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,226775,37900,227975"
st "EMAC0CLIENTRXBADFRAME      : std_logic
"
)
)
*24 (PortIoOut
uid 185,0
shape (CompositeShape
uid 186,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 187,0
sl 0
ro 270
xt "11500,120625,13000,121375"
)
(Line
uid 188,0
sl 0
ro 270
xt "11000,121000,11500,121000"
pts [
"11000,121000"
"11500,121000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 189,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 190,0
va (VaSet
isHidden 1
)
xt "14000,120500,27000,121500"
st "EMAC0CLIENTRXFRAMEDROP"
blo "14000,121300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 191,0
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
o 17
suid 47,0
)
declText (MLText
uid 192,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,227975,38400,229175"
st "EMAC0CLIENTRXFRAMEDROP     : std_logic
"
)
)
*26 (PortIoOut
uid 199,0
shape (CompositeShape
uid 200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 201,0
sl 0
ro 270
xt "11500,121625,13000,122375"
)
(Line
uid 202,0
sl 0
ro 270
xt "11000,122000,11500,122000"
pts [
"11000,122000"
"11500,122000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 203,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
isHidden 1
)
xt "14000,121500,25100,122500"
st "EMAC0CLIENTRXDVREG6"
blo "14000,122300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 205,0
decl (Decl
n "EMAC0CLIENTRXDVREG6"
t "std_logic"
o 18
suid 48,0
)
declText (MLText
uid 206,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,229175,37000,230375"
st "EMAC0CLIENTRXDVREG6        : std_logic
"
)
)
*28 (PortIoOut
uid 213,0
shape (CompositeShape
uid 214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 215,0
sl 0
ro 270
xt "11500,122625,13000,123375"
)
(Line
uid 216,0
sl 0
ro 270
xt "11000,123000,11500,123000"
pts [
"11000,123000"
"11500,123000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 217,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 218,0
va (VaSet
isHidden 1
)
xt "14000,122500,24200,123500"
st "EMAC0CLIENTRXSTATS"
blo "14000,123300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 219,0
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
o 19
suid 49,0
)
declText (MLText
uid 220,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,230375,45900,231575"
st "EMAC0CLIENTRXSTATS         : std_logic_vector(6 downto 0)
"
)
)
*30 (PortIoOut
uid 227,0
shape (CompositeShape
uid 228,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 229,0
sl 0
ro 270
xt "11500,123625,13000,124375"
)
(Line
uid 230,0
sl 0
ro 270
xt "11000,124000,11500,124000"
pts [
"11000,124000"
"11500,124000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 231,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 232,0
va (VaSet
isHidden 1
)
xt "14000,123500,25900,124500"
st "EMAC0CLIENTRXSTATSVLD"
blo "14000,124300"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 233,0
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
o 20
suid 50,0
)
declText (MLText
uid 234,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,231575,37400,232775"
st "EMAC0CLIENTRXSTATSVLD      : std_logic
"
)
)
*32 (PortIoOut
uid 241,0
shape (CompositeShape
uid 242,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 243,0
sl 0
ro 270
xt "11500,124625,13000,125375"
)
(Line
uid 244,0
sl 0
ro 270
xt "11000,125000,11500,125000"
pts [
"11000,125000"
"11500,125000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 245,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 246,0
va (VaSet
isHidden 1
)
xt "14000,124500,28100,125500"
st "EMAC0CLIENTRXSTATSBYTEVLD"
blo "14000,125300"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 247,0
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
o 21
suid 51,0
)
declText (MLText
uid 248,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,232775,38700,233975"
st "EMAC0CLIENTRXSTATSBYTEVLD  : std_logic
"
)
)
*34 (PortIoOut
uid 255,0
shape (CompositeShape
uid 256,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 257,0
sl 0
ro 270
xt "11500,125625,13000,126375"
)
(Line
uid 258,0
sl 0
ro 270
xt "11000,126000,11500,126000"
pts [
"11000,126000"
"11500,126000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 259,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 260,0
va (VaSet
isHidden 1
)
xt "14000,125500,27600,126500"
st "EMAC0CLIENTTXCLIENTCLKOUT"
blo "14000,126300"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 261,0
decl (Decl
n "EMAC0CLIENTTXCLIENTCLKOUT"
t "std_logic"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
o 22
suid 52,0
)
declText (MLText
uid 262,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,233975,38700,236375"
st "-- Client Transmitter Interface - EMAC0
EMAC0CLIENTTXCLIENTCLKOUT  : std_logic
"
)
)
*36 (PortIoIn
uid 269,0
shape (CompositeShape
uid 270,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 271,0
sl 0
ro 270
xt "4000,116625,5500,117375"
)
(Line
uid 272,0
sl 0
ro 270
xt "5500,117000,6000,117000"
pts [
"5500,117000"
"6000,117000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 273,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 274,0
va (VaSet
isHidden 1
)
xt "-9800,116500,3000,117500"
st "CLIENTEMAC0TXCLIENTCLKIN"
ju 2
blo "3000,117300"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 275,0
decl (Decl
n "CLIENTEMAC0TXCLIENTCLKIN"
t "std_logic"
o 23
suid 53,0
)
declText (MLText
uid 276,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,236375,37900,237575"
st "CLIENTEMAC0TXCLIENTCLKIN   : std_logic
"
)
)
*38 (PortIoIn
uid 283,0
shape (CompositeShape
uid 284,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 285,0
sl 0
ro 270
xt "-4000,125625,-2500,126375"
)
(Line
uid 286,0
sl 0
ro 270
xt "-2500,126000,-2000,126000"
pts [
"-2500,126000"
"-2000,126000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 287,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
isHidden 1
)
xt "-13000,125500,-5000,126500"
st "CLIENTEMAC0TXD"
ju 2
blo "-5000,126300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 289,0
decl (Decl
n "CLIENTEMAC0TXD"
t "std_logic_vector"
b "(7 downto 0)"
o 24
suid 54,0
)
declText (MLText
uid 290,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,237575,44600,238775"
st "CLIENTEMAC0TXD             : std_logic_vector(7 downto 0)
"
)
)
*40 (PortIoIn
uid 297,0
shape (CompositeShape
uid 298,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 299,0
sl 0
ro 270
xt "4000,117625,5500,118375"
)
(Line
uid 300,0
sl 0
ro 270
xt "5500,118000,6000,118000"
pts [
"5500,118000"
"6000,118000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 301,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 302,0
va (VaSet
isHidden 1
)
xt "-6700,117500,3000,118500"
st "CLIENTEMAC0TXDVLD"
ju 2
blo "3000,118300"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 303,0
decl (Decl
n "CLIENTEMAC0TXDVLD"
t "std_logic"
o 25
suid 55,0
)
declText (MLText
uid 304,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,238775,36100,239975"
st "CLIENTEMAC0TXDVLD          : std_logic
"
)
)
*42 (PortIoIn
uid 311,0
shape (CompositeShape
uid 312,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 313,0
sl 0
ro 270
xt "4000,118625,5500,119375"
)
(Line
uid 314,0
sl 0
ro 270
xt "5500,119000,6000,119000"
pts [
"5500,119000"
"6000,119000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 315,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 316,0
va (VaSet
isHidden 1
)
xt "-8700,118500,3000,119500"
st "CLIENTEMAC0TXDVLDMSW"
ju 2
blo "3000,119300"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 317,0
decl (Decl
n "CLIENTEMAC0TXDVLDMSW"
t "std_logic"
o 26
suid 56,0
)
declText (MLText
uid 318,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,239975,37700,241175"
st "CLIENTEMAC0TXDVLDMSW       : std_logic
"
)
)
*44 (PortIoOut
uid 325,0
shape (CompositeShape
uid 326,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 327,0
sl 0
ro 270
xt "11500,126625,13000,127375"
)
(Line
uid 328,0
sl 0
ro 270
xt "11000,127000,11500,127000"
pts [
"11000,127000"
"11500,127000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 329,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 330,0
va (VaSet
isHidden 1
)
xt "14000,126500,23200,127500"
st "EMAC0CLIENTTXACK"
blo "14000,127300"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 331,0
decl (Decl
n "EMAC0CLIENTTXACK"
t "std_logic"
o 27
suid 57,0
)
declText (MLText
uid 332,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,241175,35900,242375"
st "EMAC0CLIENTTXACK           : std_logic
"
)
)
*46 (PortIoIn
uid 339,0
shape (CompositeShape
uid 340,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 341,0
sl 0
ro 270
xt "4000,119625,5500,120375"
)
(Line
uid 342,0
sl 0
ro 270
xt "5500,120000,6000,120000"
pts [
"5500,120000"
"6000,120000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 343,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 344,0
va (VaSet
isHidden 1
)
xt "-8900,119500,3000,120500"
st "CLIENTEMAC0TXFIRSTBYTE"
ju 2
blo "3000,120300"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 345,0
decl (Decl
n "CLIENTEMAC0TXFIRSTBYTE"
t "std_logic"
o 28
suid 58,0
)
declText (MLText
uid 346,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,242375,37400,243575"
st "CLIENTEMAC0TXFIRSTBYTE     : std_logic
"
)
)
*48 (PortIoIn
uid 353,0
shape (CompositeShape
uid 354,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 355,0
sl 0
ro 270
xt "4000,120625,5500,121375"
)
(Line
uid 356,0
sl 0
ro 270
xt "5500,121000,6000,121000"
pts [
"5500,121000"
"6000,121000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 357,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 358,0
va (VaSet
isHidden 1
)
xt "-9200,120500,3000,121500"
st "CLIENTEMAC0TXUNDERRUN"
ju 2
blo "3000,121300"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 359,0
decl (Decl
n "CLIENTEMAC0TXUNDERRUN"
t "std_logic"
o 29
suid 59,0
)
declText (MLText
uid 360,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,243575,38000,244775"
st "CLIENTEMAC0TXUNDERRUN      : std_logic
"
)
)
*50 (PortIoOut
uid 367,0
shape (CompositeShape
uid 368,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 369,0
sl 0
ro 270
xt "11500,127625,13000,128375"
)
(Line
uid 370,0
sl 0
ro 270
xt "11000,128000,11500,128000"
pts [
"11000,128000"
"11500,128000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 371,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 372,0
va (VaSet
isHidden 1
)
xt "14000,127500,25800,128500"
st "EMAC0CLIENTTXCOLLISION"
blo "14000,128300"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 373,0
decl (Decl
n "EMAC0CLIENTTXCOLLISION"
t "std_logic"
o 30
suid 60,0
)
declText (MLText
uid 374,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,244775,37400,245975"
st "EMAC0CLIENTTXCOLLISION     : std_logic
"
)
)
*52 (PortIoOut
uid 381,0
shape (CompositeShape
uid 382,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 383,0
sl 0
ro 270
xt "11500,128625,13000,129375"
)
(Line
uid 384,0
sl 0
ro 270
xt "11000,129000,11500,129000"
pts [
"11000,129000"
"11500,129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 385,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 386,0
va (VaSet
isHidden 1
)
xt "14000,128500,26700,129500"
st "EMAC0CLIENTTXRETRANSMIT"
blo "14000,129300"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 387,0
decl (Decl
n "EMAC0CLIENTTXRETRANSMIT"
t "std_logic"
o 31
suid 61,0
)
declText (MLText
uid 388,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,245975,38200,247175"
st "EMAC0CLIENTTXRETRANSMIT    : std_logic
"
)
)
*54 (PortIoIn
uid 395,0
shape (CompositeShape
uid 396,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 397,0
sl 0
ro 270
xt "4000,121625,5500,122375"
)
(Line
uid 398,0
sl 0
ro 270
xt "5500,122000,6000,122000"
pts [
"5500,122000"
"6000,122000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 399,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 400,0
va (VaSet
isHidden 1
)
xt "-8600,121500,3000,122500"
st "CLIENTEMAC0TXIFGDELAY"
ju 2
blo "3000,122300"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 401,0
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
o 32
suid 62,0
)
declText (MLText
uid 402,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,247175,46700,248375"
st "CLIENTEMAC0TXIFGDELAY      : std_logic_vector(7 downto 0)
"
)
)
*56 (PortIoOut
uid 409,0
shape (CompositeShape
uid 410,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 411,0
sl 0
ro 270
xt "11500,129625,13000,130375"
)
(Line
uid 412,0
sl 0
ro 270
xt "11000,130000,11500,130000"
pts [
"11000,130000"
"11500,130000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 413,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 414,0
va (VaSet
isHidden 1
)
xt "14000,129500,24000,130500"
st "EMAC0CLIENTTXSTATS"
blo "14000,130300"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 415,0
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
o 33
suid 63,0
)
declText (MLText
uid 416,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,248375,36300,249575"
st "EMAC0CLIENTTXSTATS         : std_logic
"
)
)
*58 (PortIoOut
uid 423,0
shape (CompositeShape
uid 424,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 425,0
sl 0
ro 270
xt "11500,130625,13000,131375"
)
(Line
uid 426,0
sl 0
ro 270
xt "11000,131000,11500,131000"
pts [
"11000,131000"
"11500,131000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 427,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 428,0
va (VaSet
isHidden 1
)
xt "14000,130500,25700,131500"
st "EMAC0CLIENTTXSTATSVLD"
blo "14000,131300"
tm "WireNameMgr"
)
)
)
*59 (Net
uid 429,0
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
o 34
suid 64,0
)
declText (MLText
uid 430,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,249575,37300,250775"
st "EMAC0CLIENTTXSTATSVLD      : std_logic
"
)
)
*60 (PortIoOut
uid 437,0
shape (CompositeShape
uid 438,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 439,0
sl 0
ro 270
xt "11500,131625,13000,132375"
)
(Line
uid 440,0
sl 0
ro 270
xt "11000,132000,11500,132000"
pts [
"11000,132000"
"11500,132000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 441,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 442,0
va (VaSet
isHidden 1
)
xt "14000,131500,27900,132500"
st "EMAC0CLIENTTXSTATSBYTEVLD"
blo "14000,132300"
tm "WireNameMgr"
)
)
)
*61 (Net
uid 443,0
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
o 35
suid 65,0
)
declText (MLText
uid 444,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,250775,38600,251975"
st "EMAC0CLIENTTXSTATSBYTEVLD  : std_logic
"
)
)
*62 (PortIoIn
uid 451,0
shape (CompositeShape
uid 452,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 453,0
sl 0
ro 270
xt "4000,122625,5500,123375"
)
(Line
uid 454,0
sl 0
ro 270
xt "5500,123000,6000,123000"
pts [
"5500,123000"
"6000,123000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 455,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 456,0
va (VaSet
isHidden 1
)
xt "-8200,122500,3000,123500"
st "CLIENTEMAC0PAUSEREQ"
ju 2
blo "3000,123300"
tm "WireNameMgr"
)
)
)
*63 (Net
uid 457,0
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
o 36
suid 66,0
)
declText (MLText
uid 458,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,251975,37100,254375"
st "-- MAC Control Interface - EMAC0
CLIENTEMAC0PAUSEREQ        : std_logic
"
)
)
*64 (PortIoIn
uid 465,0
shape (CompositeShape
uid 466,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 467,0
sl 0
ro 270
xt "4000,123625,5500,124375"
)
(Line
uid 468,0
sl 0
ro 270
xt "5500,124000,6000,124000"
pts [
"5500,124000"
"6000,124000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 469,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 470,0
va (VaSet
isHidden 1
)
xt "-8100,123500,3000,124500"
st "CLIENTEMAC0PAUSEVAL"
ju 2
blo "3000,124300"
tm "WireNameMgr"
)
)
)
*65 (Net
uid 471,0
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
o 37
suid 67,0
)
declText (MLText
uid 472,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,254375,47000,255575"
st "CLIENTEMAC0PAUSEVAL        : std_logic_vector(15 downto 0)
"
)
)
*66 (PortIoIn
uid 479,0
shape (CompositeShape
uid 480,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 481,0
sl 0
ro 270
xt "-4000,210625,-2500,211375"
)
(Line
uid 482,0
sl 0
ro 270
xt "-2500,211000,-2000,211000"
pts [
"-2500,211000"
"-2000,211000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 483,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 484,0
va (VaSet
isHidden 1
)
xt "-9800,210500,-5000,211500"
st "GTX_CLK_0"
ju 2
blo "-5000,211300"
tm "WireNameMgr"
)
)
)
*67 (Net
uid 485,0
decl (Decl
n "GTX_CLK_0"
t "std_logic"
prec "-- Clock Signal - EMAC0"
preAdd 0
o 38
suid 68,0
)
declText (MLText
uid 486,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,255575,33100,257975"
st "-- Clock Signal - EMAC0
GTX_CLK_0                  : std_logic
"
)
)
*68 (PortIoOut
uid 493,0
shape (CompositeShape
uid 494,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 495,0
sl 0
ro 270
xt "11500,132625,13000,133375"
)
(Line
uid 496,0
sl 0
ro 270
xt "11000,133000,11500,133000"
pts [
"11000,133000"
"11500,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 497,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 498,0
va (VaSet
isHidden 1
)
xt "14000,132500,27500,133500"
st "EMAC0CLIENTTXGMIIMIICLKOUT"
blo "14000,133300"
tm "WireNameMgr"
)
)
)
*69 (Net
uid 499,0
decl (Decl
n "EMAC0CLIENTTXGMIIMIICLKOUT"
t "std_logic"
o 39
suid 69,0
)
declText (MLText
uid 500,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,257975,39000,259175"
st "EMAC0CLIENTTXGMIIMIICLKOUT : std_logic
"
)
)
*70 (PortIoIn
uid 507,0
shape (CompositeShape
uid 508,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 509,0
sl 0
ro 270
xt "4000,124625,5500,125375"
)
(Line
uid 510,0
sl 0
ro 270
xt "5500,125000,6000,125000"
pts [
"5500,125000"
"6000,125000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 511,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 512,0
va (VaSet
isHidden 1
)
xt "-9700,124500,3000,125500"
st "CLIENTEMAC0TXGMIIMIICLKIN"
ju 2
blo "3000,125300"
tm "WireNameMgr"
)
)
)
*71 (Net
uid 513,0
decl (Decl
n "CLIENTEMAC0TXGMIIMIICLKIN"
t "std_logic"
o 40
suid 70,0
)
declText (MLText
uid 514,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,259175,38200,260375"
st "CLIENTEMAC0TXGMIIMIICLKIN  : std_logic
"
)
)
*72 (PortIoIn
uid 521,0
shape (CompositeShape
uid 522,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 523,0
sl 0
ro 270
xt "4000,125625,5500,126375"
)
(Line
uid 524,0
sl 0
ro 270
xt "5500,126000,6000,126000"
pts [
"5500,126000"
"6000,126000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 525,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
isHidden 1
)
xt "-1400,125500,3000,126500"
st "RXDATA_0"
ju 2
blo "3000,126300"
tm "WireNameMgr"
)
)
)
*73 (Net
uid 527,0
decl (Decl
n "RXDATA_0"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC0"
preAdd 0
o 41
suid 71,0
)
declText (MLText
uid 528,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,260375,42600,262775"
st "-- 1000BASE-X PCS/PMA Interface - EMAC0
RXDATA_0                   : std_logic_vector(7 downto 0)
"
)
)
*74 (PortIoOut
uid 535,0
shape (CompositeShape
uid 536,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 537,0
sl 0
ro 270
xt "11500,133625,13000,134375"
)
(Line
uid 538,0
sl 0
ro 270
xt "11000,134000,11500,134000"
pts [
"11000,134000"
"11500,134000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 539,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 540,0
va (VaSet
isHidden 1
)
xt "14000,133500,18200,134500"
st "TXDATA_0"
blo "14000,134300"
tm "WireNameMgr"
)
)
)
*75 (Net
uid 541,0
decl (Decl
n "TXDATA_0"
t "std_logic_vector"
b "(7 downto 0)"
o 42
suid 72,0
)
declText (MLText
uid 542,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,262775,42500,263975"
st "TXDATA_0                   : std_logic_vector(7 downto 0)
"
)
)
*76 (PortIoIn
uid 549,0
shape (CompositeShape
uid 550,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 551,0
sl 0
ro 270
xt "4000,126625,5500,127375"
)
(Line
uid 552,0
sl 0
ro 270
xt "5500,127000,6000,127000"
pts [
"5500,127000"
"6000,127000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 553,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 554,0
va (VaSet
isHidden 1
)
xt "-4400,126500,3000,127500"
st "DCM_LOCKED_0"
ju 2
blo "3000,127300"
tm "WireNameMgr"
)
)
)
*77 (Net
uid 555,0
decl (Decl
n "DCM_LOCKED_0"
t "std_logic"
o 43
suid 73,0
)
declText (MLText
uid 556,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,263975,34700,265175"
st "DCM_LOCKED_0               : std_logic
"
)
)
*78 (PortIoOut
uid 563,0
shape (CompositeShape
uid 564,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 565,0
sl 0
ro 270
xt "11500,134625,13000,135375"
)
(Line
uid 566,0
sl 0
ro 270
xt "11000,135000,11500,135000"
pts [
"11000,135000"
"11500,135000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 567,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 568,0
va (VaSet
isHidden 1
)
xt "14000,134500,21800,135500"
st "AN_INTERRUPT_0"
blo "14000,135300"
tm "WireNameMgr"
)
)
)
*79 (Net
uid 569,0
decl (Decl
n "AN_INTERRUPT_0"
t "std_logic"
o 44
suid 74,0
)
declText (MLText
uid 570,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,265175,34900,266375"
st "AN_INTERRUPT_0             : std_logic
"
)
)
*80 (PortIoIn
uid 577,0
shape (CompositeShape
uid 578,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 579,0
sl 0
ro 270
xt "4000,127625,5500,128375"
)
(Line
uid 580,0
sl 0
ro 270
xt "5500,128000,6000,128000"
pts [
"5500,128000"
"6000,128000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 581,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 582,0
va (VaSet
isHidden 1
)
xt "-5300,127500,3000,128500"
st "SIGNAL_DETECT_0"
ju 2
blo "3000,128300"
tm "WireNameMgr"
)
)
)
*81 (Net
uid 583,0
decl (Decl
n "SIGNAL_DETECT_0"
t "std_logic"
o 45
suid 75,0
)
declText (MLText
uid 584,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,266375,34900,267575"
st "SIGNAL_DETECT_0            : std_logic
"
)
)
*82 (PortIoIn
uid 591,0
shape (CompositeShape
uid 592,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 593,0
sl 0
ro 270
xt "4000,128625,5500,129375"
)
(Line
uid 594,0
sl 0
ro 270
xt "5500,129000,6000,129000"
pts [
"5500,129000"
"6000,129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 595,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 596,0
va (VaSet
isHidden 1
)
xt "-1000,128500,3000,129500"
st "PHYAD_0"
ju 2
blo "3000,129300"
tm "WireNameMgr"
)
)
)
*83 (Net
uid 597,0
decl (Decl
n "PHYAD_0"
t "std_logic_vector"
b "(4 downto 0)"
o 46
suid 76,0
)
declText (MLText
uid 598,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,267575,42400,268775"
st "PHYAD_0                    : std_logic_vector(4 downto 0)
"
)
)
*84 (PortIoOut
uid 605,0
shape (CompositeShape
uid 606,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 607,0
sl 0
ro 270
xt "11500,135625,13000,136375"
)
(Line
uid 608,0
sl 0
ro 270
xt "11000,136000,11500,136000"
pts [
"11000,136000"
"11500,136000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 609,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 610,0
va (VaSet
isHidden 1
)
xt "14000,135500,22400,136500"
st "ENCOMMAALIGN_0"
blo "14000,136300"
tm "WireNameMgr"
)
)
)
*85 (Net
uid 611,0
decl (Decl
n "ENCOMMAALIGN_0"
t "std_logic"
o 47
suid 77,0
)
declText (MLText
uid 612,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,268775,35600,269975"
st "ENCOMMAALIGN_0             : std_logic
"
)
)
*86 (PortIoOut
uid 619,0
shape (CompositeShape
uid 620,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 621,0
sl 0
ro 270
xt "11500,136625,13000,137375"
)
(Line
uid 622,0
sl 0
ro 270
xt "11000,137000,11500,137000"
pts [
"11000,137000"
"11500,137000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 623,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 624,0
va (VaSet
isHidden 1
)
xt "14000,136500,22100,137500"
st "LOOPBACKMSB_0"
blo "14000,137300"
tm "WireNameMgr"
)
)
)
*87 (Net
uid 625,0
decl (Decl
n "LOOPBACKMSB_0"
t "std_logic"
o 48
suid 78,0
)
declText (MLText
uid 626,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,269975,35100,271175"
st "LOOPBACKMSB_0              : std_logic
"
)
)
*88 (PortIoOut
uid 633,0
shape (CompositeShape
uid 634,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 635,0
sl 0
ro 270
xt "11500,137625,13000,138375"
)
(Line
uid 636,0
sl 0
ro 270
xt "11000,138000,11500,138000"
pts [
"11000,138000"
"11500,138000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 637,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 638,0
va (VaSet
isHidden 1
)
xt "14000,137500,21200,138500"
st "MGTRXRESET_0"
blo "14000,138300"
tm "WireNameMgr"
)
)
)
*89 (Net
uid 639,0
decl (Decl
n "MGTRXRESET_0"
t "std_logic"
o 49
suid 79,0
)
declText (MLText
uid 640,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,271175,34500,272375"
st "MGTRXRESET_0               : std_logic
"
)
)
*90 (PortIoOut
uid 647,0
shape (CompositeShape
uid 648,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 649,0
sl 0
ro 270
xt "11500,138625,13000,139375"
)
(Line
uid 650,0
sl 0
ro 270
xt "11000,139000,11500,139000"
pts [
"11000,139000"
"11500,139000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 651,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 652,0
va (VaSet
isHidden 1
)
xt "14000,138500,21000,139500"
st "MGTTXRESET_0"
blo "14000,139300"
tm "WireNameMgr"
)
)
)
*91 (Net
uid 653,0
decl (Decl
n "MGTTXRESET_0"
t "std_logic"
o 50
suid 80,0
)
declText (MLText
uid 654,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,272375,34400,273575"
st "MGTTXRESET_0               : std_logic
"
)
)
*92 (PortIoOut
uid 661,0
shape (CompositeShape
uid 662,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 663,0
sl 0
ro 270
xt "11500,139625,13000,140375"
)
(Line
uid 664,0
sl 0
ro 270
xt "11000,140000,11500,140000"
pts [
"11000,140000"
"11500,140000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 665,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 666,0
va (VaSet
isHidden 1
)
xt "14000,139500,21100,140500"
st "POWERDOWN_0"
blo "14000,140300"
tm "WireNameMgr"
)
)
)
*93 (Net
uid 667,0
decl (Decl
n "POWERDOWN_0"
t "std_logic"
o 51
suid 81,0
)
declText (MLText
uid 668,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,273575,35100,274775"
st "POWERDOWN_0                : std_logic
"
)
)
*94 (PortIoOut
uid 675,0
shape (CompositeShape
uid 676,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 677,0
sl 0
ro 270
xt "11500,140625,13000,141375"
)
(Line
uid 678,0
sl 0
ro 270
xt "11000,141000,11500,141000"
pts [
"11000,141000"
"11500,141000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 679,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 680,0
va (VaSet
isHidden 1
)
xt "14000,140500,22900,141500"
st "SYNCACQSTATUS_0"
blo "14000,141300"
tm "WireNameMgr"
)
)
)
*95 (Net
uid 681,0
decl (Decl
n "SYNCACQSTATUS_0"
t "std_logic"
o 52
suid 82,0
)
declText (MLText
uid 682,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,274775,35800,275975"
st "SYNCACQSTATUS_0            : std_logic
"
)
)
*96 (PortIoIn
uid 689,0
shape (CompositeShape
uid 690,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 691,0
sl 0
ro 270
xt "4000,129625,5500,130375"
)
(Line
uid 692,0
sl 0
ro 270
xt "5500,130000,6000,130000"
pts [
"5500,130000"
"6000,130000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 693,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 694,0
va (VaSet
isHidden 1
)
xt "-4800,129500,3000,130500"
st "RXCLKCORCNT_0"
ju 2
blo "3000,130300"
tm "WireNameMgr"
)
)
)
*97 (Net
uid 695,0
decl (Decl
n "RXCLKCORCNT_0"
t "std_logic_vector"
b "(2 downto 0)"
o 53
suid 83,0
)
declText (MLText
uid 696,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,275975,44500,277175"
st "RXCLKCORCNT_0              : std_logic_vector(2 downto 0)
"
)
)
*98 (PortIoIn
uid 703,0
shape (CompositeShape
uid 704,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 705,0
sl 0
ro 270
xt "4000,130625,5500,131375"
)
(Line
uid 706,0
sl 0
ro 270
xt "5500,131000,6000,131000"
pts [
"5500,131000"
"6000,131000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 707,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 708,0
va (VaSet
isHidden 1
)
xt "-4600,130500,3000,131500"
st "RXBUFSTATUS_0"
ju 2
blo "3000,131300"
tm "WireNameMgr"
)
)
)
*99 (Net
uid 709,0
decl (Decl
n "RXBUFSTATUS_0"
t "std_logic_vector"
b "(1 downto 0)"
o 54
suid 84,0
)
declText (MLText
uid 710,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,277175,44300,278375"
st "RXBUFSTATUS_0              : std_logic_vector(1 downto 0)
"
)
)
*100 (PortIoIn
uid 717,0
shape (CompositeShape
uid 718,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 719,0
sl 0
ro 270
xt "4000,131625,5500,132375"
)
(Line
uid 720,0
sl 0
ro 270
xt "5500,132000,6000,132000"
pts [
"5500,132000"
"6000,132000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 721,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 722,0
va (VaSet
isHidden 1
)
xt "-3200,131500,3000,132500"
st "RXBUFERR_0"
ju 2
blo "3000,132300"
tm "WireNameMgr"
)
)
)
*101 (Net
uid 723,0
decl (Decl
n "RXBUFERR_0"
t "std_logic"
o 55
suid 85,0
)
declText (MLText
uid 724,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,278375,33800,279575"
st "RXBUFERR_0                 : std_logic
"
)
)
*102 (PortIoIn
uid 731,0
shape (CompositeShape
uid 732,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 733,0
sl 0
ro 270
xt "4000,132625,5500,133375"
)
(Line
uid 734,0
sl 0
ro 270
xt "5500,133000,6000,133000"
pts [
"5500,133000"
"6000,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 735,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 736,0
va (VaSet
isHidden 1
)
xt "-6100,132500,3000,133500"
st "RXCHARISCOMMA_0"
ju 2
blo "3000,133300"
tm "WireNameMgr"
)
)
)
*103 (Net
uid 737,0
decl (Decl
n "RXCHARISCOMMA_0"
t "std_logic"
o 56
suid 86,0
)
declText (MLText
uid 738,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,279575,36200,280775"
st "RXCHARISCOMMA_0            : std_logic
"
)
)
*104 (PortIoIn
uid 745,0
shape (CompositeShape
uid 746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 747,0
sl 0
ro 270
xt "4000,133625,5500,134375"
)
(Line
uid 748,0
sl 0
ro 270
xt "5500,134000,6000,134000"
pts [
"5500,134000"
"6000,134000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 749,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 750,0
va (VaSet
isHidden 1
)
xt "-3500,133500,3000,134500"
st "RXCHARISK_0"
ju 2
blo "3000,134300"
tm "WireNameMgr"
)
)
)
*105 (Net
uid 751,0
decl (Decl
n "RXCHARISK_0"
t "std_logic"
o 57
suid 87,0
)
declText (MLText
uid 752,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,280775,34100,281975"
st "RXCHARISK_0                : std_logic
"
)
)
*106 (PortIoIn
uid 759,0
shape (CompositeShape
uid 760,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 761,0
sl 0
ro 270
xt "4000,134625,5500,135375"
)
(Line
uid 762,0
sl 0
ro 270
xt "5500,135000,6000,135000"
pts [
"5500,135000"
"6000,135000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 763,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 764,0
va (VaSet
isHidden 1
)
xt "-5900,134500,3000,135500"
st "RXCHECKINGCRC_0"
ju 2
blo "3000,135300"
tm "WireNameMgr"
)
)
)
*107 (Net
uid 765,0
decl (Decl
n "RXCHECKINGCRC_0"
t "std_logic"
o 58
suid 88,0
)
declText (MLText
uid 766,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,281975,35700,283175"
st "RXCHECKINGCRC_0            : std_logic
"
)
)
*108 (PortIoIn
uid 773,0
shape (CompositeShape
uid 774,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 775,0
sl 0
ro 270
xt "4000,135625,5500,136375"
)
(Line
uid 776,0
sl 0
ro 270
xt "5500,136000,6000,136000"
pts [
"5500,136000"
"6000,136000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 777,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 778,0
va (VaSet
isHidden 1
)
xt "-4500,135500,3000,136500"
st "RXCOMMADET_0"
ju 2
blo "3000,136300"
tm "WireNameMgr"
)
)
)
*109 (Net
uid 779,0
decl (Decl
n "RXCOMMADET_0"
t "std_logic"
o 59
suid 89,0
)
declText (MLText
uid 780,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,283175,35100,284375"
st "RXCOMMADET_0               : std_logic
"
)
)
*110 (PortIoIn
uid 787,0
shape (CompositeShape
uid 788,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 789,0
sl 0
ro 270
xt "4000,136625,5500,137375"
)
(Line
uid 790,0
sl 0
ro 270
xt "5500,137000,6000,137000"
pts [
"5500,137000"
"6000,137000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 791,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 792,0
va (VaSet
isHidden 1
)
xt "-3500,136500,3000,137500"
st "RXDISPERR_0"
ju 2
blo "3000,137300"
tm "WireNameMgr"
)
)
)
*111 (Net
uid 793,0
decl (Decl
n "RXDISPERR_0"
t "std_logic"
o 60
suid 90,0
)
declText (MLText
uid 794,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,284375,33800,285575"
st "RXDISPERR_0                : std_logic
"
)
)
*112 (PortIoIn
uid 801,0
shape (CompositeShape
uid 802,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 803,0
sl 0
ro 270
xt "4000,137625,5500,138375"
)
(Line
uid 804,0
sl 0
ro 270
xt "5500,138000,6000,138000"
pts [
"5500,138000"
"6000,138000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 805,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 806,0
va (VaSet
isHidden 1
)
xt "-5500,137500,3000,138500"
st "RXLOSSOFSYNC_0"
ju 2
blo "3000,138300"
tm "WireNameMgr"
)
)
)
*113 (Net
uid 807,0
decl (Decl
n "RXLOSSOFSYNC_0"
t "std_logic_vector"
b "(1 downto 0)"
o 61
suid 91,0
)
declText (MLText
uid 808,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,285575,44700,286775"
st "RXLOSSOFSYNC_0             : std_logic_vector(1 downto 0)
"
)
)
*114 (PortIoIn
uid 815,0
shape (CompositeShape
uid 816,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 817,0
sl 0
ro 270
xt "4000,138625,5500,139375"
)
(Line
uid 818,0
sl 0
ro 270
xt "5500,139000,6000,139000"
pts [
"5500,139000"
"6000,139000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 819,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 820,0
va (VaSet
isHidden 1
)
xt "-4800,138500,3000,139500"
st "RXNOTINTABLE_0"
ju 2
blo "3000,139300"
tm "WireNameMgr"
)
)
)
*115 (Net
uid 821,0
decl (Decl
n "RXNOTINTABLE_0"
t "std_logic"
o 62
suid 92,0
)
declText (MLText
uid 822,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,286775,34800,287975"
st "RXNOTINTABLE_0             : std_logic
"
)
)
*116 (PortIoIn
uid 829,0
shape (CompositeShape
uid 830,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 831,0
sl 0
ro 270
xt "4000,139625,5500,140375"
)
(Line
uid 832,0
sl 0
ro 270
xt "5500,140000,6000,140000"
pts [
"5500,140000"
"6000,140000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 833,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 834,0
va (VaSet
isHidden 1
)
xt "-3400,139500,3000,140500"
st "RXREALIGN_0"
ju 2
blo "3000,140300"
tm "WireNameMgr"
)
)
)
*117 (Net
uid 835,0
decl (Decl
n "RXREALIGN_0"
t "std_logic"
o 63
suid 93,0
)
declText (MLText
uid 836,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,287975,33800,289175"
st "RXREALIGN_0                : std_logic
"
)
)
*118 (PortIoIn
uid 843,0
shape (CompositeShape
uid 844,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 845,0
sl 0
ro 270
xt "4000,140625,5500,141375"
)
(Line
uid 846,0
sl 0
ro 270
xt "5500,141000,6000,141000"
pts [
"5500,141000"
"6000,141000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 847,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 848,0
va (VaSet
isHidden 1
)
xt "-3500,140500,3000,141500"
st "RXRUNDISP_0"
ju 2
blo "3000,141300"
tm "WireNameMgr"
)
)
)
*119 (Net
uid 849,0
decl (Decl
n "RXRUNDISP_0"
t "std_logic"
o 64
suid 94,0
)
declText (MLText
uid 850,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,289175,34000,290375"
st "RXRUNDISP_0                : std_logic
"
)
)
*120 (PortIoIn
uid 857,0
shape (CompositeShape
uid 858,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 859,0
sl 0
ro 270
xt "4000,141625,5500,142375"
)
(Line
uid 860,0
sl 0
ro 270
xt "5500,142000,6000,142000"
pts [
"5500,142000"
"6000,142000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 861,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 862,0
va (VaSet
isHidden 1
)
xt "-3000,141500,3000,142500"
st "TXBUFERR_0"
ju 2
blo "3000,142300"
tm "WireNameMgr"
)
)
)
*121 (Net
uid 863,0
decl (Decl
n "TXBUFERR_0"
t "std_logic"
o 65
suid 95,0
)
declText (MLText
uid 864,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,290375,33700,291575"
st "TXBUFERR_0                 : std_logic
"
)
)
*122 (PortIoOut
uid 871,0
shape (CompositeShape
uid 872,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 873,0
sl 0
ro 270
xt "11500,141625,13000,142375"
)
(Line
uid 874,0
sl 0
ro 270
xt "11000,142000,11500,142000"
pts [
"11000,142000"
"11500,142000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 875,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 876,0
va (VaSet
isHidden 1
)
xt "14000,141500,23400,142500"
st "TXCHARDISPMODE_0"
blo "14000,142300"
tm "WireNameMgr"
)
)
)
*123 (Net
uid 877,0
decl (Decl
n "TXCHARDISPMODE_0"
t "std_logic"
o 66
suid 96,0
)
declText (MLText
uid 878,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,291575,36100,292775"
st "TXCHARDISPMODE_0           : std_logic
"
)
)
*124 (PortIoOut
uid 885,0
shape (CompositeShape
uid 886,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 887,0
sl 0
ro 270
xt "11500,142625,13000,143375"
)
(Line
uid 888,0
sl 0
ro 270
xt "11000,143000,11500,143000"
pts [
"11000,143000"
"11500,143000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 889,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 890,0
va (VaSet
isHidden 1
)
xt "14000,142500,22600,143500"
st "TXCHARDISPVAL_0"
blo "14000,143300"
tm "WireNameMgr"
)
)
)
*125 (Net
uid 891,0
decl (Decl
n "TXCHARDISPVAL_0"
t "std_logic"
o 67
suid 97,0
)
declText (MLText
uid 892,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,292775,35300,293975"
st "TXCHARDISPVAL_0            : std_logic
"
)
)
*126 (PortIoOut
uid 899,0
shape (CompositeShape
uid 900,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 901,0
sl 0
ro 270
xt "11500,143625,13000,144375"
)
(Line
uid 902,0
sl 0
ro 270
xt "11000,144000,11500,144000"
pts [
"11000,144000"
"11500,144000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 903,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 904,0
va (VaSet
isHidden 1
)
xt "14000,143500,20300,144500"
st "TXCHARISK_0"
blo "14000,144300"
tm "WireNameMgr"
)
)
)
*127 (Net
uid 905,0
decl (Decl
n "TXCHARISK_0"
t "std_logic"
o 68
suid 98,0
)
declText (MLText
uid 906,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,293975,34000,295175"
st "TXCHARISK_0                : std_logic
"
)
)
*128 (PortIoIn
uid 913,0
shape (CompositeShape
uid 914,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 915,0
sl 0
ro 270
xt "4000,142625,5500,143375"
)
(Line
uid 916,0
sl 0
ro 270
xt "5500,143000,6000,143000"
pts [
"5500,143000"
"6000,143000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 917,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 918,0
va (VaSet
isHidden 1
)
xt "-3300,142500,3000,143500"
st "TXRUNDISP_0"
ju 2
blo "3000,143300"
tm "WireNameMgr"
)
)
)
*129 (Net
uid 919,0
decl (Decl
n "TXRUNDISP_0"
t "std_logic"
o 69
suid 99,0
)
declText (MLText
uid 920,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,295175,33900,296375"
st "TXRUNDISP_0                : std_logic
"
)
)
*130 (PortIoOut
uid 927,0
shape (CompositeShape
uid 928,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 929,0
sl 0
ro 270
xt "11500,144625,13000,145375"
)
(Line
uid 930,0
sl 0
ro 270
xt "11000,145000,11500,145000"
pts [
"11000,145000"
"11500,145000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 931,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 932,0
va (VaSet
isHidden 1
)
xt "14000,144500,16900,145500"
st "MDC_0"
blo "14000,145300"
tm "WireNameMgr"
)
)
)
*131 (Net
uid 933,0
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
o 70
suid 100,0
)
declText (MLText
uid 934,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,296375,32300,298775"
st "-- MDIO Interface - EMAC0
MDC_0                      : std_logic
"
)
)
*132 (PortIoIn
uid 941,0
shape (CompositeShape
uid 942,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 943,0
sl 0
ro 270
xt "4000,143625,5500,144375"
)
(Line
uid 944,0
sl 0
ro 270
xt "5500,144000,6000,144000"
pts [
"5500,144000"
"6000,144000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 945,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 946,0
va (VaSet
isHidden 1
)
xt "-1400,143500,3000,144500"
st "MDIO_IN_0"
ju 2
blo "3000,144300"
tm "WireNameMgr"
)
)
)
*133 (Net
uid 947,0
decl (Decl
n "MDIO_IN_0"
t "std_logic"
o 71
suid 101,0
)
declText (MLText
uid 948,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,298775,33200,299975"
st "MDIO_IN_0                  : std_logic
"
)
)
*134 (PortIoOut
uid 955,0
shape (CompositeShape
uid 956,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 957,0
sl 0
ro 270
xt "11500,145625,13000,146375"
)
(Line
uid 958,0
sl 0
ro 270
xt "11000,146000,11500,146000"
pts [
"11000,146000"
"11500,146000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 959,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 960,0
va (VaSet
isHidden 1
)
xt "14000,145500,19700,146500"
st "MDIO_OUT_0"
blo "14000,146300"
tm "WireNameMgr"
)
)
)
*135 (Net
uid 961,0
decl (Decl
n "MDIO_OUT_0"
t "std_logic"
o 72
suid 102,0
)
declText (MLText
uid 962,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,299975,34000,301175"
st "MDIO_OUT_0                 : std_logic
"
)
)
*136 (PortIoOut
uid 969,0
shape (CompositeShape
uid 970,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 971,0
sl 0
ro 270
xt "11500,146625,13000,147375"
)
(Line
uid 972,0
sl 0
ro 270
xt "11000,147000,11500,147000"
pts [
"11000,147000"
"11500,147000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 973,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 974,0
va (VaSet
isHidden 1
)
xt "14000,146500,19300,147500"
st "MDIO_TRI_0"
blo "14000,147300"
tm "WireNameMgr"
)
)
)
*137 (Net
uid 975,0
decl (Decl
n "MDIO_TRI_0"
t "std_logic"
o 73
suid 103,0
)
declText (MLText
uid 976,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,301175,33500,302375"
st "MDIO_TRI_0                 : std_logic
"
)
)
*138 (PortIoOut
uid 983,0
shape (CompositeShape
uid 984,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 985,0
sl 0
ro 270
xt "11500,147625,13000,148375"
)
(Line
uid 986,0
sl 0
ro 270
xt "11000,148000,11500,148000"
pts [
"11000,148000"
"11500,148000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 987,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 988,0
va (VaSet
isHidden 1
)
xt "14000,147500,27800,148500"
st "EMAC1CLIENTRXCLIENTCLKOUT"
blo "14000,148300"
tm "WireNameMgr"
)
)
)
*139 (Net
uid 989,0
decl (Decl
n "EMAC1CLIENTRXCLIENTCLKOUT"
t "std_logic"
prec "-- Client Receiver Interface - EMAC1"
preAdd 0
o 74
suid 104,0
)
declText (MLText
uid 990,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,302375,38800,304775"
st "-- Client Receiver Interface - EMAC1
EMAC1CLIENTRXCLIENTCLKOUT  : std_logic
"
)
)
*140 (PortIoIn
uid 997,0
shape (CompositeShape
uid 998,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 999,0
sl 0
ro 270
xt "4000,144625,5500,145375"
)
(Line
uid 1000,0
sl 0
ro 270
xt "5500,145000,6000,145000"
pts [
"5500,145000"
"6000,145000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1001,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1002,0
va (VaSet
isHidden 1
)
xt "-10000,144500,3000,145500"
st "CLIENTEMAC1RXCLIENTCLKIN"
ju 2
blo "3000,145300"
tm "WireNameMgr"
)
)
)
*141 (Net
uid 1003,0
decl (Decl
n "CLIENTEMAC1RXCLIENTCLKIN"
t "std_logic"
o 75
suid 105,0
)
declText (MLText
uid 1004,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,304775,38000,305975"
st "CLIENTEMAC1RXCLIENTCLKIN   : std_logic
"
)
)
*142 (PortIoOut
uid 1011,0
shape (CompositeShape
uid 1012,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1013,0
sl 0
ro 270
xt "16500,191625,18000,192375"
)
(Line
uid 1014,0
sl 0
ro 270
xt "16000,192000,16500,192000"
pts [
"16000,192000"
"16500,192000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1015,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1016,0
va (VaSet
isHidden 1
)
xt "19000,191500,27200,192500"
st "EMAC1CLIENTRXD"
blo "19000,192300"
tm "WireNameMgr"
)
)
)
*143 (Net
uid 1017,0
decl (Decl
n "EMAC1CLIENTRXD"
t "std_logic_vector"
b "(7 downto 0)"
o 76
suid 106,0
)
declText (MLText
uid 1018,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,305975,44700,307175"
st "EMAC1CLIENTRXD             : std_logic_vector(7 downto 0)
"
)
)
*144 (PortIoOut
uid 1025,0
shape (CompositeShape
uid 1026,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1027,0
sl 0
ro 270
xt "11500,148625,13000,149375"
)
(Line
uid 1028,0
sl 0
ro 270
xt "11000,149000,11500,149000"
pts [
"11000,149000"
"11500,149000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1029,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1030,0
va (VaSet
isHidden 1
)
xt "14000,148500,23900,149500"
st "EMAC1CLIENTRXDVLD"
blo "14000,149300"
tm "WireNameMgr"
)
)
)
*145 (Net
uid 1031,0
decl (Decl
n "EMAC1CLIENTRXDVLD"
t "std_logic"
o 77
suid 107,0
)
declText (MLText
uid 1032,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,307175,36200,308375"
st "EMAC1CLIENTRXDVLD          : std_logic
"
)
)
*146 (PortIoOut
uid 1039,0
shape (CompositeShape
uid 1040,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1041,0
sl 0
ro 270
xt "11500,149625,13000,150375"
)
(Line
uid 1042,0
sl 0
ro 270
xt "11000,150000,11500,150000"
pts [
"11000,150000"
"11500,150000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1043,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1044,0
va (VaSet
isHidden 1
)
xt "14000,149500,25900,150500"
st "EMAC1CLIENTRXDVLDMSW"
blo "14000,150300"
tm "WireNameMgr"
)
)
)
*147 (Net
uid 1045,0
decl (Decl
n "EMAC1CLIENTRXDVLDMSW"
t "std_logic"
o 78
suid 108,0
)
declText (MLText
uid 1046,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,308375,37800,309575"
st "EMAC1CLIENTRXDVLDMSW       : std_logic
"
)
)
*148 (PortIoOut
uid 1053,0
shape (CompositeShape
uid 1054,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1055,0
sl 0
ro 270
xt "11500,150625,13000,151375"
)
(Line
uid 1056,0
sl 0
ro 270
xt "11000,151000,11500,151000"
pts [
"11000,151000"
"11500,151000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1057,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1058,0
va (VaSet
isHidden 1
)
xt "14000,150500,27000,151500"
st "EMAC1CLIENTRXGOODFRAME"
blo "14000,151300"
tm "WireNameMgr"
)
)
)
*149 (Net
uid 1059,0
decl (Decl
n "EMAC1CLIENTRXGOODFRAME"
t "std_logic"
o 79
suid 109,0
)
declText (MLText
uid 1060,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,309575,38600,310775"
st "EMAC1CLIENTRXGOODFRAME     : std_logic
"
)
)
*150 (PortIoOut
uid 1067,0
shape (CompositeShape
uid 1068,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1069,0
sl 0
ro 270
xt "11500,151625,13000,152375"
)
(Line
uid 1070,0
sl 0
ro 270
xt "11000,152000,11500,152000"
pts [
"11000,152000"
"11500,152000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1071,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1072,0
va (VaSet
isHidden 1
)
xt "14000,151500,26400,152500"
st "EMAC1CLIENTRXBADFRAME"
blo "14000,152300"
tm "WireNameMgr"
)
)
)
*151 (Net
uid 1073,0
decl (Decl
n "EMAC1CLIENTRXBADFRAME"
t "std_logic"
o 80
suid 110,0
)
declText (MLText
uid 1074,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,310775,37900,311975"
st "EMAC1CLIENTRXBADFRAME      : std_logic
"
)
)
*152 (PortIoOut
uid 1081,0
shape (CompositeShape
uid 1082,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1083,0
sl 0
ro 270
xt "11500,152625,13000,153375"
)
(Line
uid 1084,0
sl 0
ro 270
xt "11000,153000,11500,153000"
pts [
"11000,153000"
"11500,153000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1085,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1086,0
va (VaSet
isHidden 1
)
xt "14000,152500,27000,153500"
st "EMAC1CLIENTRXFRAMEDROP"
blo "14000,153300"
tm "WireNameMgr"
)
)
)
*153 (Net
uid 1087,0
decl (Decl
n "EMAC1CLIENTRXFRAMEDROP"
t "std_logic"
o 81
suid 111,0
)
declText (MLText
uid 1088,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,311975,38400,313175"
st "EMAC1CLIENTRXFRAMEDROP     : std_logic
"
)
)
*154 (PortIoOut
uid 1095,0
shape (CompositeShape
uid 1096,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1097,0
sl 0
ro 270
xt "11500,153625,13000,154375"
)
(Line
uid 1098,0
sl 0
ro 270
xt "11000,154000,11500,154000"
pts [
"11000,154000"
"11500,154000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1099,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1100,0
va (VaSet
isHidden 1
)
xt "14000,153500,25100,154500"
st "EMAC1CLIENTRXDVREG6"
blo "14000,154300"
tm "WireNameMgr"
)
)
)
*155 (Net
uid 1101,0
decl (Decl
n "EMAC1CLIENTRXDVREG6"
t "std_logic"
o 82
suid 112,0
)
declText (MLText
uid 1102,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,313175,37000,314375"
st "EMAC1CLIENTRXDVREG6        : std_logic
"
)
)
*156 (PortIoOut
uid 1109,0
shape (CompositeShape
uid 1110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1111,0
sl 0
ro 270
xt "11500,154625,13000,155375"
)
(Line
uid 1112,0
sl 0
ro 270
xt "11000,155000,11500,155000"
pts [
"11000,155000"
"11500,155000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1113,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1114,0
va (VaSet
isHidden 1
)
xt "14000,154500,24200,155500"
st "EMAC1CLIENTRXSTATS"
blo "14000,155300"
tm "WireNameMgr"
)
)
)
*157 (Net
uid 1115,0
decl (Decl
n "EMAC1CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
o 83
suid 113,0
)
declText (MLText
uid 1116,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,314375,45900,315575"
st "EMAC1CLIENTRXSTATS         : std_logic_vector(6 downto 0)
"
)
)
*158 (PortIoOut
uid 1123,0
shape (CompositeShape
uid 1124,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1125,0
sl 0
ro 270
xt "11500,155625,13000,156375"
)
(Line
uid 1126,0
sl 0
ro 270
xt "11000,156000,11500,156000"
pts [
"11000,156000"
"11500,156000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1127,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1128,0
va (VaSet
isHidden 1
)
xt "14000,155500,25900,156500"
st "EMAC1CLIENTRXSTATSVLD"
blo "14000,156300"
tm "WireNameMgr"
)
)
)
*159 (Net
uid 1129,0
decl (Decl
n "EMAC1CLIENTRXSTATSVLD"
t "std_logic"
o 84
suid 114,0
)
declText (MLText
uid 1130,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,315575,37400,316775"
st "EMAC1CLIENTRXSTATSVLD      : std_logic
"
)
)
*160 (PortIoOut
uid 1137,0
shape (CompositeShape
uid 1138,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1139,0
sl 0
ro 270
xt "11500,156625,13000,157375"
)
(Line
uid 1140,0
sl 0
ro 270
xt "11000,157000,11500,157000"
pts [
"11000,157000"
"11500,157000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1141,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1142,0
va (VaSet
isHidden 1
)
xt "14000,156500,28100,157500"
st "EMAC1CLIENTRXSTATSBYTEVLD"
blo "14000,157300"
tm "WireNameMgr"
)
)
)
*161 (Net
uid 1143,0
decl (Decl
n "EMAC1CLIENTRXSTATSBYTEVLD"
t "std_logic"
o 85
suid 115,0
)
declText (MLText
uid 1144,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,316775,38700,317975"
st "EMAC1CLIENTRXSTATSBYTEVLD  : std_logic
"
)
)
*162 (PortIoOut
uid 1151,0
shape (CompositeShape
uid 1152,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1153,0
sl 0
ro 270
xt "11500,157625,13000,158375"
)
(Line
uid 1154,0
sl 0
ro 270
xt "11000,158000,11500,158000"
pts [
"11000,158000"
"11500,158000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1155,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1156,0
va (VaSet
isHidden 1
)
xt "14000,157500,27600,158500"
st "EMAC1CLIENTTXCLIENTCLKOUT"
blo "14000,158300"
tm "WireNameMgr"
)
)
)
*163 (Net
uid 1157,0
decl (Decl
n "EMAC1CLIENTTXCLIENTCLKOUT"
t "std_logic"
prec "-- Client Transmitter Interface - EMAC1"
preAdd 0
o 86
suid 116,0
)
declText (MLText
uid 1158,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,317975,38700,320375"
st "-- Client Transmitter Interface - EMAC1
EMAC1CLIENTTXCLIENTCLKOUT  : std_logic
"
)
)
*164 (PortIoIn
uid 1165,0
shape (CompositeShape
uid 1166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1167,0
sl 0
ro 270
xt "4000,145625,5500,146375"
)
(Line
uid 1168,0
sl 0
ro 270
xt "5500,146000,6000,146000"
pts [
"5500,146000"
"6000,146000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1169,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1170,0
va (VaSet
isHidden 1
)
xt "-9800,145500,3000,146500"
st "CLIENTEMAC1TXCLIENTCLKIN"
ju 2
blo "3000,146300"
tm "WireNameMgr"
)
)
)
*165 (Net
uid 1171,0
decl (Decl
n "CLIENTEMAC1TXCLIENTCLKIN"
t "std_logic"
o 87
suid 117,0
)
declText (MLText
uid 1172,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,320375,37900,321575"
st "CLIENTEMAC1TXCLIENTCLKIN   : std_logic
"
)
)
*166 (PortIoIn
uid 1179,0
shape (CompositeShape
uid 1180,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1181,0
sl 0
ro 270
xt "-4000,126625,-2500,127375"
)
(Line
uid 1182,0
sl 0
ro 270
xt "-2500,127000,-2000,127000"
pts [
"-2500,127000"
"-2000,127000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1183,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1184,0
va (VaSet
isHidden 1
)
xt "-13000,126500,-5000,127500"
st "CLIENTEMAC1TXD"
ju 2
blo "-5000,127300"
tm "WireNameMgr"
)
)
)
*167 (Net
uid 1185,0
decl (Decl
n "CLIENTEMAC1TXD"
t "std_logic_vector"
b "(7 downto 0)"
o 88
suid 118,0
)
declText (MLText
uid 1186,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,321575,44600,322775"
st "CLIENTEMAC1TXD             : std_logic_vector(7 downto 0)
"
)
)
*168 (PortIoIn
uid 1193,0
shape (CompositeShape
uid 1194,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1195,0
sl 0
ro 270
xt "4000,146625,5500,147375"
)
(Line
uid 1196,0
sl 0
ro 270
xt "5500,147000,6000,147000"
pts [
"5500,147000"
"6000,147000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1197,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1198,0
va (VaSet
isHidden 1
)
xt "-6700,146500,3000,147500"
st "CLIENTEMAC1TXDVLD"
ju 2
blo "3000,147300"
tm "WireNameMgr"
)
)
)
*169 (Net
uid 1199,0
decl (Decl
n "CLIENTEMAC1TXDVLD"
t "std_logic"
o 89
suid 119,0
)
declText (MLText
uid 1200,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,322775,36100,323975"
st "CLIENTEMAC1TXDVLD          : std_logic
"
)
)
*170 (PortIoIn
uid 1207,0
shape (CompositeShape
uid 1208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1209,0
sl 0
ro 270
xt "4000,147625,5500,148375"
)
(Line
uid 1210,0
sl 0
ro 270
xt "5500,148000,6000,148000"
pts [
"5500,148000"
"6000,148000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1211,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1212,0
va (VaSet
isHidden 1
)
xt "-8700,147500,3000,148500"
st "CLIENTEMAC1TXDVLDMSW"
ju 2
blo "3000,148300"
tm "WireNameMgr"
)
)
)
*171 (Net
uid 1213,0
decl (Decl
n "CLIENTEMAC1TXDVLDMSW"
t "std_logic"
o 90
suid 120,0
)
declText (MLText
uid 1214,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,323975,37700,325175"
st "CLIENTEMAC1TXDVLDMSW       : std_logic
"
)
)
*172 (PortIoOut
uid 1221,0
shape (CompositeShape
uid 1222,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1223,0
sl 0
ro 270
xt "11500,158625,13000,159375"
)
(Line
uid 1224,0
sl 0
ro 270
xt "11000,159000,11500,159000"
pts [
"11000,159000"
"11500,159000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1225,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1226,0
va (VaSet
isHidden 1
)
xt "14000,158500,23200,159500"
st "EMAC1CLIENTTXACK"
blo "14000,159300"
tm "WireNameMgr"
)
)
)
*173 (Net
uid 1227,0
decl (Decl
n "EMAC1CLIENTTXACK"
t "std_logic"
o 91
suid 121,0
)
declText (MLText
uid 1228,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,325175,35900,326375"
st "EMAC1CLIENTTXACK           : std_logic
"
)
)
*174 (PortIoIn
uid 1235,0
shape (CompositeShape
uid 1236,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1237,0
sl 0
ro 270
xt "4000,148625,5500,149375"
)
(Line
uid 1238,0
sl 0
ro 270
xt "5500,149000,6000,149000"
pts [
"5500,149000"
"6000,149000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1239,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1240,0
va (VaSet
isHidden 1
)
xt "-8900,148500,3000,149500"
st "CLIENTEMAC1TXFIRSTBYTE"
ju 2
blo "3000,149300"
tm "WireNameMgr"
)
)
)
*175 (Net
uid 1241,0
decl (Decl
n "CLIENTEMAC1TXFIRSTBYTE"
t "std_logic"
o 92
suid 122,0
)
declText (MLText
uid 1242,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,326375,37400,327575"
st "CLIENTEMAC1TXFIRSTBYTE     : std_logic
"
)
)
*176 (PortIoIn
uid 1249,0
shape (CompositeShape
uid 1250,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1251,0
sl 0
ro 270
xt "4000,149625,5500,150375"
)
(Line
uid 1252,0
sl 0
ro 270
xt "5500,150000,6000,150000"
pts [
"5500,150000"
"6000,150000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1253,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1254,0
va (VaSet
isHidden 1
)
xt "-9200,149500,3000,150500"
st "CLIENTEMAC1TXUNDERRUN"
ju 2
blo "3000,150300"
tm "WireNameMgr"
)
)
)
*177 (Net
uid 1255,0
decl (Decl
n "CLIENTEMAC1TXUNDERRUN"
t "std_logic"
o 93
suid 123,0
)
declText (MLText
uid 1256,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,327575,38000,328775"
st "CLIENTEMAC1TXUNDERRUN      : std_logic
"
)
)
*178 (PortIoOut
uid 1263,0
shape (CompositeShape
uid 1264,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1265,0
sl 0
ro 270
xt "11500,159625,13000,160375"
)
(Line
uid 1266,0
sl 0
ro 270
xt "11000,160000,11500,160000"
pts [
"11000,160000"
"11500,160000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1267,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1268,0
va (VaSet
isHidden 1
)
xt "14000,159500,25800,160500"
st "EMAC1CLIENTTXCOLLISION"
blo "14000,160300"
tm "WireNameMgr"
)
)
)
*179 (Net
uid 1269,0
decl (Decl
n "EMAC1CLIENTTXCOLLISION"
t "std_logic"
o 94
suid 124,0
)
declText (MLText
uid 1270,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,328775,37400,329975"
st "EMAC1CLIENTTXCOLLISION     : std_logic
"
)
)
*180 (PortIoOut
uid 1277,0
shape (CompositeShape
uid 1278,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1279,0
sl 0
ro 270
xt "11500,160625,13000,161375"
)
(Line
uid 1280,0
sl 0
ro 270
xt "11000,161000,11500,161000"
pts [
"11000,161000"
"11500,161000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1281,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1282,0
va (VaSet
isHidden 1
)
xt "14000,160500,26700,161500"
st "EMAC1CLIENTTXRETRANSMIT"
blo "14000,161300"
tm "WireNameMgr"
)
)
)
*181 (Net
uid 1283,0
decl (Decl
n "EMAC1CLIENTTXRETRANSMIT"
t "std_logic"
o 95
suid 125,0
)
declText (MLText
uid 1284,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,329975,38200,331175"
st "EMAC1CLIENTTXRETRANSMIT    : std_logic
"
)
)
*182 (PortIoIn
uid 1291,0
shape (CompositeShape
uid 1292,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1293,0
sl 0
ro 270
xt "4000,150625,5500,151375"
)
(Line
uid 1294,0
sl 0
ro 270
xt "5500,151000,6000,151000"
pts [
"5500,151000"
"6000,151000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1295,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1296,0
va (VaSet
isHidden 1
)
xt "-8600,150500,3000,151500"
st "CLIENTEMAC1TXIFGDELAY"
ju 2
blo "3000,151300"
tm "WireNameMgr"
)
)
)
*183 (Net
uid 1297,0
decl (Decl
n "CLIENTEMAC1TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
o 96
suid 126,0
)
declText (MLText
uid 1298,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,331175,46700,332375"
st "CLIENTEMAC1TXIFGDELAY      : std_logic_vector(7 downto 0)
"
)
)
*184 (PortIoOut
uid 1305,0
shape (CompositeShape
uid 1306,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1307,0
sl 0
ro 270
xt "11500,161625,13000,162375"
)
(Line
uid 1308,0
sl 0
ro 270
xt "11000,162000,11500,162000"
pts [
"11000,162000"
"11500,162000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1309,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1310,0
va (VaSet
isHidden 1
)
xt "14000,161500,24000,162500"
st "EMAC1CLIENTTXSTATS"
blo "14000,162300"
tm "WireNameMgr"
)
)
)
*185 (Net
uid 1311,0
decl (Decl
n "EMAC1CLIENTTXSTATS"
t "std_logic"
o 97
suid 127,0
)
declText (MLText
uid 1312,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,332375,36300,333575"
st "EMAC1CLIENTTXSTATS         : std_logic
"
)
)
*186 (PortIoOut
uid 1319,0
shape (CompositeShape
uid 1320,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1321,0
sl 0
ro 270
xt "11500,162625,13000,163375"
)
(Line
uid 1322,0
sl 0
ro 270
xt "11000,163000,11500,163000"
pts [
"11000,163000"
"11500,163000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1323,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1324,0
va (VaSet
isHidden 1
)
xt "14000,162500,25700,163500"
st "EMAC1CLIENTTXSTATSVLD"
blo "14000,163300"
tm "WireNameMgr"
)
)
)
*187 (Net
uid 1325,0
decl (Decl
n "EMAC1CLIENTTXSTATSVLD"
t "std_logic"
o 98
suid 128,0
)
declText (MLText
uid 1326,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,333575,37300,334775"
st "EMAC1CLIENTTXSTATSVLD      : std_logic
"
)
)
*188 (PortIoOut
uid 1333,0
shape (CompositeShape
uid 1334,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1335,0
sl 0
ro 270
xt "11500,163625,13000,164375"
)
(Line
uid 1336,0
sl 0
ro 270
xt "11000,164000,11500,164000"
pts [
"11000,164000"
"11500,164000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1337,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1338,0
va (VaSet
isHidden 1
)
xt "14000,163500,27900,164500"
st "EMAC1CLIENTTXSTATSBYTEVLD"
blo "14000,164300"
tm "WireNameMgr"
)
)
)
*189 (Net
uid 1339,0
decl (Decl
n "EMAC1CLIENTTXSTATSBYTEVLD"
t "std_logic"
o 99
suid 129,0
)
declText (MLText
uid 1340,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,334775,38600,335975"
st "EMAC1CLIENTTXSTATSBYTEVLD  : std_logic
"
)
)
*190 (PortIoIn
uid 1347,0
shape (CompositeShape
uid 1348,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1349,0
sl 0
ro 270
xt "4000,151625,5500,152375"
)
(Line
uid 1350,0
sl 0
ro 270
xt "5500,152000,6000,152000"
pts [
"5500,152000"
"6000,152000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1351,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1352,0
va (VaSet
isHidden 1
)
xt "-8200,151500,3000,152500"
st "CLIENTEMAC1PAUSEREQ"
ju 2
blo "3000,152300"
tm "WireNameMgr"
)
)
)
*191 (Net
uid 1353,0
decl (Decl
n "CLIENTEMAC1PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC1"
preAdd 0
o 100
suid 130,0
)
declText (MLText
uid 1354,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,335975,37100,338375"
st "-- MAC Control Interface - EMAC1
CLIENTEMAC1PAUSEREQ        : std_logic
"
)
)
*192 (PortIoIn
uid 1361,0
shape (CompositeShape
uid 1362,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1363,0
sl 0
ro 270
xt "4000,152625,5500,153375"
)
(Line
uid 1364,0
sl 0
ro 270
xt "5500,153000,6000,153000"
pts [
"5500,153000"
"6000,153000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1365,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1366,0
va (VaSet
isHidden 1
)
xt "-8100,152500,3000,153500"
st "CLIENTEMAC1PAUSEVAL"
ju 2
blo "3000,153300"
tm "WireNameMgr"
)
)
)
*193 (Net
uid 1367,0
decl (Decl
n "CLIENTEMAC1PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
o 101
suid 131,0
)
declText (MLText
uid 1368,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,338375,47000,339575"
st "CLIENTEMAC1PAUSEVAL        : std_logic_vector(15 downto 0)
"
)
)
*194 (PortIoIn
uid 1375,0
shape (CompositeShape
uid 1376,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1377,0
sl 0
ro 270
xt "-4000,209625,-2500,210375"
)
(Line
uid 1378,0
sl 0
ro 270
xt "-2500,210000,-2000,210000"
pts [
"-2500,210000"
"-2000,210000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1379,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1380,0
va (VaSet
isHidden 1
)
xt "-9800,209500,-5000,210500"
st "GTX_CLK_1"
ju 2
blo "-5000,210300"
tm "WireNameMgr"
)
)
)
*195 (Net
uid 1381,0
decl (Decl
n "GTX_CLK_1"
t "std_logic"
prec "-- Clock Signal - EMAC1"
preAdd 0
o 102
suid 132,0
)
declText (MLText
uid 1382,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,339575,33100,341975"
st "-- Clock Signal - EMAC1
GTX_CLK_1                  : std_logic
"
)
)
*196 (PortIoOut
uid 1389,0
shape (CompositeShape
uid 1390,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1391,0
sl 0
ro 270
xt "11500,164625,13000,165375"
)
(Line
uid 1392,0
sl 0
ro 270
xt "11000,165000,11500,165000"
pts [
"11000,165000"
"11500,165000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1393,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1394,0
va (VaSet
isHidden 1
)
xt "14000,164500,27500,165500"
st "EMAC1CLIENTTXGMIIMIICLKOUT"
blo "14000,165300"
tm "WireNameMgr"
)
)
)
*197 (Net
uid 1395,0
decl (Decl
n "EMAC1CLIENTTXGMIIMIICLKOUT"
t "std_logic"
o 103
suid 133,0
)
declText (MLText
uid 1396,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,341975,39000,343175"
st "EMAC1CLIENTTXGMIIMIICLKOUT : std_logic
"
)
)
*198 (PortIoIn
uid 1403,0
shape (CompositeShape
uid 1404,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1405,0
sl 0
ro 270
xt "4000,153625,5500,154375"
)
(Line
uid 1406,0
sl 0
ro 270
xt "5500,154000,6000,154000"
pts [
"5500,154000"
"6000,154000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1407,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1408,0
va (VaSet
isHidden 1
)
xt "-9700,153500,3000,154500"
st "CLIENTEMAC1TXGMIIMIICLKIN"
ju 2
blo "3000,154300"
tm "WireNameMgr"
)
)
)
*199 (Net
uid 1409,0
decl (Decl
n "CLIENTEMAC1TXGMIIMIICLKIN"
t "std_logic"
o 104
suid 134,0
)
declText (MLText
uid 1410,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,343175,38200,344375"
st "CLIENTEMAC1TXGMIIMIICLKIN  : std_logic
"
)
)
*200 (PortIoIn
uid 1417,0
shape (CompositeShape
uid 1418,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1419,0
sl 0
ro 270
xt "4000,154625,5500,155375"
)
(Line
uid 1420,0
sl 0
ro 270
xt "5500,155000,6000,155000"
pts [
"5500,155000"
"6000,155000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1421,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1422,0
va (VaSet
isHidden 1
)
xt "-1400,154500,3000,155500"
st "RXDATA_1"
ju 2
blo "3000,155300"
tm "WireNameMgr"
)
)
)
*201 (Net
uid 1423,0
decl (Decl
n "RXDATA_1"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC1"
preAdd 0
o 105
suid 135,0
)
declText (MLText
uid 1424,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,344375,42600,346775"
st "-- 1000BASE-X PCS/PMA Interface - EMAC1
RXDATA_1                   : std_logic_vector(7 downto 0)
"
)
)
*202 (PortIoOut
uid 1431,0
shape (CompositeShape
uid 1432,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1433,0
sl 0
ro 270
xt "11500,165625,13000,166375"
)
(Line
uid 1434,0
sl 0
ro 270
xt "11000,166000,11500,166000"
pts [
"11000,166000"
"11500,166000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1435,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1436,0
va (VaSet
isHidden 1
)
xt "14000,165500,18200,166500"
st "TXDATA_1"
blo "14000,166300"
tm "WireNameMgr"
)
)
)
*203 (Net
uid 1437,0
decl (Decl
n "TXDATA_1"
t "std_logic_vector"
b "(7 downto 0)"
o 106
suid 136,0
)
declText (MLText
uid 1438,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,346775,42500,347975"
st "TXDATA_1                   : std_logic_vector(7 downto 0)
"
)
)
*204 (PortIoIn
uid 1445,0
shape (CompositeShape
uid 1446,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1447,0
sl 0
ro 270
xt "4000,155625,5500,156375"
)
(Line
uid 1448,0
sl 0
ro 270
xt "5500,156000,6000,156000"
pts [
"5500,156000"
"6000,156000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1449,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1450,0
va (VaSet
isHidden 1
)
xt "-4400,155500,3000,156500"
st "DCM_LOCKED_1"
ju 2
blo "3000,156300"
tm "WireNameMgr"
)
)
)
*205 (Net
uid 1451,0
decl (Decl
n "DCM_LOCKED_1"
t "std_logic"
o 107
suid 137,0
)
declText (MLText
uid 1452,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,347975,34700,349175"
st "DCM_LOCKED_1               : std_logic
"
)
)
*206 (PortIoOut
uid 1459,0
shape (CompositeShape
uid 1460,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1461,0
sl 0
ro 270
xt "11500,166625,13000,167375"
)
(Line
uid 1462,0
sl 0
ro 270
xt "11000,167000,11500,167000"
pts [
"11000,167000"
"11500,167000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1463,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1464,0
va (VaSet
isHidden 1
)
xt "14000,166500,21800,167500"
st "AN_INTERRUPT_1"
blo "14000,167300"
tm "WireNameMgr"
)
)
)
*207 (Net
uid 1465,0
decl (Decl
n "AN_INTERRUPT_1"
t "std_logic"
o 108
suid 138,0
)
declText (MLText
uid 1466,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,349175,34900,350375"
st "AN_INTERRUPT_1             : std_logic
"
)
)
*208 (PortIoIn
uid 1473,0
shape (CompositeShape
uid 1474,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1475,0
sl 0
ro 270
xt "4000,156625,5500,157375"
)
(Line
uid 1476,0
sl 0
ro 270
xt "5500,157000,6000,157000"
pts [
"5500,157000"
"6000,157000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1477,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1478,0
va (VaSet
isHidden 1
)
xt "-5300,156500,3000,157500"
st "SIGNAL_DETECT_1"
ju 2
blo "3000,157300"
tm "WireNameMgr"
)
)
)
*209 (Net
uid 1479,0
decl (Decl
n "SIGNAL_DETECT_1"
t "std_logic"
o 109
suid 139,0
)
declText (MLText
uid 1480,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,350375,34900,351575"
st "SIGNAL_DETECT_1            : std_logic
"
)
)
*210 (PortIoIn
uid 1487,0
shape (CompositeShape
uid 1488,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1489,0
sl 0
ro 270
xt "4000,157625,5500,158375"
)
(Line
uid 1490,0
sl 0
ro 270
xt "5500,158000,6000,158000"
pts [
"5500,158000"
"6000,158000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1491,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1492,0
va (VaSet
isHidden 1
)
xt "-1000,157500,3000,158500"
st "PHYAD_1"
ju 2
blo "3000,158300"
tm "WireNameMgr"
)
)
)
*211 (Net
uid 1493,0
decl (Decl
n "PHYAD_1"
t "std_logic_vector"
b "(4 downto 0)"
o 110
suid 140,0
)
declText (MLText
uid 1494,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,351575,42400,352775"
st "PHYAD_1                    : std_logic_vector(4 downto 0)
"
)
)
*212 (PortIoOut
uid 1501,0
shape (CompositeShape
uid 1502,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1503,0
sl 0
ro 270
xt "11500,167625,13000,168375"
)
(Line
uid 1504,0
sl 0
ro 270
xt "11000,168000,11500,168000"
pts [
"11000,168000"
"11500,168000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1505,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1506,0
va (VaSet
isHidden 1
)
xt "14000,167500,22400,168500"
st "ENCOMMAALIGN_1"
blo "14000,168300"
tm "WireNameMgr"
)
)
)
*213 (Net
uid 1507,0
decl (Decl
n "ENCOMMAALIGN_1"
t "std_logic"
o 111
suid 141,0
)
declText (MLText
uid 1508,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,352775,35600,353975"
st "ENCOMMAALIGN_1             : std_logic
"
)
)
*214 (PortIoOut
uid 1515,0
shape (CompositeShape
uid 1516,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1517,0
sl 0
ro 270
xt "11500,168625,13000,169375"
)
(Line
uid 1518,0
sl 0
ro 270
xt "11000,169000,11500,169000"
pts [
"11000,169000"
"11500,169000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1519,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1520,0
va (VaSet
isHidden 1
)
xt "14000,168500,22100,169500"
st "LOOPBACKMSB_1"
blo "14000,169300"
tm "WireNameMgr"
)
)
)
*215 (Net
uid 1521,0
decl (Decl
n "LOOPBACKMSB_1"
t "std_logic"
o 112
suid 142,0
)
declText (MLText
uid 1522,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,353975,35100,355175"
st "LOOPBACKMSB_1              : std_logic
"
)
)
*216 (PortIoOut
uid 1529,0
shape (CompositeShape
uid 1530,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1531,0
sl 0
ro 270
xt "11500,169625,13000,170375"
)
(Line
uid 1532,0
sl 0
ro 270
xt "11000,170000,11500,170000"
pts [
"11000,170000"
"11500,170000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1533,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1534,0
va (VaSet
isHidden 1
)
xt "14000,169500,21200,170500"
st "MGTRXRESET_1"
blo "14000,170300"
tm "WireNameMgr"
)
)
)
*217 (Net
uid 1535,0
decl (Decl
n "MGTRXRESET_1"
t "std_logic"
o 113
suid 143,0
)
declText (MLText
uid 1536,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,355175,34500,356375"
st "MGTRXRESET_1               : std_logic
"
)
)
*218 (PortIoOut
uid 1543,0
shape (CompositeShape
uid 1544,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1545,0
sl 0
ro 270
xt "11500,170625,13000,171375"
)
(Line
uid 1546,0
sl 0
ro 270
xt "11000,171000,11500,171000"
pts [
"11000,171000"
"11500,171000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1547,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1548,0
va (VaSet
isHidden 1
)
xt "14000,170500,21000,171500"
st "MGTTXRESET_1"
blo "14000,171300"
tm "WireNameMgr"
)
)
)
*219 (Net
uid 1549,0
decl (Decl
n "MGTTXRESET_1"
t "std_logic"
o 114
suid 144,0
)
declText (MLText
uid 1550,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,356375,34400,357575"
st "MGTTXRESET_1               : std_logic
"
)
)
*220 (PortIoOut
uid 1557,0
shape (CompositeShape
uid 1558,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1559,0
sl 0
ro 270
xt "11500,171625,13000,172375"
)
(Line
uid 1560,0
sl 0
ro 270
xt "11000,172000,11500,172000"
pts [
"11000,172000"
"11500,172000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1561,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1562,0
va (VaSet
isHidden 1
)
xt "14000,171500,21100,172500"
st "POWERDOWN_1"
blo "14000,172300"
tm "WireNameMgr"
)
)
)
*221 (Net
uid 1563,0
decl (Decl
n "POWERDOWN_1"
t "std_logic"
o 115
suid 145,0
)
declText (MLText
uid 1564,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,357575,35100,358775"
st "POWERDOWN_1                : std_logic
"
)
)
*222 (PortIoOut
uid 1571,0
shape (CompositeShape
uid 1572,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1573,0
sl 0
ro 270
xt "11500,172625,13000,173375"
)
(Line
uid 1574,0
sl 0
ro 270
xt "11000,173000,11500,173000"
pts [
"11000,173000"
"11500,173000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1575,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1576,0
va (VaSet
isHidden 1
)
xt "14000,172500,22900,173500"
st "SYNCACQSTATUS_1"
blo "14000,173300"
tm "WireNameMgr"
)
)
)
*223 (Net
uid 1577,0
decl (Decl
n "SYNCACQSTATUS_1"
t "std_logic"
o 116
suid 146,0
)
declText (MLText
uid 1578,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,358775,35800,359975"
st "SYNCACQSTATUS_1            : std_logic
"
)
)
*224 (PortIoIn
uid 1585,0
shape (CompositeShape
uid 1586,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1587,0
sl 0
ro 270
xt "4000,158625,5500,159375"
)
(Line
uid 1588,0
sl 0
ro 270
xt "5500,159000,6000,159000"
pts [
"5500,159000"
"6000,159000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1589,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1590,0
va (VaSet
isHidden 1
)
xt "-4800,158500,3000,159500"
st "RXCLKCORCNT_1"
ju 2
blo "3000,159300"
tm "WireNameMgr"
)
)
)
*225 (Net
uid 1591,0
decl (Decl
n "RXCLKCORCNT_1"
t "std_logic_vector"
b "(2 downto 0)"
o 117
suid 147,0
)
declText (MLText
uid 1592,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,359975,44500,361175"
st "RXCLKCORCNT_1              : std_logic_vector(2 downto 0)
"
)
)
*226 (PortIoIn
uid 1599,0
shape (CompositeShape
uid 1600,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1601,0
sl 0
ro 270
xt "4000,159625,5500,160375"
)
(Line
uid 1602,0
sl 0
ro 270
xt "5500,160000,6000,160000"
pts [
"5500,160000"
"6000,160000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1603,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1604,0
va (VaSet
isHidden 1
)
xt "-4600,159500,3000,160500"
st "RXBUFSTATUS_1"
ju 2
blo "3000,160300"
tm "WireNameMgr"
)
)
)
*227 (Net
uid 1605,0
decl (Decl
n "RXBUFSTATUS_1"
t "std_logic_vector"
b "(1 downto 0)"
o 118
suid 148,0
)
declText (MLText
uid 1606,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,361175,44300,362375"
st "RXBUFSTATUS_1              : std_logic_vector(1 downto 0)
"
)
)
*228 (PortIoIn
uid 1613,0
shape (CompositeShape
uid 1614,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1615,0
sl 0
ro 270
xt "4000,160625,5500,161375"
)
(Line
uid 1616,0
sl 0
ro 270
xt "5500,161000,6000,161000"
pts [
"5500,161000"
"6000,161000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1617,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1618,0
va (VaSet
isHidden 1
)
xt "-3200,160500,3000,161500"
st "RXBUFERR_1"
ju 2
blo "3000,161300"
tm "WireNameMgr"
)
)
)
*229 (Net
uid 1619,0
decl (Decl
n "RXBUFERR_1"
t "std_logic"
o 119
suid 149,0
)
declText (MLText
uid 1620,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,362375,33800,363575"
st "RXBUFERR_1                 : std_logic
"
)
)
*230 (PortIoIn
uid 1627,0
shape (CompositeShape
uid 1628,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1629,0
sl 0
ro 270
xt "4000,161625,5500,162375"
)
(Line
uid 1630,0
sl 0
ro 270
xt "5500,162000,6000,162000"
pts [
"5500,162000"
"6000,162000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1631,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1632,0
va (VaSet
isHidden 1
)
xt "-6100,161500,3000,162500"
st "RXCHARISCOMMA_1"
ju 2
blo "3000,162300"
tm "WireNameMgr"
)
)
)
*231 (Net
uid 1633,0
decl (Decl
n "RXCHARISCOMMA_1"
t "std_logic"
o 120
suid 150,0
)
declText (MLText
uid 1634,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,363575,36200,364775"
st "RXCHARISCOMMA_1            : std_logic
"
)
)
*232 (PortIoIn
uid 1641,0
shape (CompositeShape
uid 1642,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1643,0
sl 0
ro 270
xt "4000,162625,5500,163375"
)
(Line
uid 1644,0
sl 0
ro 270
xt "5500,163000,6000,163000"
pts [
"5500,163000"
"6000,163000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1645,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1646,0
va (VaSet
isHidden 1
)
xt "-3500,162500,3000,163500"
st "RXCHARISK_1"
ju 2
blo "3000,163300"
tm "WireNameMgr"
)
)
)
*233 (Net
uid 1647,0
decl (Decl
n "RXCHARISK_1"
t "std_logic"
o 121
suid 151,0
)
declText (MLText
uid 1648,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,364775,34100,365975"
st "RXCHARISK_1                : std_logic
"
)
)
*234 (PortIoIn
uid 1655,0
shape (CompositeShape
uid 1656,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1657,0
sl 0
ro 270
xt "4000,163625,5500,164375"
)
(Line
uid 1658,0
sl 0
ro 270
xt "5500,164000,6000,164000"
pts [
"5500,164000"
"6000,164000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1659,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1660,0
va (VaSet
isHidden 1
)
xt "-5900,163500,3000,164500"
st "RXCHECKINGCRC_1"
ju 2
blo "3000,164300"
tm "WireNameMgr"
)
)
)
*235 (Net
uid 1661,0
decl (Decl
n "RXCHECKINGCRC_1"
t "std_logic"
o 122
suid 152,0
)
declText (MLText
uid 1662,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,365975,35700,367175"
st "RXCHECKINGCRC_1            : std_logic
"
)
)
*236 (PortIoIn
uid 1669,0
shape (CompositeShape
uid 1670,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1671,0
sl 0
ro 270
xt "4000,164625,5500,165375"
)
(Line
uid 1672,0
sl 0
ro 270
xt "5500,165000,6000,165000"
pts [
"5500,165000"
"6000,165000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1673,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1674,0
va (VaSet
isHidden 1
)
xt "-4500,164500,3000,165500"
st "RXCOMMADET_1"
ju 2
blo "3000,165300"
tm "WireNameMgr"
)
)
)
*237 (Net
uid 1675,0
decl (Decl
n "RXCOMMADET_1"
t "std_logic"
o 123
suid 153,0
)
declText (MLText
uid 1676,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,367175,35100,368375"
st "RXCOMMADET_1               : std_logic
"
)
)
*238 (PortIoIn
uid 1683,0
shape (CompositeShape
uid 1684,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1685,0
sl 0
ro 270
xt "4000,165625,5500,166375"
)
(Line
uid 1686,0
sl 0
ro 270
xt "5500,166000,6000,166000"
pts [
"5500,166000"
"6000,166000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1687,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1688,0
va (VaSet
isHidden 1
)
xt "-3500,165500,3000,166500"
st "RXDISPERR_1"
ju 2
blo "3000,166300"
tm "WireNameMgr"
)
)
)
*239 (Net
uid 1689,0
decl (Decl
n "RXDISPERR_1"
t "std_logic"
o 124
suid 154,0
)
declText (MLText
uid 1690,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,368375,33800,369575"
st "RXDISPERR_1                : std_logic
"
)
)
*240 (PortIoIn
uid 1697,0
shape (CompositeShape
uid 1698,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1699,0
sl 0
ro 270
xt "4000,166625,5500,167375"
)
(Line
uid 1700,0
sl 0
ro 270
xt "5500,167000,6000,167000"
pts [
"5500,167000"
"6000,167000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1701,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1702,0
va (VaSet
isHidden 1
)
xt "-5500,166500,3000,167500"
st "RXLOSSOFSYNC_1"
ju 2
blo "3000,167300"
tm "WireNameMgr"
)
)
)
*241 (Net
uid 1703,0
decl (Decl
n "RXLOSSOFSYNC_1"
t "std_logic_vector"
b "(1 downto 0)"
o 125
suid 155,0
)
declText (MLText
uid 1704,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,369575,44700,370775"
st "RXLOSSOFSYNC_1             : std_logic_vector(1 downto 0)
"
)
)
*242 (PortIoIn
uid 1711,0
shape (CompositeShape
uid 1712,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1713,0
sl 0
ro 270
xt "4000,167625,5500,168375"
)
(Line
uid 1714,0
sl 0
ro 270
xt "5500,168000,6000,168000"
pts [
"5500,168000"
"6000,168000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1715,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1716,0
va (VaSet
isHidden 1
)
xt "-4800,167500,3000,168500"
st "RXNOTINTABLE_1"
ju 2
blo "3000,168300"
tm "WireNameMgr"
)
)
)
*243 (Net
uid 1717,0
decl (Decl
n "RXNOTINTABLE_1"
t "std_logic"
o 126
suid 156,0
)
declText (MLText
uid 1718,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,370775,34800,371975"
st "RXNOTINTABLE_1             : std_logic
"
)
)
*244 (PortIoIn
uid 1725,0
shape (CompositeShape
uid 1726,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1727,0
sl 0
ro 270
xt "4000,168625,5500,169375"
)
(Line
uid 1728,0
sl 0
ro 270
xt "5500,169000,6000,169000"
pts [
"5500,169000"
"6000,169000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1729,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1730,0
va (VaSet
isHidden 1
)
xt "-3400,168500,3000,169500"
st "RXREALIGN_1"
ju 2
blo "3000,169300"
tm "WireNameMgr"
)
)
)
*245 (Net
uid 1731,0
decl (Decl
n "RXREALIGN_1"
t "std_logic"
o 127
suid 157,0
)
declText (MLText
uid 1732,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,371975,33800,373175"
st "RXREALIGN_1                : std_logic
"
)
)
*246 (PortIoIn
uid 1739,0
shape (CompositeShape
uid 1740,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1741,0
sl 0
ro 270
xt "4000,169625,5500,170375"
)
(Line
uid 1742,0
sl 0
ro 270
xt "5500,170000,6000,170000"
pts [
"5500,170000"
"6000,170000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1743,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1744,0
va (VaSet
isHidden 1
)
xt "-3500,169500,3000,170500"
st "RXRUNDISP_1"
ju 2
blo "3000,170300"
tm "WireNameMgr"
)
)
)
*247 (Net
uid 1745,0
decl (Decl
n "RXRUNDISP_1"
t "std_logic"
o 128
suid 158,0
)
declText (MLText
uid 1746,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,373175,34000,374375"
st "RXRUNDISP_1                : std_logic
"
)
)
*248 (PortIoIn
uid 1753,0
shape (CompositeShape
uid 1754,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1755,0
sl 0
ro 270
xt "4000,170625,5500,171375"
)
(Line
uid 1756,0
sl 0
ro 270
xt "5500,171000,6000,171000"
pts [
"5500,171000"
"6000,171000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1757,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1758,0
va (VaSet
isHidden 1
)
xt "-3000,170500,3000,171500"
st "TXBUFERR_1"
ju 2
blo "3000,171300"
tm "WireNameMgr"
)
)
)
*249 (Net
uid 1759,0
decl (Decl
n "TXBUFERR_1"
t "std_logic"
o 129
suid 159,0
)
declText (MLText
uid 1760,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,374375,33700,375575"
st "TXBUFERR_1                 : std_logic
"
)
)
*250 (PortIoOut
uid 1767,0
shape (CompositeShape
uid 1768,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1769,0
sl 0
ro 270
xt "11500,173625,13000,174375"
)
(Line
uid 1770,0
sl 0
ro 270
xt "11000,174000,11500,174000"
pts [
"11000,174000"
"11500,174000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1771,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1772,0
va (VaSet
isHidden 1
)
xt "14000,173500,23400,174500"
st "TXCHARDISPMODE_1"
blo "14000,174300"
tm "WireNameMgr"
)
)
)
*251 (Net
uid 1773,0
decl (Decl
n "TXCHARDISPMODE_1"
t "std_logic"
o 130
suid 160,0
)
declText (MLText
uid 1774,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,375575,36100,376775"
st "TXCHARDISPMODE_1           : std_logic
"
)
)
*252 (PortIoOut
uid 1781,0
shape (CompositeShape
uid 1782,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1783,0
sl 0
ro 270
xt "11500,174625,13000,175375"
)
(Line
uid 1784,0
sl 0
ro 270
xt "11000,175000,11500,175000"
pts [
"11000,175000"
"11500,175000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1785,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1786,0
va (VaSet
isHidden 1
)
xt "14000,174500,22600,175500"
st "TXCHARDISPVAL_1"
blo "14000,175300"
tm "WireNameMgr"
)
)
)
*253 (Net
uid 1787,0
decl (Decl
n "TXCHARDISPVAL_1"
t "std_logic"
o 131
suid 161,0
)
declText (MLText
uid 1788,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,376775,35300,377975"
st "TXCHARDISPVAL_1            : std_logic
"
)
)
*254 (PortIoOut
uid 1795,0
shape (CompositeShape
uid 1796,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1797,0
sl 0
ro 270
xt "11500,175625,13000,176375"
)
(Line
uid 1798,0
sl 0
ro 270
xt "11000,176000,11500,176000"
pts [
"11000,176000"
"11500,176000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1799,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1800,0
va (VaSet
isHidden 1
)
xt "14000,175500,20300,176500"
st "TXCHARISK_1"
blo "14000,176300"
tm "WireNameMgr"
)
)
)
*255 (Net
uid 1801,0
decl (Decl
n "TXCHARISK_1"
t "std_logic"
o 132
suid 162,0
)
declText (MLText
uid 1802,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,377975,34000,379175"
st "TXCHARISK_1                : std_logic
"
)
)
*256 (PortIoIn
uid 1809,0
shape (CompositeShape
uid 1810,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1811,0
sl 0
ro 270
xt "4000,171625,5500,172375"
)
(Line
uid 1812,0
sl 0
ro 270
xt "5500,172000,6000,172000"
pts [
"5500,172000"
"6000,172000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1813,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1814,0
va (VaSet
isHidden 1
)
xt "-3300,171500,3000,172500"
st "TXRUNDISP_1"
ju 2
blo "3000,172300"
tm "WireNameMgr"
)
)
)
*257 (Net
uid 1815,0
decl (Decl
n "TXRUNDISP_1"
t "std_logic"
o 133
suid 163,0
)
declText (MLText
uid 1816,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,379175,33900,380375"
st "TXRUNDISP_1                : std_logic
"
)
)
*258 (PortIoOut
uid 1823,0
shape (CompositeShape
uid 1824,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1825,0
sl 0
ro 270
xt "11500,176625,13000,177375"
)
(Line
uid 1826,0
sl 0
ro 270
xt "11000,177000,11500,177000"
pts [
"11000,177000"
"11500,177000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1827,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1828,0
va (VaSet
isHidden 1
)
xt "14000,176500,16900,177500"
st "MDC_1"
blo "14000,177300"
tm "WireNameMgr"
)
)
)
*259 (Net
uid 1829,0
decl (Decl
n "MDC_1"
t "std_logic"
prec "-- MDIO Interface - EMAC1"
preAdd 0
o 134
suid 164,0
)
declText (MLText
uid 1830,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,380375,32300,382775"
st "-- MDIO Interface - EMAC1
MDC_1                      : std_logic
"
)
)
*260 (PortIoIn
uid 1837,0
shape (CompositeShape
uid 1838,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1839,0
sl 0
ro 270
xt "4000,172625,5500,173375"
)
(Line
uid 1840,0
sl 0
ro 270
xt "5500,173000,6000,173000"
pts [
"5500,173000"
"6000,173000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1841,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1842,0
va (VaSet
isHidden 1
)
xt "-1400,172500,3000,173500"
st "MDIO_IN_1"
ju 2
blo "3000,173300"
tm "WireNameMgr"
)
)
)
*261 (Net
uid 1843,0
decl (Decl
n "MDIO_IN_1"
t "std_logic"
o 135
suid 165,0
)
declText (MLText
uid 1844,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,382775,33200,383975"
st "MDIO_IN_1                  : std_logic
"
)
)
*262 (PortIoOut
uid 1851,0
shape (CompositeShape
uid 1852,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1853,0
sl 0
ro 270
xt "11500,177625,13000,178375"
)
(Line
uid 1854,0
sl 0
ro 270
xt "11000,178000,11500,178000"
pts [
"11000,178000"
"11500,178000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1855,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1856,0
va (VaSet
isHidden 1
)
xt "14000,177500,19700,178500"
st "MDIO_OUT_1"
blo "14000,178300"
tm "WireNameMgr"
)
)
)
*263 (Net
uid 1857,0
decl (Decl
n "MDIO_OUT_1"
t "std_logic"
o 136
suid 166,0
)
declText (MLText
uid 1858,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,383975,34000,385175"
st "MDIO_OUT_1                 : std_logic
"
)
)
*264 (PortIoOut
uid 1865,0
shape (CompositeShape
uid 1866,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1867,0
sl 0
ro 270
xt "11500,178625,13000,179375"
)
(Line
uid 1868,0
sl 0
ro 270
xt "11000,179000,11500,179000"
pts [
"11000,179000"
"11500,179000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1869,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1870,0
va (VaSet
isHidden 1
)
xt "14000,178500,19300,179500"
st "MDIO_TRI_1"
blo "14000,179300"
tm "WireNameMgr"
)
)
)
*265 (Net
uid 1871,0
decl (Decl
n "MDIO_TRI_1"
t "std_logic"
o 137
suid 167,0
)
declText (MLText
uid 1872,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,385175,33500,386375"
st "MDIO_TRI_1                 : std_logic
"
)
)
*266 (PortIoIn
uid 1879,0
shape (CompositeShape
uid 1880,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1881,0
sl 0
ro 270
xt "4000,173625,5500,174375"
)
(Line
uid 1882,0
sl 0
ro 270
xt "5500,174000,6000,174000"
pts [
"5500,174000"
"6000,174000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1883,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1884,0
va (VaSet
isHidden 1
)
xt "-3300,173500,3000,174500"
st "HOSTOPCODE"
ju 2
blo "3000,174300"
tm "WireNameMgr"
)
)
)
*267 (Net
uid 1885,0
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Host Interface"
preAdd 0
o 138
suid 168,0
)
declText (MLText
uid 1886,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,386375,43900,388775"
st "-- Host Interface
HOSTOPCODE                 : std_logic_vector(1 downto 0)
"
)
)
*268 (PortIoIn
uid 1893,0
shape (CompositeShape
uid 1894,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1895,0
sl 0
ro 270
xt "4000,174625,5500,175375"
)
(Line
uid 1896,0
sl 0
ro 270
xt "5500,175000,6000,175000"
pts [
"5500,175000"
"6000,175000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1897,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1898,0
va (VaSet
isHidden 1
)
xt "-1000,174500,3000,175500"
st "HOSTREQ"
ju 2
blo "3000,175300"
tm "WireNameMgr"
)
)
)
*269 (Net
uid 1899,0
decl (Decl
n "HOSTREQ"
t "std_logic"
o 139
suid 169,0
)
declText (MLText
uid 1900,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,388775,33200,389975"
st "HOSTREQ                    : std_logic
"
)
)
*270 (PortIoIn
uid 1907,0
shape (CompositeShape
uid 1908,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1909,0
sl 0
ro 270
xt "4000,175625,5500,176375"
)
(Line
uid 1910,0
sl 0
ro 270
xt "5500,176000,6000,176000"
pts [
"5500,176000"
"6000,176000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1911,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1912,0
va (VaSet
isHidden 1
)
xt "-3200,175500,3000,176500"
st "HOSTMIIMSEL"
ju 2
blo "3000,176300"
tm "WireNameMgr"
)
)
)
*271 (Net
uid 1913,0
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 140
suid 170,0
)
declText (MLText
uid 1914,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,389975,34200,391175"
st "HOSTMIIMSEL                : std_logic
"
)
)
*272 (PortIoIn
uid 1921,0
shape (CompositeShape
uid 1922,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1923,0
sl 0
ro 270
xt "4000,176625,5500,177375"
)
(Line
uid 1924,0
sl 0
ro 270
xt "5500,177000,6000,177000"
pts [
"5500,177000"
"6000,177000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1925,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1926,0
va (VaSet
isHidden 1
)
xt "-1600,176500,3000,177500"
st "HOSTADDR"
ju 2
blo "3000,177300"
tm "WireNameMgr"
)
)
)
*273 (Net
uid 1927,0
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
o 141
suid 171,0
)
declText (MLText
uid 1928,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,391175,43100,392375"
st "HOSTADDR                   : std_logic_vector(9 downto 0)
"
)
)
*274 (PortIoIn
uid 1935,0
shape (CompositeShape
uid 1936,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1937,0
sl 0
ro 270
xt "4000,177625,5500,178375"
)
(Line
uid 1938,0
sl 0
ro 270
xt "5500,178000,6000,178000"
pts [
"5500,178000"
"6000,178000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1939,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1940,0
va (VaSet
isHidden 1
)
xt "-3200,177500,3000,178500"
st "HOSTWRDATA"
ju 2
blo "3000,178300"
tm "WireNameMgr"
)
)
)
*275 (Net
uid 1941,0
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 142
suid 172,0
)
declText (MLText
uid 1942,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,392375,44700,393575"
st "HOSTWRDATA                 : std_logic_vector(31 downto 0)
"
)
)
*276 (PortIoOut
uid 1949,0
shape (CompositeShape
uid 1950,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1951,0
sl 0
ro 270
xt "11500,179625,13000,180375"
)
(Line
uid 1952,0
sl 0
ro 270
xt "11000,180000,11500,180000"
pts [
"11000,180000"
"11500,180000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1953,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1954,0
va (VaSet
isHidden 1
)
xt "14000,179500,20300,180500"
st "HOSTMIIMRDY"
blo "14000,180300"
tm "WireNameMgr"
)
)
)
*277 (Net
uid 1955,0
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 143
suid 173,0
)
declText (MLText
uid 1956,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,393575,34600,394775"
st "HOSTMIIMRDY                : std_logic
"
)
)
*278 (PortIoOut
uid 1963,0
shape (CompositeShape
uid 1964,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1965,0
sl 0
ro 270
xt "11500,180625,13000,181375"
)
(Line
uid 1966,0
sl 0
ro 270
xt "11000,181000,11500,181000"
pts [
"11000,181000"
"11500,181000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1967,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1968,0
va (VaSet
isHidden 1
)
xt "14000,180500,20100,181500"
st "HOSTRDDATA"
blo "14000,181300"
tm "WireNameMgr"
)
)
)
*279 (Net
uid 1969,0
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 144
suid 174,0
)
declText (MLText
uid 1970,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,394775,44400,395975"
st "HOSTRDDATA                 : std_logic_vector(31 downto 0)
"
)
)
*280 (PortIoIn
uid 1977,0
shape (CompositeShape
uid 1978,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1979,0
sl 0
ro 270
xt "4000,178625,5500,179375"
)
(Line
uid 1980,0
sl 0
ro 270
xt "5500,179000,6000,179000"
pts [
"5500,179000"
"6000,179000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1981,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1982,0
va (VaSet
isHidden 1
)
xt "-4400,178500,3000,179500"
st "HOSTEMAC1SEL"
ju 2
blo "3000,179300"
tm "WireNameMgr"
)
)
)
*281 (Net
uid 1983,0
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 145
suid 175,0
)
declText (MLText
uid 1984,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,395975,34800,397175"
st "HOSTEMAC1SEL               : std_logic
"
)
)
*282 (PortIoIn
uid 1991,0
shape (CompositeShape
uid 1992,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1993,0
sl 0
ro 270
xt "4000,179625,5500,180375"
)
(Line
uid 1994,0
sl 0
ro 270
xt "5500,180000,6000,180000"
pts [
"5500,180000"
"6000,180000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1995,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1996,0
va (VaSet
isHidden 1
)
xt "-900,179500,3000,180500"
st "HOSTCLK"
ju 2
blo "3000,180300"
tm "WireNameMgr"
)
)
)
*283 (Net
uid 1997,0
decl (Decl
n "HOSTCLK"
t "std_logic"
o 146
suid 176,0
)
declText (MLText
uid 1998,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,397175,33000,398375"
st "HOSTCLK                    : std_logic
"
)
)
*284 (PortIoIn
uid 2005,0
shape (CompositeShape
uid 2006,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2007,0
sl 0
ro 270
xt "4000,180625,5500,181375"
)
(Line
uid 2008,0
sl 0
ro 270
xt "5500,181000,6000,181000"
pts [
"5500,181000"
"6000,181000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2009,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2010,0
va (VaSet
isHidden 1
)
xt "200,180500,3000,181500"
st "RESET"
ju 2
blo "3000,181300"
tm "WireNameMgr"
)
)
)
*285 (Net
uid 2011,0
decl (Decl
n "RESET"
t "std_logic"
prec "-- Asynchronous Reset"
preAdd 0
o 147
suid 177,0
)
declText (MLText
uid 2012,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,398375,32000,400775"
st "-- Asynchronous Reset
RESET                      : std_logic
"
)
)
*286 (SaComponent
uid 2687,0
optionalChildren [
*287 (CptPort
uid 2696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10000,183625,10750,184375"
)
tg (CPTG
uid 2698,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2699,0
va (VaSet
isHidden 1
)
xt "1300,183500,9000,184500"
st "DCRHOSTDONEIR"
ju 2
blo "9000,184300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DCRHOSTDONEIR"
t "std_ulogic"
preAdd 0
posAdd 0
o 1
)
)
)
*288 (CptPort
uid 2700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2701,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,134625,10750,135375"
)
tg (CPTG
uid 2702,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2703,0
va (VaSet
isHidden 1
)
xt "-3200,134500,9000,135500"
st "EMAC0CLIENTANINTERRUPT"
ju 2
blo "9000,135300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTANINTERRUPT"
t "std_ulogic"
preAdd 0
posAdd 0
o 2
)
)
)
*289 (CptPort
uid 2704,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2705,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,119625,10750,120375"
)
tg (CPTG
uid 2706,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2707,0
va (VaSet
isHidden 1
)
xt "-3400,119500,9000,120500"
st "EMAC0CLIENTRXBADFRAME"
ju 2
blo "9000,120300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXBADFRAME"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
)
)
)
*290 (CptPort
uid 2708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2709,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,115625,10750,116375"
)
tg (CPTG
uid 2710,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2711,0
va (VaSet
isHidden 1
)
xt "-4800,115500,9000,116500"
st "EMAC0CLIENTRXCLIENTCLKOUT"
ju 2
blo "9000,116300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXCLIENTCLKOUT"
t "std_ulogic"
preAdd 0
posAdd 0
o 4
)
)
)
*291 (CptPort
uid 2712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2713,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,182625,10750,183375"
)
tg (CPTG
uid 2714,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2715,0
va (VaSet
isHidden 1
)
xt "800,182500,9000,183500"
st "EMAC0CLIENTRXD"
ju 2
blo "9000,183300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXD"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 5
)
)
)
*292 (CptPort
uid 2716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2717,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,116625,10750,117375"
)
tg (CPTG
uid 2718,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2719,0
va (VaSet
isHidden 1
)
xt "-900,116500,9000,117500"
st "EMAC0CLIENTRXDVLD"
ju 2
blo "9000,117300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_ulogic"
preAdd 0
posAdd 0
o 6
)
)
)
*293 (CptPort
uid 2720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2721,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,117625,10750,118375"
)
tg (CPTG
uid 2722,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2723,0
va (VaSet
isHidden 1
)
xt "-2900,117500,9000,118500"
st "EMAC0CLIENTRXDVLDMSW"
ju 2
blo "9000,118300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLDMSW"
t "std_ulogic"
preAdd 0
posAdd 0
o 7
)
)
)
*294 (CptPort
uid 2724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2725,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,121625,10750,122375"
)
tg (CPTG
uid 2726,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2727,0
va (VaSet
isHidden 1
)
xt "-2100,121500,9000,122500"
st "EMAC0CLIENTRXDVREG6"
ju 2
blo "9000,122300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVREG6"
t "std_ulogic"
preAdd 0
posAdd 0
o 8
)
)
)
*295 (CptPort
uid 2728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2729,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,120625,10750,121375"
)
tg (CPTG
uid 2730,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2731,0
va (VaSet
isHidden 1
)
xt "-4000,120500,9000,121500"
st "EMAC0CLIENTRXFRAMEDROP"
ju 2
blo "9000,121300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_ulogic"
preAdd 0
posAdd 0
o 9
)
)
)
*296 (CptPort
uid 2732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2733,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,118625,10750,119375"
)
tg (CPTG
uid 2734,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2735,0
va (VaSet
isHidden 1
)
xt "-4000,118500,9000,119500"
st "EMAC0CLIENTRXGOODFRAME"
ju 2
blo "9000,119300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXGOODFRAME"
t "std_ulogic"
preAdd 0
posAdd 0
o 10
)
)
)
*297 (CptPort
uid 2736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2737,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,122625,10750,123375"
)
tg (CPTG
uid 2738,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2739,0
va (VaSet
isHidden 1
)
xt "-1200,122500,9000,123500"
st "EMAC0CLIENTRXSTATS"
ju 2
blo "9000,123300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 11
)
)
)
*298 (CptPort
uid 2740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2741,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,124625,10750,125375"
)
tg (CPTG
uid 2742,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2743,0
va (VaSet
isHidden 1
)
xt "-5100,124500,9000,125500"
st "EMAC0CLIENTRXSTATSBYTEVLD"
ju 2
blo "9000,125300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_ulogic"
preAdd 0
posAdd 0
o 12
)
)
)
*299 (CptPort
uid 2744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2745,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,123625,10750,124375"
)
tg (CPTG
uid 2746,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2747,0
va (VaSet
isHidden 1
)
xt "-2900,123500,9000,124500"
st "EMAC0CLIENTRXSTATSVLD"
ju 2
blo "9000,124300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_ulogic"
preAdd 0
posAdd 0
o 13
)
)
)
*300 (CptPort
uid 2748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2749,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,126625,10750,127375"
)
tg (CPTG
uid 2750,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2751,0
va (VaSet
isHidden 1
)
xt "-200,126500,9000,127500"
st "EMAC0CLIENTTXACK"
ju 2
blo "9000,127300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXACK"
t "std_ulogic"
preAdd 0
posAdd 0
o 14
)
)
)
*301 (CptPort
uid 2752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2753,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,125625,10750,126375"
)
tg (CPTG
uid 2754,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2755,0
va (VaSet
isHidden 1
)
xt "-4600,125500,9000,126500"
st "EMAC0CLIENTTXCLIENTCLKOUT"
ju 2
blo "9000,126300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXCLIENTCLKOUT"
t "std_ulogic"
preAdd 0
posAdd 0
o 15
)
)
)
*302 (CptPort
uid 2756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2757,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,127625,10750,128375"
)
tg (CPTG
uid 2758,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2759,0
va (VaSet
isHidden 1
)
xt "-2800,127500,9000,128500"
st "EMAC0CLIENTTXCOLLISION"
ju 2
blo "9000,128300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXCOLLISION"
t "std_ulogic"
preAdd 0
posAdd 0
o 16
)
)
)
*303 (CptPort
uid 2760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2761,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,132625,10750,133375"
)
tg (CPTG
uid 2762,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2763,0
va (VaSet
isHidden 1
)
xt "-4500,132500,9000,133500"
st "EMAC0CLIENTTXGMIIMIICLKOUT"
ju 2
blo "9000,133300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXGMIIMIICLKOUT"
t "std_ulogic"
preAdd 0
posAdd 0
o 17
)
)
)
*304 (CptPort
uid 2764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2765,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,128625,10750,129375"
)
tg (CPTG
uid 2766,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2767,0
va (VaSet
isHidden 1
)
xt "-3700,128500,9000,129500"
st "EMAC0CLIENTTXRETRANSMIT"
ju 2
blo "9000,129300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXRETRANSMIT"
t "std_ulogic"
preAdd 0
posAdd 0
o 18
)
)
)
*305 (CptPort
uid 2768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2769,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,129625,10750,130375"
)
tg (CPTG
uid 2770,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2771,0
va (VaSet
isHidden 1
)
xt "-1000,129500,9000,130500"
st "EMAC0CLIENTTXSTATS"
ju 2
blo "9000,130300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_ulogic"
preAdd 0
posAdd 0
o 19
)
)
)
*306 (CptPort
uid 2772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2773,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,131625,10750,132375"
)
tg (CPTG
uid 2774,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2775,0
va (VaSet
isHidden 1
)
xt "-4900,131500,9000,132500"
st "EMAC0CLIENTTXSTATSBYTEVLD"
ju 2
blo "9000,132300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_ulogic"
preAdd 0
posAdd 0
o 20
)
)
)
*307 (CptPort
uid 2776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2777,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,130625,10750,131375"
)
tg (CPTG
uid 2778,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2779,0
va (VaSet
isHidden 1
)
xt "-2700,130500,9000,131500"
st "EMAC0CLIENTTXSTATSVLD"
ju 2
blo "9000,131300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_ulogic"
preAdd 0
posAdd 0
o 21
)
)
)
*308 (CptPort
uid 2780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2781,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,135625,10750,136375"
)
tg (CPTG
uid 2782,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2783,0
va (VaSet
isHidden 1
)
xt "-3200,135500,9000,136500"
st "EMAC0PHYENCOMMAALIGN"
ju 2
blo "9000,136300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYENCOMMAALIGN"
t "std_ulogic"
preAdd 0
posAdd 0
o 22
)
)
)
*309 (CptPort
uid 2784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2785,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,136625,10750,137375"
)
tg (CPTG
uid 2786,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2787,0
va (VaSet
isHidden 1
)
xt "-2900,136500,9000,137500"
st "EMAC0PHYLOOPBACKMSB"
ju 2
blo "9000,137300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYLOOPBACKMSB"
t "std_ulogic"
preAdd 0
posAdd 0
o 23
)
)
)
*310 (CptPort
uid 2788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2789,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,144625,10750,145375"
)
tg (CPTG
uid 2790,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2791,0
va (VaSet
isHidden 1
)
xt "-300,144500,9000,145500"
st "EMAC0PHYMCLKOUT"
ju 2
blo "9000,145300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYMCLKOUT"
t "std_ulogic"
preAdd 0
posAdd 0
o 24
)
)
)
*311 (CptPort
uid 2792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2793,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,145625,10750,146375"
)
tg (CPTG
uid 2794,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2795,0
va (VaSet
isHidden 1
)
xt "800,145500,9000,146500"
st "EMAC0PHYMDOUT"
ju 2
blo "9000,146300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYMDOUT"
t "std_ulogic"
preAdd 0
posAdd 0
o 25
)
)
)
*312 (CptPort
uid 2796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2797,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,146625,10750,147375"
)
tg (CPTG
uid 2798,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2799,0
va (VaSet
isHidden 1
)
xt "1200,146500,9000,147500"
st "EMAC0PHYMDTRI"
ju 2
blo "9000,147300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYMDTRI"
t "std_ulogic"
preAdd 0
posAdd 0
o 26
)
)
)
*313 (CptPort
uid 2800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2801,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,137625,10750,138375"
)
tg (CPTG
uid 2802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2803,0
va (VaSet
isHidden 1
)
xt "-2000,137500,9000,138500"
st "EMAC0PHYMGTRXRESET"
ju 2
blo "9000,138300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYMGTRXRESET"
t "std_ulogic"
preAdd 0
posAdd 0
o 27
)
)
)
*314 (CptPort
uid 2804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2805,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,138625,10750,139375"
)
tg (CPTG
uid 2806,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2807,0
va (VaSet
isHidden 1
)
xt "-1800,138500,9000,139500"
st "EMAC0PHYMGTTXRESET"
ju 2
blo "9000,139300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYMGTTXRESET"
t "std_ulogic"
preAdd 0
posAdd 0
o 28
)
)
)
*315 (CptPort
uid 2808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2809,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,139625,10750,140375"
)
tg (CPTG
uid 2810,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2811,0
va (VaSet
isHidden 1
)
xt "-1900,139500,9000,140500"
st "EMAC0PHYPOWERDOWN"
ju 2
blo "9000,140300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYPOWERDOWN"
t "std_ulogic"
preAdd 0
posAdd 0
o 29
)
)
)
*316 (CptPort
uid 2812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2813,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,140625,10750,141375"
)
tg (CPTG
uid 2814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2815,0
va (VaSet
isHidden 1
)
xt "-3700,140500,9000,141500"
st "EMAC0PHYSYNCACQSTATUS"
ju 2
blo "9000,141300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYSYNCACQSTATUS"
t "std_ulogic"
preAdd 0
posAdd 0
o 30
)
)
)
*317 (CptPort
uid 2816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2817,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,141625,10750,142375"
)
tg (CPTG
uid 2818,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2819,0
va (VaSet
isHidden 1
)
xt "-4200,141500,9000,142500"
st "EMAC0PHYTXCHARDISPMODE"
ju 2
blo "9000,142300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYTXCHARDISPMODE"
t "std_ulogic"
preAdd 0
posAdd 0
o 31
)
)
)
*318 (CptPort
uid 2820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2821,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,142625,10750,143375"
)
tg (CPTG
uid 2822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2823,0
va (VaSet
isHidden 1
)
xt "-3400,142500,9000,143500"
st "EMAC0PHYTXCHARDISPVAL"
ju 2
blo "9000,143300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYTXCHARDISPVAL"
t "std_ulogic"
preAdd 0
posAdd 0
o 32
)
)
)
*319 (CptPort
uid 2824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2825,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,143625,10750,144375"
)
tg (CPTG
uid 2826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2827,0
va (VaSet
isHidden 1
)
xt "-1100,143500,9000,144500"
st "EMAC0PHYTXCHARISK"
ju 2
blo "9000,144300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYTXCHARISK"
t "std_ulogic"
preAdd 0
posAdd 0
o 33
)
)
)
*320 (CptPort
uid 2828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10000,184625,10750,185375"
)
tg (CPTG
uid 2830,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2831,0
va (VaSet
isHidden 1
)
xt "1000,184500,9000,185500"
st "EMAC0PHYTXCLK"
ju 2
blo "9000,185300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYTXCLK"
t "std_ulogic"
preAdd 0
posAdd 0
o 34
)
)
)
*321 (CptPort
uid 2832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2833,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,133625,10750,134375"
)
tg (CPTG
uid 2834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2835,0
va (VaSet
isHidden 1
)
xt "2100,133500,9000,134500"
st "EMAC0PHYTXD"
ju 2
blo "9000,134300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYTXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 35
)
)
)
*322 (CptPort
uid 2836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2837,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10000,185625,10750,186375"
)
tg (CPTG
uid 2838,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2839,0
va (VaSet
isHidden 1
)
xt "1500,185500,9000,186500"
st "EMAC0PHYTXEN"
ju 2
blo "9000,186300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYTXEN"
t "std_ulogic"
preAdd 0
posAdd 0
o 36
)
)
)
*323 (CptPort
uid 2840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2841,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10000,186625,10750,187375"
)
tg (CPTG
uid 2842,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2843,0
va (VaSet
isHidden 1
)
xt "1500,186500,9000,187500"
st "EMAC0PHYTXER"
ju 2
blo "9000,187300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0PHYTXER"
t "std_ulogic"
preAdd 0
posAdd 0
o 37
)
)
)
*324 (CptPort
uid 2844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2845,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,166625,10750,167375"
)
tg (CPTG
uid 2846,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2847,0
va (VaSet
isHidden 1
)
xt "-3200,166500,9000,167500"
st "EMAC1CLIENTANINTERRUPT"
ju 2
blo "9000,167300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTANINTERRUPT"
t "std_ulogic"
preAdd 0
posAdd 0
o 38
)
)
)
*325 (CptPort
uid 2848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2849,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,151625,10750,152375"
)
tg (CPTG
uid 2850,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2851,0
va (VaSet
isHidden 1
)
xt "-3400,151500,9000,152500"
st "EMAC1CLIENTRXBADFRAME"
ju 2
blo "9000,152300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXBADFRAME"
t "std_ulogic"
preAdd 0
posAdd 0
o 39
)
)
)
*326 (CptPort
uid 2852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2853,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,147625,10750,148375"
)
tg (CPTG
uid 2854,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2855,0
va (VaSet
isHidden 1
)
xt "-4800,147500,9000,148500"
st "EMAC1CLIENTRXCLIENTCLKOUT"
ju 2
blo "9000,148300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXCLIENTCLKOUT"
t "std_ulogic"
preAdd 0
posAdd 0
o 40
)
)
)
*327 (CptPort
uid 2856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2857,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,181625,10750,182375"
)
tg (CPTG
uid 2858,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2859,0
va (VaSet
isHidden 1
)
xt "800,181500,9000,182500"
st "EMAC1CLIENTRXD"
ju 2
blo "9000,182300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXD"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 41
)
)
)
*328 (CptPort
uid 2860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2861,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,148625,10750,149375"
)
tg (CPTG
uid 2862,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2863,0
va (VaSet
isHidden 1
)
xt "-900,148500,9000,149500"
st "EMAC1CLIENTRXDVLD"
ju 2
blo "9000,149300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXDVLD"
t "std_ulogic"
preAdd 0
posAdd 0
o 42
)
)
)
*329 (CptPort
uid 2864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2865,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,149625,10750,150375"
)
tg (CPTG
uid 2866,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2867,0
va (VaSet
isHidden 1
)
xt "-2900,149500,9000,150500"
st "EMAC1CLIENTRXDVLDMSW"
ju 2
blo "9000,150300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXDVLDMSW"
t "std_ulogic"
preAdd 0
posAdd 0
o 43
)
)
)
*330 (CptPort
uid 2868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2869,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,153625,10750,154375"
)
tg (CPTG
uid 2870,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2871,0
va (VaSet
isHidden 1
)
xt "-2100,153500,9000,154500"
st "EMAC1CLIENTRXDVREG6"
ju 2
blo "9000,154300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXDVREG6"
t "std_ulogic"
preAdd 0
posAdd 0
o 44
)
)
)
*331 (CptPort
uid 2872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2873,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,152625,10750,153375"
)
tg (CPTG
uid 2874,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2875,0
va (VaSet
isHidden 1
)
xt "-4000,152500,9000,153500"
st "EMAC1CLIENTRXFRAMEDROP"
ju 2
blo "9000,153300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXFRAMEDROP"
t "std_ulogic"
preAdd 0
posAdd 0
o 45
)
)
)
*332 (CptPort
uid 2876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2877,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,150625,10750,151375"
)
tg (CPTG
uid 2878,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2879,0
va (VaSet
isHidden 1
)
xt "-4000,150500,9000,151500"
st "EMAC1CLIENTRXGOODFRAME"
ju 2
blo "9000,151300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXGOODFRAME"
t "std_ulogic"
preAdd 0
posAdd 0
o 46
)
)
)
*333 (CptPort
uid 2880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2881,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,154625,10750,155375"
)
tg (CPTG
uid 2882,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2883,0
va (VaSet
isHidden 1
)
xt "-1200,154500,9000,155500"
st "EMAC1CLIENTRXSTATS"
ju 2
blo "9000,155300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 47
)
)
)
*334 (CptPort
uid 2884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2885,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,156625,10750,157375"
)
tg (CPTG
uid 2886,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2887,0
va (VaSet
isHidden 1
)
xt "-5100,156500,9000,157500"
st "EMAC1CLIENTRXSTATSBYTEVLD"
ju 2
blo "9000,157300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSBYTEVLD"
t "std_ulogic"
preAdd 0
posAdd 0
o 48
)
)
)
*335 (CptPort
uid 2888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2889,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,155625,10750,156375"
)
tg (CPTG
uid 2890,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2891,0
va (VaSet
isHidden 1
)
xt "-2900,155500,9000,156500"
st "EMAC1CLIENTRXSTATSVLD"
ju 2
blo "9000,156300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSVLD"
t "std_ulogic"
preAdd 0
posAdd 0
o 49
)
)
)
*336 (CptPort
uid 2892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2893,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,158625,10750,159375"
)
tg (CPTG
uid 2894,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2895,0
va (VaSet
isHidden 1
)
xt "-200,158500,9000,159500"
st "EMAC1CLIENTTXACK"
ju 2
blo "9000,159300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXACK"
t "std_ulogic"
preAdd 0
posAdd 0
o 50
)
)
)
*337 (CptPort
uid 2896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2897,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,157625,10750,158375"
)
tg (CPTG
uid 2898,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2899,0
va (VaSet
isHidden 1
)
xt "-4600,157500,9000,158500"
st "EMAC1CLIENTTXCLIENTCLKOUT"
ju 2
blo "9000,158300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXCLIENTCLKOUT"
t "std_ulogic"
preAdd 0
posAdd 0
o 51
)
)
)
*338 (CptPort
uid 2900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2901,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,159625,10750,160375"
)
tg (CPTG
uid 2902,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2903,0
va (VaSet
isHidden 1
)
xt "-2800,159500,9000,160500"
st "EMAC1CLIENTTXCOLLISION"
ju 2
blo "9000,160300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXCOLLISION"
t "std_ulogic"
preAdd 0
posAdd 0
o 52
)
)
)
*339 (CptPort
uid 2904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2905,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,164625,10750,165375"
)
tg (CPTG
uid 2906,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2907,0
va (VaSet
isHidden 1
)
xt "-4500,164500,9000,165500"
st "EMAC1CLIENTTXGMIIMIICLKOUT"
ju 2
blo "9000,165300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXGMIIMIICLKOUT"
t "std_ulogic"
preAdd 0
posAdd 0
o 53
)
)
)
*340 (CptPort
uid 2908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2909,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,160625,10750,161375"
)
tg (CPTG
uid 2910,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2911,0
va (VaSet
isHidden 1
)
xt "-3700,160500,9000,161500"
st "EMAC1CLIENTTXRETRANSMIT"
ju 2
blo "9000,161300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXRETRANSMIT"
t "std_ulogic"
preAdd 0
posAdd 0
o 54
)
)
)
*341 (CptPort
uid 2912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2913,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,161625,10750,162375"
)
tg (CPTG
uid 2914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2915,0
va (VaSet
isHidden 1
)
xt "-1000,161500,9000,162500"
st "EMAC1CLIENTTXSTATS"
ju 2
blo "9000,162300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATS"
t "std_ulogic"
preAdd 0
posAdd 0
o 55
)
)
)
*342 (CptPort
uid 2916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2917,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,163625,10750,164375"
)
tg (CPTG
uid 2918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2919,0
va (VaSet
isHidden 1
)
xt "-4900,163500,9000,164500"
st "EMAC1CLIENTTXSTATSBYTEVLD"
ju 2
blo "9000,164300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSBYTEVLD"
t "std_ulogic"
preAdd 0
posAdd 0
o 56
)
)
)
*343 (CptPort
uid 2920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2921,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,162625,10750,163375"
)
tg (CPTG
uid 2922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2923,0
va (VaSet
isHidden 1
)
xt "-2700,162500,9000,163500"
st "EMAC1CLIENTTXSTATSVLD"
ju 2
blo "9000,163300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSVLD"
t "std_ulogic"
preAdd 0
posAdd 0
o 57
)
)
)
*344 (CptPort
uid 2924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2925,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,167625,10750,168375"
)
tg (CPTG
uid 2926,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2927,0
va (VaSet
isHidden 1
)
xt "-3200,167500,9000,168500"
st "EMAC1PHYENCOMMAALIGN"
ju 2
blo "9000,168300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYENCOMMAALIGN"
t "std_ulogic"
preAdd 0
posAdd 0
o 58
)
)
)
*345 (CptPort
uid 2928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2929,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,168625,10750,169375"
)
tg (CPTG
uid 2930,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2931,0
va (VaSet
isHidden 1
)
xt "-2900,168500,9000,169500"
st "EMAC1PHYLOOPBACKMSB"
ju 2
blo "9000,169300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYLOOPBACKMSB"
t "std_ulogic"
preAdd 0
posAdd 0
o 59
)
)
)
*346 (CptPort
uid 2932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2933,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,176625,10750,177375"
)
tg (CPTG
uid 2934,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2935,0
va (VaSet
isHidden 1
)
xt "-300,176500,9000,177500"
st "EMAC1PHYMCLKOUT"
ju 2
blo "9000,177300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYMCLKOUT"
t "std_ulogic"
preAdd 0
posAdd 0
o 60
)
)
)
*347 (CptPort
uid 2936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2937,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,177625,10750,178375"
)
tg (CPTG
uid 2938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2939,0
va (VaSet
isHidden 1
)
xt "800,177500,9000,178500"
st "EMAC1PHYMDOUT"
ju 2
blo "9000,178300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYMDOUT"
t "std_ulogic"
preAdd 0
posAdd 0
o 61
)
)
)
*348 (CptPort
uid 2940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2941,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,178625,10750,179375"
)
tg (CPTG
uid 2942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2943,0
va (VaSet
isHidden 1
)
xt "1200,178500,9000,179500"
st "EMAC1PHYMDTRI"
ju 2
blo "9000,179300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYMDTRI"
t "std_ulogic"
preAdd 0
posAdd 0
o 62
)
)
)
*349 (CptPort
uid 2944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2945,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,169625,10750,170375"
)
tg (CPTG
uid 2946,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2947,0
va (VaSet
isHidden 1
)
xt "-2000,169500,9000,170500"
st "EMAC1PHYMGTRXRESET"
ju 2
blo "9000,170300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYMGTRXRESET"
t "std_ulogic"
preAdd 0
posAdd 0
o 63
)
)
)
*350 (CptPort
uid 2948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2949,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,170625,10750,171375"
)
tg (CPTG
uid 2950,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2951,0
va (VaSet
isHidden 1
)
xt "-1800,170500,9000,171500"
st "EMAC1PHYMGTTXRESET"
ju 2
blo "9000,171300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYMGTTXRESET"
t "std_ulogic"
preAdd 0
posAdd 0
o 64
)
)
)
*351 (CptPort
uid 2952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2953,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,171625,10750,172375"
)
tg (CPTG
uid 2954,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2955,0
va (VaSet
isHidden 1
)
xt "-1900,171500,9000,172500"
st "EMAC1PHYPOWERDOWN"
ju 2
blo "9000,172300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYPOWERDOWN"
t "std_ulogic"
preAdd 0
posAdd 0
o 65
)
)
)
*352 (CptPort
uid 2956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2957,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,172625,10750,173375"
)
tg (CPTG
uid 2958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2959,0
va (VaSet
isHidden 1
)
xt "-3700,172500,9000,173500"
st "EMAC1PHYSYNCACQSTATUS"
ju 2
blo "9000,173300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYSYNCACQSTATUS"
t "std_ulogic"
preAdd 0
posAdd 0
o 66
)
)
)
*353 (CptPort
uid 2960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2961,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,173625,10750,174375"
)
tg (CPTG
uid 2962,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2963,0
va (VaSet
isHidden 1
)
xt "-4200,173500,9000,174500"
st "EMAC1PHYTXCHARDISPMODE"
ju 2
blo "9000,174300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYTXCHARDISPMODE"
t "std_ulogic"
preAdd 0
posAdd 0
o 67
)
)
)
*354 (CptPort
uid 2964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2965,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,174625,10750,175375"
)
tg (CPTG
uid 2966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2967,0
va (VaSet
isHidden 1
)
xt "-3400,174500,9000,175500"
st "EMAC1PHYTXCHARDISPVAL"
ju 2
blo "9000,175300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYTXCHARDISPVAL"
t "std_ulogic"
preAdd 0
posAdd 0
o 68
)
)
)
*355 (CptPort
uid 2968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2969,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,175625,10750,176375"
)
tg (CPTG
uid 2970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2971,0
va (VaSet
isHidden 1
)
xt "-1100,175500,9000,176500"
st "EMAC1PHYTXCHARISK"
ju 2
blo "9000,176300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYTXCHARISK"
t "std_ulogic"
preAdd 0
posAdd 0
o 69
)
)
)
*356 (CptPort
uid 2972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10000,187625,10750,188375"
)
tg (CPTG
uid 2974,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2975,0
va (VaSet
isHidden 1
)
xt "1000,187500,9000,188500"
st "EMAC1PHYTXCLK"
ju 2
blo "9000,188300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYTXCLK"
t "std_ulogic"
preAdd 0
posAdd 0
o 70
)
)
)
*357 (CptPort
uid 2976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2977,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,165625,10750,166375"
)
tg (CPTG
uid 2978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2979,0
va (VaSet
isHidden 1
)
xt "2100,165500,9000,166500"
st "EMAC1PHYTXD"
ju 2
blo "9000,166300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYTXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 71
)
)
)
*358 (CptPort
uid 2980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2981,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10000,188625,10750,189375"
)
tg (CPTG
uid 2982,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2983,0
va (VaSet
isHidden 1
)
xt "1500,188500,9000,189500"
st "EMAC1PHYTXEN"
ju 2
blo "9000,189300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYTXEN"
t "std_ulogic"
preAdd 0
posAdd 0
o 72
)
)
)
*359 (CptPort
uid 2984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2985,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10000,189625,10750,190375"
)
tg (CPTG
uid 2986,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2987,0
va (VaSet
isHidden 1
)
xt "1500,189500,9000,190500"
st "EMAC1PHYTXER"
ju 2
blo "9000,190300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1PHYTXER"
t "std_ulogic"
preAdd 0
posAdd 0
o 73
)
)
)
*360 (CptPort
uid 2988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10000,190625,10750,191375"
)
tg (CPTG
uid 2990,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2991,0
va (VaSet
isHidden 1
)
xt "2400,190500,9000,191500"
st "EMACDCRACK"
ju 2
blo "9000,191300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMACDCRACK"
t "std_ulogic"
preAdd 0
posAdd 0
o 74
)
)
)
*361 (CptPort
uid 2992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2993,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10000,191625,10750,192375"
)
tg (CPTG
uid 2994,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2995,0
va (VaSet
isHidden 1
)
xt "1800,191500,9000,192500"
st "EMACDCRDBUS"
ju 2
blo "9000,192300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMACDCRDBUS"
t "std_logic_vector"
b "(0 to 31)"
preAdd 0
posAdd 0
o 75
)
)
)
*362 (CptPort
uid 2996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2997,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,179625,10750,180375"
)
tg (CPTG
uid 2998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2999,0
va (VaSet
isHidden 1
)
xt "2700,179500,9000,180500"
st "HOSTMIIMRDY"
ju 2
blo "9000,180300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTMIIMRDY"
t "std_ulogic"
preAdd 0
posAdd 0
o 76
)
)
)
*363 (CptPort
uid 3000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3001,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "10000,180625,10750,181375"
)
tg (CPTG
uid 3002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3003,0
va (VaSet
isHidden 1
)
xt "2900,180500,9000,181500"
st "HOSTRDDATA"
ju 2
blo "9000,181300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 77
)
)
)
*364 (CptPort
uid 3004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3005,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,126625,7000,127375"
)
tg (CPTG
uid 3006,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3007,0
va (VaSet
isHidden 1
)
xt "8000,126500,19800,127500"
st "CLIENTEMAC0DCMLOCKED"
blo "8000,127300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0DCMLOCKED"
t "std_ulogic"
preAdd 0
posAdd 0
o 78
)
)
)
*365 (CptPort
uid 3008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3009,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,122625,7000,123375"
)
tg (CPTG
uid 3010,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3011,0
va (VaSet
isHidden 1
)
xt "8000,122500,19200,123500"
st "CLIENTEMAC0PAUSEREQ"
blo "8000,123300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_ulogic"
preAdd 0
posAdd 0
o 79
)
)
)
*366 (CptPort
uid 3012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3013,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,123625,7000,124375"
)
tg (CPTG
uid 3014,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3015,0
va (VaSet
isHidden 1
)
xt "8000,123500,19100,124500"
st "CLIENTEMAC0PAUSEVAL"
blo "8000,124300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 80
)
)
)
*367 (CptPort
uid 3016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3017,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,115625,7000,116375"
)
tg (CPTG
uid 3018,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3019,0
va (VaSet
isHidden 1
)
xt "8000,115500,21000,116500"
st "CLIENTEMAC0RXCLIENTCLKIN"
blo "8000,116300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0RXCLIENTCLKIN"
t "std_ulogic"
preAdd 0
posAdd 0
o 81
)
)
)
*368 (CptPort
uid 3020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3021,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,116625,7000,117375"
)
tg (CPTG
uid 3022,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3023,0
va (VaSet
isHidden 1
)
xt "8000,116500,20800,117500"
st "CLIENTEMAC0TXCLIENTCLKIN"
blo "8000,117300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXCLIENTCLKIN"
t "std_ulogic"
preAdd 0
posAdd 0
o 82
)
)
)
*369 (CptPort
uid 3024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3025,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,181625,7000,182375"
)
tg (CPTG
uid 3026,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3027,0
va (VaSet
isHidden 1
)
xt "8000,181500,16000,182500"
st "CLIENTEMAC0TXD"
blo "8000,182300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXD"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 83
)
)
)
*370 (CptPort
uid 3028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3029,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,117625,7000,118375"
)
tg (CPTG
uid 3030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3031,0
va (VaSet
isHidden 1
)
xt "8000,117500,17700,118500"
st "CLIENTEMAC0TXDVLD"
blo "8000,118300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXDVLD"
t "std_ulogic"
preAdd 0
posAdd 0
o 84
)
)
)
*371 (CptPort
uid 3032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3033,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,118625,7000,119375"
)
tg (CPTG
uid 3034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3035,0
va (VaSet
isHidden 1
)
xt "8000,118500,19700,119500"
st "CLIENTEMAC0TXDVLDMSW"
blo "8000,119300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXDVLDMSW"
t "std_ulogic"
preAdd 0
posAdd 0
o 85
)
)
)
*372 (CptPort
uid 3036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3037,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,119625,7000,120375"
)
tg (CPTG
uid 3038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3039,0
va (VaSet
isHidden 1
)
xt "8000,119500,19900,120500"
st "CLIENTEMAC0TXFIRSTBYTE"
blo "8000,120300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXFIRSTBYTE"
t "std_ulogic"
preAdd 0
posAdd 0
o 86
)
)
)
*373 (CptPort
uid 3040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3041,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,124625,7000,125375"
)
tg (CPTG
uid 3042,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3043,0
va (VaSet
isHidden 1
)
xt "8000,124500,20700,125500"
st "CLIENTEMAC0TXGMIIMIICLKIN"
blo "8000,125300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXGMIIMIICLKIN"
t "std_ulogic"
preAdd 0
posAdd 0
o 87
)
)
)
*374 (CptPort
uid 3044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3045,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,121625,7000,122375"
)
tg (CPTG
uid 3046,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3047,0
va (VaSet
isHidden 1
)
xt "8000,121500,19600,122500"
st "CLIENTEMAC0TXIFGDELAY"
blo "8000,122300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 88
)
)
)
*375 (CptPort
uid 3048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3049,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,120625,7000,121375"
)
tg (CPTG
uid 3050,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3051,0
va (VaSet
isHidden 1
)
xt "8000,120500,20200,121500"
st "CLIENTEMAC0TXUNDERRUN"
blo "8000,121300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXUNDERRUN"
t "std_ulogic"
preAdd 0
posAdd 0
o 89
)
)
)
*376 (CptPort
uid 3052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3053,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,155625,7000,156375"
)
tg (CPTG
uid 3054,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3055,0
va (VaSet
isHidden 1
)
xt "8000,155500,19800,156500"
st "CLIENTEMAC1DCMLOCKED"
blo "8000,156300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1DCMLOCKED"
t "std_ulogic"
preAdd 0
posAdd 0
o 90
)
)
)
*377 (CptPort
uid 3056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3057,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,151625,7000,152375"
)
tg (CPTG
uid 3058,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3059,0
va (VaSet
isHidden 1
)
xt "8000,151500,19200,152500"
st "CLIENTEMAC1PAUSEREQ"
blo "8000,152300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEREQ"
t "std_ulogic"
preAdd 0
posAdd 0
o 91
)
)
)
*378 (CptPort
uid 3060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3061,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,152625,7000,153375"
)
tg (CPTG
uid 3062,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3063,0
va (VaSet
isHidden 1
)
xt "8000,152500,19100,153500"
st "CLIENTEMAC1PAUSEVAL"
blo "8000,153300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 92
)
)
)
*379 (CptPort
uid 3064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3065,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,144625,7000,145375"
)
tg (CPTG
uid 3066,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3067,0
va (VaSet
isHidden 1
)
xt "8000,144500,21000,145500"
st "CLIENTEMAC1RXCLIENTCLKIN"
blo "8000,145300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1RXCLIENTCLKIN"
t "std_ulogic"
preAdd 0
posAdd 0
o 93
)
)
)
*380 (CptPort
uid 3068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3069,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,145625,7000,146375"
)
tg (CPTG
uid 3070,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3071,0
va (VaSet
isHidden 1
)
xt "8000,145500,20800,146500"
st "CLIENTEMAC1TXCLIENTCLKIN"
blo "8000,146300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXCLIENTCLKIN"
t "std_ulogic"
preAdd 0
posAdd 0
o 94
)
)
)
*381 (CptPort
uid 3072,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3073,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,184625,7000,185375"
)
tg (CPTG
uid 3074,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3075,0
va (VaSet
isHidden 1
)
xt "8000,184500,16000,185500"
st "CLIENTEMAC1TXD"
blo "8000,185300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXD"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 95
)
)
)
*382 (CptPort
uid 3076,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3077,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,146625,7000,147375"
)
tg (CPTG
uid 3078,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3079,0
va (VaSet
isHidden 1
)
xt "8000,146500,17700,147500"
st "CLIENTEMAC1TXDVLD"
blo "8000,147300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXDVLD"
t "std_ulogic"
preAdd 0
posAdd 0
o 96
)
)
)
*383 (CptPort
uid 3080,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3081,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,147625,7000,148375"
)
tg (CPTG
uid 3082,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3083,0
va (VaSet
isHidden 1
)
xt "8000,147500,19700,148500"
st "CLIENTEMAC1TXDVLDMSW"
blo "8000,148300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXDVLDMSW"
t "std_ulogic"
preAdd 0
posAdd 0
o 97
)
)
)
*384 (CptPort
uid 3084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3085,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,148625,7000,149375"
)
tg (CPTG
uid 3086,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3087,0
va (VaSet
isHidden 1
)
xt "8000,148500,19900,149500"
st "CLIENTEMAC1TXFIRSTBYTE"
blo "8000,149300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXFIRSTBYTE"
t "std_ulogic"
preAdd 0
posAdd 0
o 98
)
)
)
*385 (CptPort
uid 3088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3089,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,153625,7000,154375"
)
tg (CPTG
uid 3090,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3091,0
va (VaSet
isHidden 1
)
xt "8000,153500,20700,154500"
st "CLIENTEMAC1TXGMIIMIICLKIN"
blo "8000,154300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXGMIIMIICLKIN"
t "std_ulogic"
preAdd 0
posAdd 0
o 99
)
)
)
*386 (CptPort
uid 3092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3093,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,150625,7000,151375"
)
tg (CPTG
uid 3094,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3095,0
va (VaSet
isHidden 1
)
xt "8000,150500,19600,151500"
st "CLIENTEMAC1TXIFGDELAY"
blo "8000,151300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 100
)
)
)
*387 (CptPort
uid 3096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3097,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,149625,7000,150375"
)
tg (CPTG
uid 3098,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3099,0
va (VaSet
isHidden 1
)
xt "8000,149500,20200,150500"
st "CLIENTEMAC1TXUNDERRUN"
blo "8000,150300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXUNDERRUN"
t "std_ulogic"
preAdd 0
posAdd 0
o 101
)
)
)
*388 (CptPort
uid 3100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3101,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,187625,7000,188375"
)
tg (CPTG
uid 3102,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3103,0
va (VaSet
isHidden 1
)
xt "8000,187500,15200,188500"
st "DCREMACABUS"
blo "8000,188300"
)
)
thePort (LogicalPort
decl (Decl
n "DCREMACABUS"
t "std_logic_vector"
b "(8 to 9)"
preAdd 0
posAdd 0
o 102
)
)
)
*389 (CptPort
uid 3104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3105,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,189625,7000,190375"
)
tg (CPTG
uid 3106,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3107,0
va (VaSet
isHidden 1
)
xt "8000,189500,14500,190500"
st "DCREMACCLK"
blo "8000,190300"
)
)
thePort (LogicalPort
decl (Decl
n "DCREMACCLK"
t "std_ulogic"
preAdd 0
posAdd 0
o 103
)
)
)
*390 (CptPort
uid 3108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3109,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,188625,7000,189375"
)
tg (CPTG
uid 3110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3111,0
va (VaSet
isHidden 1
)
xt "8000,188500,15200,189500"
st "DCREMACDBUS"
blo "8000,189300"
)
)
thePort (LogicalPort
decl (Decl
n "DCREMACDBUS"
t "std_logic_vector"
b "(0 to 31)"
preAdd 0
posAdd 0
o 104
)
)
)
*391 (CptPort
uid 3112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,190625,7000,191375"
)
tg (CPTG
uid 3114,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3115,0
va (VaSet
isHidden 1
)
xt "8000,190500,16300,191500"
st "DCREMACENABLE"
blo "8000,191300"
)
)
thePort (LogicalPort
decl (Decl
n "DCREMACENABLE"
t "std_ulogic"
preAdd 0
posAdd 0
o 105
)
)
)
*392 (CptPort
uid 3116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,191625,7000,192375"
)
tg (CPTG
uid 3118,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3119,0
va (VaSet
isHidden 1
)
xt "8000,191500,15200,192500"
st "DCREMACREAD"
blo "8000,192300"
)
)
thePort (LogicalPort
decl (Decl
n "DCREMACREAD"
t "std_ulogic"
preAdd 0
posAdd 0
o 106
)
)
)
*393 (CptPort
uid 3120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,192625,7000,193375"
)
tg (CPTG
uid 3122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3123,0
va (VaSet
isHidden 1
)
xt "8000,192500,15300,193500"
st "DCREMACWRITE"
blo "8000,193300"
)
)
thePort (LogicalPort
decl (Decl
n "DCREMACWRITE"
t "std_ulogic"
preAdd 0
posAdd 0
o 107
)
)
)
*394 (CptPort
uid 3124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3125,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,176625,7000,177375"
)
tg (CPTG
uid 3126,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3127,0
va (VaSet
isHidden 1
)
xt "8000,176500,12600,177500"
st "HOSTADDR"
blo "8000,177300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
preAdd 0
posAdd 0
o 108
)
)
)
*395 (CptPort
uid 3128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3129,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,179625,7000,180375"
)
tg (CPTG
uid 3130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3131,0
va (VaSet
isHidden 1
)
xt "8000,179500,11900,180500"
st "HOSTCLK"
blo "8000,180300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTCLK"
t "std_ulogic"
preAdd 0
posAdd 0
o 109
)
)
)
*396 (CptPort
uid 3132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3133,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,178625,7000,179375"
)
tg (CPTG
uid 3134,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3135,0
va (VaSet
isHidden 1
)
xt "8000,178500,15400,179500"
st "HOSTEMAC1SEL"
blo "8000,179300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTEMAC1SEL"
t "std_ulogic"
preAdd 0
posAdd 0
o 110
)
)
)
*397 (CptPort
uid 3136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3137,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,175625,7000,176375"
)
tg (CPTG
uid 3138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3139,0
va (VaSet
isHidden 1
)
xt "8000,175500,14200,176500"
st "HOSTMIIMSEL"
blo "8000,176300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTMIIMSEL"
t "std_ulogic"
preAdd 0
posAdd 0
o 111
)
)
)
*398 (CptPort
uid 3140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3141,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,173625,7000,174375"
)
tg (CPTG
uid 3142,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3143,0
va (VaSet
isHidden 1
)
xt "8000,173500,14300,174500"
st "HOSTOPCODE"
blo "8000,174300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 112
)
)
)
*399 (CptPort
uid 3144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3145,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,174625,7000,175375"
)
tg (CPTG
uid 3146,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3147,0
va (VaSet
isHidden 1
)
xt "8000,174500,12000,175500"
st "HOSTREQ"
blo "8000,175300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTREQ"
t "std_ulogic"
preAdd 0
posAdd 0
o 113
)
)
)
*400 (CptPort
uid 3148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3149,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,177625,7000,178375"
)
tg (CPTG
uid 3150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3151,0
va (VaSet
isHidden 1
)
xt "8000,177500,14200,178500"
st "HOSTWRDATA"
blo "8000,178300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 114
)
)
)
*401 (CptPort
uid 3152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3153,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,142625,7000,143375"
)
tg (CPTG
uid 3154,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3155,0
va (VaSet
isHidden 1
)
xt "8000,142500,15000,143500"
st "PHYEMAC0COL"
blo "8000,143300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0COL"
t "std_ulogic"
preAdd 0
posAdd 0
o 115
)
)
)
*402 (CptPort
uid 3156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,193625,7000,194375"
)
tg (CPTG
uid 3158,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3159,0
va (VaSet
isHidden 1
)
xt "8000,193500,15100,194500"
st "PHYEMAC0CRS"
blo "8000,194300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0CRS"
t "std_ulogic"
preAdd 0
posAdd 0
o 116
)
)
)
*403 (CptPort
uid 3160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3161,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,204625,7000,205375"
)
tg (CPTG
uid 3162,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3163,0
va (VaSet
isHidden 1
)
xt "8000,204500,16600,205500"
st "PHYEMAC0GTXCLK"
blo "8000,205300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0GTXCLK"
t "std_ulogic"
preAdd 0
posAdd 0
o 117
)
)
)
*404 (CptPort
uid 3164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,194625,7000,195375"
)
tg (CPTG
uid 3166,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3167,0
va (VaSet
isHidden 1
)
xt "8000,194500,16500,195500"
st "PHYEMAC0MCLKIN"
blo "8000,195300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0MCLKIN"
t "std_ulogic"
preAdd 0
posAdd 0
o 118
)
)
)
*405 (CptPort
uid 3168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3169,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,143625,7000,144375"
)
tg (CPTG
uid 3170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3171,0
va (VaSet
isHidden 1
)
xt "8000,143500,15400,144500"
st "PHYEMAC0MDIN"
blo "8000,144300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0MDIN"
t "std_ulogic"
preAdd 0
posAdd 0
o 119
)
)
)
*406 (CptPort
uid 3172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,195625,7000,196375"
)
tg (CPTG
uid 3174,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3175,0
va (VaSet
isHidden 1
)
xt "8000,195500,17100,196500"
st "PHYEMAC0MIITXCLK"
blo "8000,196300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0MIITXCLK"
t "std_ulogic"
preAdd 0
posAdd 0
o 120
)
)
)
*407 (CptPort
uid 3176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3177,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,128625,7000,129375"
)
tg (CPTG
uid 3178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3179,0
va (VaSet
isHidden 1
)
xt "8000,128500,16300,129500"
st "PHYEMAC0PHYAD"
blo "8000,129300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0PHYAD"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 121
)
)
)
*408 (CptPort
uid 3180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3181,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,131625,7000,132375"
)
tg (CPTG
uid 3182,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3183,0
va (VaSet
isHidden 1
)
xt "8000,131500,18000,132500"
st "PHYEMAC0RXBUFERR"
blo "8000,132300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXBUFERR"
t "std_ulogic"
preAdd 0
posAdd 0
o 122
)
)
)
*409 (CptPort
uid 3184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3185,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,130625,7000,131375"
)
tg (CPTG
uid 3186,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3187,0
va (VaSet
isHidden 1
)
xt "8000,130500,19400,131500"
st "PHYEMAC0RXBUFSTATUS"
blo "8000,131300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXBUFSTATUS"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 123
)
)
)
*410 (CptPort
uid 3188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3189,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,132625,7000,133375"
)
tg (CPTG
uid 3190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3191,0
va (VaSet
isHidden 1
)
xt "8000,132500,20900,133500"
st "PHYEMAC0RXCHARISCOMMA"
blo "8000,133300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXCHARISCOMMA"
t "std_ulogic"
preAdd 0
posAdd 0
o 124
)
)
)
*411 (CptPort
uid 3192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3193,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,133625,7000,134375"
)
tg (CPTG
uid 3194,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3195,0
va (VaSet
isHidden 1
)
xt "8000,133500,18300,134500"
st "PHYEMAC0RXCHARISK"
blo "8000,134300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXCHARISK"
t "std_ulogic"
preAdd 0
posAdd 0
o 125
)
)
)
*412 (CptPort
uid 3196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3197,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,134625,7000,135375"
)
tg (CPTG
uid 3198,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3199,0
va (VaSet
isHidden 1
)
xt "8000,134500,20700,135500"
st "PHYEMAC0RXCHECKINGCRC"
blo "8000,135300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXCHECKINGCRC"
t "std_ulogic"
preAdd 0
posAdd 0
o 126
)
)
)
*413 (CptPort
uid 3200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3201,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,201625,7000,202375"
)
tg (CPTG
uid 3202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3203,0
va (VaSet
isHidden 1
)
xt "8000,201500,16200,202500"
st "PHYEMAC0RXCLK"
blo "8000,202300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXCLK"
t "std_ulogic"
preAdd 0
posAdd 0
o 127
)
)
)
*414 (CptPort
uid 3204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3205,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,129625,7000,130375"
)
tg (CPTG
uid 3206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3207,0
va (VaSet
isHidden 1
)
xt "8000,129500,19600,130500"
st "PHYEMAC0RXCLKCORCNT"
blo "8000,130300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXCLKCORCNT"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 128
)
)
)
*415 (CptPort
uid 3208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3209,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,135625,7000,136375"
)
tg (CPTG
uid 3210,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3211,0
va (VaSet
isHidden 1
)
xt "8000,135500,19300,136500"
st "PHYEMAC0RXCOMMADET"
blo "8000,136300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXCOMMADET"
t "std_ulogic"
preAdd 0
posAdd 0
o 129
)
)
)
*416 (CptPort
uid 3212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3213,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,125625,7000,126375"
)
tg (CPTG
uid 3214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3215,0
va (VaSet
isHidden 1
)
xt "8000,125500,15100,126500"
st "PHYEMAC0RXD"
blo "8000,126300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 130
)
)
)
*417 (CptPort
uid 3216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3217,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,136625,7000,137375"
)
tg (CPTG
uid 3218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3219,0
va (VaSet
isHidden 1
)
xt "8000,136500,18300,137500"
st "PHYEMAC0RXDISPERR"
blo "8000,137300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXDISPERR"
t "std_ulogic"
preAdd 0
posAdd 0
o 131
)
)
)
*418 (CptPort
uid 3220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3221,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,139625,7000,140375"
)
tg (CPTG
uid 3222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3223,0
va (VaSet
isHidden 1
)
xt "8000,139500,15700,140500"
st "PHYEMAC0RXDV"
blo "8000,140300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXDV"
t "std_ulogic"
preAdd 0
posAdd 0
o 132
)
)
)
*419 (CptPort
uid 3224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,196625,7000,197375"
)
tg (CPTG
uid 3226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3227,0
va (VaSet
isHidden 1
)
xt "8000,196500,15700,197500"
st "PHYEMAC0RXER"
blo "8000,197300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXER"
t "std_ulogic"
preAdd 0
posAdd 0
o 133
)
)
)
*420 (CptPort
uid 3228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3229,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,137625,7000,138375"
)
tg (CPTG
uid 3230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3231,0
va (VaSet
isHidden 1
)
xt "8000,137500,20300,138500"
st "PHYEMAC0RXLOSSOFSYNC"
blo "8000,138300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXLOSSOFSYNC"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 134
)
)
)
*421 (CptPort
uid 3232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3233,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,138625,7000,139375"
)
tg (CPTG
uid 3234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3235,0
va (VaSet
isHidden 1
)
xt "8000,138500,19600,139500"
st "PHYEMAC0RXNOTINTABLE"
blo "8000,139300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXNOTINTABLE"
t "std_ulogic"
preAdd 0
posAdd 0
o 135
)
)
)
*422 (CptPort
uid 3236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3237,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,140625,7000,141375"
)
tg (CPTG
uid 3238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3239,0
va (VaSet
isHidden 1
)
xt "8000,140500,18300,141500"
st "PHYEMAC0RXRUNDISP"
blo "8000,141300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0RXRUNDISP"
t "std_ulogic"
preAdd 0
posAdd 0
o 136
)
)
)
*423 (CptPort
uid 3240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3241,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,127625,7000,128375"
)
tg (CPTG
uid 3242,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3243,0
va (VaSet
isHidden 1
)
xt "8000,127500,18000,128500"
st "PHYEMAC0SIGNALDET"
blo "8000,128300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0SIGNALDET"
t "std_ulogic"
preAdd 0
posAdd 0
o 137
)
)
)
*424 (CptPort
uid 3244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3245,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,141625,7000,142375"
)
tg (CPTG
uid 3246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3247,0
va (VaSet
isHidden 1
)
xt "8000,141500,17800,142500"
st "PHYEMAC0TXBUFERR"
blo "8000,142300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC0TXBUFERR"
t "std_ulogic"
preAdd 0
posAdd 0
o 138
)
)
)
*425 (CptPort
uid 3248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3249,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,171625,7000,172375"
)
tg (CPTG
uid 3250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3251,0
va (VaSet
isHidden 1
)
xt "8000,171500,15000,172500"
st "PHYEMAC1COL"
blo "8000,172300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1COL"
t "std_ulogic"
preAdd 0
posAdd 0
o 139
)
)
)
*426 (CptPort
uid 3252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,197625,7000,198375"
)
tg (CPTG
uid 3254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3255,0
va (VaSet
isHidden 1
)
xt "8000,197500,15100,198500"
st "PHYEMAC1CRS"
blo "8000,198300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1CRS"
t "std_ulogic"
preAdd 0
posAdd 0
o 140
)
)
)
*427 (CptPort
uid 3256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3257,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,203625,7000,204375"
)
tg (CPTG
uid 3258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3259,0
va (VaSet
isHidden 1
)
xt "8000,203500,16600,204500"
st "PHYEMAC1GTXCLK"
blo "8000,204300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1GTXCLK"
t "std_ulogic"
preAdd 0
posAdd 0
o 141
)
)
)
*428 (CptPort
uid 3260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,198625,7000,199375"
)
tg (CPTG
uid 3262,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3263,0
va (VaSet
isHidden 1
)
xt "8000,198500,16500,199500"
st "PHYEMAC1MCLKIN"
blo "8000,199300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1MCLKIN"
t "std_ulogic"
preAdd 0
posAdd 0
o 142
)
)
)
*429 (CptPort
uid 3264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3265,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,172625,7000,173375"
)
tg (CPTG
uid 3266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3267,0
va (VaSet
isHidden 1
)
xt "8000,172500,15400,173500"
st "PHYEMAC1MDIN"
blo "8000,173300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1MDIN"
t "std_ulogic"
preAdd 0
posAdd 0
o 143
)
)
)
*430 (CptPort
uid 3268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,199625,7000,200375"
)
tg (CPTG
uid 3270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3271,0
va (VaSet
isHidden 1
)
xt "8000,199500,17100,200500"
st "PHYEMAC1MIITXCLK"
blo "8000,200300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1MIITXCLK"
t "std_ulogic"
preAdd 0
posAdd 0
o 144
)
)
)
*431 (CptPort
uid 3272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3273,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,157625,7000,158375"
)
tg (CPTG
uid 3274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3275,0
va (VaSet
isHidden 1
)
xt "8000,157500,16300,158500"
st "PHYEMAC1PHYAD"
blo "8000,158300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1PHYAD"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 145
)
)
)
*432 (CptPort
uid 3276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3277,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,160625,7000,161375"
)
tg (CPTG
uid 3278,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3279,0
va (VaSet
isHidden 1
)
xt "8000,160500,18000,161500"
st "PHYEMAC1RXBUFERR"
blo "8000,161300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXBUFERR"
t "std_ulogic"
preAdd 0
posAdd 0
o 146
)
)
)
*433 (CptPort
uid 3280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3281,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,159625,7000,160375"
)
tg (CPTG
uid 3282,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3283,0
va (VaSet
isHidden 1
)
xt "8000,159500,19400,160500"
st "PHYEMAC1RXBUFSTATUS"
blo "8000,160300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXBUFSTATUS"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 147
)
)
)
*434 (CptPort
uid 3284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3285,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,161625,7000,162375"
)
tg (CPTG
uid 3286,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3287,0
va (VaSet
isHidden 1
)
xt "8000,161500,20900,162500"
st "PHYEMAC1RXCHARISCOMMA"
blo "8000,162300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXCHARISCOMMA"
t "std_ulogic"
preAdd 0
posAdd 0
o 148
)
)
)
*435 (CptPort
uid 3288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3289,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,162625,7000,163375"
)
tg (CPTG
uid 3290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3291,0
va (VaSet
isHidden 1
)
xt "8000,162500,18300,163500"
st "PHYEMAC1RXCHARISK"
blo "8000,163300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXCHARISK"
t "std_ulogic"
preAdd 0
posAdd 0
o 149
)
)
)
*436 (CptPort
uid 3292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3293,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,163625,7000,164375"
)
tg (CPTG
uid 3294,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3295,0
va (VaSet
isHidden 1
)
xt "8000,163500,20700,164500"
st "PHYEMAC1RXCHECKINGCRC"
blo "8000,164300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXCHECKINGCRC"
t "std_ulogic"
preAdd 0
posAdd 0
o 150
)
)
)
*437 (CptPort
uid 3296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3297,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,202625,7000,203375"
)
tg (CPTG
uid 3298,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3299,0
va (VaSet
isHidden 1
)
xt "8000,202500,16200,203500"
st "PHYEMAC1RXCLK"
blo "8000,203300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXCLK"
t "std_ulogic"
preAdd 0
posAdd 0
o 151
)
)
)
*438 (CptPort
uid 3300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3301,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,158625,7000,159375"
)
tg (CPTG
uid 3302,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3303,0
va (VaSet
isHidden 1
)
xt "8000,158500,19600,159500"
st "PHYEMAC1RXCLKCORCNT"
blo "8000,159300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXCLKCORCNT"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 152
)
)
)
*439 (CptPort
uid 3304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3305,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,164625,7000,165375"
)
tg (CPTG
uid 3306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3307,0
va (VaSet
isHidden 1
)
xt "8000,164500,19300,165500"
st "PHYEMAC1RXCOMMADET"
blo "8000,165300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXCOMMADET"
t "std_ulogic"
preAdd 0
posAdd 0
o 153
)
)
)
*440 (CptPort
uid 3308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3309,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,154625,7000,155375"
)
tg (CPTG
uid 3310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3311,0
va (VaSet
isHidden 1
)
xt "8000,154500,15100,155500"
st "PHYEMAC1RXD"
blo "8000,155300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 154
)
)
)
*441 (CptPort
uid 3312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3313,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,165625,7000,166375"
)
tg (CPTG
uid 3314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3315,0
va (VaSet
isHidden 1
)
xt "8000,165500,18300,166500"
st "PHYEMAC1RXDISPERR"
blo "8000,166300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXDISPERR"
t "std_ulogic"
preAdd 0
posAdd 0
o 155
)
)
)
*442 (CptPort
uid 3316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3317,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,168625,7000,169375"
)
tg (CPTG
uid 3318,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3319,0
va (VaSet
isHidden 1
)
xt "8000,168500,15700,169500"
st "PHYEMAC1RXDV"
blo "8000,169300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXDV"
t "std_ulogic"
preAdd 0
posAdd 0
o 156
)
)
)
*443 (CptPort
uid 3320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,200625,7000,201375"
)
tg (CPTG
uid 3322,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3323,0
va (VaSet
isHidden 1
)
xt "8000,200500,15700,201500"
st "PHYEMAC1RXER"
blo "8000,201300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXER"
t "std_ulogic"
preAdd 0
posAdd 0
o 157
)
)
)
*444 (CptPort
uid 3324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3325,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,166625,7000,167375"
)
tg (CPTG
uid 3326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3327,0
va (VaSet
isHidden 1
)
xt "8000,166500,20300,167500"
st "PHYEMAC1RXLOSSOFSYNC"
blo "8000,167300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXLOSSOFSYNC"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 158
)
)
)
*445 (CptPort
uid 3328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3329,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,167625,7000,168375"
)
tg (CPTG
uid 3330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3331,0
va (VaSet
isHidden 1
)
xt "8000,167500,19600,168500"
st "PHYEMAC1RXNOTINTABLE"
blo "8000,168300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXNOTINTABLE"
t "std_ulogic"
preAdd 0
posAdd 0
o 159
)
)
)
*446 (CptPort
uid 3332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3333,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,169625,7000,170375"
)
tg (CPTG
uid 3334,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3335,0
va (VaSet
isHidden 1
)
xt "8000,169500,18300,170500"
st "PHYEMAC1RXRUNDISP"
blo "8000,170300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1RXRUNDISP"
t "std_ulogic"
preAdd 0
posAdd 0
o 160
)
)
)
*447 (CptPort
uid 3336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3337,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,156625,7000,157375"
)
tg (CPTG
uid 3338,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3339,0
va (VaSet
isHidden 1
)
xt "8000,156500,18000,157500"
st "PHYEMAC1SIGNALDET"
blo "8000,157300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1SIGNALDET"
t "std_ulogic"
preAdd 0
posAdd 0
o 161
)
)
)
*448 (CptPort
uid 3340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3341,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,170625,7000,171375"
)
tg (CPTG
uid 3342,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3343,0
va (VaSet
isHidden 1
)
xt "8000,170500,17800,171500"
st "PHYEMAC1TXBUFERR"
blo "8000,171300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYEMAC1TXBUFERR"
t "std_ulogic"
preAdd 0
posAdd 0
o 162
)
)
)
*449 (CptPort
uid 3344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3345,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,180625,7000,181375"
)
tg (CPTG
uid 3346,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3347,0
va (VaSet
isHidden 1
)
xt "8000,180500,10800,181500"
st "RESET"
blo "8000,181300"
)
)
thePort (LogicalPort
decl (Decl
n "RESET"
t "std_ulogic"
preAdd 0
posAdd 0
o 163
)
)
)
*450 (CptPort
uid 3348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3349,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,182625,7000,183375"
)
tg (CPTG
uid 3350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3351,0
va (VaSet
isHidden 1
)
xt "8000,182500,17600,183500"
st "TIEEMAC0CONFIGVEC"
blo "8000,183300"
)
)
thePort (LogicalPort
decl (Decl
n "TIEEMAC0CONFIGVEC"
t "std_logic_vector"
b "(79 downto 0)"
preAdd 0
posAdd 0
o 164
)
)
)
*451 (CptPort
uid 3352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3353,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,183625,7000,184375"
)
tg (CPTG
uid 3354,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3355,0
va (VaSet
isHidden 1
)
xt "8000,183500,18700,184500"
st "TIEEMAC0UNICASTADDR"
blo "8000,184300"
)
)
thePort (LogicalPort
decl (Decl
n "TIEEMAC0UNICASTADDR"
t "std_logic_vector"
b "(47 downto 0)"
preAdd 0
posAdd 0
o 165
)
)
)
*452 (CptPort
uid 3356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3357,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,185625,7000,186375"
)
tg (CPTG
uid 3358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3359,0
va (VaSet
isHidden 1
)
xt "8000,185500,17600,186500"
st "TIEEMAC1CONFIGVEC"
blo "8000,186300"
)
)
thePort (LogicalPort
decl (Decl
n "TIEEMAC1CONFIGVEC"
t "std_logic_vector"
b "(79 downto 0)"
preAdd 0
posAdd 0
o 166
)
)
)
*453 (CptPort
uid 3360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3361,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "6250,186625,7000,187375"
)
tg (CPTG
uid 3362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3363,0
va (VaSet
isHidden 1
)
xt "8000,186500,18700,187500"
st "TIEEMAC1UNICASTADDR"
blo "8000,187300"
)
)
thePort (LogicalPort
decl (Decl
n "TIEEMAC1UNICASTADDR"
t "std_logic_vector"
b "(47 downto 0)"
preAdd 0
posAdd 0
o 167
)
)
)
*454 (PortMapFrame
uid 3364,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 3365,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "5000,113000,12000,208000"
)
portMapText (BiTextGroup
uid 3366,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 3367,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "12000,208000,48100,383200"
st "CLIENTEMAC0DCMLOCKED => DCM_LOCKED_0,
CLIENTEMAC0PAUSEREQ => CLIENTEMAC0PAUSEREQ,
CLIENTEMAC0PAUSEVAL => CLIENTEMAC0PAUSEVAL,
CLIENTEMAC0RXCLIENTCLKIN => CLIENTEMAC0RXCLIENTCLKIN,
CLIENTEMAC0TXCLIENTCLKIN => CLIENTEMAC0TXCLIENTCLKIN,
CLIENTEMAC0TXD => client_tx_data_0_i,
CLIENTEMAC0TXDVLD => CLIENTEMAC0TXDVLD,
CLIENTEMAC0TXDVLDMSW => CLIENTEMAC0TXDVLDMSW,
CLIENTEMAC0TXFIRSTBYTE => CLIENTEMAC0TXFIRSTBYTE,
CLIENTEMAC0TXGMIIMIICLKIN => CLIENTEMAC0TXGMIIMIICLKIN,
CLIENTEMAC0TXIFGDELAY => CLIENTEMAC0TXIFGDELAY,
CLIENTEMAC0TXUNDERRUN => CLIENTEMAC0TXUNDERRUN,
CLIENTEMAC1DCMLOCKED => DCM_LOCKED_1,
CLIENTEMAC1PAUSEREQ => CLIENTEMAC1PAUSEREQ,
CLIENTEMAC1PAUSEVAL => CLIENTEMAC1PAUSEVAL,
CLIENTEMAC1RXCLIENTCLKIN => CLIENTEMAC1RXCLIENTCLKIN,
CLIENTEMAC1TXCLIENTCLKIN => CLIENTEMAC1TXCLIENTCLKIN,
CLIENTEMAC1TXD => client_tx_data_1_i,
CLIENTEMAC1TXDVLD => CLIENTEMAC1TXDVLD,
CLIENTEMAC1TXDVLDMSW => CLIENTEMAC1TXDVLDMSW,
CLIENTEMAC1TXFIRSTBYTE => CLIENTEMAC1TXFIRSTBYTE,
CLIENTEMAC1TXGMIIMIICLKIN => CLIENTEMAC1TXGMIIMIICLKIN,
CLIENTEMAC1TXIFGDELAY => CLIENTEMAC1TXIFGDELAY,
CLIENTEMAC1TXUNDERRUN => CLIENTEMAC1TXUNDERRUN,
DCREMACABUS => gnd_v48_i(1 downto 0),
DCREMACDBUS => gnd_v48_i(31 downto 0),
HOSTADDR => HOSTADDR,
HOSTCLK => HOSTCLK,
HOSTEMAC1SEL => HOSTEMAC1SEL,
HOSTMIIMSEL => HOSTMIIMSEL,
HOSTOPCODE => HOSTOPCODE,
HOSTREQ => HOSTREQ,
HOSTWRDATA => HOSTWRDATA,
PHYEMAC0COL => TXRUNDISP_0,
PHYEMAC0GTXCLK => GTX_CLK_0,
PHYEMAC0MDIN => MDIO_IN_0,
PHYEMAC0PHYAD => PHYAD_0,
PHYEMAC0RXBUFERR => RXBUFERR_0,
PHYEMAC0RXBUFSTATUS => RXBUFSTATUS_0,
PHYEMAC0RXCHARISCOMMA => RXCHARISCOMMA_0,
PHYEMAC0RXCHARISK => RXCHARISK_0,
PHYEMAC0RXCHECKINGCRC => RXCHECKINGCRC_0,
PHYEMAC0RXCLK => GTX_CLK_0,
PHYEMAC0RXCLKCORCNT => RXCLKCORCNT_0,
PHYEMAC0RXCOMMADET => RXCOMMADET_0,
PHYEMAC0RXD => RXDATA_0,
PHYEMAC0RXDISPERR => RXDISPERR_0,
PHYEMAC0RXDV => RXREALIGN_0,
PHYEMAC0RXLOSSOFSYNC => RXLOSSOFSYNC_0,
PHYEMAC0RXNOTINTABLE => RXNOTINTABLE_0,
PHYEMAC0RXRUNDISP => RXRUNDISP_0,
PHYEMAC0SIGNALDET => SIGNAL_DETECT_0,
PHYEMAC0TXBUFERR => TXBUFERR_0,
PHYEMAC1COL => TXRUNDISP_1,
PHYEMAC1GTXCLK => GTX_CLK_1,
PHYEMAC1MDIN => MDIO_IN_1,
PHYEMAC1PHYAD => PHYAD_1,
PHYEMAC1RXBUFERR => RXBUFERR_1,
PHYEMAC1RXBUFSTATUS => RXBUFSTATUS_1,
PHYEMAC1RXCHARISCOMMA => RXCHARISCOMMA_1,
PHYEMAC1RXCHARISK => RXCHARISK_1,
PHYEMAC1RXCHECKINGCRC => RXCHECKINGCRC_1,
PHYEMAC1RXCLK => GTX_CLK_1,
PHYEMAC1RXCLKCORCNT => RXCLKCORCNT_1,
PHYEMAC1RXCOMMADET => RXCOMMADET_1,
PHYEMAC1RXD => RXDATA_1,
PHYEMAC1RXDISPERR => RXDISPERR_1,
PHYEMAC1RXDV => RXREALIGN_1,
PHYEMAC1RXLOSSOFSYNC => RXLOSSOFSYNC_1,
PHYEMAC1RXNOTINTABLE => RXNOTINTABLE_1,
PHYEMAC1RXRUNDISP => RXRUNDISP_1,
PHYEMAC1SIGNALDET => SIGNAL_DETECT_1,
PHYEMAC1TXBUFERR => TXBUFERR_1,
RESET => RESET,
TIEEMAC0CONFIGVEC => tieemac0configvector_i,
TIEEMAC0UNICASTADDR => unicast_address_0_i,
TIEEMAC1CONFIGVEC => tieemac1configvector_i,
TIEEMAC1UNICASTADDR => unicast_address_1_i,
EMAC0CLIENTANINTERRUPT => AN_INTERRUPT_0,
EMAC0CLIENTRXBADFRAME => EMAC0CLIENTRXBADFRAME,
EMAC0CLIENTRXCLIENTCLKOUT => EMAC0CLIENTRXCLIENTCLKOUT,
EMAC0CLIENTRXD => client_rx_data_0_i,
EMAC0CLIENTRXDVLD => EMAC0CLIENTRXDVLD,
EMAC0CLIENTRXDVLDMSW => EMAC0CLIENTRXDVLDMSW,
EMAC0CLIENTRXDVREG6 => EMAC0CLIENTRXDVREG6,
EMAC0CLIENTRXFRAMEDROP => EMAC0CLIENTRXFRAMEDROP,
EMAC0CLIENTRXGOODFRAME => EMAC0CLIENTRXGOODFRAME,
EMAC0CLIENTRXSTATS => EMAC0CLIENTRXSTATS,
EMAC0CLIENTRXSTATSBYTEVLD => EMAC0CLIENTRXSTATSBYTEVLD,
EMAC0CLIENTRXSTATSVLD => EMAC0CLIENTRXSTATSVLD,
EMAC0CLIENTTXACK => EMAC0CLIENTTXACK,
EMAC0CLIENTTXCLIENTCLKOUT => EMAC0CLIENTTXCLIENTCLKOUT,
EMAC0CLIENTTXCOLLISION => EMAC0CLIENTTXCOLLISION,
EMAC0CLIENTTXGMIIMIICLKOUT => EMAC0CLIENTTXGMIIMIICLKOUT,
EMAC0CLIENTTXRETRANSMIT => EMAC0CLIENTTXRETRANSMIT,
EMAC0CLIENTTXSTATS => EMAC0CLIENTTXSTATS,
EMAC0CLIENTTXSTATSBYTEVLD => EMAC0CLIENTTXSTATSBYTEVLD,
EMAC0CLIENTTXSTATSVLD => EMAC0CLIENTTXSTATSVLD,
EMAC0PHYENCOMMAALIGN => ENCOMMAALIGN_0,
EMAC0PHYLOOPBACKMSB => LOOPBACKMSB_0,
EMAC0PHYMCLKOUT => MDC_0,
EMAC0PHYMDOUT => MDIO_OUT_0,
EMAC0PHYMDTRI => MDIO_TRI_0,
EMAC0PHYMGTRXRESET => MGTRXRESET_0,
EMAC0PHYMGTTXRESET => MGTTXRESET_0,
EMAC0PHYPOWERDOWN => POWERDOWN_0,
EMAC0PHYSYNCACQSTATUS => SYNCACQSTATUS_0,
EMAC0PHYTXCHARDISPMODE => TXCHARDISPMODE_0,
EMAC0PHYTXCHARDISPVAL => TXCHARDISPVAL_0,
EMAC0PHYTXCHARISK => TXCHARISK_0,
EMAC0PHYTXD => TXDATA_0,
EMAC1CLIENTANINTERRUPT => AN_INTERRUPT_1,
EMAC1CLIENTRXBADFRAME => EMAC1CLIENTRXBADFRAME,
EMAC1CLIENTRXCLIENTCLKOUT => EMAC1CLIENTRXCLIENTCLKOUT,
EMAC1CLIENTRXD => client_rx_data_1_i,
EMAC1CLIENTRXDVLD => EMAC1CLIENTRXDVLD,
EMAC1CLIENTRXDVLDMSW => EMAC1CLIENTRXDVLDMSW,
EMAC1CLIENTRXDVREG6 => EMAC1CLIENTRXDVREG6,
EMAC1CLIENTRXFRAMEDROP => EMAC1CLIENTRXFRAMEDROP,
EMAC1CLIENTRXGOODFRAME => EMAC1CLIENTRXGOODFRAME,
EMAC1CLIENTRXSTATS => EMAC1CLIENTRXSTATS,
EMAC1CLIENTRXSTATSBYTEVLD => EMAC1CLIENTRXSTATSBYTEVLD,
EMAC1CLIENTRXSTATSVLD => EMAC1CLIENTRXSTATSVLD,
EMAC1CLIENTTXACK => EMAC1CLIENTTXACK,
EMAC1CLIENTTXCLIENTCLKOUT => EMAC1CLIENTTXCLIENTCLKOUT,
EMAC1CLIENTTXCOLLISION => EMAC1CLIENTTXCOLLISION,
EMAC1CLIENTTXGMIIMIICLKOUT => EMAC1CLIENTTXGMIIMIICLKOUT,
EMAC1CLIENTTXRETRANSMIT => EMAC1CLIENTTXRETRANSMIT,
EMAC1CLIENTTXSTATS => EMAC1CLIENTTXSTATS,
EMAC1CLIENTTXSTATSBYTEVLD => EMAC1CLIENTTXSTATSBYTEVLD,
EMAC1CLIENTTXSTATSVLD => EMAC1CLIENTTXSTATSVLD,
EMAC1PHYENCOMMAALIGN => ENCOMMAALIGN_1,
EMAC1PHYLOOPBACKMSB => LOOPBACKMSB_1,
EMAC1PHYMCLKOUT => MDC_1,
EMAC1PHYMDOUT => MDIO_OUT_1,
EMAC1PHYMDTRI => MDIO_TRI_1,
EMAC1PHYMGTRXRESET => MGTRXRESET_1,
EMAC1PHYMGTTXRESET => MGTTXRESET_1,
EMAC1PHYPOWERDOWN => POWERDOWN_1,
EMAC1PHYSYNCACQSTATUS => SYNCACQSTATUS_1,
EMAC1PHYTXCHARDISPMODE => TXCHARDISPMODE_1,
EMAC1PHYTXCHARDISPVAL => TXCHARDISPVAL_1,
EMAC1PHYTXCHARISK => TXCHARISK_1,
EMAC1PHYTXD => TXDATA_1,
HOSTMIIMRDY => HOSTMIIMRDY,
HOSTRDDATA => HOSTRDDATA,"
)
second (MLText
uid 3368,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "12000,383200,26700,397600"
st "PHYEMAC0MIITXCLK => '0',
PHYEMAC0RXER => '0',
PHYEMAC0CRS => '0',
PHYEMAC0MCLKIN => '0',
PHYEMAC1MIITXCLK => '0',
PHYEMAC1RXER => '0',
PHYEMAC1CRS => '0',
PHYEMAC1MCLKIN => '0',
DCREMACCLK => '0',
DCREMACREAD => '0',
DCREMACWRITE => '0',
DCREMACENABLE => '0'"
tm "PortMapTextMgr"
)
)
)
*455 (CommentText
uid 4245,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4246,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "7000,115000,22000,119000"
)
text (MLText
uid 4247,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "7200,115200,22200,118800"
st "
--------------------------------------------------------------------------
     Instantiate the Virtex-4 FX Embedded Ethernet EMAC
    --------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 2688,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "7000,115000,10000,206000"
)
showPorts 0
ttg (MlTextGroup
uid 2689,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*456 (Text
uid 2690,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "6700,205000,14600,206000"
st "EthernetInterface2"
blo "6700,205800"
tm "BdLibraryNameMgr"
)
*457 (Text
uid 2691,0
va (VaSet
font "helvetica,8,1"
)
xt "6700,206000,9200,207000"
st "EMAC"
blo "6700,206800"
tm "CptNameMgr"
)
*458 (Text
uid 2692,0
va (VaSet
font "helvetica,8,1"
)
xt "6700,207000,10300,208000"
st "v4_emac"
blo "6700,207800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2693,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2694,0
text (MLText
uid 2695,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-300,156500,-300,156500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*459 (HdlText
uid 4248,0
optionalChildren [
*460 (EmbeddedText
uid 4253,0
commentText (CommentText
uid 4254,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4255,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "9000,118000,27000,123000"
)
text (MLText
uid 4256,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "9200,118200,26700,122200"
st "
----------------------------------------------------------------------------
    -- Main Body of Code
    ----------------------------------------------------------------------------


    gnd_v48_i <= \"000000000000000000000000000000000000000000000000\";
-- 8-bit client data on EMAC0
    EMAC0CLIENTRXD <= client_rx_data_0_i(7 downto 0);
client_tx_data_0_i <= \"00000000\" & CLIENTEMAC0TXD;
-- 8-bit client data on EMAC1
    EMAC1CLIENTRXD <= client_rx_data_1_i(7 downto 0);
client_tx_data_1_i <= \"00000000\" & CLIENTEMAC1TXD;
-- Set the Unicast Address of the MAC
    unicast_address_0_i <= x\"00AABBCCDDE0\";
unicast_address_1_i <= x\"00AABBCCDDE1\";
----------------------------------------------------------------------------
    -- Construct the tie-off vectors
    --------------------------------

    -- tieemac#configvector_i[79]: Reserved - Tie to \"1\"

    -- tieemac#configvector_i[78:74]: phy_configuration_vector[4:0] that is used
    --     to configure the PCS/PMA logic either when the MDIO is not present or 
    --     as initial values loaded upon reset that can be modified through the
    --     MDIO.

    -- tieemac#configvector_i[73:65]: tie_off_vector[8:0] that is used to 
    --     configure the mode of the EMAC.

    -- tieemac#configvector_i[64:0]  mac_configuration_vector[64:0] that is used
    --     to configure the EMAC either when the Host interface is not present
    --     or as initial values loaded upon reset that can be modified through
    --     the Host interface.
    ----------------------------------------------------------------------------

    ---------
    -- EMAC0
    ---------

    -- Connect the Tie-off Pins
    ---------------------------

    tieemac0configvector_i <= '1' & phy_config_vector_0_i &
                              has_mdio_0_i &
                              speed_0_i &
                              has_rgmii_0_i &
                              has_sgmii_0_i &
                              has_gpcs_0_i &
                              has_host_0_i &
                              tx_client_16_0_i &
                              rx_client_16_0_i &
                              addr_filter_enable_0_i &
                              rx_lt_check_dis_0_i &
                              flow_control_config_vector_0_i &
                              tx_config_vector_0_i &
                              rx_config_vector_0_i &
                              pause_address_0_i;
-- Assign the Tie-off Pins
    ---------------------------

    -- Configure the PCS/PMA logic
    phy_config_vector_0_i(4)          <= '0';  -- PCS/PMA Reset not asserted (normal operating mode)
-- *** mod start
    -- below changed to match eth2.vhd which worked
    phy_config_vector_0_i(3)          <= '0'; -- '1';  -- PCS/PMA Auto-Negotiation Enable (enabled)
phy_config_vector_0_i(2)          <= '0'; -- '1';  -- PCS/PMA Isolate (enabled)
-- *** mod end
    phy_config_vector_0_i(1)          <= '0';  -- PCS/PMA Powerdown (not in power down: normal operating mode)
phy_config_vector_0_i(0)          <= '0';  -- PCS/PMA Loopback (not enabled)
-- Configure the MAC operating mode
    has_mdio_0_i                      <= '1';  -- MDIO is enabled
speed_0_i                         <= \"10\"; -- Speed is defaulted to 1000Mb/s
has_rgmii_0_i                     <= '0';
has_sgmii_0_i                     <= '0';
has_gpcs_0_i                      <= '1';  -- 1000BASE-X PCS/PMA is used as the PHY
has_host_0_i                      <= '1';  -- The Host I/F is used to configure the MAC
tx_client_16_0_i                  <= '0';  -- 8-bit interface for Tx client
rx_client_16_0_i                  <= '0';  -- 8-bit interface for Rx client
addr_filter_enable_0_i            <= '1';  -- The Address Filter (enabled)
-- MAC configuration defaults
    rx_lt_check_dis_0_i               <= '0';  -- Rx Length/Type checking enabled (standard IEEE operation)
flow_control_config_vector_0_i(1) <= '1';  -- Rx Flow Control (enabled)
flow_control_config_vector_0_i(0) <= '1';  -- Tx Flow Control (enabled)
tx_config_vector_0_i(6)           <= '0';  -- Transmitter is not held in reset not asserted (normal operating mode)
tx_config_vector_0_i(5)           <= '0';  -- Transmitter Jumbo Frames (not enabled)
tx_config_vector_0_i(4)           <= '0';  -- Transmitter In-band FCS (not enabled)
tx_config_vector_0_i(3)           <= '1';  -- Transmitter Enabled
tx_config_vector_0_i(2)           <= '0';  -- Transmitter VLAN mode (not enabled)
tx_config_vector_0_i(1)           <= '0';  -- Transmitter Half Duplex mode (not enabled)
tx_config_vector_0_i(0)           <= '0';  -- Transmitter IFG Adjust (not enabled)
rx_config_vector_0_i(5)           <= '0';  -- Receiver is not held in reset not asserted (normal operating mode)
rx_config_vector_0_i(4)           <= '0';  -- Receiver Jumbo Frames (not enabled)
rx_config_vector_0_i(3)           <= '0';  -- Receiver In-band FCS (not enabled)
rx_config_vector_0_i(2)           <= '1';  -- Receiver Enabled
rx_config_vector_0_i(1)           <= '0';  -- Receiver VLAN mode (not enabled)
rx_config_vector_0_i(0)           <= '0';  -- Receiver Half Duplex mode (not enabled)
-- Set the Pause Address Default
    pause_address_0_i                 <= x\"00AABBCCDDE0\";
---------
    -- EMAC1
    ---------

    -- Connect the Tie-off Pins
    ---------------------------

    tieemac1configvector_i <= '1' & phy_config_vector_1_i &
                              has_mdio_1_i &
                              speed_1_i &
                              has_rgmii_1_i &
                              has_sgmii_1_i &
                              has_gpcs_1_i &
                              has_host_1_i &
                              tx_client_16_1_i &
                              rx_client_16_1_i &
                              addr_filter_enable_1_i &
                              rx_lt_check_dis_1_i &
                              flow_control_config_vector_1_i &
                              tx_config_vector_1_i &
                              rx_config_vector_1_i &
                              pause_address_1_i;
-- Assign the Tie-off Pins
    ---------------------------

    -- Configure the PCS/PMA logic
    phy_config_vector_1_i(4)          <= '0';  -- PCS/PMA Reset (normal operating mode)
-- *** mod start
    -- below changed to match eth2.vhd which worked
    phy_config_vector_1_i(3)          <= '0'; --'1';  -- PCS/PMA Auto-Negotiation Enable (enabled)
phy_config_vector_1_i(2)          <= '0'; --'1';  -- PCS/PMA Isolate (enabled)
-- *** mod end
    phy_config_vector_1_i(1)          <= '0';  -- PCS/PMA Powerdown (not in power down: normal operating mode)
phy_config_vector_1_i(0)          <= '0';  -- PCS/PMA Loopback (not enabled)
-- Configure the MAC operating mode
    has_mdio_1_i                      <= '1';  -- MDIO is enabled
speed_1_i                         <= \"10\"; -- Speed is defaulted to 1000Mb/s
has_rgmii_1_i                     <= '0';
has_sgmii_1_i                     <= '0';
has_gpcs_1_i                      <= '1';  -- 1000BASE-X PCS/PMA is used as the PHY
has_host_1_i                      <= '1';  -- The Host I/F is used to configure the MAC
tx_client_16_1_i                  <= '0';  -- 8-bit interface for Tx client
rx_client_16_1_i                  <= '0';  -- 8-bit interface for Rx client
addr_filter_enable_1_i            <= '1';  -- The Address Filter (enabled)
-- MAC configuration defaults
    rx_lt_check_dis_1_i               <= '0';  -- Rx Length/Type checking enabled (standard IEEE operation)
flow_control_config_vector_1_i(1) <= '1';  -- Rx Flow Control (enabled)
flow_control_config_vector_1_i(0) <= '1';  -- Tx Flow Control (enabled)
tx_config_vector_1_i(6)           <= '0';  -- Transmitter is not held in reset not asserted (normal operating mode)
tx_config_vector_1_i(5)           <= '0';  -- Transmitter Jumbo Frames (not enabled)
tx_config_vector_1_i(4)           <= '0';  -- Transmitter In-band FCS (not enabled)
tx_config_vector_1_i(3)           <= '1';  -- Transmitter Enabled
tx_config_vector_1_i(2)           <= '0';  -- Transmitter VLAN mode (not enabled)
tx_config_vector_1_i(1)           <= '0';  -- Transmitter Half Duplex mode (not enabled)
tx_config_vector_1_i(0)           <= '0';  -- Transmitter IFG Adjust (not enabled)
rx_config_vector_1_i(5)           <= '0';  -- Receiver is not held in reset not asserted (normal operating mode)
rx_config_vector_1_i(4)           <= '0';  -- Receiver Jumbo Frames (not enabled)
rx_config_vector_1_i(3)           <= '0';  -- Receiver In-band FCS (not enabled)
rx_config_vector_1_i(2)           <= '1';  -- Receiver Enabled
rx_config_vector_1_i(1)           <= '0';  -- Receiver VLAN mode (not enabled)
rx_config_vector_1_i(0)           <= '0';  -- Receiver Half Duplex mode (not enabled)
-- Set the Pause Address Default
    pause_address_1_i                 <= x\"00AABBCCDDE1\";

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 4249,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "1000,108000,4000,111000"
)
ttg (MlTextGroup
uid 4250,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*461 (Text
uid 4251,0
va (VaSet
font "charter,8,0"
)
xt "1800,108500,3200,109500"
st "eb1"
blo "1800,109300"
tm "HdlTextNameMgr"
)
*462 (Text
uid 4252,0
va (VaSet
font "charter,8,0"
)
xt "1800,109500,2300,110500"
st "1"
blo "1800,110300"
tm "HdlTextNumberMgr"
)
]
)
)
*463 (Panel
uid 4261,0
shape (RectFrame
uid 4262,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "-4000,106000,9000,113000"
)
title (TextAssociate
uid 4263,0
ps "TopLeftStrategy"
text (Text
uid 4264,0
va (VaSet
font "clean,10,0"
)
xt "-3000,107000,0,108000"
st "Panel0"
blo "-3000,107800"
tm "PanelText"
)
)
allowRouting 0
)
*464 (Property
uid 4265,0
pclass "HDS"
pname "DocView"
pvalue "/home/warren/odr/Stage1/EthernetInterface2/eth2x.vhd"
ptn "String"
)
*465 (Property
uid 4266,0
pclass "HDS"
pname "DocViewState"
pvalue "1210255124"
ptn "String"
)
*466 (Wire
uid 109,0
shape (OrthoPolyLine
uid 110,0
va (VaSet
vasetType 3
)
xt "6000,116000,7000,116000"
pts [
"6000,116000"
"7000,116000"
]
)
start &12
end &367
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
isHidden 1
)
xt "0,115000,13000,116000"
st "CLIENTEMAC0RXCLIENTCLKIN"
blo "0,115800"
tm "WireNameMgr"
)
)
on &13
)
*467 (Wire
uid 123,0
shape (OrthoPolyLine
uid 124,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14000,193000,16000,193000"
pts [
"14000,193000"
"16000,193000"
]
)
end &14
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 128,0
va (VaSet
isHidden 1
)
xt "6000,192000,14200,193000"
st "EMAC0CLIENTRXD"
blo "6000,192800"
tm "WireNameMgr"
)
)
on &15
)
*468 (Wire
uid 277,0
shape (OrthoPolyLine
uid 278,0
va (VaSet
vasetType 3
)
xt "6000,117000,7000,117000"
pts [
"6000,117000"
"7000,117000"
]
)
start &36
end &368
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 282,0
va (VaSet
isHidden 1
)
xt "0,116000,12800,117000"
st "CLIENTEMAC0TXCLIENTCLKIN"
blo "0,116800"
tm "WireNameMgr"
)
)
on &37
)
*469 (Wire
uid 291,0
shape (OrthoPolyLine
uid 292,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,126000,0,126000"
pts [
"-2000,126000"
"0,126000"
]
)
start &38
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 296,0
va (VaSet
isHidden 1
)
xt "1000,125000,9000,126000"
st "CLIENTEMAC0TXD"
blo "1000,125800"
tm "WireNameMgr"
)
)
on &39
)
*470 (Wire
uid 305,0
shape (OrthoPolyLine
uid 306,0
va (VaSet
vasetType 3
)
xt "6000,118000,7000,118000"
pts [
"6000,118000"
"7000,118000"
]
)
start &40
end &370
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 310,0
va (VaSet
isHidden 1
)
xt "2000,117000,11700,118000"
st "CLIENTEMAC0TXDVLD"
blo "2000,117800"
tm "WireNameMgr"
)
)
on &41
)
*471 (Wire
uid 319,0
shape (OrthoPolyLine
uid 320,0
va (VaSet
vasetType 3
)
xt "6000,119000,7000,119000"
pts [
"6000,119000"
"7000,119000"
]
)
start &42
end &371
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 324,0
va (VaSet
isHidden 1
)
xt "1000,118000,12700,119000"
st "CLIENTEMAC0TXDVLDMSW"
blo "1000,118800"
tm "WireNameMgr"
)
)
on &43
)
*472 (Wire
uid 347,0
shape (OrthoPolyLine
uid 348,0
va (VaSet
vasetType 3
)
xt "6000,120000,7000,120000"
pts [
"6000,120000"
"7000,120000"
]
)
start &46
end &372
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 352,0
va (VaSet
isHidden 1
)
xt "1000,119000,12900,120000"
st "CLIENTEMAC0TXFIRSTBYTE"
blo "1000,119800"
tm "WireNameMgr"
)
)
on &47
)
*473 (Wire
uid 361,0
shape (OrthoPolyLine
uid 362,0
va (VaSet
vasetType 3
)
xt "6000,121000,7000,121000"
pts [
"6000,121000"
"7000,121000"
]
)
start &48
end &375
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
isHidden 1
)
xt "0,120000,12200,121000"
st "CLIENTEMAC0TXUNDERRUN"
blo "0,120800"
tm "WireNameMgr"
)
)
on &49
)
*474 (Wire
uid 403,0
shape (OrthoPolyLine
uid 404,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,122000,7000,122000"
pts [
"6000,122000"
"7000,122000"
]
)
start &54
end &374
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 408,0
va (VaSet
isHidden 1
)
xt "1000,121000,12600,122000"
st "CLIENTEMAC0TXIFGDELAY"
blo "1000,121800"
tm "WireNameMgr"
)
)
on &55
)
*475 (Wire
uid 459,0
shape (OrthoPolyLine
uid 460,0
va (VaSet
vasetType 3
)
xt "6000,123000,7000,123000"
pts [
"6000,123000"
"7000,123000"
]
)
start &62
end &365
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 464,0
va (VaSet
isHidden 1
)
xt "1000,122000,12200,123000"
st "CLIENTEMAC0PAUSEREQ"
blo "1000,122800"
tm "WireNameMgr"
)
)
on &63
)
*476 (Wire
uid 473,0
shape (OrthoPolyLine
uid 474,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,124000,7000,124000"
pts [
"6000,124000"
"7000,124000"
]
)
start &64
end &366
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 478,0
va (VaSet
isHidden 1
)
xt "1000,123000,12100,124000"
st "CLIENTEMAC0PAUSEVAL"
blo "1000,123800"
tm "WireNameMgr"
)
)
on &65
)
*477 (Wire
uid 487,0
optionalChildren [
*478 (BdJunction
uid 4259,0
ps "OnConnectorStrategy"
shape (Circle
uid 4260,0
va (VaSet
vasetType 1
)
xt "4600,204600,5400,205400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 488,0
va (VaSet
vasetType 3
)
xt "-2000,205000,7000,211000"
pts [
"-2000,211000"
"1000,211000"
"1000,205000"
"7000,205000"
]
)
start &66
end &403
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 492,0
va (VaSet
isHidden 1
)
xt "1000,204000,5800,205000"
st "GTX_CLK_0"
blo "1000,204800"
tm "WireNameMgr"
)
)
on &67
)
*479 (Wire
uid 515,0
shape (OrthoPolyLine
uid 516,0
va (VaSet
vasetType 3
)
xt "6000,125000,7000,125000"
pts [
"6000,125000"
"7000,125000"
]
)
start &70
end &373
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 520,0
va (VaSet
isHidden 1
)
xt "0,124000,12700,125000"
st "CLIENTEMAC0TXGMIIMIICLKIN"
blo "0,124800"
tm "WireNameMgr"
)
)
on &71
)
*480 (Wire
uid 529,0
shape (OrthoPolyLine
uid 530,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,126000,7000,126000"
pts [
"6000,126000"
"7000,126000"
]
)
start &72
end &416
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 534,0
va (VaSet
isHidden 1
)
xt "4000,125000,8400,126000"
st "RXDATA_0"
blo "4000,125800"
tm "WireNameMgr"
)
)
on &73
)
*481 (Wire
uid 557,0
shape (OrthoPolyLine
uid 558,0
va (VaSet
vasetType 3
)
xt "6000,127000,7000,127000"
pts [
"6000,127000"
"7000,127000"
]
)
start &76
end &364
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 562,0
va (VaSet
isHidden 1
)
xt "3000,126000,10400,127000"
st "DCM_LOCKED_0"
blo "3000,126800"
tm "WireNameMgr"
)
)
on &77
)
*482 (Wire
uid 585,0
shape (OrthoPolyLine
uid 586,0
va (VaSet
vasetType 3
)
xt "6000,128000,7000,128000"
pts [
"6000,128000"
"7000,128000"
]
)
start &80
end &423
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 590,0
va (VaSet
isHidden 1
)
xt "2000,127000,10300,128000"
st "SIGNAL_DETECT_0"
blo "2000,127800"
tm "WireNameMgr"
)
)
on &81
)
*483 (Wire
uid 599,0
shape (OrthoPolyLine
uid 600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,129000,7000,129000"
pts [
"6000,129000"
"7000,129000"
]
)
start &82
end &407
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 604,0
va (VaSet
isHidden 1
)
xt "5000,128000,9000,129000"
st "PHYAD_0"
blo "5000,128800"
tm "WireNameMgr"
)
)
on &83
)
*484 (Wire
uid 697,0
shape (OrthoPolyLine
uid 698,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,130000,7000,130000"
pts [
"6000,130000"
"7000,130000"
]
)
start &96
end &414
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 702,0
va (VaSet
isHidden 1
)
xt "3000,129000,10800,130000"
st "RXCLKCORCNT_0"
blo "3000,129800"
tm "WireNameMgr"
)
)
on &97
)
*485 (Wire
uid 711,0
shape (OrthoPolyLine
uid 712,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,131000,7000,131000"
pts [
"6000,131000"
"7000,131000"
]
)
start &98
end &409
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 716,0
va (VaSet
isHidden 1
)
xt "3000,130000,10600,131000"
st "RXBUFSTATUS_0"
blo "3000,130800"
tm "WireNameMgr"
)
)
on &99
)
*486 (Wire
uid 725,0
shape (OrthoPolyLine
uid 726,0
va (VaSet
vasetType 3
)
xt "6000,132000,7000,132000"
pts [
"6000,132000"
"7000,132000"
]
)
start &100
end &408
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 730,0
va (VaSet
isHidden 1
)
xt "3000,131000,9200,132000"
st "RXBUFERR_0"
blo "3000,131800"
tm "WireNameMgr"
)
)
on &101
)
*487 (Wire
uid 739,0
shape (OrthoPolyLine
uid 740,0
va (VaSet
vasetType 3
)
xt "6000,133000,7000,133000"
pts [
"6000,133000"
"7000,133000"
]
)
start &102
end &410
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 744,0
va (VaSet
isHidden 1
)
xt "2000,132000,11100,133000"
st "RXCHARISCOMMA_0"
blo "2000,132800"
tm "WireNameMgr"
)
)
on &103
)
*488 (Wire
uid 753,0
shape (OrthoPolyLine
uid 754,0
va (VaSet
vasetType 3
)
xt "6000,134000,7000,134000"
pts [
"6000,134000"
"7000,134000"
]
)
start &104
end &411
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 758,0
va (VaSet
isHidden 1
)
xt "3000,133000,9500,134000"
st "RXCHARISK_0"
blo "3000,133800"
tm "WireNameMgr"
)
)
on &105
)
*489 (Wire
uid 767,0
shape (OrthoPolyLine
uid 768,0
va (VaSet
vasetType 3
)
xt "6000,135000,7000,135000"
pts [
"6000,135000"
"7000,135000"
]
)
start &106
end &412
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 772,0
va (VaSet
isHidden 1
)
xt "2000,134000,10900,135000"
st "RXCHECKINGCRC_0"
blo "2000,134800"
tm "WireNameMgr"
)
)
on &107
)
*490 (Wire
uid 781,0
shape (OrthoPolyLine
uid 782,0
va (VaSet
vasetType 3
)
xt "6000,136000,7000,136000"
pts [
"6000,136000"
"7000,136000"
]
)
start &108
end &415
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 786,0
va (VaSet
isHidden 1
)
xt "3000,135000,10500,136000"
st "RXCOMMADET_0"
blo "3000,135800"
tm "WireNameMgr"
)
)
on &109
)
*491 (Wire
uid 795,0
shape (OrthoPolyLine
uid 796,0
va (VaSet
vasetType 3
)
xt "6000,137000,7000,137000"
pts [
"6000,137000"
"7000,137000"
]
)
start &110
end &417
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 800,0
va (VaSet
isHidden 1
)
xt "3000,136000,9500,137000"
st "RXDISPERR_0"
blo "3000,136800"
tm "WireNameMgr"
)
)
on &111
)
*492 (Wire
uid 809,0
shape (OrthoPolyLine
uid 810,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,138000,7000,138000"
pts [
"6000,138000"
"7000,138000"
]
)
start &112
end &420
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 814,0
va (VaSet
isHidden 1
)
xt "2000,137000,10500,138000"
st "RXLOSSOFSYNC_0"
blo "2000,137800"
tm "WireNameMgr"
)
)
on &113
)
*493 (Wire
uid 823,0
shape (OrthoPolyLine
uid 824,0
va (VaSet
vasetType 3
)
xt "6000,139000,7000,139000"
pts [
"6000,139000"
"7000,139000"
]
)
start &114
end &421
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 828,0
va (VaSet
isHidden 1
)
xt "3000,138000,10800,139000"
st "RXNOTINTABLE_0"
blo "3000,138800"
tm "WireNameMgr"
)
)
on &115
)
*494 (Wire
uid 837,0
shape (OrthoPolyLine
uid 838,0
va (VaSet
vasetType 3
)
xt "6000,140000,7000,140000"
pts [
"6000,140000"
"7000,140000"
]
)
start &116
end &418
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 842,0
va (VaSet
isHidden 1
)
xt "3000,139000,9400,140000"
st "RXREALIGN_0"
blo "3000,139800"
tm "WireNameMgr"
)
)
on &117
)
*495 (Wire
uid 851,0
shape (OrthoPolyLine
uid 852,0
va (VaSet
vasetType 3
)
xt "6000,141000,7000,141000"
pts [
"6000,141000"
"7000,141000"
]
)
start &118
end &422
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 856,0
va (VaSet
isHidden 1
)
xt "3000,140000,9500,141000"
st "RXRUNDISP_0"
blo "3000,140800"
tm "WireNameMgr"
)
)
on &119
)
*496 (Wire
uid 865,0
shape (OrthoPolyLine
uid 866,0
va (VaSet
vasetType 3
)
xt "6000,142000,7000,142000"
pts [
"6000,142000"
"7000,142000"
]
)
start &120
end &424
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 870,0
va (VaSet
isHidden 1
)
xt "4000,141000,10000,142000"
st "TXBUFERR_0"
blo "4000,141800"
tm "WireNameMgr"
)
)
on &121
)
*497 (Wire
uid 921,0
shape (OrthoPolyLine
uid 922,0
va (VaSet
vasetType 3
)
xt "6000,143000,7000,143000"
pts [
"6000,143000"
"7000,143000"
]
)
start &128
end &401
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 926,0
va (VaSet
isHidden 1
)
xt "3000,142000,9300,143000"
st "TXRUNDISP_0"
blo "3000,142800"
tm "WireNameMgr"
)
)
on &129
)
*498 (Wire
uid 949,0
shape (OrthoPolyLine
uid 950,0
va (VaSet
vasetType 3
)
xt "6000,144000,7000,144000"
pts [
"6000,144000"
"7000,144000"
]
)
start &132
end &405
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 954,0
va (VaSet
isHidden 1
)
xt "4000,143000,8400,144000"
st "MDIO_IN_0"
blo "4000,143800"
tm "WireNameMgr"
)
)
on &133
)
*499 (Wire
uid 1005,0
shape (OrthoPolyLine
uid 1006,0
va (VaSet
vasetType 3
)
xt "6000,145000,7000,145000"
pts [
"6000,145000"
"7000,145000"
]
)
start &140
end &379
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1010,0
va (VaSet
isHidden 1
)
xt "0,144000,13000,145000"
st "CLIENTEMAC1RXCLIENTCLKIN"
blo "0,144800"
tm "WireNameMgr"
)
)
on &141
)
*500 (Wire
uid 1019,0
shape (OrthoPolyLine
uid 1020,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14000,192000,16000,192000"
pts [
"14000,192000"
"16000,192000"
]
)
end &142
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1024,0
va (VaSet
isHidden 1
)
xt "6000,191000,14200,192000"
st "EMAC1CLIENTRXD"
blo "6000,191800"
tm "WireNameMgr"
)
)
on &143
)
*501 (Wire
uid 1173,0
shape (OrthoPolyLine
uid 1174,0
va (VaSet
vasetType 3
)
xt "6000,146000,7000,146000"
pts [
"6000,146000"
"7000,146000"
]
)
start &164
end &380
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1178,0
va (VaSet
isHidden 1
)
xt "0,145000,12800,146000"
st "CLIENTEMAC1TXCLIENTCLKIN"
blo "0,145800"
tm "WireNameMgr"
)
)
on &165
)
*502 (Wire
uid 1187,0
shape (OrthoPolyLine
uid 1188,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,127000,0,127000"
pts [
"-2000,127000"
"0,127000"
]
)
start &166
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1192,0
va (VaSet
isHidden 1
)
xt "1000,126000,9000,127000"
st "CLIENTEMAC1TXD"
blo "1000,126800"
tm "WireNameMgr"
)
)
on &167
)
*503 (Wire
uid 1201,0
shape (OrthoPolyLine
uid 1202,0
va (VaSet
vasetType 3
)
xt "6000,147000,7000,147000"
pts [
"6000,147000"
"7000,147000"
]
)
start &168
end &382
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1206,0
va (VaSet
isHidden 1
)
xt "2000,146000,11700,147000"
st "CLIENTEMAC1TXDVLD"
blo "2000,146800"
tm "WireNameMgr"
)
)
on &169
)
*504 (Wire
uid 1215,0
shape (OrthoPolyLine
uid 1216,0
va (VaSet
vasetType 3
)
xt "6000,148000,7000,148000"
pts [
"6000,148000"
"7000,148000"
]
)
start &170
end &383
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1220,0
va (VaSet
isHidden 1
)
xt "1000,147000,12700,148000"
st "CLIENTEMAC1TXDVLDMSW"
blo "1000,147800"
tm "WireNameMgr"
)
)
on &171
)
*505 (Wire
uid 1243,0
shape (OrthoPolyLine
uid 1244,0
va (VaSet
vasetType 3
)
xt "6000,149000,7000,149000"
pts [
"6000,149000"
"7000,149000"
]
)
start &174
end &384
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1248,0
va (VaSet
isHidden 1
)
xt "1000,148000,12900,149000"
st "CLIENTEMAC1TXFIRSTBYTE"
blo "1000,148800"
tm "WireNameMgr"
)
)
on &175
)
*506 (Wire
uid 1257,0
shape (OrthoPolyLine
uid 1258,0
va (VaSet
vasetType 3
)
xt "6000,150000,7000,150000"
pts [
"6000,150000"
"7000,150000"
]
)
start &176
end &387
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1262,0
va (VaSet
isHidden 1
)
xt "0,149000,12200,150000"
st "CLIENTEMAC1TXUNDERRUN"
blo "0,149800"
tm "WireNameMgr"
)
)
on &177
)
*507 (Wire
uid 1299,0
shape (OrthoPolyLine
uid 1300,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,151000,7000,151000"
pts [
"6000,151000"
"7000,151000"
]
)
start &182
end &386
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1304,0
va (VaSet
isHidden 1
)
xt "1000,150000,12600,151000"
st "CLIENTEMAC1TXIFGDELAY"
blo "1000,150800"
tm "WireNameMgr"
)
)
on &183
)
*508 (Wire
uid 1355,0
shape (OrthoPolyLine
uid 1356,0
va (VaSet
vasetType 3
)
xt "6000,152000,7000,152000"
pts [
"6000,152000"
"7000,152000"
]
)
start &190
end &377
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1360,0
va (VaSet
isHidden 1
)
xt "1000,151000,12200,152000"
st "CLIENTEMAC1PAUSEREQ"
blo "1000,151800"
tm "WireNameMgr"
)
)
on &191
)
*509 (Wire
uid 1369,0
shape (OrthoPolyLine
uid 1370,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,153000,7000,153000"
pts [
"6000,153000"
"7000,153000"
]
)
start &192
end &378
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1374,0
va (VaSet
isHidden 1
)
xt "1000,152000,12100,153000"
st "CLIENTEMAC1PAUSEVAL"
blo "1000,152800"
tm "WireNameMgr"
)
)
on &193
)
*510 (Wire
uid 1383,0
optionalChildren [
*511 (BdJunction
uid 4257,0
ps "OnConnectorStrategy"
shape (Circle
uid 4258,0
va (VaSet
vasetType 1
)
xt "5600,203600,6400,204400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1384,0
va (VaSet
vasetType 3
)
xt "-2000,204000,7000,210000"
pts [
"-2000,210000"
"0,210000"
"0,204000"
"7000,204000"
]
)
start &194
end &427
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1388,0
va (VaSet
isHidden 1
)
xt "1000,203000,5800,204000"
st "GTX_CLK_1"
blo "1000,203800"
tm "WireNameMgr"
)
)
on &195
)
*512 (Wire
uid 1411,0
shape (OrthoPolyLine
uid 1412,0
va (VaSet
vasetType 3
)
xt "6000,154000,7000,154000"
pts [
"6000,154000"
"7000,154000"
]
)
start &198
end &385
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1416,0
va (VaSet
isHidden 1
)
xt "0,153000,12700,154000"
st "CLIENTEMAC1TXGMIIMIICLKIN"
blo "0,153800"
tm "WireNameMgr"
)
)
on &199
)
*513 (Wire
uid 1425,0
shape (OrthoPolyLine
uid 1426,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,155000,7000,155000"
pts [
"6000,155000"
"7000,155000"
]
)
start &200
end &440
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1430,0
va (VaSet
isHidden 1
)
xt "4000,154000,8400,155000"
st "RXDATA_1"
blo "4000,154800"
tm "WireNameMgr"
)
)
on &201
)
*514 (Wire
uid 1453,0
shape (OrthoPolyLine
uid 1454,0
va (VaSet
vasetType 3
)
xt "6000,156000,7000,156000"
pts [
"6000,156000"
"7000,156000"
]
)
start &204
end &376
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1458,0
va (VaSet
isHidden 1
)
xt "3000,155000,10400,156000"
st "DCM_LOCKED_1"
blo "3000,155800"
tm "WireNameMgr"
)
)
on &205
)
*515 (Wire
uid 1481,0
shape (OrthoPolyLine
uid 1482,0
va (VaSet
vasetType 3
)
xt "6000,157000,7000,157000"
pts [
"6000,157000"
"7000,157000"
]
)
start &208
end &447
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1486,0
va (VaSet
isHidden 1
)
xt "2000,156000,10300,157000"
st "SIGNAL_DETECT_1"
blo "2000,156800"
tm "WireNameMgr"
)
)
on &209
)
*516 (Wire
uid 1495,0
shape (OrthoPolyLine
uid 1496,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,158000,7000,158000"
pts [
"6000,158000"
"7000,158000"
]
)
start &210
end &431
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1500,0
va (VaSet
isHidden 1
)
xt "5000,157000,9000,158000"
st "PHYAD_1"
blo "5000,157800"
tm "WireNameMgr"
)
)
on &211
)
*517 (Wire
uid 1593,0
shape (OrthoPolyLine
uid 1594,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,159000,7000,159000"
pts [
"6000,159000"
"7000,159000"
]
)
start &224
end &438
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1598,0
va (VaSet
isHidden 1
)
xt "3000,158000,10800,159000"
st "RXCLKCORCNT_1"
blo "3000,158800"
tm "WireNameMgr"
)
)
on &225
)
*518 (Wire
uid 1607,0
shape (OrthoPolyLine
uid 1608,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,160000,7000,160000"
pts [
"6000,160000"
"7000,160000"
]
)
start &226
end &433
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1612,0
va (VaSet
isHidden 1
)
xt "3000,159000,10600,160000"
st "RXBUFSTATUS_1"
blo "3000,159800"
tm "WireNameMgr"
)
)
on &227
)
*519 (Wire
uid 1621,0
shape (OrthoPolyLine
uid 1622,0
va (VaSet
vasetType 3
)
xt "6000,161000,7000,161000"
pts [
"6000,161000"
"7000,161000"
]
)
start &228
end &432
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1626,0
va (VaSet
isHidden 1
)
xt "3000,160000,9200,161000"
st "RXBUFERR_1"
blo "3000,160800"
tm "WireNameMgr"
)
)
on &229
)
*520 (Wire
uid 1635,0
shape (OrthoPolyLine
uid 1636,0
va (VaSet
vasetType 3
)
xt "6000,162000,7000,162000"
pts [
"6000,162000"
"7000,162000"
]
)
start &230
end &434
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1639,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1640,0
va (VaSet
isHidden 1
)
xt "2000,161000,11100,162000"
st "RXCHARISCOMMA_1"
blo "2000,161800"
tm "WireNameMgr"
)
)
on &231
)
*521 (Wire
uid 1649,0
shape (OrthoPolyLine
uid 1650,0
va (VaSet
vasetType 3
)
xt "6000,163000,7000,163000"
pts [
"6000,163000"
"7000,163000"
]
)
start &232
end &435
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1654,0
va (VaSet
isHidden 1
)
xt "3000,162000,9500,163000"
st "RXCHARISK_1"
blo "3000,162800"
tm "WireNameMgr"
)
)
on &233
)
*522 (Wire
uid 1663,0
shape (OrthoPolyLine
uid 1664,0
va (VaSet
vasetType 3
)
xt "6000,164000,7000,164000"
pts [
"6000,164000"
"7000,164000"
]
)
start &234
end &436
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1668,0
va (VaSet
isHidden 1
)
xt "2000,163000,10900,164000"
st "RXCHECKINGCRC_1"
blo "2000,163800"
tm "WireNameMgr"
)
)
on &235
)
*523 (Wire
uid 1677,0
shape (OrthoPolyLine
uid 1678,0
va (VaSet
vasetType 3
)
xt "6000,165000,7000,165000"
pts [
"6000,165000"
"7000,165000"
]
)
start &236
end &439
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1682,0
va (VaSet
isHidden 1
)
xt "3000,164000,10500,165000"
st "RXCOMMADET_1"
blo "3000,164800"
tm "WireNameMgr"
)
)
on &237
)
*524 (Wire
uid 1691,0
shape (OrthoPolyLine
uid 1692,0
va (VaSet
vasetType 3
)
xt "6000,166000,7000,166000"
pts [
"6000,166000"
"7000,166000"
]
)
start &238
end &441
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1696,0
va (VaSet
isHidden 1
)
xt "3000,165000,9500,166000"
st "RXDISPERR_1"
blo "3000,165800"
tm "WireNameMgr"
)
)
on &239
)
*525 (Wire
uid 1705,0
shape (OrthoPolyLine
uid 1706,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,167000,7000,167000"
pts [
"6000,167000"
"7000,167000"
]
)
start &240
end &444
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1710,0
va (VaSet
isHidden 1
)
xt "2000,166000,10500,167000"
st "RXLOSSOFSYNC_1"
blo "2000,166800"
tm "WireNameMgr"
)
)
on &241
)
*526 (Wire
uid 1719,0
shape (OrthoPolyLine
uid 1720,0
va (VaSet
vasetType 3
)
xt "6000,168000,7000,168000"
pts [
"6000,168000"
"7000,168000"
]
)
start &242
end &445
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1723,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1724,0
va (VaSet
isHidden 1
)
xt "3000,167000,10800,168000"
st "RXNOTINTABLE_1"
blo "3000,167800"
tm "WireNameMgr"
)
)
on &243
)
*527 (Wire
uid 1733,0
shape (OrthoPolyLine
uid 1734,0
va (VaSet
vasetType 3
)
xt "6000,169000,7000,169000"
pts [
"6000,169000"
"7000,169000"
]
)
start &244
end &442
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1738,0
va (VaSet
isHidden 1
)
xt "3000,168000,9400,169000"
st "RXREALIGN_1"
blo "3000,168800"
tm "WireNameMgr"
)
)
on &245
)
*528 (Wire
uid 1747,0
shape (OrthoPolyLine
uid 1748,0
va (VaSet
vasetType 3
)
xt "6000,170000,7000,170000"
pts [
"6000,170000"
"7000,170000"
]
)
start &246
end &446
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1752,0
va (VaSet
isHidden 1
)
xt "3000,169000,9500,170000"
st "RXRUNDISP_1"
blo "3000,169800"
tm "WireNameMgr"
)
)
on &247
)
*529 (Wire
uid 1761,0
shape (OrthoPolyLine
uid 1762,0
va (VaSet
vasetType 3
)
xt "6000,171000,7000,171000"
pts [
"6000,171000"
"7000,171000"
]
)
start &248
end &448
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1765,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1766,0
va (VaSet
isHidden 1
)
xt "4000,170000,10000,171000"
st "TXBUFERR_1"
blo "4000,170800"
tm "WireNameMgr"
)
)
on &249
)
*530 (Wire
uid 1817,0
shape (OrthoPolyLine
uid 1818,0
va (VaSet
vasetType 3
)
xt "6000,172000,7000,172000"
pts [
"6000,172000"
"7000,172000"
]
)
start &256
end &425
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1822,0
va (VaSet
isHidden 1
)
xt "3000,171000,9300,172000"
st "TXRUNDISP_1"
blo "3000,171800"
tm "WireNameMgr"
)
)
on &257
)
*531 (Wire
uid 1845,0
shape (OrthoPolyLine
uid 1846,0
va (VaSet
vasetType 3
)
xt "6000,173000,7000,173000"
pts [
"6000,173000"
"7000,173000"
]
)
start &260
end &429
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1849,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1850,0
va (VaSet
isHidden 1
)
xt "4000,172000,8400,173000"
st "MDIO_IN_1"
blo "4000,172800"
tm "WireNameMgr"
)
)
on &261
)
*532 (Wire
uid 1887,0
shape (OrthoPolyLine
uid 1888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,174000,7000,174000"
pts [
"6000,174000"
"7000,174000"
]
)
start &266
end &398
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1892,0
va (VaSet
isHidden 1
)
xt "3000,173000,9300,174000"
st "HOSTOPCODE"
blo "3000,173800"
tm "WireNameMgr"
)
)
on &267
)
*533 (Wire
uid 1901,0
shape (OrthoPolyLine
uid 1902,0
va (VaSet
vasetType 3
)
xt "6000,175000,7000,175000"
pts [
"6000,175000"
"7000,175000"
]
)
start &268
end &399
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1906,0
va (VaSet
isHidden 1
)
xt "5000,174000,9000,175000"
st "HOSTREQ"
blo "5000,174800"
tm "WireNameMgr"
)
)
on &269
)
*534 (Wire
uid 1915,0
shape (OrthoPolyLine
uid 1916,0
va (VaSet
vasetType 3
)
xt "6000,176000,7000,176000"
pts [
"6000,176000"
"7000,176000"
]
)
start &270
end &397
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1920,0
va (VaSet
isHidden 1
)
xt "3000,175000,9200,176000"
st "HOSTMIIMSEL"
blo "3000,175800"
tm "WireNameMgr"
)
)
on &271
)
*535 (Wire
uid 1929,0
shape (OrthoPolyLine
uid 1930,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,177000,7000,177000"
pts [
"6000,177000"
"7000,177000"
]
)
start &272
end &394
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1934,0
va (VaSet
isHidden 1
)
xt "4000,176000,8600,177000"
st "HOSTADDR"
blo "4000,176800"
tm "WireNameMgr"
)
)
on &273
)
*536 (Wire
uid 1943,0
shape (OrthoPolyLine
uid 1944,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,178000,7000,178000"
pts [
"6000,178000"
"7000,178000"
]
)
start &274
end &400
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1948,0
va (VaSet
isHidden 1
)
xt "3000,177000,9200,178000"
st "HOSTWRDATA"
blo "3000,177800"
tm "WireNameMgr"
)
)
on &275
)
*537 (Wire
uid 1985,0
shape (OrthoPolyLine
uid 1986,0
va (VaSet
vasetType 3
)
xt "6000,179000,7000,179000"
pts [
"6000,179000"
"7000,179000"
]
)
start &280
end &396
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1990,0
va (VaSet
isHidden 1
)
xt "3000,178000,10400,179000"
st "HOSTEMAC1SEL"
blo "3000,178800"
tm "WireNameMgr"
)
)
on &281
)
*538 (Wire
uid 1999,0
shape (OrthoPolyLine
uid 2000,0
va (VaSet
vasetType 3
)
xt "6000,180000,7000,180000"
pts [
"6000,180000"
"7000,180000"
]
)
start &282
end &395
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2004,0
va (VaSet
isHidden 1
)
xt "5000,179000,8900,180000"
st "HOSTCLK"
blo "5000,179800"
tm "WireNameMgr"
)
)
on &283
)
*539 (Wire
uid 2013,0
shape (OrthoPolyLine
uid 2014,0
va (VaSet
vasetType 3
)
xt "6000,181000,7000,181000"
pts [
"6000,181000"
"7000,181000"
]
)
start &284
end &449
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2018,0
va (VaSet
isHidden 1
)
xt "5000,180000,7800,181000"
st "RESET"
blo "5000,180800"
tm "WireNameMgr"
)
)
on &285
)
*540 (Wire
uid 3375,0
shape (OrthoPolyLine
uid 3376,0
va (VaSet
vasetType 3
)
xt "10000,116000,11000,116000"
pts [
"10000,116000"
"11000,116000"
]
)
start &290
end &10
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3380,0
va (VaSet
isHidden 1
)
xt "4000,115000,17800,116000"
st "EMAC0CLIENTRXCLIENTCLKOUT"
blo "4000,115800"
tm "WireNameMgr"
)
)
on &11
)
*541 (Wire
uid 3387,0
shape (OrthoPolyLine
uid 3388,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,183000,12000,183000"
pts [
"10000,183000"
"12000,183000"
]
)
start &291
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3392,0
va (VaSet
isHidden 1
)
xt "13000,182000,20600,183000"
st "client_rx_data_0_i"
blo "13000,182800"
tm "WireNameMgr"
)
)
on &2
)
*542 (Wire
uid 3393,0
shape (OrthoPolyLine
uid 3394,0
va (VaSet
vasetType 3
)
xt "10000,117000,11000,117000"
pts [
"10000,117000"
"11000,117000"
]
)
start &292
end &16
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3398,0
va (VaSet
isHidden 1
)
xt "6000,116000,15900,117000"
st "EMAC0CLIENTRXDVLD"
blo "6000,116800"
tm "WireNameMgr"
)
)
on &17
)
*543 (Wire
uid 3399,0
shape (OrthoPolyLine
uid 3400,0
va (VaSet
vasetType 3
)
xt "10000,118000,11000,118000"
pts [
"10000,118000"
"11000,118000"
]
)
start &293
end &18
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3403,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3404,0
va (VaSet
isHidden 1
)
xt "5000,117000,16900,118000"
st "EMAC0CLIENTRXDVLDMSW"
blo "5000,117800"
tm "WireNameMgr"
)
)
on &19
)
*544 (Wire
uid 3405,0
shape (OrthoPolyLine
uid 3406,0
va (VaSet
vasetType 3
)
xt "10000,119000,11000,119000"
pts [
"10000,119000"
"11000,119000"
]
)
start &296
end &20
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3410,0
va (VaSet
isHidden 1
)
xt "4000,118000,17000,119000"
st "EMAC0CLIENTRXGOODFRAME"
blo "4000,118800"
tm "WireNameMgr"
)
)
on &21
)
*545 (Wire
uid 3411,0
shape (OrthoPolyLine
uid 3412,0
va (VaSet
vasetType 3
)
xt "10000,120000,11000,120000"
pts [
"10000,120000"
"11000,120000"
]
)
start &289
end &22
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3416,0
va (VaSet
isHidden 1
)
xt "4000,119000,16400,120000"
st "EMAC0CLIENTRXBADFRAME"
blo "4000,119800"
tm "WireNameMgr"
)
)
on &23
)
*546 (Wire
uid 3417,0
shape (OrthoPolyLine
uid 3418,0
va (VaSet
vasetType 3
)
xt "10000,121000,11000,121000"
pts [
"10000,121000"
"11000,121000"
]
)
start &295
end &24
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3422,0
va (VaSet
isHidden 1
)
xt "4000,120000,17000,121000"
st "EMAC0CLIENTRXFRAMEDROP"
blo "4000,120800"
tm "WireNameMgr"
)
)
on &25
)
*547 (Wire
uid 3423,0
shape (OrthoPolyLine
uid 3424,0
va (VaSet
vasetType 3
)
xt "10000,122000,11000,122000"
pts [
"10000,122000"
"11000,122000"
]
)
start &294
end &26
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3428,0
va (VaSet
isHidden 1
)
xt "5000,121000,16100,122000"
st "EMAC0CLIENTRXDVREG6"
blo "5000,121800"
tm "WireNameMgr"
)
)
on &27
)
*548 (Wire
uid 3429,0
shape (OrthoPolyLine
uid 3430,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,123000,11000,123000"
pts [
"10000,123000"
"11000,123000"
]
)
start &297
end &28
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3434,0
va (VaSet
isHidden 1
)
xt "5000,122000,15200,123000"
st "EMAC0CLIENTRXSTATS"
blo "5000,122800"
tm "WireNameMgr"
)
)
on &29
)
*549 (Wire
uid 3435,0
shape (OrthoPolyLine
uid 3436,0
va (VaSet
vasetType 3
)
xt "10000,124000,11000,124000"
pts [
"10000,124000"
"11000,124000"
]
)
start &299
end &30
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3440,0
va (VaSet
isHidden 1
)
xt "5000,123000,16900,124000"
st "EMAC0CLIENTRXSTATSVLD"
blo "5000,123800"
tm "WireNameMgr"
)
)
on &31
)
*550 (Wire
uid 3441,0
shape (OrthoPolyLine
uid 3442,0
va (VaSet
vasetType 3
)
xt "10000,125000,11000,125000"
pts [
"10000,125000"
"11000,125000"
]
)
start &298
end &32
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3446,0
va (VaSet
isHidden 1
)
xt "3000,124000,17100,125000"
st "EMAC0CLIENTRXSTATSBYTEVLD"
blo "3000,124800"
tm "WireNameMgr"
)
)
on &33
)
*551 (Wire
uid 3447,0
shape (OrthoPolyLine
uid 3448,0
va (VaSet
vasetType 3
)
xt "10000,126000,11000,126000"
pts [
"10000,126000"
"11000,126000"
]
)
start &301
end &34
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3451,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3452,0
va (VaSet
isHidden 1
)
xt "4000,125000,17600,126000"
st "EMAC0CLIENTTXCLIENTCLKOUT"
blo "4000,125800"
tm "WireNameMgr"
)
)
on &35
)
*552 (Wire
uid 3459,0
shape (OrthoPolyLine
uid 3460,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,182000,7000,182000"
pts [
"5000,182000"
"7000,182000"
]
)
end &369
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3464,0
va (VaSet
isHidden 1
)
xt "-3000,181000,4600,182000"
st "client_tx_data_0_i"
blo "-3000,181800"
tm "WireNameMgr"
)
)
on &3
)
*553 (Wire
uid 3477,0
shape (OrthoPolyLine
uid 3478,0
va (VaSet
vasetType 3
)
xt "10000,127000,11000,127000"
pts [
"10000,127000"
"11000,127000"
]
)
start &300
end &44
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3482,0
va (VaSet
isHidden 1
)
xt "6000,126000,15200,127000"
st "EMAC0CLIENTTXACK"
blo "6000,126800"
tm "WireNameMgr"
)
)
on &45
)
*554 (Wire
uid 3495,0
shape (OrthoPolyLine
uid 3496,0
va (VaSet
vasetType 3
)
xt "10000,128000,11000,128000"
pts [
"10000,128000"
"11000,128000"
]
)
start &302
end &50
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3500,0
va (VaSet
isHidden 1
)
xt "5000,127000,16800,128000"
st "EMAC0CLIENTTXCOLLISION"
blo "5000,127800"
tm "WireNameMgr"
)
)
on &51
)
*555 (Wire
uid 3501,0
shape (OrthoPolyLine
uid 3502,0
va (VaSet
vasetType 3
)
xt "10000,129000,11000,129000"
pts [
"10000,129000"
"11000,129000"
]
)
start &304
end &52
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3506,0
va (VaSet
isHidden 1
)
xt "4000,128000,16700,129000"
st "EMAC0CLIENTTXRETRANSMIT"
blo "4000,128800"
tm "WireNameMgr"
)
)
on &53
)
*556 (Wire
uid 3513,0
shape (OrthoPolyLine
uid 3514,0
va (VaSet
vasetType 3
)
xt "10000,130000,11000,130000"
pts [
"10000,130000"
"11000,130000"
]
)
start &305
end &56
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3517,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3518,0
va (VaSet
isHidden 1
)
xt "6000,129000,16000,130000"
st "EMAC0CLIENTTXSTATS"
blo "6000,129800"
tm "WireNameMgr"
)
)
on &57
)
*557 (Wire
uid 3519,0
shape (OrthoPolyLine
uid 3520,0
va (VaSet
vasetType 3
)
xt "10000,131000,11000,131000"
pts [
"10000,131000"
"11000,131000"
]
)
start &307
end &58
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3524,0
va (VaSet
isHidden 1
)
xt "5000,130000,16700,131000"
st "EMAC0CLIENTTXSTATSVLD"
blo "5000,130800"
tm "WireNameMgr"
)
)
on &59
)
*558 (Wire
uid 3525,0
shape (OrthoPolyLine
uid 3526,0
va (VaSet
vasetType 3
)
xt "10000,132000,11000,132000"
pts [
"10000,132000"
"11000,132000"
]
)
start &306
end &60
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3530,0
va (VaSet
isHidden 1
)
xt "4000,131000,17900,132000"
st "EMAC0CLIENTTXSTATSBYTEVLD"
blo "4000,131800"
tm "WireNameMgr"
)
)
on &61
)
*559 (Wire
uid 3549,0
shape (OrthoPolyLine
uid 3550,0
va (VaSet
vasetType 3
)
xt "10000,133000,11000,133000"
pts [
"10000,133000"
"11000,133000"
]
)
start &303
end &68
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3554,0
va (VaSet
isHidden 1
)
xt "4000,132000,17500,133000"
st "EMAC0CLIENTTXGMIIMIICLKOUT"
blo "4000,132800"
tm "WireNameMgr"
)
)
on &69
)
*560 (Wire
uid 3561,0
shape (OrthoPolyLine
uid 3562,0
va (VaSet
vasetType 3
)
xt "5000,202000,7000,205000"
pts [
"5000,205000"
"5000,202000"
"7000,202000"
]
)
start &478
end &413
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3566,0
va (VaSet
isHidden 1
)
xt "1000,201000,5800,202000"
st "GTX_CLK_0"
blo "1000,201800"
tm "WireNameMgr"
)
)
on &67
)
*561 (Wire
uid 3579,0
shape (OrthoPolyLine
uid 3580,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,134000,11000,134000"
pts [
"10000,134000"
"11000,134000"
]
)
start &321
end &74
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3584,0
va (VaSet
isHidden 1
)
xt "8000,133000,12200,134000"
st "TXDATA_0"
blo "8000,133800"
tm "WireNameMgr"
)
)
on &75
)
*562 (Wire
uid 3597,0
shape (OrthoPolyLine
uid 3598,0
va (VaSet
vasetType 3
)
xt "10000,135000,11000,135000"
pts [
"10000,135000"
"11000,135000"
]
)
start &288
end &78
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3602,0
va (VaSet
isHidden 1
)
xt "7000,134000,14800,135000"
st "AN_INTERRUPT_0"
blo "7000,134800"
tm "WireNameMgr"
)
)
on &79
)
*563 (Wire
uid 3615,0
shape (OrthoPolyLine
uid 3616,0
va (VaSet
vasetType 3
)
xt "10000,136000,11000,136000"
pts [
"10000,136000"
"11000,136000"
]
)
start &308
end &84
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3620,0
va (VaSet
isHidden 1
)
xt "6000,135000,14400,136000"
st "ENCOMMAALIGN_0"
blo "6000,135800"
tm "WireNameMgr"
)
)
on &85
)
*564 (Wire
uid 3621,0
shape (OrthoPolyLine
uid 3622,0
va (VaSet
vasetType 3
)
xt "10000,137000,11000,137000"
pts [
"10000,137000"
"11000,137000"
]
)
start &309
end &86
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3626,0
va (VaSet
isHidden 1
)
xt "6000,136000,14100,137000"
st "LOOPBACKMSB_0"
blo "6000,136800"
tm "WireNameMgr"
)
)
on &87
)
*565 (Wire
uid 3627,0
shape (OrthoPolyLine
uid 3628,0
va (VaSet
vasetType 3
)
xt "10000,138000,11000,138000"
pts [
"10000,138000"
"11000,138000"
]
)
start &313
end &88
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3632,0
va (VaSet
isHidden 1
)
xt "7000,137000,14200,138000"
st "MGTRXRESET_0"
blo "7000,137800"
tm "WireNameMgr"
)
)
on &89
)
*566 (Wire
uid 3633,0
shape (OrthoPolyLine
uid 3634,0
va (VaSet
vasetType 3
)
xt "10000,139000,11000,139000"
pts [
"10000,139000"
"11000,139000"
]
)
start &314
end &90
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3638,0
va (VaSet
isHidden 1
)
xt "7000,138000,14000,139000"
st "MGTTXRESET_0"
blo "7000,138800"
tm "WireNameMgr"
)
)
on &91
)
*567 (Wire
uid 3639,0
shape (OrthoPolyLine
uid 3640,0
va (VaSet
vasetType 3
)
xt "10000,140000,11000,140000"
pts [
"10000,140000"
"11000,140000"
]
)
start &315
end &92
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3644,0
va (VaSet
isHidden 1
)
xt "7000,139000,14100,140000"
st "POWERDOWN_0"
blo "7000,139800"
tm "WireNameMgr"
)
)
on &93
)
*568 (Wire
uid 3645,0
shape (OrthoPolyLine
uid 3646,0
va (VaSet
vasetType 3
)
xt "10000,141000,11000,141000"
pts [
"10000,141000"
"11000,141000"
]
)
start &316
end &94
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3650,0
va (VaSet
isHidden 1
)
xt "6000,140000,14900,141000"
st "SYNCACQSTATUS_0"
blo "6000,140800"
tm "WireNameMgr"
)
)
on &95
)
*569 (Wire
uid 3723,0
shape (OrthoPolyLine
uid 3724,0
va (VaSet
vasetType 3
)
xt "10000,142000,11000,142000"
pts [
"10000,142000"
"11000,142000"
]
)
start &317
end &122
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3728,0
va (VaSet
isHidden 1
)
xt "6000,141000,15400,142000"
st "TXCHARDISPMODE_0"
blo "6000,141800"
tm "WireNameMgr"
)
)
on &123
)
*570 (Wire
uid 3729,0
shape (OrthoPolyLine
uid 3730,0
va (VaSet
vasetType 3
)
xt "10000,143000,11000,143000"
pts [
"10000,143000"
"11000,143000"
]
)
start &318
end &124
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3734,0
va (VaSet
isHidden 1
)
xt "6000,142000,14600,143000"
st "TXCHARDISPVAL_0"
blo "6000,142800"
tm "WireNameMgr"
)
)
on &125
)
*571 (Wire
uid 3735,0
shape (OrthoPolyLine
uid 3736,0
va (VaSet
vasetType 3
)
xt "10000,144000,11000,144000"
pts [
"10000,144000"
"11000,144000"
]
)
start &319
end &126
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3740,0
va (VaSet
isHidden 1
)
xt "7000,143000,13300,144000"
st "TXCHARISK_0"
blo "7000,143800"
tm "WireNameMgr"
)
)
on &127
)
*572 (Wire
uid 3741,0
shape (OrthoPolyLine
uid 3742,0
va (VaSet
vasetType 3
)
xt "10000,145000,11000,145000"
pts [
"10000,145000"
"11000,145000"
]
)
start &310
end &130
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3746,0
va (VaSet
isHidden 1
)
xt "9000,144000,11900,145000"
st "MDC_0"
blo "9000,144800"
tm "WireNameMgr"
)
)
on &131
)
*573 (Wire
uid 3753,0
shape (OrthoPolyLine
uid 3754,0
va (VaSet
vasetType 3
)
xt "10000,146000,11000,146000"
pts [
"10000,146000"
"11000,146000"
]
)
start &311
end &134
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3758,0
va (VaSet
isHidden 1
)
xt "8000,145000,13700,146000"
st "MDIO_OUT_0"
blo "8000,145800"
tm "WireNameMgr"
)
)
on &135
)
*574 (Wire
uid 3759,0
shape (OrthoPolyLine
uid 3760,0
va (VaSet
vasetType 3
)
xt "10000,147000,11000,147000"
pts [
"10000,147000"
"11000,147000"
]
)
start &312
end &136
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3764,0
va (VaSet
isHidden 1
)
xt "8000,146000,13300,147000"
st "MDIO_TRI_0"
blo "8000,146800"
tm "WireNameMgr"
)
)
on &137
)
*575 (Wire
uid 3765,0
shape (OrthoPolyLine
uid 3766,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,183000,7000,183000"
pts [
"5000,183000"
"7000,183000"
]
)
end &450
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3770,0
va (VaSet
isHidden 1
)
xt "-4000,182000,5200,183000"
st "tieemac0configvector_i"
blo "-4000,182800"
tm "WireNameMgr"
)
)
on &4
)
*576 (Wire
uid 3771,0
shape (OrthoPolyLine
uid 3772,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,184000,7000,184000"
pts [
"5000,184000"
"7000,184000"
]
)
end &451
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3776,0
va (VaSet
isHidden 1
)
xt "-3000,183000,5200,184000"
st "unicast_address_0_i"
blo "-3000,183800"
tm "WireNameMgr"
)
)
on &5
)
*577 (Wire
uid 3777,0
shape (OrthoPolyLine
uid 3778,0
va (VaSet
vasetType 3
)
xt "10000,148000,11000,148000"
pts [
"10000,148000"
"11000,148000"
]
)
start &326
end &138
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3782,0
va (VaSet
isHidden 1
)
xt "4000,147000,17800,148000"
st "EMAC1CLIENTRXCLIENTCLKOUT"
blo "4000,147800"
tm "WireNameMgr"
)
)
on &139
)
*578 (Wire
uid 3789,0
shape (OrthoPolyLine
uid 3790,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,182000,12000,182000"
pts [
"10000,182000"
"12000,182000"
]
)
start &327
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3794,0
va (VaSet
isHidden 1
)
xt "13000,181000,20600,182000"
st "client_rx_data_1_i"
blo "13000,181800"
tm "WireNameMgr"
)
)
on &6
)
*579 (Wire
uid 3795,0
shape (OrthoPolyLine
uid 3796,0
va (VaSet
vasetType 3
)
xt "10000,149000,11000,149000"
pts [
"10000,149000"
"11000,149000"
]
)
start &328
end &144
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3800,0
va (VaSet
isHidden 1
)
xt "6000,148000,15900,149000"
st "EMAC1CLIENTRXDVLD"
blo "6000,148800"
tm "WireNameMgr"
)
)
on &145
)
*580 (Wire
uid 3801,0
shape (OrthoPolyLine
uid 3802,0
va (VaSet
vasetType 3
)
xt "10000,150000,11000,150000"
pts [
"10000,150000"
"11000,150000"
]
)
start &329
end &146
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3806,0
va (VaSet
isHidden 1
)
xt "5000,149000,16900,150000"
st "EMAC1CLIENTRXDVLDMSW"
blo "5000,149800"
tm "WireNameMgr"
)
)
on &147
)
*581 (Wire
uid 3807,0
shape (OrthoPolyLine
uid 3808,0
va (VaSet
vasetType 3
)
xt "10000,151000,11000,151000"
pts [
"10000,151000"
"11000,151000"
]
)
start &332
end &148
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3812,0
va (VaSet
isHidden 1
)
xt "4000,150000,17000,151000"
st "EMAC1CLIENTRXGOODFRAME"
blo "4000,150800"
tm "WireNameMgr"
)
)
on &149
)
*582 (Wire
uid 3813,0
shape (OrthoPolyLine
uid 3814,0
va (VaSet
vasetType 3
)
xt "10000,152000,11000,152000"
pts [
"10000,152000"
"11000,152000"
]
)
start &325
end &150
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3818,0
va (VaSet
isHidden 1
)
xt "4000,151000,16400,152000"
st "EMAC1CLIENTRXBADFRAME"
blo "4000,151800"
tm "WireNameMgr"
)
)
on &151
)
*583 (Wire
uid 3819,0
shape (OrthoPolyLine
uid 3820,0
va (VaSet
vasetType 3
)
xt "10000,153000,11000,153000"
pts [
"10000,153000"
"11000,153000"
]
)
start &331
end &152
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3824,0
va (VaSet
isHidden 1
)
xt "4000,152000,17000,153000"
st "EMAC1CLIENTRXFRAMEDROP"
blo "4000,152800"
tm "WireNameMgr"
)
)
on &153
)
*584 (Wire
uid 3825,0
shape (OrthoPolyLine
uid 3826,0
va (VaSet
vasetType 3
)
xt "10000,154000,11000,154000"
pts [
"10000,154000"
"11000,154000"
]
)
start &330
end &154
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3830,0
va (VaSet
isHidden 1
)
xt "5000,153000,16100,154000"
st "EMAC1CLIENTRXDVREG6"
blo "5000,153800"
tm "WireNameMgr"
)
)
on &155
)
*585 (Wire
uid 3831,0
shape (OrthoPolyLine
uid 3832,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,155000,11000,155000"
pts [
"10000,155000"
"11000,155000"
]
)
start &333
end &156
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3836,0
va (VaSet
isHidden 1
)
xt "5000,154000,15200,155000"
st "EMAC1CLIENTRXSTATS"
blo "5000,154800"
tm "WireNameMgr"
)
)
on &157
)
*586 (Wire
uid 3837,0
shape (OrthoPolyLine
uid 3838,0
va (VaSet
vasetType 3
)
xt "10000,156000,11000,156000"
pts [
"10000,156000"
"11000,156000"
]
)
start &335
end &158
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3842,0
va (VaSet
isHidden 1
)
xt "5000,155000,16900,156000"
st "EMAC1CLIENTRXSTATSVLD"
blo "5000,155800"
tm "WireNameMgr"
)
)
on &159
)
*587 (Wire
uid 3843,0
shape (OrthoPolyLine
uid 3844,0
va (VaSet
vasetType 3
)
xt "10000,157000,11000,157000"
pts [
"10000,157000"
"11000,157000"
]
)
start &334
end &160
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3848,0
va (VaSet
isHidden 1
)
xt "3000,156000,17100,157000"
st "EMAC1CLIENTRXSTATSBYTEVLD"
blo "3000,156800"
tm "WireNameMgr"
)
)
on &161
)
*588 (Wire
uid 3849,0
shape (OrthoPolyLine
uid 3850,0
va (VaSet
vasetType 3
)
xt "10000,158000,11000,158000"
pts [
"10000,158000"
"11000,158000"
]
)
start &337
end &162
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3854,0
va (VaSet
isHidden 1
)
xt "4000,157000,17600,158000"
st "EMAC1CLIENTTXCLIENTCLKOUT"
blo "4000,157800"
tm "WireNameMgr"
)
)
on &163
)
*589 (Wire
uid 3861,0
shape (OrthoPolyLine
uid 3862,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,185000,7000,185000"
pts [
"5000,185000"
"7000,185000"
]
)
end &381
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3866,0
va (VaSet
isHidden 1
)
xt "-3000,184000,4600,185000"
st "client_tx_data_1_i"
blo "-3000,184800"
tm "WireNameMgr"
)
)
on &7
)
*590 (Wire
uid 3879,0
shape (OrthoPolyLine
uid 3880,0
va (VaSet
vasetType 3
)
xt "10000,159000,11000,159000"
pts [
"10000,159000"
"11000,159000"
]
)
start &336
end &172
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3884,0
va (VaSet
isHidden 1
)
xt "6000,158000,15200,159000"
st "EMAC1CLIENTTXACK"
blo "6000,158800"
tm "WireNameMgr"
)
)
on &173
)
*591 (Wire
uid 3897,0
shape (OrthoPolyLine
uid 3898,0
va (VaSet
vasetType 3
)
xt "10000,160000,11000,160000"
pts [
"10000,160000"
"11000,160000"
]
)
start &338
end &178
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3902,0
va (VaSet
isHidden 1
)
xt "5000,159000,16800,160000"
st "EMAC1CLIENTTXCOLLISION"
blo "5000,159800"
tm "WireNameMgr"
)
)
on &179
)
*592 (Wire
uid 3903,0
shape (OrthoPolyLine
uid 3904,0
va (VaSet
vasetType 3
)
xt "10000,161000,11000,161000"
pts [
"10000,161000"
"11000,161000"
]
)
start &340
end &180
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3908,0
va (VaSet
isHidden 1
)
xt "4000,160000,16700,161000"
st "EMAC1CLIENTTXRETRANSMIT"
blo "4000,160800"
tm "WireNameMgr"
)
)
on &181
)
*593 (Wire
uid 3915,0
shape (OrthoPolyLine
uid 3916,0
va (VaSet
vasetType 3
)
xt "10000,162000,11000,162000"
pts [
"10000,162000"
"11000,162000"
]
)
start &341
end &184
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3920,0
va (VaSet
isHidden 1
)
xt "6000,161000,16000,162000"
st "EMAC1CLIENTTXSTATS"
blo "6000,161800"
tm "WireNameMgr"
)
)
on &185
)
*594 (Wire
uid 3921,0
shape (OrthoPolyLine
uid 3922,0
va (VaSet
vasetType 3
)
xt "10000,163000,11000,163000"
pts [
"10000,163000"
"11000,163000"
]
)
start &343
end &186
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3926,0
va (VaSet
isHidden 1
)
xt "5000,162000,16700,163000"
st "EMAC1CLIENTTXSTATSVLD"
blo "5000,162800"
tm "WireNameMgr"
)
)
on &187
)
*595 (Wire
uid 3927,0
shape (OrthoPolyLine
uid 3928,0
va (VaSet
vasetType 3
)
xt "10000,164000,11000,164000"
pts [
"10000,164000"
"11000,164000"
]
)
start &342
end &188
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3932,0
va (VaSet
isHidden 1
)
xt "4000,163000,17900,164000"
st "EMAC1CLIENTTXSTATSBYTEVLD"
blo "4000,163800"
tm "WireNameMgr"
)
)
on &189
)
*596 (Wire
uid 3951,0
shape (OrthoPolyLine
uid 3952,0
va (VaSet
vasetType 3
)
xt "10000,165000,11000,165000"
pts [
"10000,165000"
"11000,165000"
]
)
start &339
end &196
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3956,0
va (VaSet
isHidden 1
)
xt "4000,164000,17500,165000"
st "EMAC1CLIENTTXGMIIMIICLKOUT"
blo "4000,164800"
tm "WireNameMgr"
)
)
on &197
)
*597 (Wire
uid 3963,0
shape (OrthoPolyLine
uid 3964,0
va (VaSet
vasetType 3
)
xt "6000,203000,7000,204000"
pts [
"6000,204000"
"6000,203000"
"7000,203000"
]
)
start &511
end &437
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3968,0
va (VaSet
isHidden 1
)
xt "1000,202000,5800,203000"
st "GTX_CLK_1"
blo "1000,202800"
tm "WireNameMgr"
)
)
on &195
)
*598 (Wire
uid 3981,0
shape (OrthoPolyLine
uid 3982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,166000,11000,166000"
pts [
"10000,166000"
"11000,166000"
]
)
start &357
end &202
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3986,0
va (VaSet
isHidden 1
)
xt "8000,165000,12200,166000"
st "TXDATA_1"
blo "8000,165800"
tm "WireNameMgr"
)
)
on &203
)
*599 (Wire
uid 3999,0
shape (OrthoPolyLine
uid 4000,0
va (VaSet
vasetType 3
)
xt "10000,167000,11000,167000"
pts [
"10000,167000"
"11000,167000"
]
)
start &324
end &206
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4004,0
va (VaSet
isHidden 1
)
xt "7000,166000,14800,167000"
st "AN_INTERRUPT_1"
blo "7000,166800"
tm "WireNameMgr"
)
)
on &207
)
*600 (Wire
uid 4017,0
shape (OrthoPolyLine
uid 4018,0
va (VaSet
vasetType 3
)
xt "10000,168000,11000,168000"
pts [
"10000,168000"
"11000,168000"
]
)
start &344
end &212
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4022,0
va (VaSet
isHidden 1
)
xt "6000,167000,14400,168000"
st "ENCOMMAALIGN_1"
blo "6000,167800"
tm "WireNameMgr"
)
)
on &213
)
*601 (Wire
uid 4023,0
shape (OrthoPolyLine
uid 4024,0
va (VaSet
vasetType 3
)
xt "10000,169000,11000,169000"
pts [
"10000,169000"
"11000,169000"
]
)
start &345
end &214
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4028,0
va (VaSet
isHidden 1
)
xt "6000,168000,14100,169000"
st "LOOPBACKMSB_1"
blo "6000,168800"
tm "WireNameMgr"
)
)
on &215
)
*602 (Wire
uid 4029,0
shape (OrthoPolyLine
uid 4030,0
va (VaSet
vasetType 3
)
xt "10000,170000,11000,170000"
pts [
"10000,170000"
"11000,170000"
]
)
start &349
end &216
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4034,0
va (VaSet
isHidden 1
)
xt "7000,169000,14200,170000"
st "MGTRXRESET_1"
blo "7000,169800"
tm "WireNameMgr"
)
)
on &217
)
*603 (Wire
uid 4035,0
shape (OrthoPolyLine
uid 4036,0
va (VaSet
vasetType 3
)
xt "10000,171000,11000,171000"
pts [
"10000,171000"
"11000,171000"
]
)
start &350
end &218
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4040,0
va (VaSet
isHidden 1
)
xt "7000,170000,14000,171000"
st "MGTTXRESET_1"
blo "7000,170800"
tm "WireNameMgr"
)
)
on &219
)
*604 (Wire
uid 4041,0
shape (OrthoPolyLine
uid 4042,0
va (VaSet
vasetType 3
)
xt "10000,172000,11000,172000"
pts [
"10000,172000"
"11000,172000"
]
)
start &351
end &220
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4046,0
va (VaSet
isHidden 1
)
xt "7000,171000,14100,172000"
st "POWERDOWN_1"
blo "7000,171800"
tm "WireNameMgr"
)
)
on &221
)
*605 (Wire
uid 4047,0
shape (OrthoPolyLine
uid 4048,0
va (VaSet
vasetType 3
)
xt "10000,173000,11000,173000"
pts [
"10000,173000"
"11000,173000"
]
)
start &352
end &222
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4052,0
va (VaSet
isHidden 1
)
xt "6000,172000,14900,173000"
st "SYNCACQSTATUS_1"
blo "6000,172800"
tm "WireNameMgr"
)
)
on &223
)
*606 (Wire
uid 4125,0
shape (OrthoPolyLine
uid 4126,0
va (VaSet
vasetType 3
)
xt "10000,174000,11000,174000"
pts [
"10000,174000"
"11000,174000"
]
)
start &353
end &250
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4130,0
va (VaSet
isHidden 1
)
xt "6000,173000,15400,174000"
st "TXCHARDISPMODE_1"
blo "6000,173800"
tm "WireNameMgr"
)
)
on &251
)
*607 (Wire
uid 4131,0
shape (OrthoPolyLine
uid 4132,0
va (VaSet
vasetType 3
)
xt "10000,175000,11000,175000"
pts [
"10000,175000"
"11000,175000"
]
)
start &354
end &252
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4136,0
va (VaSet
isHidden 1
)
xt "6000,174000,14600,175000"
st "TXCHARDISPVAL_1"
blo "6000,174800"
tm "WireNameMgr"
)
)
on &253
)
*608 (Wire
uid 4137,0
shape (OrthoPolyLine
uid 4138,0
va (VaSet
vasetType 3
)
xt "10000,176000,11000,176000"
pts [
"10000,176000"
"11000,176000"
]
)
start &355
end &254
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4142,0
va (VaSet
isHidden 1
)
xt "7000,175000,13300,176000"
st "TXCHARISK_1"
blo "7000,175800"
tm "WireNameMgr"
)
)
on &255
)
*609 (Wire
uid 4143,0
shape (OrthoPolyLine
uid 4144,0
va (VaSet
vasetType 3
)
xt "10000,177000,11000,177000"
pts [
"10000,177000"
"11000,177000"
]
)
start &346
end &258
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4148,0
va (VaSet
isHidden 1
)
xt "9000,176000,11900,177000"
st "MDC_1"
blo "9000,176800"
tm "WireNameMgr"
)
)
on &259
)
*610 (Wire
uid 4155,0
shape (OrthoPolyLine
uid 4156,0
va (VaSet
vasetType 3
)
xt "10000,178000,11000,178000"
pts [
"10000,178000"
"11000,178000"
]
)
start &347
end &262
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4160,0
va (VaSet
isHidden 1
)
xt "8000,177000,13700,178000"
st "MDIO_OUT_1"
blo "8000,177800"
tm "WireNameMgr"
)
)
on &263
)
*611 (Wire
uid 4161,0
shape (OrthoPolyLine
uid 4162,0
va (VaSet
vasetType 3
)
xt "10000,179000,11000,179000"
pts [
"10000,179000"
"11000,179000"
]
)
start &348
end &264
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4166,0
va (VaSet
isHidden 1
)
xt "8000,178000,13300,179000"
st "MDIO_TRI_1"
blo "8000,178800"
tm "WireNameMgr"
)
)
on &265
)
*612 (Wire
uid 4167,0
shape (OrthoPolyLine
uid 4168,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,186000,7000,186000"
pts [
"5000,186000"
"7000,186000"
]
)
end &452
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4172,0
va (VaSet
isHidden 1
)
xt "-4000,185000,5200,186000"
st "tieemac1configvector_i"
blo "-4000,185800"
tm "WireNameMgr"
)
)
on &8
)
*613 (Wire
uid 4173,0
shape (OrthoPolyLine
uid 4174,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,187000,7000,187000"
pts [
"5000,187000"
"7000,187000"
]
)
end &453
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4178,0
va (VaSet
isHidden 1
)
xt "-3000,186000,5200,187000"
st "unicast_address_1_i"
blo "-3000,186800"
tm "WireNameMgr"
)
)
on &9
)
*614 (Wire
uid 4215,0
shape (OrthoPolyLine
uid 4216,0
va (VaSet
vasetType 3
)
xt "10000,180000,11000,180000"
pts [
"10000,180000"
"11000,180000"
]
)
start &362
end &276
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4220,0
va (VaSet
isHidden 1
)
xt "7000,179000,13300,180000"
st "HOSTMIIMRDY"
blo "7000,179800"
tm "WireNameMgr"
)
)
on &277
)
*615 (Wire
uid 4221,0
shape (OrthoPolyLine
uid 4222,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,181000,11000,181000"
pts [
"10000,181000"
"11000,181000"
]
)
start &363
end &278
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4226,0
va (VaSet
isHidden 1
)
xt "7000,180000,13100,181000"
st "HOSTRDDATA"
blo "7000,180800"
tm "WireNameMgr"
)
)
on &279
)
*616 (Wire
uid 4233,0
shape (OrthoPolyLine
uid 4234,0
va (VaSet
vasetType 3
)
xt "5000,188000,7000,188000"
pts [
"5000,188000"
"7000,188000"
]
)
end &388
sat 16
eat 32
sl "(1 downto 0)"
stc 0
st 0
si 0
tg (WTG
uid 4237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4238,0
va (VaSet
isHidden 1
)
xt "-2000,187000,7600,188000"
st "gnd_v48_i(1 downto 0)"
blo "-2000,187800"
tm "WireNameMgr"
)
)
on &1
)
*617 (Wire
uid 4239,0
shape (OrthoPolyLine
uid 4240,0
va (VaSet
vasetType 3
)
xt "5000,189000,7000,189000"
pts [
"5000,189000"
"7000,189000"
]
)
end &390
sat 16
eat 32
sl "(31 downto 0)"
stc 0
st 0
si 0
tg (WTG
uid 4243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4244,0
va (VaSet
isHidden 1
)
xt "-2000,188000,8100,189000"
st "gnd_v48_i(31 downto 0)"
blo "-2000,188800"
tm "WireNameMgr"
)
)
on &1
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *618 (PackageList
uid 4561,0
stg "VerticalLayoutStrategy"
textVec [
*619 (Text
uid 4562,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "1000,216375,7500,217275"
st "Package List"
blo "1000,217075"
)
*620 (MLText
uid 4563,0
va (VaSet
isHidden 1
)
xt "1000,217275,13100,221275"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 4564,0
stg "VerticalLayoutStrategy"
textVec [
*621 (Text
uid 4565,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,216375,29200,217375"
st "Compiler Directives"
blo "21000,217175"
)
*622 (Text
uid 4566,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,217375,30500,218375"
st "Pre-module directives:"
blo "21000,218175"
)
*623 (MLText
uid 4567,0
va (VaSet
isHidden 1
)
xt "21000,218375,28800,220375"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*624 (Text
uid 4568,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,220375,31000,221375"
st "Post-module directives:"
blo "21000,221175"
)
*625 (MLText
uid 4569,0
va (VaSet
isHidden 1
)
xt "21000,216375,21000,216375"
tm "BdCompilerDirectivesTextMgr"
)
*626 (Text
uid 4570,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,221375,30600,222375"
st "End-module directives:"
blo "21000,222175"
)
*627 (MLText
uid 4571,0
va (VaSet
isHidden 1
)
xt "21000,222375,21000,222375"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "-4000,106000,18000,211375"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 4571,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*628 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*629 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*630 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*631 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*632 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*633 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*634 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*635 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*636 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*637 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*638 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*639 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*640 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*641 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*642 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*643 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*644 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*645 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*646 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*647 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*648 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,216375,20500,217375"
st "Declarations"
blo "15000,217175"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,217375,17400,218375"
st "Ports:"
blo "15000,218175"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,400775,18700,401775"
st "Pre User:"
blo "15000,401575"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,401775,50900,473775"
st "
SIGNAL phy_config_vector_0_i : std_logic_vector(4 downto 0); 

SIGNAL has_mdio_0_i : std_logic; 

SIGNAL speed_0_i : std_logic_vector(1 downto 0); 

SIGNAL has_rgmii_0_i : std_logic; 

SIGNAL has_sgmii_0_i : std_logic; 

SIGNAL has_gpcs_0_i : std_logic; 

SIGNAL has_host_0_i : std_logic; 

SIGNAL tx_client_16_0_i : std_logic; 

SIGNAL rx_client_16_0_i : std_logic; 

SIGNAL addr_filter_enable_0_i : std_logic; 

SIGNAL rx_lt_check_dis_0_i : std_logic; 

SIGNAL flow_control_config_vector_0_i : std_logic_vector(1 downto 0); 

SIGNAL tx_config_vector_0_i : std_logic_vector(6 downto 0); 

SIGNAL rx_config_vector_0_i : std_logic_vector(5 downto 0); 

SIGNAL pause_address_0_i : std_logic_vector(47 downto 0); 

SIGNAL phy_config_vector_1_i : std_logic_vector(4 downto 0); 

SIGNAL has_mdio_1_i : std_logic; 

SIGNAL speed_1_i : std_logic_vector(1 downto 0); 

SIGNAL has_rgmii_1_i : std_logic; 

SIGNAL has_sgmii_1_i : std_logic; 

SIGNAL has_gpcs_1_i : std_logic; 

SIGNAL has_host_1_i : std_logic; 

SIGNAL tx_client_16_1_i : std_logic; 

SIGNAL rx_client_16_1_i : std_logic; 

SIGNAL addr_filter_enable_1_i : std_logic; 

SIGNAL rx_lt_check_dis_1_i : std_logic; 

SIGNAL flow_control_config_vector_1_i : std_logic_vector(1 downto 0); 

SIGNAL tx_config_vector_1_i : std_logic_vector(6 downto 0); 

SIGNAL rx_config_vector_1_i : std_logic_vector(5 downto 0); 

SIGNAL pause_address_1_i : std_logic_vector(47 downto 0); 
"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,473775,22200,474775"
st "Diagram Signals:"
blo "15000,474575"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,489175,19700,490175"
st "Post User:"
blo "15000,489975"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "15000,216375,15000,216375"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 177,0
usingSuid 1
emptyRow *649 (LEmptyRow
)
optionalChildren [
*650 (RefLabelRowHdr
)
*651 (TitleRowHdr
)
*652 (FilterRowHdr
)
*653 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*654 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*655 (GroupColHdr
tm "GroupColHdrMgr"
)
*656 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*657 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*658 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*659 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*660 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*661 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*662 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gnd_v48_i"
t "std_logic_vector"
b "(47 downto 0)"
prec "----------------------------------------------------------------------------
    -- Signals Declarations
    ----------------------------------------------------------------------------"
preAdd 0
o 1
suid 1,0
)
)
uid 4267,0
)
*663 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "client_rx_data_0_i"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 2,0
)
)
uid 4269,0
)
*664 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "client_tx_data_0_i"
t "std_logic_vector"
b "(15 downto 0)"
o 3
suid 3,0
)
)
uid 4271,0
)
*665 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tieemac0configvector_i"
t "std_logic_vector"
b "(79 downto 0)"
o 4
suid 4,0
)
)
uid 4273,0
)
*666 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "unicast_address_0_i"
t "std_logic_vector"
b "(47 downto 0)"
o 5
suid 20,0
)
)
uid 4275,0
)
*667 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "client_rx_data_1_i"
t "std_logic_vector"
b "(15 downto 0)"
o 6
suid 21,0
)
)
uid 4277,0
)
*668 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "client_tx_data_1_i"
t "std_logic_vector"
b "(15 downto 0)"
o 7
suid 22,0
)
)
uid 4279,0
)
*669 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tieemac1configvector_i"
t "std_logic_vector"
b "(79 downto 0)"
o 8
suid 23,0
)
)
uid 4281,0
)
*670 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "unicast_address_1_i"
t "std_logic_vector"
b "(47 downto 0)"
o 9
suid 39,0
)
)
uid 4283,0
)
*671 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXCLIENTCLKOUT"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
o 10
suid 40,0
)
)
uid 4285,0
)
*672 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0RXCLIENTCLKIN"
t "std_logic"
o 11
suid 41,0
)
)
uid 4287,0
)
*673 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXD"
t "std_logic_vector"
b "(7 downto 0)"
o 12
suid 42,0
)
)
uid 4289,0
)
*674 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
o 13
suid 43,0
)
)
uid 4291,0
)
*675 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLDMSW"
t "std_logic"
o 14
suid 44,0
)
)
uid 4293,0
)
*676 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXGOODFRAME"
t "std_logic"
o 15
suid 45,0
)
)
uid 4295,0
)
*677 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXBADFRAME"
t "std_logic"
o 16
suid 46,0
)
)
uid 4297,0
)
*678 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
o 17
suid 47,0
)
)
uid 4299,0
)
*679 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVREG6"
t "std_logic"
o 18
suid 48,0
)
)
uid 4301,0
)
*680 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
o 19
suid 49,0
)
)
uid 4303,0
)
*681 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
o 20
suid 50,0
)
)
uid 4305,0
)
*682 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
o 21
suid 51,0
)
)
uid 4307,0
)
*683 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXCLIENTCLKOUT"
t "std_logic"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
o 22
suid 52,0
)
)
uid 4309,0
)
*684 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXCLIENTCLKIN"
t "std_logic"
o 23
suid 53,0
)
)
uid 4311,0
)
*685 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXD"
t "std_logic_vector"
b "(7 downto 0)"
o 24
suid 54,0
)
)
uid 4313,0
)
*686 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXDVLD"
t "std_logic"
o 25
suid 55,0
)
)
uid 4315,0
)
*687 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXDVLDMSW"
t "std_logic"
o 26
suid 56,0
)
)
uid 4317,0
)
*688 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXACK"
t "std_logic"
o 27
suid 57,0
)
)
uid 4319,0
)
*689 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXFIRSTBYTE"
t "std_logic"
o 28
suid 58,0
)
)
uid 4321,0
)
*690 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXUNDERRUN"
t "std_logic"
o 29
suid 59,0
)
)
uid 4323,0
)
*691 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXCOLLISION"
t "std_logic"
o 30
suid 60,0
)
)
uid 4325,0
)
*692 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXRETRANSMIT"
t "std_logic"
o 31
suid 61,0
)
)
uid 4327,0
)
*693 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
o 32
suid 62,0
)
)
uid 4329,0
)
*694 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
o 33
suid 63,0
)
)
uid 4331,0
)
*695 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
o 34
suid 64,0
)
)
uid 4333,0
)
*696 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
o 35
suid 65,0
)
)
uid 4335,0
)
*697 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
o 36
suid 66,0
)
)
uid 4337,0
)
*698 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
o 37
suid 67,0
)
)
uid 4339,0
)
*699 (LeafLogPort
port (LogicalPort
decl (Decl
n "GTX_CLK_0"
t "std_logic"
prec "-- Clock Signal - EMAC0"
preAdd 0
o 38
suid 68,0
)
)
uid 4341,0
)
*700 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXGMIIMIICLKOUT"
t "std_logic"
o 39
suid 69,0
)
)
uid 4343,0
)
*701 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXGMIIMIICLKIN"
t "std_logic"
o 40
suid 70,0
)
)
uid 4345,0
)
*702 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXDATA_0"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC0"
preAdd 0
o 41
suid 71,0
)
)
uid 4347,0
)
*703 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXDATA_0"
t "std_logic_vector"
b "(7 downto 0)"
o 42
suid 72,0
)
)
uid 4349,0
)
*704 (LeafLogPort
port (LogicalPort
decl (Decl
n "DCM_LOCKED_0"
t "std_logic"
o 43
suid 73,0
)
)
uid 4351,0
)
*705 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AN_INTERRUPT_0"
t "std_logic"
o 44
suid 74,0
)
)
uid 4353,0
)
*706 (LeafLogPort
port (LogicalPort
decl (Decl
n "SIGNAL_DETECT_0"
t "std_logic"
o 45
suid 75,0
)
)
uid 4355,0
)
*707 (LeafLogPort
port (LogicalPort
decl (Decl
n "PHYAD_0"
t "std_logic_vector"
b "(4 downto 0)"
o 46
suid 76,0
)
)
uid 4357,0
)
*708 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ENCOMMAALIGN_0"
t "std_logic"
o 47
suid 77,0
)
)
uid 4359,0
)
*709 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LOOPBACKMSB_0"
t "std_logic"
o 48
suid 78,0
)
)
uid 4361,0
)
*710 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MGTRXRESET_0"
t "std_logic"
o 49
suid 79,0
)
)
uid 4363,0
)
*711 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MGTTXRESET_0"
t "std_logic"
o 50
suid 80,0
)
)
uid 4365,0
)
*712 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "POWERDOWN_0"
t "std_logic"
o 51
suid 81,0
)
)
uid 4367,0
)
*713 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SYNCACQSTATUS_0"
t "std_logic"
o 52
suid 82,0
)
)
uid 4369,0
)
*714 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXCLKCORCNT_0"
t "std_logic_vector"
b "(2 downto 0)"
o 53
suid 83,0
)
)
uid 4371,0
)
*715 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXBUFSTATUS_0"
t "std_logic_vector"
b "(1 downto 0)"
o 54
suid 84,0
)
)
uid 4373,0
)
*716 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXBUFERR_0"
t "std_logic"
o 55
suid 85,0
)
)
uid 4375,0
)
*717 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXCHARISCOMMA_0"
t "std_logic"
o 56
suid 86,0
)
)
uid 4377,0
)
*718 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXCHARISK_0"
t "std_logic"
o 57
suid 87,0
)
)
uid 4379,0
)
*719 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXCHECKINGCRC_0"
t "std_logic"
o 58
suid 88,0
)
)
uid 4381,0
)
*720 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXCOMMADET_0"
t "std_logic"
o 59
suid 89,0
)
)
uid 4383,0
)
*721 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXDISPERR_0"
t "std_logic"
o 60
suid 90,0
)
)
uid 4385,0
)
*722 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXLOSSOFSYNC_0"
t "std_logic_vector"
b "(1 downto 0)"
o 61
suid 91,0
)
)
uid 4387,0
)
*723 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXNOTINTABLE_0"
t "std_logic"
o 62
suid 92,0
)
)
uid 4389,0
)
*724 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXREALIGN_0"
t "std_logic"
o 63
suid 93,0
)
)
uid 4391,0
)
*725 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXRUNDISP_0"
t "std_logic"
o 64
suid 94,0
)
)
uid 4393,0
)
*726 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXBUFERR_0"
t "std_logic"
o 65
suid 95,0
)
)
uid 4395,0
)
*727 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXCHARDISPMODE_0"
t "std_logic"
o 66
suid 96,0
)
)
uid 4397,0
)
*728 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXCHARDISPVAL_0"
t "std_logic"
o 67
suid 97,0
)
)
uid 4399,0
)
*729 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXCHARISK_0"
t "std_logic"
o 68
suid 98,0
)
)
uid 4401,0
)
*730 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXRUNDISP_0"
t "std_logic"
o 69
suid 99,0
)
)
uid 4403,0
)
*731 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
o 70
suid 100,0
)
)
uid 4405,0
)
*732 (LeafLogPort
port (LogicalPort
decl (Decl
n "MDIO_IN_0"
t "std_logic"
o 71
suid 101,0
)
)
uid 4407,0
)
*733 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_OUT_0"
t "std_logic"
o 72
suid 102,0
)
)
uid 4409,0
)
*734 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_TRI_0"
t "std_logic"
o 73
suid 103,0
)
)
uid 4411,0
)
*735 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXCLIENTCLKOUT"
t "std_logic"
prec "-- Client Receiver Interface - EMAC1"
preAdd 0
o 74
suid 104,0
)
)
uid 4413,0
)
*736 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1RXCLIENTCLKIN"
t "std_logic"
o 75
suid 105,0
)
)
uid 4415,0
)
*737 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXD"
t "std_logic_vector"
b "(7 downto 0)"
o 76
suid 106,0
)
)
uid 4417,0
)
*738 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXDVLD"
t "std_logic"
o 77
suid 107,0
)
)
uid 4419,0
)
*739 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXDVLDMSW"
t "std_logic"
o 78
suid 108,0
)
)
uid 4421,0
)
*740 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXGOODFRAME"
t "std_logic"
o 79
suid 109,0
)
)
uid 4423,0
)
*741 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXBADFRAME"
t "std_logic"
o 80
suid 110,0
)
)
uid 4425,0
)
*742 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXFRAMEDROP"
t "std_logic"
o 81
suid 111,0
)
)
uid 4427,0
)
*743 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXDVREG6"
t "std_logic"
o 82
suid 112,0
)
)
uid 4429,0
)
*744 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
o 83
suid 113,0
)
)
uid 4431,0
)
*745 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSVLD"
t "std_logic"
o 84
suid 114,0
)
)
uid 4433,0
)
*746 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSBYTEVLD"
t "std_logic"
o 85
suid 115,0
)
)
uid 4435,0
)
*747 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXCLIENTCLKOUT"
t "std_logic"
prec "-- Client Transmitter Interface - EMAC1"
preAdd 0
o 86
suid 116,0
)
)
uid 4437,0
)
*748 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXCLIENTCLKIN"
t "std_logic"
o 87
suid 117,0
)
)
uid 4439,0
)
*749 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXD"
t "std_logic_vector"
b "(7 downto 0)"
o 88
suid 118,0
)
)
uid 4441,0
)
*750 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXDVLD"
t "std_logic"
o 89
suid 119,0
)
)
uid 4443,0
)
*751 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXDVLDMSW"
t "std_logic"
o 90
suid 120,0
)
)
uid 4445,0
)
*752 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXACK"
t "std_logic"
o 91
suid 121,0
)
)
uid 4447,0
)
*753 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXFIRSTBYTE"
t "std_logic"
o 92
suid 122,0
)
)
uid 4449,0
)
*754 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXUNDERRUN"
t "std_logic"
o 93
suid 123,0
)
)
uid 4451,0
)
*755 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXCOLLISION"
t "std_logic"
o 94
suid 124,0
)
)
uid 4453,0
)
*756 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXRETRANSMIT"
t "std_logic"
o 95
suid 125,0
)
)
uid 4455,0
)
*757 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
o 96
suid 126,0
)
)
uid 4457,0
)
*758 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATS"
t "std_logic"
o 97
suid 127,0
)
)
uid 4459,0
)
*759 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSVLD"
t "std_logic"
o 98
suid 128,0
)
)
uid 4461,0
)
*760 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSBYTEVLD"
t "std_logic"
o 99
suid 129,0
)
)
uid 4463,0
)
*761 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC1"
preAdd 0
o 100
suid 130,0
)
)
uid 4465,0
)
*762 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
o 101
suid 131,0
)
)
uid 4467,0
)
*763 (LeafLogPort
port (LogicalPort
decl (Decl
n "GTX_CLK_1"
t "std_logic"
prec "-- Clock Signal - EMAC1"
preAdd 0
o 102
suid 132,0
)
)
uid 4469,0
)
*764 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXGMIIMIICLKOUT"
t "std_logic"
o 103
suid 133,0
)
)
uid 4471,0
)
*765 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXGMIIMIICLKIN"
t "std_logic"
o 104
suid 134,0
)
)
uid 4473,0
)
*766 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXDATA_1"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC1"
preAdd 0
o 105
suid 135,0
)
)
uid 4475,0
)
*767 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXDATA_1"
t "std_logic_vector"
b "(7 downto 0)"
o 106
suid 136,0
)
)
uid 4477,0
)
*768 (LeafLogPort
port (LogicalPort
decl (Decl
n "DCM_LOCKED_1"
t "std_logic"
o 107
suid 137,0
)
)
uid 4479,0
)
*769 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AN_INTERRUPT_1"
t "std_logic"
o 108
suid 138,0
)
)
uid 4481,0
)
*770 (LeafLogPort
port (LogicalPort
decl (Decl
n "SIGNAL_DETECT_1"
t "std_logic"
o 109
suid 139,0
)
)
uid 4483,0
)
*771 (LeafLogPort
port (LogicalPort
decl (Decl
n "PHYAD_1"
t "std_logic_vector"
b "(4 downto 0)"
o 110
suid 140,0
)
)
uid 4485,0
)
*772 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ENCOMMAALIGN_1"
t "std_logic"
o 111
suid 141,0
)
)
uid 4487,0
)
*773 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LOOPBACKMSB_1"
t "std_logic"
o 112
suid 142,0
)
)
uid 4489,0
)
*774 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MGTRXRESET_1"
t "std_logic"
o 113
suid 143,0
)
)
uid 4491,0
)
*775 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MGTTXRESET_1"
t "std_logic"
o 114
suid 144,0
)
)
uid 4493,0
)
*776 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "POWERDOWN_1"
t "std_logic"
o 115
suid 145,0
)
)
uid 4495,0
)
*777 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SYNCACQSTATUS_1"
t "std_logic"
o 116
suid 146,0
)
)
uid 4497,0
)
*778 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXCLKCORCNT_1"
t "std_logic_vector"
b "(2 downto 0)"
o 117
suid 147,0
)
)
uid 4499,0
)
*779 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXBUFSTATUS_1"
t "std_logic_vector"
b "(1 downto 0)"
o 118
suid 148,0
)
)
uid 4501,0
)
*780 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXBUFERR_1"
t "std_logic"
o 119
suid 149,0
)
)
uid 4503,0
)
*781 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXCHARISCOMMA_1"
t "std_logic"
o 120
suid 150,0
)
)
uid 4505,0
)
*782 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXCHARISK_1"
t "std_logic"
o 121
suid 151,0
)
)
uid 4507,0
)
*783 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXCHECKINGCRC_1"
t "std_logic"
o 122
suid 152,0
)
)
uid 4509,0
)
*784 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXCOMMADET_1"
t "std_logic"
o 123
suid 153,0
)
)
uid 4511,0
)
*785 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXDISPERR_1"
t "std_logic"
o 124
suid 154,0
)
)
uid 4513,0
)
*786 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXLOSSOFSYNC_1"
t "std_logic_vector"
b "(1 downto 0)"
o 125
suid 155,0
)
)
uid 4515,0
)
*787 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXNOTINTABLE_1"
t "std_logic"
o 126
suid 156,0
)
)
uid 4517,0
)
*788 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXREALIGN_1"
t "std_logic"
o 127
suid 157,0
)
)
uid 4519,0
)
*789 (LeafLogPort
port (LogicalPort
decl (Decl
n "RXRUNDISP_1"
t "std_logic"
o 128
suid 158,0
)
)
uid 4521,0
)
*790 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXBUFERR_1"
t "std_logic"
o 129
suid 159,0
)
)
uid 4523,0
)
*791 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXCHARDISPMODE_1"
t "std_logic"
o 130
suid 160,0
)
)
uid 4525,0
)
*792 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXCHARDISPVAL_1"
t "std_logic"
o 131
suid 161,0
)
)
uid 4527,0
)
*793 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TXCHARISK_1"
t "std_logic"
o 132
suid 162,0
)
)
uid 4529,0
)
*794 (LeafLogPort
port (LogicalPort
decl (Decl
n "TXRUNDISP_1"
t "std_logic"
o 133
suid 163,0
)
)
uid 4531,0
)
*795 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MDC_1"
t "std_logic"
prec "-- MDIO Interface - EMAC1"
preAdd 0
o 134
suid 164,0
)
)
uid 4533,0
)
*796 (LeafLogPort
port (LogicalPort
decl (Decl
n "MDIO_IN_1"
t "std_logic"
o 135
suid 165,0
)
)
uid 4535,0
)
*797 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_OUT_1"
t "std_logic"
o 136
suid 166,0
)
)
uid 4537,0
)
*798 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_TRI_1"
t "std_logic"
o 137
suid 167,0
)
)
uid 4539,0
)
*799 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Host Interface"
preAdd 0
o 138
suid 168,0
)
)
uid 4541,0
)
*800 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTREQ"
t "std_logic"
o 139
suid 169,0
)
)
uid 4543,0
)
*801 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 140
suid 170,0
)
)
uid 4545,0
)
*802 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
o 141
suid 171,0
)
)
uid 4547,0
)
*803 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 142
suid 172,0
)
)
uid 4549,0
)
*804 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 143
suid 173,0
)
)
uid 4551,0
)
*805 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 144
suid 174,0
)
)
uid 4553,0
)
*806 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 145
suid 175,0
)
)
uid 4555,0
)
*807 (LeafLogPort
port (LogicalPort
decl (Decl
n "HOSTCLK"
t "std_logic"
o 146
suid 176,0
)
)
uid 4557,0
)
*808 (LeafLogPort
port (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
prec "-- Asynchronous Reset"
preAdd 0
o 147
suid 177,0
)
)
uid 4559,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*809 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *810 (MRCItem
litem &649
pos 3
dimension 20
)
optionalChildren [
*811 (MRCItem
litem &650
pos 0
dimension 20
)
*812 (MRCItem
litem &651
pos 1
dimension 23
)
*813 (MRCItem
litem &652
pos 2
hidden 1
dimension 20
)
*814 (MRCItem
litem &662
pos 0
dimension 20
uid 4268,0
)
*815 (MRCItem
litem &663
pos 1
dimension 20
uid 4270,0
)
*816 (MRCItem
litem &664
pos 2
dimension 20
uid 4272,0
)
*817 (MRCItem
litem &665
pos 3
dimension 20
uid 4274,0
)
*818 (MRCItem
litem &666
pos 4
dimension 20
uid 4276,0
)
*819 (MRCItem
litem &667
pos 5
dimension 20
uid 4278,0
)
*820 (MRCItem
litem &668
pos 6
dimension 20
uid 4280,0
)
*821 (MRCItem
litem &669
pos 7
dimension 20
uid 4282,0
)
*822 (MRCItem
litem &670
pos 8
dimension 20
uid 4284,0
)
*823 (MRCItem
litem &671
pos 9
dimension 20
uid 4286,0
)
*824 (MRCItem
litem &672
pos 10
dimension 20
uid 4288,0
)
*825 (MRCItem
litem &673
pos 11
dimension 20
uid 4290,0
)
*826 (MRCItem
litem &674
pos 12
dimension 20
uid 4292,0
)
*827 (MRCItem
litem &675
pos 13
dimension 20
uid 4294,0
)
*828 (MRCItem
litem &676
pos 14
dimension 20
uid 4296,0
)
*829 (MRCItem
litem &677
pos 15
dimension 20
uid 4298,0
)
*830 (MRCItem
litem &678
pos 16
dimension 20
uid 4300,0
)
*831 (MRCItem
litem &679
pos 17
dimension 20
uid 4302,0
)
*832 (MRCItem
litem &680
pos 18
dimension 20
uid 4304,0
)
*833 (MRCItem
litem &681
pos 19
dimension 20
uid 4306,0
)
*834 (MRCItem
litem &682
pos 20
dimension 20
uid 4308,0
)
*835 (MRCItem
litem &683
pos 21
dimension 20
uid 4310,0
)
*836 (MRCItem
litem &684
pos 22
dimension 20
uid 4312,0
)
*837 (MRCItem
litem &685
pos 23
dimension 20
uid 4314,0
)
*838 (MRCItem
litem &686
pos 24
dimension 20
uid 4316,0
)
*839 (MRCItem
litem &687
pos 25
dimension 20
uid 4318,0
)
*840 (MRCItem
litem &688
pos 26
dimension 20
uid 4320,0
)
*841 (MRCItem
litem &689
pos 27
dimension 20
uid 4322,0
)
*842 (MRCItem
litem &690
pos 28
dimension 20
uid 4324,0
)
*843 (MRCItem
litem &691
pos 29
dimension 20
uid 4326,0
)
*844 (MRCItem
litem &692
pos 30
dimension 20
uid 4328,0
)
*845 (MRCItem
litem &693
pos 31
dimension 20
uid 4330,0
)
*846 (MRCItem
litem &694
pos 32
dimension 20
uid 4332,0
)
*847 (MRCItem
litem &695
pos 33
dimension 20
uid 4334,0
)
*848 (MRCItem
litem &696
pos 34
dimension 20
uid 4336,0
)
*849 (MRCItem
litem &697
pos 35
dimension 20
uid 4338,0
)
*850 (MRCItem
litem &698
pos 36
dimension 20
uid 4340,0
)
*851 (MRCItem
litem &699
pos 37
dimension 20
uid 4342,0
)
*852 (MRCItem
litem &700
pos 38
dimension 20
uid 4344,0
)
*853 (MRCItem
litem &701
pos 39
dimension 20
uid 4346,0
)
*854 (MRCItem
litem &702
pos 40
dimension 20
uid 4348,0
)
*855 (MRCItem
litem &703
pos 41
dimension 20
uid 4350,0
)
*856 (MRCItem
litem &704
pos 42
dimension 20
uid 4352,0
)
*857 (MRCItem
litem &705
pos 43
dimension 20
uid 4354,0
)
*858 (MRCItem
litem &706
pos 44
dimension 20
uid 4356,0
)
*859 (MRCItem
litem &707
pos 45
dimension 20
uid 4358,0
)
*860 (MRCItem
litem &708
pos 46
dimension 20
uid 4360,0
)
*861 (MRCItem
litem &709
pos 47
dimension 20
uid 4362,0
)
*862 (MRCItem
litem &710
pos 48
dimension 20
uid 4364,0
)
*863 (MRCItem
litem &711
pos 49
dimension 20
uid 4366,0
)
*864 (MRCItem
litem &712
pos 50
dimension 20
uid 4368,0
)
*865 (MRCItem
litem &713
pos 51
dimension 20
uid 4370,0
)
*866 (MRCItem
litem &714
pos 52
dimension 20
uid 4372,0
)
*867 (MRCItem
litem &715
pos 53
dimension 20
uid 4374,0
)
*868 (MRCItem
litem &716
pos 54
dimension 20
uid 4376,0
)
*869 (MRCItem
litem &717
pos 55
dimension 20
uid 4378,0
)
*870 (MRCItem
litem &718
pos 56
dimension 20
uid 4380,0
)
*871 (MRCItem
litem &719
pos 57
dimension 20
uid 4382,0
)
*872 (MRCItem
litem &720
pos 58
dimension 20
uid 4384,0
)
*873 (MRCItem
litem &721
pos 59
dimension 20
uid 4386,0
)
*874 (MRCItem
litem &722
pos 60
dimension 20
uid 4388,0
)
*875 (MRCItem
litem &723
pos 61
dimension 20
uid 4390,0
)
*876 (MRCItem
litem &724
pos 62
dimension 20
uid 4392,0
)
*877 (MRCItem
litem &725
pos 63
dimension 20
uid 4394,0
)
*878 (MRCItem
litem &726
pos 64
dimension 20
uid 4396,0
)
*879 (MRCItem
litem &727
pos 65
dimension 20
uid 4398,0
)
*880 (MRCItem
litem &728
pos 66
dimension 20
uid 4400,0
)
*881 (MRCItem
litem &729
pos 67
dimension 20
uid 4402,0
)
*882 (MRCItem
litem &730
pos 68
dimension 20
uid 4404,0
)
*883 (MRCItem
litem &731
pos 69
dimension 20
uid 4406,0
)
*884 (MRCItem
litem &732
pos 70
dimension 20
uid 4408,0
)
*885 (MRCItem
litem &733
pos 71
dimension 20
uid 4410,0
)
*886 (MRCItem
litem &734
pos 72
dimension 20
uid 4412,0
)
*887 (MRCItem
litem &735
pos 73
dimension 20
uid 4414,0
)
*888 (MRCItem
litem &736
pos 74
dimension 20
uid 4416,0
)
*889 (MRCItem
litem &737
pos 75
dimension 20
uid 4418,0
)
*890 (MRCItem
litem &738
pos 76
dimension 20
uid 4420,0
)
*891 (MRCItem
litem &739
pos 77
dimension 20
uid 4422,0
)
*892 (MRCItem
litem &740
pos 78
dimension 20
uid 4424,0
)
*893 (MRCItem
litem &741
pos 79
dimension 20
uid 4426,0
)
*894 (MRCItem
litem &742
pos 80
dimension 20
uid 4428,0
)
*895 (MRCItem
litem &743
pos 81
dimension 20
uid 4430,0
)
*896 (MRCItem
litem &744
pos 82
dimension 20
uid 4432,0
)
*897 (MRCItem
litem &745
pos 83
dimension 20
uid 4434,0
)
*898 (MRCItem
litem &746
pos 84
dimension 20
uid 4436,0
)
*899 (MRCItem
litem &747
pos 85
dimension 20
uid 4438,0
)
*900 (MRCItem
litem &748
pos 86
dimension 20
uid 4440,0
)
*901 (MRCItem
litem &749
pos 87
dimension 20
uid 4442,0
)
*902 (MRCItem
litem &750
pos 88
dimension 20
uid 4444,0
)
*903 (MRCItem
litem &751
pos 89
dimension 20
uid 4446,0
)
*904 (MRCItem
litem &752
pos 90
dimension 20
uid 4448,0
)
*905 (MRCItem
litem &753
pos 91
dimension 20
uid 4450,0
)
*906 (MRCItem
litem &754
pos 92
dimension 20
uid 4452,0
)
*907 (MRCItem
litem &755
pos 93
dimension 20
uid 4454,0
)
*908 (MRCItem
litem &756
pos 94
dimension 20
uid 4456,0
)
*909 (MRCItem
litem &757
pos 95
dimension 20
uid 4458,0
)
*910 (MRCItem
litem &758
pos 96
dimension 20
uid 4460,0
)
*911 (MRCItem
litem &759
pos 97
dimension 20
uid 4462,0
)
*912 (MRCItem
litem &760
pos 98
dimension 20
uid 4464,0
)
*913 (MRCItem
litem &761
pos 99
dimension 20
uid 4466,0
)
*914 (MRCItem
litem &762
pos 100
dimension 20
uid 4468,0
)
*915 (MRCItem
litem &763
pos 101
dimension 20
uid 4470,0
)
*916 (MRCItem
litem &764
pos 102
dimension 20
uid 4472,0
)
*917 (MRCItem
litem &765
pos 103
dimension 20
uid 4474,0
)
*918 (MRCItem
litem &766
pos 104
dimension 20
uid 4476,0
)
*919 (MRCItem
litem &767
pos 105
dimension 20
uid 4478,0
)
*920 (MRCItem
litem &768
pos 106
dimension 20
uid 4480,0
)
*921 (MRCItem
litem &769
pos 107
dimension 20
uid 4482,0
)
*922 (MRCItem
litem &770
pos 108
dimension 20
uid 4484,0
)
*923 (MRCItem
litem &771
pos 109
dimension 20
uid 4486,0
)
*924 (MRCItem
litem &772
pos 110
dimension 20
uid 4488,0
)
*925 (MRCItem
litem &773
pos 111
dimension 20
uid 4490,0
)
*926 (MRCItem
litem &774
pos 112
dimension 20
uid 4492,0
)
*927 (MRCItem
litem &775
pos 113
dimension 20
uid 4494,0
)
*928 (MRCItem
litem &776
pos 114
dimension 20
uid 4496,0
)
*929 (MRCItem
litem &777
pos 115
dimension 20
uid 4498,0
)
*930 (MRCItem
litem &778
pos 116
dimension 20
uid 4500,0
)
*931 (MRCItem
litem &779
pos 117
dimension 20
uid 4502,0
)
*932 (MRCItem
litem &780
pos 118
dimension 20
uid 4504,0
)
*933 (MRCItem
litem &781
pos 119
dimension 20
uid 4506,0
)
*934 (MRCItem
litem &782
pos 120
dimension 20
uid 4508,0
)
*935 (MRCItem
litem &783
pos 121
dimension 20
uid 4510,0
)
*936 (MRCItem
litem &784
pos 122
dimension 20
uid 4512,0
)
*937 (MRCItem
litem &785
pos 123
dimension 20
uid 4514,0
)
*938 (MRCItem
litem &786
pos 124
dimension 20
uid 4516,0
)
*939 (MRCItem
litem &787
pos 125
dimension 20
uid 4518,0
)
*940 (MRCItem
litem &788
pos 126
dimension 20
uid 4520,0
)
*941 (MRCItem
litem &789
pos 127
dimension 20
uid 4522,0
)
*942 (MRCItem
litem &790
pos 128
dimension 20
uid 4524,0
)
*943 (MRCItem
litem &791
pos 129
dimension 20
uid 4526,0
)
*944 (MRCItem
litem &792
pos 130
dimension 20
uid 4528,0
)
*945 (MRCItem
litem &793
pos 131
dimension 20
uid 4530,0
)
*946 (MRCItem
litem &794
pos 132
dimension 20
uid 4532,0
)
*947 (MRCItem
litem &795
pos 133
dimension 20
uid 4534,0
)
*948 (MRCItem
litem &796
pos 134
dimension 20
uid 4536,0
)
*949 (MRCItem
litem &797
pos 135
dimension 20
uid 4538,0
)
*950 (MRCItem
litem &798
pos 136
dimension 20
uid 4540,0
)
*951 (MRCItem
litem &799
pos 137
dimension 20
uid 4542,0
)
*952 (MRCItem
litem &800
pos 138
dimension 20
uid 4544,0
)
*953 (MRCItem
litem &801
pos 139
dimension 20
uid 4546,0
)
*954 (MRCItem
litem &802
pos 140
dimension 20
uid 4548,0
)
*955 (MRCItem
litem &803
pos 141
dimension 20
uid 4550,0
)
*956 (MRCItem
litem &804
pos 142
dimension 20
uid 4552,0
)
*957 (MRCItem
litem &805
pos 143
dimension 20
uid 4554,0
)
*958 (MRCItem
litem &806
pos 144
dimension 20
uid 4556,0
)
*959 (MRCItem
litem &807
pos 145
dimension 20
uid 4558,0
)
*960 (MRCItem
litem &808
pos 146
dimension 20
uid 4560,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*961 (MRCItem
litem &653
pos 0
dimension 20
)
*962 (MRCItem
litem &655
pos 1
dimension 50
)
*963 (MRCItem
litem &656
pos 2
dimension 100
)
*964 (MRCItem
litem &657
pos 3
dimension 50
)
*965 (MRCItem
litem &658
pos 4
dimension 100
)
*966 (MRCItem
litem &659
pos 5
dimension 100
)
*967 (MRCItem
litem &660
pos 6
dimension 50
)
*968 (MRCItem
litem &661
pos 7
dimension 80
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *969 (LEmptyRow
)
optionalChildren [
*970 (RefLabelRowHdr
)
*971 (TitleRowHdr
)
*972 (FilterRowHdr
)
*973 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*974 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*975 (GroupColHdr
tm "GroupColHdrMgr"
)
*976 (NameColHdr
tm "GenericNameColHdrMgr"
)
*977 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*978 (InitColHdr
tm "GenericValueColHdrMgr"
)
*979 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*980 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*981 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *982 (MRCItem
litem &969
pos 3
dimension 20
)
optionalChildren [
*983 (MRCItem
litem &970
pos 0
dimension 20
)
*984 (MRCItem
litem &971
pos 1
dimension 23
)
*985 (MRCItem
litem &972
pos 2
hidden 1
dimension 20
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*986 (MRCItem
litem &973
pos 0
dimension 20
)
*987 (MRCItem
litem &975
pos 1
dimension 50
)
*988 (MRCItem
litem &976
pos 2
dimension 100
)
*989 (MRCItem
litem &977
pos 3
dimension 100
)
*990 (MRCItem
litem &978
pos 4
dimension 50
)
*991 (MRCItem
litem &979
pos 5
dimension 50
)
*992 (MRCItem
litem &980
pos 6
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
)
