HLE: ! path: /dev_hdd0/game/
LDR: ! Loading 'D:\Emulateurs\Rpcs3\dev_hdd0\game\SCOG00001/USRDIR/BOOT.BIN'...
LDR: !  
LDR: ! Mount info:
LDR: ! /dev_hdd0/ -> D:\Emulateurs\Rpcs3/dev_hdd0/
LDR: ! /dev_hdd1/ -> D:\Emulateurs\Rpcs3/dev_hdd1/
LDR: ! /dev_flash/ -> D:\Emulateurs\Rpcs3/dev_flash/
LDR: ! /dev_usb000/ -> D:\Emulateurs\Rpcs3/dev_usb000/
LDR: ! /dev_usb/ -> D:\Emulateurs\Rpcs3/dev_usb000/
LDR: ! /app_home/ -> D:\Emulateurs\Rpcs3\dev_hdd0\game\SCOG00001/
LDR: ! /dev_bdvd/ -> D:\Emulateurs\Rpcs3\dev_hdd0\game\SCOG00001//../
LDR: ! /host_root/ -> 
LDR: ! / -> D:\Emulateurs\Rpcs3\dev_hdd0\game\SCOG00001//USRDIR/
LDR: ! /app_home/PS3_GAME/USRDIR/ -> D:\Emulateurs\Rpcs3\dev_hdd0\game\SCOG00001//USRDIR/
LDR: ! /dev_flash2/ -> D:\Emulateurs\Rpcs3/dev_flash2/
LDR: ! /app_home/Game/PS3_GAME/USRDIR/ -> D:\Emulateurs\Rpcs3\dev_hdd0\game\SCOG00001//USRDIR/
LDR: !  
MEM: ! Initing memory: m_base_addr = 0x2e2b9d0000
MEM: ! Memory initialized.
LDR: W Unimplemented function '_cellGcmFunc1' in 'cellGcmSys' module
LDR: W Unimplemented function '_cellGcmFunc12' in 'cellGcmSys' module
LDR: W Unimplemented function '_cellGcmFunc13' in 'cellGcmSys' module
LDR: W Unimplemented function '_cellGcmFunc2' in 'cellGcmSys' module
LDR: W Unimplemented function '_cellGcmFunc3' in 'cellGcmSys' module
LDR: W Unimplemented function '_cellGcmFunc38' in 'cellGcmSys' module
LDR: W Unimplemented function '_cellGcmFunc4' in 'cellGcmSys' module
LDR: W Unimplemented function 'cellGcmSetDefaultCommandBufferAndSegmentWordSize' in 'cellGcmSys' module
LDR: W Unimplemented function 'cellGcmSetUserCommand' in 'cellGcmSys' module
LDR: W Unimplemented function 'cellGcmSetWaitFlipUnsafe' in 'cellGcmSys' module
LDR: W Unimplemented function 'cellGcmSysGetLastVBlankTime' in 'cellGcmSys' module
LDR: W Unimplemented function 'cellGcmTerminate' in 'cellGcmSys' module
LDR: W Unimplemented function 'cellVideoOutDebugSetMonitorType' in 'cellSysutil' module
LDR: W Unimplemented function 'cellVideoOutRegisterCallback' in 'cellSysutil' module
LDR: W Unimplemented function 'cellVideoOutUnregisterCallback' in 'cellSysutil' module
LDR: W Unimplemented function 'cellVideoOutGetConvertCursorColorInfo' in 'cellSysutil' module
LDR: W Unimplemented function 'cellMsgDialogOpen' in 'cellSysutil' module
LDR: W Unimplemented function 'cellMsgDialogAbort' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogGetInputText' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogSetInitialInputDevice' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogGetSize' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogUnloadAsync' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogDisableDimmer' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogSetKeyLayoutOption' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogAbort' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogSetDeviceMask' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogSetSeparateWindowOption' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogAddSupportLanguage' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogLoadAsync' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogSetInitialKeyLayout' in 'cellSysutil' module
LDR: W Unimplemented function 'cellOskDialogSetLayoutMode' in 'cellSysutil' module
LDR: W Unimplemented function 'sys_config_start' in 'sys_io' module
LDR: W Unimplemented function 'sys_config_stop' in 'sys_io' module
LDR: W Unimplemented function 'sys_config_add_service_listener' in 'sys_io' module
LDR: W Unimplemented function 'sys_config_remove_service_listener' in 'sys_io' module
LDR: W Unimplemented function 'sys_config_register_service' in 'sys_io' module
LDR: W Unimplemented function 'sys_config_unregister_service' in 'sys_io' module
LDR: W Unimplemented function 'cellPadLddRegisterController' in 'sys_io' module
LDR: W Unimplemented function 'cellPadGetRawData' in 'sys_io' module
LDR: W Unimplemented function 'cellPadLddGetPortNo' in 'sys_io' module
LDR: W Unimplemented function 'cellPadLddDataInsert' in 'sys_io' module
LDR: W Unimplemented function 'cellPadLddUnregisterController' in 'sys_io' module
LDR: W Unimplemented function 'cellPadPeriphGetInfo' in 'sys_io' module
LDR: W Unimplemented function 'cellPadPeriphGetData' in 'sys_io' module
LDR: W Unimplemented function 'sys_ppu_thread_register_atexit' in 'sysPrxForUser' module
LDR: W Unimplemented function 'sys_interrupt_thread_disestablish' in 'sysPrxForUser' module
LDR: W Unimplemented function 'sys_ppu_thread_unregister_atexit' in 'sysPrxForUser' module
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 3
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 4
HLE: W PPU[1] Thread (CPUThread)[0x001e21c0]cellGcmSys warning: cellGcmInit(context_addr=0xd0010a20,cmdSize=0x10000,ioSize=0x200000,ioAddress=0x30200000)
HLE: W PPU[1] Thread (CPUThread)[0x001e21c0]cellGcmSys warning: *** local memory(addr=0xc0000000, size=0xf900000)
HLE: W PPU[1] Thread (CPUThread)[0x001e21c0]cellGcmSys warning: cellGcmInit(): 256MB io address space used
HLE: W PPU[1] Thread (CPUThread)[0x001e21c0]cellGcmSys warning: cellGcmMapEaIoAddress(ea=0x30200000, io=0x0, size=0x200000)
RSX: ! RSXThreadRSX thread started
HLE: W PPU[1] Thread (CPUThread)[0x001e4010]cellSysutil warning: cellVideoOutConfigure(videoOut=0, config_addr=0xd0010ab0, option_addr=0x0, waitForEvent=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 5
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 6
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 7
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 8
TTY: buffers will be 0x384000 bytes
HLE: W PPU[1] Thread (CPUThread)[0x001e22ec]cellGcmSys warning: cellGcmSetFlipMode(mode=2)
HLE: W PPU[1] Thread (CPUThread)[0x001e40a0]cellSysutil warning: cellSysutilUnregisterCallback(slot=3)
HLE: W PPU[1] Thread (CPUThread)[0x001e4088]cellSysutil warning: cellSysutilRegisterCallback(slot=3, func_addr=0x213ab8, userdata=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ee004]cellSysmodule warning: cellSysmoduleLoadModule(CELL_SYSMODULE_PNGDEC)
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 9
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xa, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xa)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xb, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xb)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xc, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xc)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xd, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xd)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadFP not found in buffer!
RSX: W RSXThreadVP not found in buffer!
RSX: ! RSXThreadAdd program (0):
RSX: ! RSXThread*** prog id = 3
RSX: ! RSXThread*** vp id = 2
RSX: ! RSXThread*** fp id = 1
RSX: ! RSXThread*** vp data size = 3008
RSX: ! RSXThread*** fp data size = 16
RSX: ! RSXThread*** vp shader = 
#version 330

uniform mat4 scaleOffsetMat = mat4(1.0);
vec4 tmp0;
vec4 tmp3;
vec4 tmp2;
vec4 cc0 = vec4(0.0);
vec4 tmp1;
vec4 tmp4;
vec4 tmp7;
vec4 tmp5;
vec4 tmp6;
vec4 dst_reg1 = vec4(0.0);
vec4 dst_reg0 = vec4(0.0f, 0.0f, 0.0f, 1.0f);
vec4 dst_reg7 = vec4(0.0);
vec4 dst_reg8 = vec4(0.0);
uniform vec4 vc[468];
layout (location = 0) in vec4 in_pos;
layout (location = 2) in vec4 in_normal;
layout (location = 3) in vec4 in_diff_color;
layout (location = 8) in vec4 in_tc0;
layout (location = 9) in vec4 in_tc1;
out vec4 diff_color;
out vec4 tc0;
out vec4 tc1;

void func0();

void main()
{
	func0();
	gl_Position = dst_reg0;
	diff_color = dst_reg1;
	tc0 = dst_reg7;
	tc1 = dst_reg8;
	gl_Position = gl_Position * scaleOffsetMat;
}

void func0()
{
	tmp0.y = vc[22].xxxx.y;
	tmp3.xyz = vc[17].xyz;
	tmp3.xyz = (tmp3 * vc[19]).xyz;
	tmp3.xyz = (vc[18] + tmp3).xyz;
	tmp3.w = vc[22].yyyy.w;
	tmp0.x = vec4(equal(vc[12].wwww, tmp0.yyyy)).x;
	tmp2.w = vec4(notEqual(vc[17], tmp0.yyyy)).w;
	cc0.x = (tmp2.wwww * tmp0).x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) tmp3.w = vc[22].xxxx.w;
	tmp0 = (in_pos.yyyy * vc[5]);
	tmp0 = (in_pos.xxxx * vc[4] + tmp0);
	tmp0 = (in_pos.zzzz * vc[6] + tmp0);
	tmp0 = (in_pos.wwww * vc[7] + tmp0);
	tmp1 = (tmp0.yyyy * vc[1]);
	tmp1 = (tmp0.xxxx * vc[0] + tmp1);
	tmp1 = (tmp0.zzzz * vc[2] + tmp1);
	tmp1 = (tmp0.wwww * vc[3] + tmp1);
	tmp2.xyz = (vc[16] + -tmp0).xyz;
	tmp0.w = vec4(dot(tmp2.xyz, tmp2.xyz)).w;
	tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
	tmp4.xyz = (tmp0.wwww * tmp2).xyz;
	tmp2.xyz = (in_normal.yyyy * vc[5]).xyz;
	tmp2.xyz = (in_normal.xxxx * vc[4] + tmp2).xyz;
	cc0.x = tmp3.wwww.x;
	tmp1.z = (tmp1 * tmp1.wwww).z;
	tmp2.xyz = (in_normal.zzzz * vc[6] + tmp2).xyz;
	tmp3.xyz = min(tmp3, vc[22].yyyy).xyz;
	if(!any(notEqual(cc0.xxxx, vec4(0.0).xxxx)))
	{
		tmp7.xy = vc[22].xy;
		tmp5.xyz = (vc[12] + -tmp0).xyz;
		tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
		tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
		tmp5.xyz = (tmp0.wwww * tmp5).xyz;
		tmp3.w = vec4(notEqual(vc[20], tmp7.xxxx)).w;
		cc0.x = (tmp2.wwww * tmp3.wwww).x;
		tmp6.xyz = vc[8].xyz;
		tmp0.w = vc[22].yyyy.w;
		tmp4.w = vec4(dot(tmp5.xyz, tmp2.xyz)).w;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = max(tmp4, vc[22].xxxx).w;
		tmp6.xyz = (tmp6 * vc[20]).xyz;
		tmp6.xyz = (tmp6 * tmp0.wwww + tmp3).xyz;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp3.xyz = min(tmp6, vc[22].yyyy).xyz;
		tmp0.w = vec4(greaterThan(tmp0, vc[22].xxxx)).w;
		tmp3.w = vec4(equal(vc[12], tmp7.yyyy)).w;
		tmp4.w = vec4(notEqual(vc[21], tmp7.xxxx)).w;
		tmp3.w = (tmp4 * tmp3).w;
		cc0.x = (tmp3.wwww * tmp0.wwww).x;
		if(!any(lessThanEqual(cc0.xxxx, vec4(0.0).xxxx)))
		{
			tmp5.xyz = (tmp5 + tmp4).xyz;
			tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
			tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
			tmp5.xyz = (tmp0.wwww * tmp5).xyz;
			tmp0.w = vec4(dot(tmp2.xyz, tmp5.xyz)).w;
			tmp0.w = max(tmp0, vc[22].xxxx).w;
			tmp0.w = log2(tmp0.wwww).w;
			tmp0.w = (tmp0 * vc[21]).w;
			tmp5.xyz = vc[8].xyz;
			tmp0.w = exp2(tmp0.wwww).w;
			tmp5.xyz = (tmp5 * vc[21]).xyz;
			tmp3.xyz = (tmp5 * tmp0.wwww + tmp3).xyz;
			tmp3.xyz = min(tmp3, vc[22].yyyy).xyz;
		}
	}
	tmp0.w = vc[22].xxxx.w;
	tmp3.w = vec4(equal(vc[13], tmp0)).w;
	tmp0.w = vc[22].yyyy.w;
	cc0.x = (tmp2.wwww * tmp3.wwww).x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = vc[22].xxxx.w;
	cc0.x = tmp0.wwww.x;
	if(!any(notEqual(cc0.xxxx, vec4(0.0).xxxx)))
	{
		tmp7.xy = vc[22].xy;
		tmp5.xyz = (vc[13] + -tmp0).xyz;
		tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
		tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
		tmp5.xyz = (tmp0.wwww * tmp5).xyz;
		tmp3.w = vec4(notEqual(vc[20], tmp7.xxxx)).w;
		cc0.x = (tmp2.wwww * tmp3.wwww).x;
		tmp6.xyz = vc[9].xyz;
		tmp0.w = vc[22].yyyy.w;
		tmp4.w = vec4(dot(tmp5.xyz, tmp2.xyz)).w;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = max(tmp4, vc[22].xxxx).w;
		tmp6.xyz = (tmp6 * vc[20]).xyz;
		tmp6.xyz = (tmp6 * tmp0.wwww + tmp3).xyz;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp3.xyz = min(tmp6, vc[22].yyyy).xyz;
		tmp0.w = vec4(greaterThan(tmp0, vc[22].xxxx)).w;
		tmp3.w = vec4(equal(vc[13], tmp7.yyyy)).w;
		tmp4.w = vec4(notEqual(vc[21], tmp7.xxxx)).w;
		tmp3.w = (tmp4 * tmp3).w;
		cc0.x = (tmp3.wwww * tmp0.wwww).x;
		if(!any(lessThanEqual(cc0.xxxx, vec4(0.0).xxxx)))
		{
			tmp5.xyz = (tmp5 + tmp4).xyz;
			tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
			tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
			tmp5.xyz = (tmp0.wwww * tmp5).xyz;
			tmp0.w = vec4(dot(tmp2.xyz, tmp5.xyz)).w;
			tmp0.w = max(tmp0, vc[22].xxxx).w;
			tmp0.w = log2(tmp0.wwww).w;
			tmp0.w = (tmp0 * vc[21]).w;
			tmp5.xyz = vc[9].xyz;
			tmp0.w = exp2(tmp0.wwww).w;
			tmp5.xyz = (tmp5 * vc[21]).xyz;
			tmp3.xyz = (tmp5 * tmp0.wwww + tmp3).xyz;
			tmp3.xyz = min(tmp3, vc[22].yyyy).xyz;
		}
	}
	tmp0.w = vc[22].xxxx.w;
	tmp3.w = vec4(equal(vc[14], tmp0)).w;
	tmp0.w = vc[22].yyyy.w;
	cc0.x = (tmp2.wwww * tmp3.wwww).x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = vc[22].xxxx.w;
	cc0.x = tmp0.wwww.x;
	if(!any(notEqual(cc0.xxxx, vec4(0.0).xxxx)))
	{
		tmp7.xy = vc[22].xy;
		tmp5.xyz = (vc[14] + -tmp0).xyz;
		tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
		tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
		tmp5.xyz = (tmp0.wwww * tmp5).xyz;
		tmp3.w = vec4(notEqual(vc[20], tmp7.xxxx)).w;
		cc0.x = (tmp2.wwww * tmp3.wwww).x;
		tmp6.xyz = vc[10].xyz;
		tmp0.w = vc[22].yyyy.w;
		tmp4.w = vec4(dot(tmp5.xyz, tmp2.xyz)).w;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = max(tmp4, vc[22].xxxx).w;
		tmp6.xyz = (tmp6 * vc[20]).xyz;
		tmp6.xyz = (tmp6 * tmp0.wwww + tmp3).xyz;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp3.xyz = min(tmp6, vc[22].yyyy).xyz;
		tmp0.w = vec4(greaterThan(tmp0, vc[22].xxxx)).w;
		tmp3.w = vec4(equal(vc[14], tmp7.yyyy)).w;
		tmp4.w = vec4(notEqual(vc[21], tmp7.xxxx)).w;
		tmp3.w = (tmp4 * tmp3).w;
		cc0.x = (tmp3.wwww * tmp0.wwww).x;
		if(!any(lessThanEqual(cc0.xxxx, vec4(0.0).xxxx)))
		{
			tmp5.xyz = (tmp5 + tmp4).xyz;
			tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
			tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
			tmp5.xyz = (tmp0.wwww * tmp5).xyz;
			tmp0.w = vec4(dot(tmp2.xyz, tmp5.xyz)).w;
			tmp0.w = max(tmp0, vc[22].xxxx).w;
			tmp0.w = log2(tmp0.wwww).w;
			tmp0.w = (tmp0 * vc[21]).w;
			tmp5.xyz = vc[10].xyz;
			tmp0.w = exp2(tmp0.wwww).w;
			tmp5.xyz = (tmp5 * vc[21]).xyz;
			tmp3.xyz = (tmp5 * tmp0.wwww + tmp3).xyz;
			tmp3.xyz = min(tmp3, vc[22].yyyy).xyz;
		}
	}
	tmp0.w = vc[22].xxxx.w;
	tmp3.w = vec4(equal(vc[15], tmp0)).w;
	tmp0.w = vc[22].yyyy.w;
	cc0.x = (tmp2.wwww * tmp3.wwww).x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = vc[22].xxxx.w;
	cc0.x = tmp0.wwww.x;
	if(!any(notEqual(cc0.xxxx, vec4(0.0).xxxx)))
	{
		tmp0.xyz = (vc[15] + -tmp0).xyz;
		tmp0.w = vec4(dot(tmp0.xyz, tmp0.xyz)).w;
		tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
		tmp5.xyz = (tmp0.wwww * tmp0).xyz;
		tmp6.xy = vc[22].xy;
		tmp0.x = vec4(notEqual(vc[20].wwww, tmp6)).x;
		cc0.x = (tmp2.wwww * tmp0).x;
		tmp0.w = vc[22].yyyy.w;
		tmp0.y = vec4(dot(tmp5.xyz, tmp2.xyz)).y;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = max(tmp0.yyyy, vc[22].xxxx).w;
		tmp0.xyz = vc[11].xyz;
		tmp0.xyz = (tmp0 * vc[20]).xyz;
		tmp0.xyz = (tmp0 * tmp0.wwww + tmp3).xyz;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp3.xyz = min(tmp0, vc[22].yyyy).xyz;
		tmp0.x = vec4(greaterThan(tmp0.wwww, vc[22])).x;
		tmp0.y = vec4(equal(vc[15].wwww, tmp6)).y;
		tmp0.z = vec4(notEqual(vc[21].wwww, tmp6.xxxx)).z;
		tmp0.y = (tmp0.zzzz * tmp0).y;
		cc0.x = (tmp0.yyyy * tmp0).x;
		if(!any(lessThanEqual(cc0.xxxx, vec4(0.0).xxxx)))
		{
			tmp0.xyz = (tmp5 + tmp4).xyz;
			tmp0.w = vec4(dot(tmp0.xyz, tmp0.xyz)).w;
			tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
			tmp0.xyz = (tmp0.wwww * tmp0).xyz;
			tmp0.x = vec4(dot(tmp2.xyz, tmp0.xyz)).x;
			tmp0.x = max(tmp0, vc[22]).x;
			tmp0.x = log2(tmp0.xxxx).x;
			tmp0.w = (tmp0.xxxx * vc[21]).w;
			tmp0.xyz = vc[11].xyz;
			tmp0.w = exp2(tmp0.wwww).w;
			tmp0.xyz = (tmp0 * vc[21]).xyz;
			tmp0.xyz = (tmp0 * tmp0.wwww + tmp3).xyz;
			tmp3.xyz = min(tmp0, vc[22].yyyy).xyz;
		}
	}
	dst_reg1.xyz = tmp3.xyz;
	dst_reg1.w = vc[19].w;
	cc0.x = tmp2.wwww.x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) dst_reg1 = in_diff_color;
	dst_reg0 = tmp1;
	dst_reg7.xy = in_tc0.xy;
	dst_reg8.xy = in_tc1.xy;
}

RSX: ! RSXThread*** fp shader = 
#version 330

vec4 h0 = vec4(0.0, 0.0, 0.0, 0.0);
uniform sampler2D tex0;
in vec4 tc0;
layout (location = 0) out vec4 ocol0;

void main()
{
	h0 = texture(tex0, tc0.xy);
	ocol0 = h0;
}

RSX: W RSXThreadNew FBO (1280x720)
RSX: W RSXThreadFP not found in buffer!
RSX: ! RSXThreadAdd program (1):
RSX: ! RSXThread*** prog id = 5
RSX: ! RSXThread*** vp id = 2
RSX: ! RSXThread*** fp id = 4
RSX: ! RSXThread*** vp data size = 3008
RSX: ! RSXThread*** fp data size = 16
RSX: ! RSXThread*** vp shader = 
#version 330

uniform mat4 scaleOffsetMat = mat4(1.0);
vec4 tmp0;
vec4 tmp3;
vec4 tmp2;
vec4 cc0 = vec4(0.0);
vec4 tmp1;
vec4 tmp4;
vec4 tmp7;
vec4 tmp5;
vec4 tmp6;
vec4 dst_reg1 = vec4(0.0);
vec4 dst_reg0 = vec4(0.0f, 0.0f, 0.0f, 1.0f);
vec4 dst_reg7 = vec4(0.0);
vec4 dst_reg8 = vec4(0.0);
uniform vec4 vc[468];
layout (location = 0) in vec4 in_pos;
layout (location = 2) in vec4 in_normal;
layout (location = 3) in vec4 in_diff_color;
layout (location = 8) in vec4 in_tc0;
layout (location = 9) in vec4 in_tc1;
out vec4 diff_color;
out vec4 tc0;
out vec4 tc1;

void func0();

void main()
{
	func0();
	gl_Position = dst_reg0;
	diff_color = dst_reg1;
	tc0 = dst_reg7;
	tc1 = dst_reg8;
	gl_Position = gl_Position * scaleOffsetMat;
}

void func0()
{
	tmp0.y = vc[22].xxxx.y;
	tmp3.xyz = vc[17].xyz;
	tmp3.xyz = (tmp3 * vc[19]).xyz;
	tmp3.xyz = (vc[18] + tmp3).xyz;
	tmp3.w = vc[22].yyyy.w;
	tmp0.x = vec4(equal(vc[12].wwww, tmp0.yyyy)).x;
	tmp2.w = vec4(notEqual(vc[17], tmp0.yyyy)).w;
	cc0.x = (tmp2.wwww * tmp0).x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) tmp3.w = vc[22].xxxx.w;
	tmp0 = (in_pos.yyyy * vc[5]);
	tmp0 = (in_pos.xxxx * vc[4] + tmp0);
	tmp0 = (in_pos.zzzz * vc[6] + tmp0);
	tmp0 = (in_pos.wwww * vc[7] + tmp0);
	tmp1 = (tmp0.yyyy * vc[1]);
	tmp1 = (tmp0.xxxx * vc[0] + tmp1);
	tmp1 = (tmp0.zzzz * vc[2] + tmp1);
	tmp1 = (tmp0.wwww * vc[3] + tmp1);
	tmp2.xyz = (vc[16] + -tmp0).xyz;
	tmp0.w = vec4(dot(tmp2.xyz, tmp2.xyz)).w;
	tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
	tmp4.xyz = (tmp0.wwww * tmp2).xyz;
	tmp2.xyz = (in_normal.yyyy * vc[5]).xyz;
	tmp2.xyz = (in_normal.xxxx * vc[4] + tmp2).xyz;
	cc0.x = tmp3.wwww.x;
	tmp1.z = (tmp1 * tmp1.wwww).z;
	tmp2.xyz = (in_normal.zzzz * vc[6] + tmp2).xyz;
	tmp3.xyz = min(tmp3, vc[22].yyyy).xyz;
	if(!any(notEqual(cc0.xxxx, vec4(0.0).xxxx)))
	{
		tmp7.xy = vc[22].xy;
		tmp5.xyz = (vc[12] + -tmp0).xyz;
		tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
		tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
		tmp5.xyz = (tmp0.wwww * tmp5).xyz;
		tmp3.w = vec4(notEqual(vc[20], tmp7.xxxx)).w;
		cc0.x = (tmp2.wwww * tmp3.wwww).x;
		tmp6.xyz = vc[8].xyz;
		tmp0.w = vc[22].yyyy.w;
		tmp4.w = vec4(dot(tmp5.xyz, tmp2.xyz)).w;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = max(tmp4, vc[22].xxxx).w;
		tmp6.xyz = (tmp6 * vc[20]).xyz;
		tmp6.xyz = (tmp6 * tmp0.wwww + tmp3).xyz;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp3.xyz = min(tmp6, vc[22].yyyy).xyz;
		tmp0.w = vec4(greaterThan(tmp0, vc[22].xxxx)).w;
		tmp3.w = vec4(equal(vc[12], tmp7.yyyy)).w;
		tmp4.w = vec4(notEqual(vc[21], tmp7.xxxx)).w;
		tmp3.w = (tmp4 * tmp3).w;
		cc0.x = (tmp3.wwww * tmp0.wwww).x;
		if(!any(lessThanEqual(cc0.xxxx, vec4(0.0).xxxx)))
		{
			tmp5.xyz = (tmp5 + tmp4).xyz;
			tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
			tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
			tmp5.xyz = (tmp0.wwww * tmp5).xyz;
			tmp0.w = vec4(dot(tmp2.xyz, tmp5.xyz)).w;
			tmp0.w = max(tmp0, vc[22].xxxx).w;
			tmp0.w = log2(tmp0.wwww).w;
			tmp0.w = (tmp0 * vc[21]).w;
			tmp5.xyz = vc[8].xyz;
			tmp0.w = exp2(tmp0.wwww).w;
			tmp5.xyz = (tmp5 * vc[21]).xyz;
			tmp3.xyz = (tmp5 * tmp0.wwww + tmp3).xyz;
			tmp3.xyz = min(tmp3, vc[22].yyyy).xyz;
		}
	}
	tmp0.w = vc[22].xxxx.w;
	tmp3.w = vec4(equal(vc[13], tmp0)).w;
	tmp0.w = vc[22].yyyy.w;
	cc0.x = (tmp2.wwww * tmp3.wwww).x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = vc[22].xxxx.w;
	cc0.x = tmp0.wwww.x;
	if(!any(notEqual(cc0.xxxx, vec4(0.0).xxxx)))
	{
		tmp7.xy = vc[22].xy;
		tmp5.xyz = (vc[13] + -tmp0).xyz;
		tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
		tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
		tmp5.xyz = (tmp0.wwww * tmp5).xyz;
		tmp3.w = vec4(notEqual(vc[20], tmp7.xxxx)).w;
		cc0.x = (tmp2.wwww * tmp3.wwww).x;
		tmp6.xyz = vc[9].xyz;
		tmp0.w = vc[22].yyyy.w;
		tmp4.w = vec4(dot(tmp5.xyz, tmp2.xyz)).w;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = max(tmp4, vc[22].xxxx).w;
		tmp6.xyz = (tmp6 * vc[20]).xyz;
		tmp6.xyz = (tmp6 * tmp0.wwww + tmp3).xyz;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp3.xyz = min(tmp6, vc[22].yyyy).xyz;
		tmp0.w = vec4(greaterThan(tmp0, vc[22].xxxx)).w;
		tmp3.w = vec4(equal(vc[13], tmp7.yyyy)).w;
		tmp4.w = vec4(notEqual(vc[21], tmp7.xxxx)).w;
		tmp3.w = (tmp4 * tmp3).w;
		cc0.x = (tmp3.wwww * tmp0.wwww).x;
		if(!any(lessThanEqual(cc0.xxxx, vec4(0.0).xxxx)))
		{
			tmp5.xyz = (tmp5 + tmp4).xyz;
			tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
			tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
			tmp5.xyz = (tmp0.wwww * tmp5).xyz;
			tmp0.w = vec4(dot(tmp2.xyz, tmp5.xyz)).w;
			tmp0.w = max(tmp0, vc[22].xxxx).w;
			tmp0.w = log2(tmp0.wwww).w;
			tmp0.w = (tmp0 * vc[21]).w;
			tmp5.xyz = vc[9].xyz;
			tmp0.w = exp2(tmp0.wwww).w;
			tmp5.xyz = (tmp5 * vc[21]).xyz;
			tmp3.xyz = (tmp5 * tmp0.wwww + tmp3).xyz;
			tmp3.xyz = min(tmp3, vc[22].yyyy).xyz;
		}
	}
	tmp0.w = vc[22].xxxx.w;
	tmp3.w = vec4(equal(vc[14], tmp0)).w;
	tmp0.w = vc[22].yyyy.w;
	cc0.x = (tmp2.wwww * tmp3.wwww).x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = vc[22].xxxx.w;
	cc0.x = tmp0.wwww.x;
	if(!any(notEqual(cc0.xxxx, vec4(0.0).xxxx)))
	{
		tmp7.xy = vc[22].xy;
		tmp5.xyz = (vc[14] + -tmp0).xyz;
		tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
		tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
		tmp5.xyz = (tmp0.wwww * tmp5).xyz;
		tmp3.w = vec4(notEqual(vc[20], tmp7.xxxx)).w;
		cc0.x = (tmp2.wwww * tmp3.wwww).x;
		tmp6.xyz = vc[10].xyz;
		tmp0.w = vc[22].yyyy.w;
		tmp4.w = vec4(dot(tmp5.xyz, tmp2.xyz)).w;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = max(tmp4, vc[22].xxxx).w;
		tmp6.xyz = (tmp6 * vc[20]).xyz;
		tmp6.xyz = (tmp6 * tmp0.wwww + tmp3).xyz;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp3.xyz = min(tmp6, vc[22].yyyy).xyz;
		tmp0.w = vec4(greaterThan(tmp0, vc[22].xxxx)).w;
		tmp3.w = vec4(equal(vc[14], tmp7.yyyy)).w;
		tmp4.w = vec4(notEqual(vc[21], tmp7.xxxx)).w;
		tmp3.w = (tmp4 * tmp3).w;
		cc0.x = (tmp3.wwww * tmp0.wwww).x;
		if(!any(lessThanEqual(cc0.xxxx, vec4(0.0).xxxx)))
		{
			tmp5.xyz = (tmp5 + tmp4).xyz;
			tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
			tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
			tmp5.xyz = (tmp0.wwww * tmp5).xyz;
			tmp0.w = vec4(dot(tmp2.xyz, tmp5.xyz)).w;
			tmp0.w = max(tmp0, vc[22].xxxx).w;
			tmp0.w = log2(tmp0.wwww).w;
			tmp0.w = (tmp0 * vc[21]).w;
			tmp5.xyz = vc[10].xyz;
			tmp0.w = exp2(tmp0.wwww).w;
			tmp5.xyz = (tmp5 * vc[21]).xyz;
			tmp3.xyz = (tmp5 * tmp0.wwww + tmp3).xyz;
			tmp3.xyz = min(tmp3, vc[22].yyyy).xyz;
		}
	}
	tmp0.w = vc[22].xxxx.w;
	tmp3.w = vec4(equal(vc[15], tmp0)).w;
	tmp0.w = vc[22].yyyy.w;
	cc0.x = (tmp2.wwww * tmp3.wwww).x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = vc[22].xxxx.w;
	cc0.x = tmp0.wwww.x;
	if(!any(notEqual(cc0.xxxx, vec4(0.0).xxxx)))
	{
		tmp0.xyz = (vc[15] + -tmp0).xyz;
		tmp0.w = vec4(dot(tmp0.xyz, tmp0.xyz)).w;
		tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
		tmp5.xyz = (tmp0.wwww * tmp0).xyz;
		tmp6.xy = vc[22].xy;
		tmp0.x = vec4(notEqual(vc[20].wwww, tmp6)).x;
		cc0.x = (tmp2.wwww * tmp0).x;
		tmp0.w = vc[22].yyyy.w;
		tmp0.y = vec4(dot(tmp5.xyz, tmp2.xyz)).y;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = max(tmp0.yyyy, vc[22].xxxx).w;
		tmp0.xyz = vc[11].xyz;
		tmp0.xyz = (tmp0 * vc[20]).xyz;
		tmp0.xyz = (tmp0 * tmp0.wwww + tmp3).xyz;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp3.xyz = min(tmp0, vc[22].yyyy).xyz;
		tmp0.x = vec4(greaterThan(tmp0.wwww, vc[22])).x;
		tmp0.y = vec4(equal(vc[15].wwww, tmp6)).y;
		tmp0.z = vec4(notEqual(vc[21].wwww, tmp6.xxxx)).z;
		tmp0.y = (tmp0.zzzz * tmp0).y;
		cc0.x = (tmp0.yyyy * tmp0).x;
		if(!any(lessThanEqual(cc0.xxxx, vec4(0.0).xxxx)))
		{
			tmp0.xyz = (tmp5 + tmp4).xyz;
			tmp0.w = vec4(dot(tmp0.xyz, tmp0.xyz)).w;
			tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
			tmp0.xyz = (tmp0.wwww * tmp0).xyz;
			tmp0.x = vec4(dot(tmp2.xyz, tmp0.xyz)).x;
			tmp0.x = max(tmp0, vc[22]).x;
			tmp0.x = log2(tmp0.xxxx).x;
			tmp0.w = (tmp0.xxxx * vc[21]).w;
			tmp0.xyz = vc[11].xyz;
			tmp0.w = exp2(tmp0.wwww).w;
			tmp0.xyz = (tmp0 * vc[21]).xyz;
			tmp0.xyz = (tmp0 * tmp0.wwww + tmp3).xyz;
			tmp3.xyz = min(tmp0, vc[22].yyyy).xyz;
		}
	}
	dst_reg1.xyz = tmp3.xyz;
	dst_reg1.w = vc[19].w;
	cc0.x = tmp2.wwww.x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) dst_reg1 = in_diff_color;
	dst_reg0 = tmp1;
	dst_reg7.xy = in_tc0.xy;
	dst_reg8.xy = in_tc1.xy;
}

RSX: ! RSXThread*** fp shader = 
#version 330

vec4 h0 = vec4(0.0, 0.0, 0.0, 0.0);
in vec4 diff_color;
layout (location = 0) out vec4 ocol0;

void main()
{
	h0 = diff_color;
	ocol0 = h0;
}

HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xe, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xe)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: ! RSXThreadAdd program (2):
RSX: ! RSXThread*** prog id = 6
RSX: ! RSXThread*** vp id = 2
RSX: ! RSXThread*** fp id = 4
RSX: ! RSXThread*** vp data size = 3008
RSX: ! RSXThread*** fp data size = 16
RSX: ! RSXThread*** vp shader = 
#version 330

uniform mat4 scaleOffsetMat = mat4(1.0);
vec4 tmp0;
vec4 tmp3;
vec4 tmp2;
vec4 cc0 = vec4(0.0);
vec4 tmp1;
vec4 tmp4;
vec4 tmp7;
vec4 tmp5;
vec4 tmp6;
vec4 dst_reg1 = vec4(0.0);
vec4 dst_reg0 = vec4(0.0f, 0.0f, 0.0f, 1.0f);
vec4 dst_reg7 = vec4(0.0);
vec4 dst_reg8 = vec4(0.0);
uniform vec4 vc[468];
layout (location = 0) in vec4 in_pos;
layout (location = 2) in vec4 in_normal;
layout (location = 3) in vec4 in_diff_color;
layout (location = 8) in vec4 in_tc0;
layout (location = 9) in vec4 in_tc1;
out vec4 diff_color;
out vec4 tc0;
out vec4 tc1;

void func0();

void main()
{
	func0();
	gl_Position = dst_reg0;
	diff_color = dst_reg1;
	tc0 = dst_reg7;
	tc1 = dst_reg8;
	gl_Position = gl_Position * scaleOffsetMat;
}

void func0()
{
	tmp0.y = vc[22].xxxx.y;
	tmp3.xyz = vc[17].xyz;
	tmp3.xyz = (tmp3 * vc[19]).xyz;
	tmp3.xyz = (vc[18] + tmp3).xyz;
	tmp3.w = vc[22].yyyy.w;
	tmp0.x = vec4(equal(vc[12].wwww, tmp0.yyyy)).x;
	tmp2.w = vec4(notEqual(vc[17], tmp0.yyyy)).w;
	cc0.x = (tmp2.wwww * tmp0).x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) tmp3.w = vc[22].xxxx.w;
	tmp0 = (in_pos.yyyy * vc[5]);
	tmp0 = (in_pos.xxxx * vc[4] + tmp0);
	tmp0 = (in_pos.zzzz * vc[6] + tmp0);
	tmp0 = (in_pos.wwww * vc[7] + tmp0);
	tmp1 = (tmp0.yyyy * vc[1]);
	tmp1 = (tmp0.xxxx * vc[0] + tmp1);
	tmp1 = (tmp0.zzzz * vc[2] + tmp1);
	tmp1 = (tmp0.wwww * vc[3] + tmp1);
	tmp2.xyz = (vc[16] + -tmp0).xyz;
	tmp0.w = vec4(dot(tmp2.xyz, tmp2.xyz)).w;
	tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
	tmp4.xyz = (tmp0.wwww * tmp2).xyz;
	tmp2.xyz = (in_normal.yyyy * vc[5]).xyz;
	tmp2.xyz = (in_normal.xxxx * vc[4] + tmp2).xyz;
	cc0.x = tmp3.wwww.x;
	tmp1.z = (tmp1 * tmp1.wwww).z;
	tmp2.xyz = (in_normal.zzzz * vc[6] + tmp2).xyz;
	tmp3.xyz = min(tmp3, vc[22].yyyy).xyz;
	if(!any(notEqual(cc0.xxxx, vec4(0.0).xxxx)))
	{
		tmp7.xy = vc[22].xy;
		tmp5.xyz = (vc[12] + -tmp0).xyz;
		tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
		tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
		tmp5.xyz = (tmp0.wwww * tmp5).xyz;
		tmp3.w = vec4(notEqual(vc[20], tmp7.xxxx)).w;
		cc0.x = (tmp2.wwww * tmp3.wwww).x;
		tmp6.xyz = vc[8].xyz;
		tmp0.w = vc[22].yyyy.w;
		tmp4.w = vec4(dot(tmp5.xyz, tmp2.xyz)).w;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = max(tmp4, vc[22].xxxx).w;
		tmp6.xyz = (tmp6 * vc[20]).xyz;
		tmp6.xyz = (tmp6 * tmp0.wwww + tmp3).xyz;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp3.xyz = min(tmp6, vc[22].yyyy).xyz;
		tmp0.w = vec4(greaterThan(tmp0, vc[22].xxxx)).w;
		tmp3.w = vec4(equal(vc[12], tmp7.yyyy)).w;
		tmp4.w = vec4(notEqual(vc[21], tmp7.xxxx)).w;
		tmp3.w = (tmp4 * tmp3).w;
		cc0.x = (tmp3.wwww * tmp0.wwww).x;
		if(!any(lessThanEqual(cc0.xxxx, vec4(0.0).xxxx)))
		{
			tmp5.xyz = (tmp5 + tmp4).xyz;
			tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
			tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
			tmp5.xyz = (tmp0.wwww * tmp5).xyz;
			tmp0.w = vec4(dot(tmp2.xyz, tmp5.xyz)).w;
			tmp0.w = max(tmp0, vc[22].xxxx).w;
			tmp0.w = log2(tmp0.wwww).w;
			tmp0.w = (tmp0 * vc[21]).w;
			tmp5.xyz = vc[8].xyz;
			tmp0.w = exp2(tmp0.wwww).w;
			tmp5.xyz = (tmp5 * vc[21]).xyz;
			tmp3.xyz = (tmp5 * tmp0.wwww + tmp3).xyz;
			tmp3.xyz = min(tmp3, vc[22].yyyy).xyz;
		}
	}
	tmp0.w = vc[22].xxxx.w;
	tmp3.w = vec4(equal(vc[13], tmp0)).w;
	tmp0.w = vc[22].yyyy.w;
	cc0.x = (tmp2.wwww * tmp3.wwww).x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = vc[22].xxxx.w;
	cc0.x = tmp0.wwww.x;
	if(!any(notEqual(cc0.xxxx, vec4(0.0).xxxx)))
	{
		tmp7.xy = vc[22].xy;
		tmp5.xyz = (vc[13] + -tmp0).xyz;
		tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
		tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
		tmp5.xyz = (tmp0.wwww * tmp5).xyz;
		tmp3.w = vec4(notEqual(vc[20], tmp7.xxxx)).w;
		cc0.x = (tmp2.wwww * tmp3.wwww).x;
		tmp6.xyz = vc[9].xyz;
		tmp0.w = vc[22].yyyy.w;
		tmp4.w = vec4(dot(tmp5.xyz, tmp2.xyz)).w;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = max(tmp4, vc[22].xxxx).w;
		tmp6.xyz = (tmp6 * vc[20]).xyz;
		tmp6.xyz = (tmp6 * tmp0.wwww + tmp3).xyz;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp3.xyz = min(tmp6, vc[22].yyyy).xyz;
		tmp0.w = vec4(greaterThan(tmp0, vc[22].xxxx)).w;
		tmp3.w = vec4(equal(vc[13], tmp7.yyyy)).w;
		tmp4.w = vec4(notEqual(vc[21], tmp7.xxxx)).w;
		tmp3.w = (tmp4 * tmp3).w;
		cc0.x = (tmp3.wwww * tmp0.wwww).x;
		if(!any(lessThanEqual(cc0.xxxx, vec4(0.0).xxxx)))
		{
			tmp5.xyz = (tmp5 + tmp4).xyz;
			tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
			tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
			tmp5.xyz = (tmp0.wwww * tmp5).xyz;
			tmp0.w = vec4(dot(tmp2.xyz, tmp5.xyz)).w;
			tmp0.w = max(tmp0, vc[22].xxxx).w;
			tmp0.w = log2(tmp0.wwww).w;
			tmp0.w = (tmp0 * vc[21]).w;
			tmp5.xyz = vc[9].xyz;
			tmp0.w = exp2(tmp0.wwww).w;
			tmp5.xyz = (tmp5 * vc[21]).xyz;
			tmp3.xyz = (tmp5 * tmp0.wwww + tmp3).xyz;
			tmp3.xyz = min(tmp3, vc[22].yyyy).xyz;
		}
	}
	tmp0.w = vc[22].xxxx.w;
	tmp3.w = vec4(equal(vc[14], tmp0)).w;
	tmp0.w = vc[22].yyyy.w;
	cc0.x = (tmp2.wwww * tmp3.wwww).x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = vc[22].xxxx.w;
	cc0.x = tmp0.wwww.x;
	if(!any(notEqual(cc0.xxxx, vec4(0.0).xxxx)))
	{
		tmp7.xy = vc[22].xy;
		tmp5.xyz = (vc[14] + -tmp0).xyz;
		tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
		tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
		tmp5.xyz = (tmp0.wwww * tmp5).xyz;
		tmp3.w = vec4(notEqual(vc[20], tmp7.xxxx)).w;
		cc0.x = (tmp2.wwww * tmp3.wwww).x;
		tmp6.xyz = vc[10].xyz;
		tmp0.w = vc[22].yyyy.w;
		tmp4.w = vec4(dot(tmp5.xyz, tmp2.xyz)).w;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = max(tmp4, vc[22].xxxx).w;
		tmp6.xyz = (tmp6 * vc[20]).xyz;
		tmp6.xyz = (tmp6 * tmp0.wwww + tmp3).xyz;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp3.xyz = min(tmp6, vc[22].yyyy).xyz;
		tmp0.w = vec4(greaterThan(tmp0, vc[22].xxxx)).w;
		tmp3.w = vec4(equal(vc[14], tmp7.yyyy)).w;
		tmp4.w = vec4(notEqual(vc[21], tmp7.xxxx)).w;
		tmp3.w = (tmp4 * tmp3).w;
		cc0.x = (tmp3.wwww * tmp0.wwww).x;
		if(!any(lessThanEqual(cc0.xxxx, vec4(0.0).xxxx)))
		{
			tmp5.xyz = (tmp5 + tmp4).xyz;
			tmp0.w = vec4(dot(tmp5.xyz, tmp5.xyz)).w;
			tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
			tmp5.xyz = (tmp0.wwww * tmp5).xyz;
			tmp0.w = vec4(dot(tmp2.xyz, tmp5.xyz)).w;
			tmp0.w = max(tmp0, vc[22].xxxx).w;
			tmp0.w = log2(tmp0.wwww).w;
			tmp0.w = (tmp0 * vc[21]).w;
			tmp5.xyz = vc[10].xyz;
			tmp0.w = exp2(tmp0.wwww).w;
			tmp5.xyz = (tmp5 * vc[21]).xyz;
			tmp3.xyz = (tmp5 * tmp0.wwww + tmp3).xyz;
			tmp3.xyz = min(tmp3, vc[22].yyyy).xyz;
		}
	}
	tmp0.w = vc[22].xxxx.w;
	tmp3.w = vec4(equal(vc[15], tmp0)).w;
	tmp0.w = vc[22].yyyy.w;
	cc0.x = (tmp2.wwww * tmp3.wwww).x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = vc[22].xxxx.w;
	cc0.x = tmp0.wwww.x;
	if(!any(notEqual(cc0.xxxx, vec4(0.0).xxxx)))
	{
		tmp0.xyz = (vc[15] + -tmp0).xyz;
		tmp0.w = vec4(dot(tmp0.xyz, tmp0.xyz)).w;
		tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
		tmp5.xyz = (tmp0.wwww * tmp0).xyz;
		tmp6.xy = vc[22].xy;
		tmp0.x = vec4(notEqual(vc[20].wwww, tmp6)).x;
		cc0.x = (tmp2.wwww * tmp0).x;
		tmp0.w = vc[22].yyyy.w;
		tmp0.y = vec4(dot(tmp5.xyz, tmp2.xyz)).y;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp0.w = max(tmp0.yyyy, vc[22].xxxx).w;
		tmp0.xyz = vc[11].xyz;
		tmp0.xyz = (tmp0 * vc[20]).xyz;
		tmp0.xyz = (tmp0 * tmp0.wwww + tmp3).xyz;
		if(any(notEqual(cc0.xxxx, vec4(0.0).xxxx))) tmp3.xyz = min(tmp0, vc[22].yyyy).xyz;
		tmp0.x = vec4(greaterThan(tmp0.wwww, vc[22])).x;
		tmp0.y = vec4(equal(vc[15].wwww, tmp6)).y;
		tmp0.z = vec4(notEqual(vc[21].wwww, tmp6.xxxx)).z;
		tmp0.y = (tmp0.zzzz * tmp0).y;
		cc0.x = (tmp0.yyyy * tmp0).x;
		if(!any(lessThanEqual(cc0.xxxx, vec4(0.0).xxxx)))
		{
			tmp0.xyz = (tmp5 + tmp4).xyz;
			tmp0.w = vec4(dot(tmp0.xyz, tmp0.xyz)).w;
			tmp0.w = inversesqrt(abs(tmp0.wwww)).w;
			tmp0.xyz = (tmp0.wwww * tmp0).xyz;
			tmp0.x = vec4(dot(tmp2.xyz, tmp0.xyz)).x;
			tmp0.x = max(tmp0, vc[22]).x;
			tmp0.x = log2(tmp0.xxxx).x;
			tmp0.w = (tmp0.xxxx * vc[21]).w;
			tmp0.xyz = vc[11].xyz;
			tmp0.w = exp2(tmp0.wwww).w;
			tmp0.xyz = (tmp0 * vc[21]).xyz;
			tmp0.xyz = (tmp0 * tmp0.wwww + tmp3).xyz;
			tmp3.xyz = min(tmp0, vc[22].yyyy).xyz;
		}
	}
	dst_reg1.xyz = tmp3.xyz;
	dst_reg1.w = vc[19].w;
	cc0.x = tmp2.wwww.x;
	if(any(equal(cc0.xxxx, vec4(0.0).xxxx))) dst_reg1 = in_diff_color;
	dst_reg0 = tmp1;
	dst_reg7.xy = in_tc0.xy;
	dst_reg8.xy = in_tc1.xy;
}

RSX: ! RSXThread*** fp shader = 
#version 330

vec4 h0 = vec4(0.0, 0.0, 0.0, 0.0);
in vec4 diff_color;
layout (location = 0) out vec4 ocol0;

void main()
{
	h0 = diff_color;
	ocol0 = h0;
}

HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xf, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xf)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x10, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x10)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x11, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x11)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x12, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x12)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x13, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x13)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x14, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x14)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x15, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x15)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x16, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x16)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x17, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x17)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x18, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x18)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x19, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x19)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x1a, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x1a)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x1b, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x1b)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x1c, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x1c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x1d, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x1d)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x1e, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x1e)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x1f, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x1f)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x20, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x20)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x21, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x21)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x22, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x22)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x23, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x23)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x24, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x24)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x25, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x25)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x26, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x26)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x27, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x27)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x28, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x28)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x29, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x29)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x2a, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x2a)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x2b, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x2b)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x2c, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x2c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x2d, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x2d)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x2e, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x2e)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x2f, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x2f)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x30, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x30)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x31, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x31)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x32, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x32)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x33, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x33)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x34, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x34)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x35, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x35)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x36, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x36)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x37, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x37)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x38, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x38)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x39, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x39)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x3a, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x3a)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x3b, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x3b)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x3c, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x3c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x3d, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x3d)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x3e, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x3e)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x3f, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x3f)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x40, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x40)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x41, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x41)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x42, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x42)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x43, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x43)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x44, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x44)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x45, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x45)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x46, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x46)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x47, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x47)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x48, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x48)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x49, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x49)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x4a, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x4a)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x4b, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x4b)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x4c, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x4c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x4d, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x4d)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x4e, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x4e)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x4f, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x4f)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x50, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x50)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x51, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x51)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x52, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x52)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x53, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x53)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x54, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x54)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x55, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x55)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x56, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x56)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x57, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x57)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x58, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x58)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x59, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x59)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x5a, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x5a)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x5b, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x5b)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x5c, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x5c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x5d, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x5d)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x5e, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x5e)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x5f, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x5f)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x60, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x61, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x61)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x62, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x62)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x63, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x63)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x64, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x64)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x65, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x65)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x66, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x66)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x67, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x67)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x68, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x68)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x69, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x69)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x6a, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x6a)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x6b, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x6b)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x6c, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x6c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x6d, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x6d)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x6e, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x6e)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x6f, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x6f)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x70, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x70)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x71, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x71)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x72, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x72)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x73, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x73)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x74, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x74)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x75, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x75)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x76, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x76)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x77, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x77)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x78, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x78)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x79, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x79)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x7a, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x7a)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x7b, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x7b)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x7c, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x7c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x7d, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x7d)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x7e, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x7e)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x7f, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x7f)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x80, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x80)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x81, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x81)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x82, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x82)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x83, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x83)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x84, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x84)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x85, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x85)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x86, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x86)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x87, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x87)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x88, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x88)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x89, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x89)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x8a, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x8a)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x8b, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x8b)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x8c, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x8c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x8d, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x8d)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x8e, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x8e)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x8f, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x8f)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x90, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x90)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x91, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x91)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x92, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x92)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x93, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x93)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x94, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x94)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x95, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x95)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x96, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x96)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x97, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x97)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x98, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x98)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x99, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x99)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x9a, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x9a)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x9b, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x9b)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010a00, threadInParam=0xd0010a28, threadOutParam=0xd0010a08)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010a04, src_addr=0xd0010a80, openInfo=0xd0010a0c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x9c, info_addr=0xd0010a60)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x9c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x9d, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x9d)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x9e, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x9e)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0x9f, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0x9f)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xa0, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xa0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xa1, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xa1)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xa2, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xa2)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xa3, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xa3)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xa4, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xa4)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xa5, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xa5)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xa6, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xa6)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xa7, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xa7)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xa8, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xa8)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xa9, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xa9)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xaa, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xaa)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xab, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xab)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xac, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xac)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xad, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xad)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xae, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xae)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xaf, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xaf)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xb0, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xb0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xb1, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xb1)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001ec004]cellPngDec warning: cellPngDecCreate(mainHandle=0xd0010970, threadInParam=0xd0010998, threadOutParam=0xd0010978)
HLE: W PPU[1] Thread (CPUThread)[0x001ec01c]cellPngDec warning: cellPngDecOpen(mainHandle=0x0, subHandle=0xd0010974, src_addr=0xd00109f0, openInfo=0xd001097c)
HLE: W PPU[1] Thread (CPUThread)[0x001ec034]cellPngDec warning: cellPngDecReadHeader(mainHandle=0x0, subHandle=0xb2, info_addr=0xd00109d0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]cellPngDec warning: cellPngDecClose(mainHandle=0x0,subHandle=0xb2)
HLE: W PPU[1] Thread (CPUThread)[0x001ec028]sys_fs warning: cellFsClose(fd=0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0)
HLE: W PPU[1] Thread (CPUThread)[0x001ec010]cellPngDec warning: cellPngDecDestroy(mainHandle=0x0): bad handle
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 179
TTY: PSL1GHT_AUD_Init(00000000.10307000)
HLE: W PPU[1] Thread (CPUThread)[0x00198d4c]sys_semaphore warning: sys_semaphore_create(sem_addr=0x30100550, attr_addr=0xd00108f8, initial_count=1, max_count=1)
HLE: ! PPU[1] Thread (CPUThread)[0x00198d4c]*** semaphore created [] (protocol=0x2): id = 180
TTY: PSL1GHT_AUD_OpenDevice(00000000.30100420, (null), 0)
HLE: W PPU[1] Thread (CPUThread)[0x001ea004]cellAudio warning: cellAudioInit()
HLE: ! Audio ThreadAudio thread started
HLE: W PPU[1] Thread (CPUThread)[0x001ea04c]cellAudio warning: cellAudioPortOpen(audioParam_addr=0x30100570, portNum_addr=0x301005b0)
HLE: W PPU[1] Thread (CPUThread)[0x001ea04c]cellAudio warning: *** audio port opened(nChannel=2, nBlock=8, attr=0x0, level=1.000000): port = 0
TTY: audioPortOpen: 0
TTY:   portNum: 0
HLE: W PPU[1] Thread (CPUThread)[0x001ea028]cellAudio warning: cellAudioGetPortConfig(portNum=0x0, portConfig_addr=0x30100590)
TTY: audioGetPortConfig: 0
TTY:   readIndex: 0x30016000
TTY:   status: 1
TTY:   channelCount: 2
TTY:   numBlocks: 8
TTY:   portSize: 16384
TTY:   audioDataStart: 0x32800000
HLE: W PPU[1] Thread (CPUThread)[0x001ea064]cellAudio warning: cellAudioCreateNotifyEventQueue(id_addr=0x301005b8, key_addr=0x301005c0)
TTY: audioCreateNotifyEventQueue: 0
HLE: W PPU[1] Thread (CPUThread)[0x001ea07c]cellAudio warning: cellAudioSetNotifyEventQueue(key=0x80004d494f323221)
TTY: audioSetNotifyEventQueue: 0
TTY: sys_event_queue_drain: 0
HLE: W PPU[1] Thread (CPUThread)[0x001ea034]cellAudio warning: cellAudioPortStart(portNum=0x0)
TTY: audioPortStart: 0
HLE: W PPU[1] Thread (CPUThread)[0x00198d4c]sys_semaphore warning: sys_semaphore_create(sem_addr=0x30101140, attr_addr=0xd00108e8, initial_count=0, max_count=0)
HLE: E PPU[1] Thread (CPUThread)[0x00198d4c]sys_semaphore error: sys_semaphore_create(): invalid parameters (initial_count=0, max_count=0)
HLE: W PPU[1] Thread (CPUThread)[0x00198d4c]sys_semaphore warning: sys_semaphore_create(sem_addr=0x30101180, attr_addr=0xd0010738, initial_count=1, max_count=1)
HLE: ! PPU[1] Thread (CPUThread)[0x00198d4c]*** semaphore created [] (protocol=0x2): id = 182
PPU: ! PPU[1] Thread (CPUThread)[0x001e8070]*** New PPU Thread [SDL] (flags=0x1, entry=0x212090): id = 183
TTY: SDL_SetError: TTY: release_sem() failedTTY: 
TTY: SDL_SetError: TTY: release_sem() failedTTY: 
HLE: W PPU[1] Thread (CPUThread)[0x00198d7c]sys_semaphore warning: sys_semaphore_destroy(sem_id=0)
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 184
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 185
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 186
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 187
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 188
HLE: E PPU[1] Thread (CPUThread)[0x001d70c4]sys_fs error: "timidity.cfg" not found! flags: 0x00000000
HLE: W PPU[1] Thread (CPUThread)[0x001e80e8]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x301120f0)
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 189
HLE: E PPU[1] Thread (CPUThread)[0x001d70c4]sys_fs error: "/usr/local/lib/timidity/timidity.cfg" not found! flags: 0x00000000
HLE: W PPU[1] Thread (CPUThread)[0x001e80e8]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x301120f0)
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 190
HLE: E PPU[1] Thread (CPUThread)[0x001d70c4]sys_fs error: "/usr/share/timidity/timidity.cfg" not found! flags: 0x00000000
HLE: W PPU[1] Thread (CPUThread)[0x001e80e8]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x301120f0)
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 191
HLE: E PPU[1] Thread (CPUThread)[0x001d70c4]sys_fs error: "/etc/timidity/timidity.cfg" not found! flags: 0x00000000
HLE: W PPU[1] Thread (CPUThread)[0x001e80e8]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x301120f0)
HLE: W PPU[1] Thread (CPUThread)[0x001e80dc]sys_lwmutex warning: *** lwmutex created [] (attribute=0x12): sq_id = 192
HLE: E PPU[1] Thread (CPUThread)[0x001d70c4]sys_fs error: "/etc/timidity.cfg" not found! flags: 0x00000000
HLE: W PPU[1] Thread (CPUThread)[0x001e80e8]sys_lwmutex warning: sys_lwmutex_destroy(lwmutex_addr=0x301120f0)
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
RSX: W RSXThreadNV4097_SET_ZMIN_MAX_CONTROL: 110
RSX: W RSXThreadNV4097_SET_WINDOW_CLIP_HORIZONTAL: 4ff0000
RSX: W RSXThreadNV4097_SET_VERTEX_ATTRIB_INPUT_MASK: 30d
HLE: W Audio ThreadAudio thread aborted
RSX: W VBlank threadVBlank thread aborted
RSX: W RSXThreadRSX thread aborted
HLE: ! All threads stopped...
RSX: W GLVertexProgram::Delete(): glDeleteShader(2) avoided
RSX: W GLShaderProgram::Delete(): glDeleteShader(1) avoided
MEM: ! Closing memory...
