

================================================================
== Vitis HLS Report for 'node13'
================================================================
* Date:           Wed Oct  2 17:52:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.615 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524306|   524306|  1.746 ms|  1.746 ms|  524306|  524306|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop36_loop37_loop38_loop39  |   524304|   524304|        18|          1|          1|  524288|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      469|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |       80|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      180|    -|
|Register             |        -|     -|      638|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       80|     5|     1099|     1053|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        5|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U46  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U47   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |           Module          | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v131_U  |node13_v131_RAM_AUTO_1R1W  |       64|  0|   0|    0|  32768|   32|     1|      1048576|
    |v132_U  |node23_v232_RAM_AUTO_1R1W  |       16|  0|   0|    0|   8192|   32|     1|       262144|
    +--------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                           |       80|  0|   0|    0|  40960|   64|     2|      1310720|
    +--------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln337_1_fu_232_p2               |         +|   0|  0|  27|          20|           1|
    |add_ln337_fu_417_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln338_1_fu_282_p2               |         +|   0|  0|  25|          18|           1|
    |add_ln338_fu_441_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln339_1_fu_268_p2               |         +|   0|  0|  21|          14|           1|
    |add_ln339_fu_351_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln340_fu_395_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln350_1_fu_546_p2               |         +|   0|  0|  20|          13|          13|
    |add_ln350_fu_474_p2                 |         +|   0|  0|  14|           7|           7|
    |add_ln356_1_fu_535_p2               |         +|   0|  0|  22|          15|          15|
    |add_ln356_fu_483_p2                 |         +|   0|  0|  16|           9|           9|
    |and_ln337_1_fu_256_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln337_fu_340_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln338_fu_345_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter17  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter5    |       and|   0|  0|   2|           1|           1|
    |ap_condition_359                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_377                    |       and|   0|  0|   2|           1|           1|
    |cmp24_fu_383_p2                     |      icmp|   0|  0|  14|           7|           1|
    |cmp40_fu_489_p2                     |      icmp|   0|  0|  12|           5|           1|
    |cmp61_fu_499_p2                     |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln337_fu_226_p2                |      icmp|   0|  0|  28|          20|          21|
    |icmp_ln338_fu_238_p2                |      icmp|   0|  0|  25|          18|          17|
    |icmp_ln339_fu_250_p2                |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln340_fu_317_p2                |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln343_fu_389_p2                |      icmp|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln338_1_fu_335_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln338_fu_262_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln339_1_fu_362_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln339_fu_357_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln337_1_fu_430_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln337_fu_423_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln338_1_fu_447_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln338_2_fu_288_p3            |    select|   0|  0|  18|           1|           1|
    |select_ln338_fu_323_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln339_1_fu_375_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln339_2_fu_274_p3            |    select|   0|  0|  14|           1|           1|
    |select_ln339_fu_367_p3              |    select|   0|  0|   7|           1|           1|
    |v142_fu_574_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln337_fu_244_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln338_fu_330_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 469|         226|         156|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   18|         36|
    |ap_sig_allocacmp_indvar_flatten36_load  |   9|          2|   20|         40|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   14|         28|
    |ap_sig_allocacmp_v134_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_v135_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v136_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_v137_load              |   9|          2|    7|         14|
    |indvar_flatten13_fu_100                 |   9|          2|   18|         36|
    |indvar_flatten36_fu_108                 |   9|          2|   20|         40|
    |indvar_flatten_fu_92                    |   9|          2|   14|         28|
    |real_start                              |   9|          2|    1|          2|
    |v134_fu_104                             |   9|          2|    4|          8|
    |v135_fu_96                              |   9|          2|    5|         10|
    |v136_fu_88                              |   9|          2|    7|         14|
    |v137_fu_84                              |   9|          2|    7|         14|
    |v282_blk_n                              |   9|          2|    1|          2|
    |v283_blk_n                              |   9|          2|    1|          2|
    |v284_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 180|         40|  156|        312|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln350_reg_692                   |   7|   0|    7|          0|
    |add_ln356_reg_697                   |   9|   0|    9|          0|
    |and_ln337_1_reg_662                 |   1|   0|    1|          0|
    |and_ln337_1_reg_662_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg          |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg          |   1|   0|    1|          0|
    |cmp24_reg_684                       |   1|   0|    1|          0|
    |cmp24_reg_684_pp0_iter2_reg         |   1|   0|    1|          0|
    |cmp40_reg_702                       |   1|   0|    1|          0|
    |cmp61_reg_707                       |   1|   0|    1|          0|
    |empty_fu_112                        |  32|   0|   32|          0|
    |icmp_ln338_reg_644                  |   1|   0|    1|          0|
    |icmp_ln338_reg_644_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln339_reg_657                  |   1|   0|    1|          0|
    |icmp_ln343_reg_688                  |   1|   0|    1|          0|
    |indvar_flatten13_fu_100             |  18|   0|   18|          0|
    |indvar_flatten36_fu_108             |  20|   0|   20|          0|
    |indvar_flatten_fu_92                |  14|   0|   14|          0|
    |or_ln338_reg_668                    |   1|   0|    1|          0|
    |select_ln339_1_reg_679              |   7|   0|    7|          0|
    |select_ln339_reg_673                |   7|   0|    7|          0|
    |select_ln339_reg_673_pp0_iter2_reg  |   7|   0|    7|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |v131_addr_reg_716                   |  15|   0|   15|          0|
    |v132_addr_reg_722                   |  13|   0|   13|          0|
    |v134_fu_104                         |   4|   0|    4|          0|
    |v135_fu_96                          |   5|   0|    5|          0|
    |v136_fu_88                          |   7|   0|    7|          0|
    |v137_fu_84                          |   7|   0|    7|          0|
    |v141_reg_727                        |  32|   0|   32|          0|
    |v142_reg_737                        |  32|   0|   32|          0|
    |v143_reg_742                        |  32|   0|   32|          0|
    |v144_reg_747                        |  32|   0|   32|          0|
    |v283_read_reg_711                   |  32|   0|   32|          0|
    |xor_ln337_reg_652                   |   1|   0|    1|          0|
    |cmp40_reg_702                       |  64|  32|    1|          0|
    |cmp61_reg_707                       |  64|  32|    1|          0|
    |icmp_ln343_reg_688                  |  64|  32|    1|          0|
    |v131_addr_reg_716                   |  64|  32|   15|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 638| 128|  400|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node13|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node13|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node13|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|        node13|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node13|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node13|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node13|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node13|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|        node13|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|        node13|  return value|
|v283_dout            |   in|   32|     ap_fifo|          v283|       pointer|
|v283_num_data_valid  |   in|   14|     ap_fifo|          v283|       pointer|
|v283_fifo_cap        |   in|   14|     ap_fifo|          v283|       pointer|
|v283_empty_n         |   in|    1|     ap_fifo|          v283|       pointer|
|v283_read            |  out|    1|     ap_fifo|          v283|       pointer|
|v284_dout            |   in|   32|     ap_fifo|          v284|       pointer|
|v284_num_data_valid  |   in|   14|     ap_fifo|          v284|       pointer|
|v284_fifo_cap        |   in|   14|     ap_fifo|          v284|       pointer|
|v284_empty_n         |   in|    1|     ap_fifo|          v284|       pointer|
|v284_read            |  out|    1|     ap_fifo|          v284|       pointer|
|v282_din             |  out|   32|     ap_fifo|          v282|       pointer|
|v282_num_data_valid  |   in|   16|     ap_fifo|          v282|       pointer|
|v282_fifo_cap        |   in|   16|     ap_fifo|          v282|       pointer|
|v282_full_n          |   in|    1|     ap_fifo|          v282|       pointer|
|v282_write           |  out|    1|     ap_fifo|          v282|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

