|system_top_with_bus_bridge_a
clk => clk.IN6
btn_reset => reset_sync_ff1.DATAIN
btn_trigger => trigger_sync_ff1.DATAIN
uart_rx => uart_rx.IN1
uart_tx << bus_bridge_target_uart_wrapper:u_bridge_target.uart_tx
uart_tx_1 << bus_bridge_target_uart_wrapper:u_bridge_target.uart_tx


|system_top_with_bus_bridge_a|initiator:u_initiator_1
clk => split_resume_ack.CLK
clk => split_active.CLK
clk => done_r.CLK
clk => data_sent.CLK
clk => addr_sent.CLK
clk => read_mem[0].CLK
clk => read_mem[1].CLK
clk => read_mem[2].CLK
clk => read_mem[3].CLK
clk => read_mem[4].CLK
clk => read_mem[5].CLK
clk => read_mem[6].CLK
clk => read_mem[7].CLK
clk => write_ptr[0].CLK
clk => write_ptr[1].CLK
clk => init_rw_r.CLK
clk => init_data_out_valid_r.CLK
clk => init_data_out_r[0].CLK
clk => init_data_out_r[1].CLK
clk => init_data_out_r[2].CLK
clk => init_data_out_r[3].CLK
clk => init_data_out_r[4].CLK
clk => init_data_out_r[5].CLK
clk => init_data_out_r[6].CLK
clk => init_data_out_r[7].CLK
clk => init_addr_out_valid_r.CLK
clk => init_addr_out_r[0].CLK
clk => init_addr_out_r[1].CLK
clk => init_addr_out_r[2].CLK
clk => init_addr_out_r[3].CLK
clk => init_addr_out_r[4].CLK
clk => init_addr_out_r[5].CLK
clk => init_addr_out_r[6].CLK
clk => init_addr_out_r[7].CLK
clk => init_addr_out_r[8].CLK
clk => init_addr_out_r[9].CLK
clk => init_addr_out_r[10].CLK
clk => init_addr_out_r[11].CLK
clk => init_addr_out_r[12].CLK
clk => init_addr_out_r[13].CLK
clk => init_addr_out_r[14].CLK
clk => init_addr_out_r[15].CLK
clk => init_req_r.CLK
clk => state~8.DATAIN
rst_n => split_resume_ack.ACLR
rst_n => split_active.ACLR
rst_n => done_r.ACLR
rst_n => data_sent.ACLR
rst_n => addr_sent.ACLR
rst_n => read_mem[0].ACLR
rst_n => read_mem[1].ACLR
rst_n => read_mem[2].ACLR
rst_n => read_mem[3].ACLR
rst_n => read_mem[4].ACLR
rst_n => read_mem[5].ACLR
rst_n => read_mem[6].ACLR
rst_n => read_mem[7].ACLR
rst_n => write_ptr[0].ACLR
rst_n => write_ptr[1].ACLR
rst_n => init_rw_r.PRESET
rst_n => init_data_out_valid_r.ACLR
rst_n => init_data_out_r[0].ACLR
rst_n => init_data_out_r[1].ACLR
rst_n => init_data_out_r[2].ACLR
rst_n => init_data_out_r[3].ACLR
rst_n => init_data_out_r[4].ACLR
rst_n => init_data_out_r[5].ACLR
rst_n => init_data_out_r[6].ACLR
rst_n => init_data_out_r[7].ACLR
rst_n => init_addr_out_valid_r.ACLR
rst_n => init_addr_out_r[0].ACLR
rst_n => init_addr_out_r[1].ACLR
rst_n => init_addr_out_r[2].ACLR
rst_n => init_addr_out_r[3].ACLR
rst_n => init_addr_out_r[4].ACLR
rst_n => init_addr_out_r[5].ACLR
rst_n => init_addr_out_r[6].ACLR
rst_n => init_addr_out_r[7].ACLR
rst_n => init_addr_out_r[8].ACLR
rst_n => init_addr_out_r[9].ACLR
rst_n => init_addr_out_r[10].ACLR
rst_n => init_addr_out_r[11].ACLR
rst_n => init_addr_out_r[12].ACLR
rst_n => init_addr_out_r[13].ACLR
rst_n => init_addr_out_r[14].ACLR
rst_n => init_addr_out_r[15].ACLR
rst_n => init_req_r.ACLR
rst_n => state~10.DATAIN
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => Selector5.IN3
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
init_grant => addr_done.IN1
init_grant => data_done.IN1
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_ack => addr_sent.OUTPUTSELECT
init_ack => data_sent.OUTPUTSELECT
init_ack => init_rw_r.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => init_req_r.OUTPUTSELECT
init_ack => split_resume_ack.OUTPUTSELECT
init_ack => always0.IN1
init_ack => Selector0.IN2
init_ack => Selector0.IN3
init_split_ack => split_active.OUTPUTSELECT
init_split_ack => init_req_r.OUTPUTSELECT
init_data_in[0] => read_mem.DATAB
init_data_in[1] => read_mem.DATAB
init_data_in[2] => read_mem.DATAB
init_data_in[3] => read_mem.DATAB
init_data_in[4] => read_mem.DATAB
init_data_in[5] => read_mem.DATAB
init_data_in[6] => read_mem.DATAB
init_data_in[7] => read_mem.DATAB
init_data_in_valid => always0.IN1
init_req <= init_req_r.DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[0] <= init_addr_out_r[0].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[1] <= init_addr_out_r[1].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[2] <= init_addr_out_r[2].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[3] <= init_addr_out_r[3].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[4] <= init_addr_out_r[4].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[5] <= init_addr_out_r[5].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[6] <= init_addr_out_r[6].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[7] <= init_addr_out_r[7].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[8] <= init_addr_out_r[8].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[9] <= init_addr_out_r[9].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[10] <= init_addr_out_r[10].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[11] <= init_addr_out_r[11].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[12] <= init_addr_out_r[12].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[13] <= init_addr_out_r[13].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[14] <= init_addr_out_r[14].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[15] <= init_addr_out_r[15].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out_valid <= init_addr_out_valid_r.DB_MAX_OUTPUT_PORT_TYPE
init_data_out[0] <= init_data_out_r[0].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[1] <= init_data_out_r[1].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[2] <= init_data_out_r[2].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[3] <= init_data_out_r[3].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[4] <= init_data_out_r[4].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[5] <= init_data_out_r[5].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[6] <= init_data_out_r[6].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[7] <= init_data_out_r[7].DB_MAX_OUTPUT_PORT_TYPE
init_data_out_valid <= init_data_out_valid_r.DB_MAX_OUTPUT_PORT_TYPE
init_rw <= init_rw_r.DB_MAX_OUTPUT_PORT_TYPE
init_ready <= <VCC>
done <= done_r.DB_MAX_OUTPUT_PORT_TYPE
read_data_value[0] <= read_mem[0].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[1] <= read_mem[1].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[2] <= read_mem[2].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[3] <= read_mem[3].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[4] <= read_mem[4].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[5] <= read_mem[5].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[6] <= read_mem[6].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[7] <= read_mem[7].DB_MAX_OUTPUT_PORT_TYPE


|system_top_with_bus_bridge_a|initiator:u_initiator_2
clk => split_resume_ack.CLK
clk => split_active.CLK
clk => done_r.CLK
clk => data_sent.CLK
clk => addr_sent.CLK
clk => read_mem[0].CLK
clk => read_mem[1].CLK
clk => read_mem[2].CLK
clk => read_mem[3].CLK
clk => read_mem[4].CLK
clk => read_mem[5].CLK
clk => read_mem[6].CLK
clk => read_mem[7].CLK
clk => write_ptr[0].CLK
clk => write_ptr[1].CLK
clk => init_rw_r.CLK
clk => init_data_out_valid_r.CLK
clk => init_data_out_r[0].CLK
clk => init_data_out_r[1].CLK
clk => init_data_out_r[2].CLK
clk => init_data_out_r[3].CLK
clk => init_data_out_r[4].CLK
clk => init_data_out_r[5].CLK
clk => init_data_out_r[6].CLK
clk => init_data_out_r[7].CLK
clk => init_addr_out_valid_r.CLK
clk => init_addr_out_r[0].CLK
clk => init_addr_out_r[1].CLK
clk => init_addr_out_r[2].CLK
clk => init_addr_out_r[3].CLK
clk => init_addr_out_r[4].CLK
clk => init_addr_out_r[5].CLK
clk => init_addr_out_r[6].CLK
clk => init_addr_out_r[7].CLK
clk => init_addr_out_r[8].CLK
clk => init_addr_out_r[9].CLK
clk => init_addr_out_r[10].CLK
clk => init_addr_out_r[11].CLK
clk => init_addr_out_r[12].CLK
clk => init_addr_out_r[13].CLK
clk => init_addr_out_r[14].CLK
clk => init_addr_out_r[15].CLK
clk => init_req_r.CLK
clk => state~8.DATAIN
rst_n => split_resume_ack.ACLR
rst_n => split_active.ACLR
rst_n => done_r.ACLR
rst_n => data_sent.ACLR
rst_n => addr_sent.ACLR
rst_n => read_mem[0].ACLR
rst_n => read_mem[1].ACLR
rst_n => read_mem[2].ACLR
rst_n => read_mem[3].ACLR
rst_n => read_mem[4].ACLR
rst_n => read_mem[5].ACLR
rst_n => read_mem[6].ACLR
rst_n => read_mem[7].ACLR
rst_n => write_ptr[0].ACLR
rst_n => write_ptr[1].ACLR
rst_n => init_rw_r.PRESET
rst_n => init_data_out_valid_r.ACLR
rst_n => init_data_out_r[0].ACLR
rst_n => init_data_out_r[1].ACLR
rst_n => init_data_out_r[2].ACLR
rst_n => init_data_out_r[3].ACLR
rst_n => init_data_out_r[4].ACLR
rst_n => init_data_out_r[5].ACLR
rst_n => init_data_out_r[6].ACLR
rst_n => init_data_out_r[7].ACLR
rst_n => init_addr_out_valid_r.ACLR
rst_n => init_addr_out_r[0].ACLR
rst_n => init_addr_out_r[1].ACLR
rst_n => init_addr_out_r[2].ACLR
rst_n => init_addr_out_r[3].ACLR
rst_n => init_addr_out_r[4].ACLR
rst_n => init_addr_out_r[5].ACLR
rst_n => init_addr_out_r[6].ACLR
rst_n => init_addr_out_r[7].ACLR
rst_n => init_addr_out_r[8].ACLR
rst_n => init_addr_out_r[9].ACLR
rst_n => init_addr_out_r[10].ACLR
rst_n => init_addr_out_r[11].ACLR
rst_n => init_addr_out_r[12].ACLR
rst_n => init_addr_out_r[13].ACLR
rst_n => init_addr_out_r[14].ACLR
rst_n => init_addr_out_r[15].ACLR
rst_n => init_req_r.ACLR
rst_n => state~10.DATAIN
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => Selector5.IN3
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
init_grant => addr_done.IN1
init_grant => data_done.IN1
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_ack => addr_sent.OUTPUTSELECT
init_ack => data_sent.OUTPUTSELECT
init_ack => init_rw_r.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => init_req_r.OUTPUTSELECT
init_ack => split_resume_ack.OUTPUTSELECT
init_ack => always0.IN1
init_ack => Selector0.IN2
init_ack => Selector0.IN3
init_split_ack => split_active.OUTPUTSELECT
init_split_ack => init_req_r.OUTPUTSELECT
init_data_in[0] => read_mem.DATAB
init_data_in[1] => read_mem.DATAB
init_data_in[2] => read_mem.DATAB
init_data_in[3] => read_mem.DATAB
init_data_in[4] => read_mem.DATAB
init_data_in[5] => read_mem.DATAB
init_data_in[6] => read_mem.DATAB
init_data_in[7] => read_mem.DATAB
init_data_in_valid => always0.IN1
init_req <= init_req_r.DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[0] <= init_addr_out_r[0].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[1] <= init_addr_out_r[1].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[2] <= init_addr_out_r[2].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[3] <= init_addr_out_r[3].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[4] <= init_addr_out_r[4].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[5] <= init_addr_out_r[5].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[6] <= init_addr_out_r[6].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[7] <= init_addr_out_r[7].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[8] <= init_addr_out_r[8].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[9] <= init_addr_out_r[9].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[10] <= init_addr_out_r[10].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[11] <= init_addr_out_r[11].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[12] <= init_addr_out_r[12].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[13] <= init_addr_out_r[13].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[14] <= init_addr_out_r[14].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[15] <= init_addr_out_r[15].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out_valid <= init_addr_out_valid_r.DB_MAX_OUTPUT_PORT_TYPE
init_data_out[0] <= init_data_out_r[0].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[1] <= init_data_out_r[1].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[2] <= init_data_out_r[2].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[3] <= init_data_out_r[3].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[4] <= init_data_out_r[4].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[5] <= init_data_out_r[5].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[6] <= init_data_out_r[6].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[7] <= init_data_out_r[7].DB_MAX_OUTPUT_PORT_TYPE
init_data_out_valid <= init_data_out_valid_r.DB_MAX_OUTPUT_PORT_TYPE
init_rw <= init_rw_r.DB_MAX_OUTPUT_PORT_TYPE
init_ready <= <VCC>
done <= done_r.DB_MAX_OUTPUT_PORT_TYPE
read_data_value[0] <= read_mem[0].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[1] <= read_mem[1].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[2] <= read_mem[2].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[3] <= read_mem[3].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[4] <= read_mem[4].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[5] <= read_mem[5].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[6] <= read_mem[6].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[7] <= read_mem[7].DB_MAX_OUTPUT_PORT_TYPE


|system_top_with_bus_bridge_a|target:u_target_1
clk => mem[15][0].CLK
clk => mem[15][1].CLK
clk => mem[15][2].CLK
clk => mem[15][3].CLK
clk => mem[15][4].CLK
clk => mem[15][5].CLK
clk => mem[15][6].CLK
clk => mem[15][7].CLK
clk => mem[14][0].CLK
clk => mem[14][1].CLK
clk => mem[14][2].CLK
clk => mem[14][3].CLK
clk => mem[14][4].CLK
clk => mem[14][5].CLK
clk => mem[14][6].CLK
clk => mem[14][7].CLK
clk => mem[13][0].CLK
clk => mem[13][1].CLK
clk => mem[13][2].CLK
clk => mem[13][3].CLK
clk => mem[13][4].CLK
clk => mem[13][5].CLK
clk => mem[13][6].CLK
clk => mem[13][7].CLK
clk => mem[12][0].CLK
clk => mem[12][1].CLK
clk => mem[12][2].CLK
clk => mem[12][3].CLK
clk => mem[12][4].CLK
clk => mem[12][5].CLK
clk => mem[12][6].CLK
clk => mem[12][7].CLK
clk => mem[11][0].CLK
clk => mem[11][1].CLK
clk => mem[11][2].CLK
clk => mem[11][3].CLK
clk => mem[11][4].CLK
clk => mem[11][5].CLK
clk => mem[11][6].CLK
clk => mem[11][7].CLK
clk => mem[10][0].CLK
clk => mem[10][1].CLK
clk => mem[10][2].CLK
clk => mem[10][3].CLK
clk => mem[10][4].CLK
clk => mem[10][5].CLK
clk => mem[10][6].CLK
clk => mem[10][7].CLK
clk => mem[9][0].CLK
clk => mem[9][1].CLK
clk => mem[9][2].CLK
clk => mem[9][3].CLK
clk => mem[9][4].CLK
clk => mem[9][5].CLK
clk => mem[9][6].CLK
clk => mem[9][7].CLK
clk => mem[8][0].CLK
clk => mem[8][1].CLK
clk => mem[8][2].CLK
clk => mem[8][3].CLK
clk => mem[8][4].CLK
clk => mem[8][5].CLK
clk => mem[8][6].CLK
clk => mem[8][7].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => last_write_value[0].CLK
clk => last_write_value[1].CLK
clk => last_write_value[2].CLK
clk => last_write_value[3].CLK
clk => last_write_value[4].CLK
clk => last_write_value[5].CLK
clk => last_write_value[6].CLK
clk => last_write_value[7].CLK
clk => pending_write.CLK
clk => pending_addr_idx[0].CLK
clk => pending_addr_idx[1].CLK
clk => pending_addr_idx[2].CLK
clk => pending_addr_idx[3].CLK
clk => target_ack~reg0.CLK
clk => target_data_out_valid~reg0.CLK
clk => target_data_out[0]~reg0.CLK
clk => target_data_out[1]~reg0.CLK
clk => target_data_out[2]~reg0.CLK
clk => target_data_out[3]~reg0.CLK
clk => target_data_out[4]~reg0.CLK
clk => target_data_out[5]~reg0.CLK
clk => target_data_out[6]~reg0.CLK
clk => target_data_out[7]~reg0.CLK
rst_n => last_write_value[0].ACLR
rst_n => last_write_value[1].ACLR
rst_n => last_write_value[2].ACLR
rst_n => last_write_value[3].ACLR
rst_n => last_write_value[4].ACLR
rst_n => last_write_value[5].ACLR
rst_n => last_write_value[6].ACLR
rst_n => last_write_value[7].ACLR
rst_n => pending_write.ACLR
rst_n => pending_addr_idx[0].ACLR
rst_n => pending_addr_idx[1].ACLR
rst_n => pending_addr_idx[2].ACLR
rst_n => pending_addr_idx[3].ACLR
rst_n => target_ack~reg0.ACLR
rst_n => target_data_out_valid~reg0.ACLR
rst_n => target_data_out[0]~reg0.ACLR
rst_n => target_data_out[1]~reg0.ACLR
rst_n => target_data_out[2]~reg0.ACLR
rst_n => target_data_out[3]~reg0.ACLR
rst_n => target_data_out[4]~reg0.ACLR
rst_n => target_data_out[5]~reg0.ACLR
rst_n => target_data_out[6]~reg0.ACLR
rst_n => target_data_out[7]~reg0.ACLR
rst_n => mem[15][0].ENA
rst_n => mem[0][7].ENA
rst_n => mem[0][6].ENA
rst_n => mem[0][5].ENA
rst_n => mem[0][4].ENA
rst_n => mem[0][3].ENA
rst_n => mem[0][2].ENA
rst_n => mem[0][1].ENA
rst_n => mem[0][0].ENA
rst_n => mem[1][7].ENA
rst_n => mem[1][6].ENA
rst_n => mem[1][5].ENA
rst_n => mem[1][4].ENA
rst_n => mem[1][3].ENA
rst_n => mem[1][2].ENA
rst_n => mem[1][1].ENA
rst_n => mem[1][0].ENA
rst_n => mem[2][7].ENA
rst_n => mem[2][6].ENA
rst_n => mem[2][5].ENA
rst_n => mem[2][4].ENA
rst_n => mem[2][3].ENA
rst_n => mem[2][2].ENA
rst_n => mem[2][1].ENA
rst_n => mem[2][0].ENA
rst_n => mem[3][7].ENA
rst_n => mem[3][6].ENA
rst_n => mem[3][5].ENA
rst_n => mem[3][4].ENA
rst_n => mem[3][3].ENA
rst_n => mem[3][2].ENA
rst_n => mem[3][1].ENA
rst_n => mem[3][0].ENA
rst_n => mem[4][7].ENA
rst_n => mem[4][6].ENA
rst_n => mem[4][5].ENA
rst_n => mem[4][4].ENA
rst_n => mem[4][3].ENA
rst_n => mem[4][2].ENA
rst_n => mem[4][1].ENA
rst_n => mem[4][0].ENA
rst_n => mem[5][7].ENA
rst_n => mem[5][6].ENA
rst_n => mem[5][5].ENA
rst_n => mem[5][4].ENA
rst_n => mem[5][3].ENA
rst_n => mem[5][2].ENA
rst_n => mem[5][1].ENA
rst_n => mem[5][0].ENA
rst_n => mem[6][7].ENA
rst_n => mem[6][6].ENA
rst_n => mem[6][5].ENA
rst_n => mem[6][4].ENA
rst_n => mem[6][3].ENA
rst_n => mem[6][2].ENA
rst_n => mem[6][1].ENA
rst_n => mem[6][0].ENA
rst_n => mem[7][7].ENA
rst_n => mem[7][6].ENA
rst_n => mem[7][5].ENA
rst_n => mem[7][4].ENA
rst_n => mem[7][3].ENA
rst_n => mem[7][2].ENA
rst_n => mem[7][1].ENA
rst_n => mem[7][0].ENA
rst_n => mem[8][7].ENA
rst_n => mem[8][6].ENA
rst_n => mem[8][5].ENA
rst_n => mem[8][4].ENA
rst_n => mem[8][3].ENA
rst_n => mem[8][2].ENA
rst_n => mem[8][1].ENA
rst_n => mem[8][0].ENA
rst_n => mem[9][7].ENA
rst_n => mem[9][6].ENA
rst_n => mem[9][5].ENA
rst_n => mem[9][4].ENA
rst_n => mem[9][3].ENA
rst_n => mem[9][2].ENA
rst_n => mem[9][1].ENA
rst_n => mem[9][0].ENA
rst_n => mem[10][7].ENA
rst_n => mem[10][6].ENA
rst_n => mem[10][5].ENA
rst_n => mem[10][4].ENA
rst_n => mem[10][3].ENA
rst_n => mem[10][2].ENA
rst_n => mem[10][1].ENA
rst_n => mem[10][0].ENA
rst_n => mem[11][7].ENA
rst_n => mem[11][6].ENA
rst_n => mem[11][5].ENA
rst_n => mem[11][4].ENA
rst_n => mem[11][3].ENA
rst_n => mem[11][2].ENA
rst_n => mem[11][1].ENA
rst_n => mem[11][0].ENA
rst_n => mem[12][7].ENA
rst_n => mem[12][6].ENA
rst_n => mem[12][5].ENA
rst_n => mem[12][4].ENA
rst_n => mem[12][3].ENA
rst_n => mem[12][2].ENA
rst_n => mem[12][1].ENA
rst_n => mem[12][0].ENA
rst_n => mem[13][7].ENA
rst_n => mem[13][6].ENA
rst_n => mem[13][5].ENA
rst_n => mem[13][4].ENA
rst_n => mem[13][3].ENA
rst_n => mem[13][2].ENA
rst_n => mem[13][1].ENA
rst_n => mem[13][0].ENA
rst_n => mem[14][7].ENA
rst_n => mem[14][6].ENA
rst_n => mem[14][5].ENA
rst_n => mem[14][4].ENA
rst_n => mem[14][3].ENA
rst_n => mem[14][2].ENA
rst_n => mem[14][1].ENA
rst_n => mem[14][0].ENA
rst_n => mem[15][7].ENA
rst_n => mem[15][6].ENA
rst_n => mem[15][5].ENA
rst_n => mem[15][4].ENA
rst_n => mem[15][3].ENA
rst_n => mem[15][2].ENA
rst_n => mem[15][1].ENA
target_addr_in[0] => Decoder1.IN3
target_addr_in[0] => Mux0.IN3
target_addr_in[0] => Mux1.IN3
target_addr_in[0] => Mux2.IN3
target_addr_in[0] => Mux3.IN3
target_addr_in[0] => Mux4.IN3
target_addr_in[0] => Mux5.IN3
target_addr_in[0] => Mux6.IN3
target_addr_in[0] => Mux7.IN3
target_addr_in[0] => pending_addr_idx[0].DATAIN
target_addr_in[1] => Decoder1.IN2
target_addr_in[1] => Mux0.IN2
target_addr_in[1] => Mux1.IN2
target_addr_in[1] => Mux2.IN2
target_addr_in[1] => Mux3.IN2
target_addr_in[1] => Mux4.IN2
target_addr_in[1] => Mux5.IN2
target_addr_in[1] => Mux6.IN2
target_addr_in[1] => Mux7.IN2
target_addr_in[1] => pending_addr_idx[1].DATAIN
target_addr_in[2] => Decoder1.IN1
target_addr_in[2] => Mux0.IN1
target_addr_in[2] => Mux1.IN1
target_addr_in[2] => Mux2.IN1
target_addr_in[2] => Mux3.IN1
target_addr_in[2] => Mux4.IN1
target_addr_in[2] => Mux5.IN1
target_addr_in[2] => Mux6.IN1
target_addr_in[2] => Mux7.IN1
target_addr_in[2] => pending_addr_idx[2].DATAIN
target_addr_in[3] => Decoder1.IN0
target_addr_in[3] => Mux0.IN0
target_addr_in[3] => Mux1.IN0
target_addr_in[3] => Mux2.IN0
target_addr_in[3] => Mux3.IN0
target_addr_in[3] => Mux4.IN0
target_addr_in[3] => Mux5.IN0
target_addr_in[3] => Mux6.IN0
target_addr_in[3] => Mux7.IN0
target_addr_in[3] => pending_addr_idx[3].DATAIN
target_addr_in[4] => ~NO_FANOUT~
target_addr_in[5] => ~NO_FANOUT~
target_addr_in[6] => ~NO_FANOUT~
target_addr_in[7] => ~NO_FANOUT~
target_addr_in[8] => ~NO_FANOUT~
target_addr_in[9] => ~NO_FANOUT~
target_addr_in[10] => ~NO_FANOUT~
target_addr_in[11] => ~NO_FANOUT~
target_addr_in[12] => ~NO_FANOUT~
target_addr_in[13] => ~NO_FANOUT~
target_addr_in[14] => ~NO_FANOUT~
target_addr_in[15] => ~NO_FANOUT~
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => target_ack.OUTPUTSELECT
target_addr_in_valid => pending_write.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => target_data_out_valid.OUTPUTSELECT
target_addr_in_valid => target_data_out[7]~reg0.ENA
target_addr_in_valid => target_data_out[6]~reg0.ENA
target_addr_in_valid => target_data_out[5]~reg0.ENA
target_addr_in_valid => target_data_out[4]~reg0.ENA
target_addr_in_valid => target_data_out[3]~reg0.ENA
target_addr_in_valid => target_data_out[2]~reg0.ENA
target_addr_in_valid => target_data_out[1]~reg0.ENA
target_addr_in_valid => target_data_out[0]~reg0.ENA
target_addr_in_valid => pending_addr_idx[3].ENA
target_addr_in_valid => pending_addr_idx[2].ENA
target_addr_in_valid => pending_addr_idx[1].ENA
target_addr_in_valid => pending_addr_idx[0].ENA
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => last_write_value.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => last_write_value.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => last_write_value.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => last_write_value.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => last_write_value.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => last_write_value.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => last_write_value.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => last_write_value.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => last_write_value.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => last_write_value.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => last_write_value.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => last_write_value.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => last_write_value.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => last_write_value.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => last_write_value.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => last_write_value.DATAB
target_data_in_valid => always0.IN1
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => target_ack.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => pending_write.DATAB
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => target_ack.OUTPUTSELECT
target_rw => pending_write.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out_valid.DATAB
target_data_out[0] <= target_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[1] <= target_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[2] <= target_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[3] <= target_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[4] <= target_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[5] <= target_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[6] <= target_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[7] <= target_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out_valid <= target_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_ack <= target_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_ready <= <VCC>
target_last_write[0] <= last_write_value[0].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[1] <= last_write_value[1].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[2] <= last_write_value[2].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[3] <= last_write_value[3].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[4] <= last_write_value[4].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[5] <= last_write_value[5].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[6] <= last_write_value[6].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[7] <= last_write_value[7].DB_MAX_OUTPUT_PORT_TYPE


|system_top_with_bus_bridge_a|target:u_target_2
clk => mem[15][0].CLK
clk => mem[15][1].CLK
clk => mem[15][2].CLK
clk => mem[15][3].CLK
clk => mem[15][4].CLK
clk => mem[15][5].CLK
clk => mem[15][6].CLK
clk => mem[15][7].CLK
clk => mem[14][0].CLK
clk => mem[14][1].CLK
clk => mem[14][2].CLK
clk => mem[14][3].CLK
clk => mem[14][4].CLK
clk => mem[14][5].CLK
clk => mem[14][6].CLK
clk => mem[14][7].CLK
clk => mem[13][0].CLK
clk => mem[13][1].CLK
clk => mem[13][2].CLK
clk => mem[13][3].CLK
clk => mem[13][4].CLK
clk => mem[13][5].CLK
clk => mem[13][6].CLK
clk => mem[13][7].CLK
clk => mem[12][0].CLK
clk => mem[12][1].CLK
clk => mem[12][2].CLK
clk => mem[12][3].CLK
clk => mem[12][4].CLK
clk => mem[12][5].CLK
clk => mem[12][6].CLK
clk => mem[12][7].CLK
clk => mem[11][0].CLK
clk => mem[11][1].CLK
clk => mem[11][2].CLK
clk => mem[11][3].CLK
clk => mem[11][4].CLK
clk => mem[11][5].CLK
clk => mem[11][6].CLK
clk => mem[11][7].CLK
clk => mem[10][0].CLK
clk => mem[10][1].CLK
clk => mem[10][2].CLK
clk => mem[10][3].CLK
clk => mem[10][4].CLK
clk => mem[10][5].CLK
clk => mem[10][6].CLK
clk => mem[10][7].CLK
clk => mem[9][0].CLK
clk => mem[9][1].CLK
clk => mem[9][2].CLK
clk => mem[9][3].CLK
clk => mem[9][4].CLK
clk => mem[9][5].CLK
clk => mem[9][6].CLK
clk => mem[9][7].CLK
clk => mem[8][0].CLK
clk => mem[8][1].CLK
clk => mem[8][2].CLK
clk => mem[8][3].CLK
clk => mem[8][4].CLK
clk => mem[8][5].CLK
clk => mem[8][6].CLK
clk => mem[8][7].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => last_write_value[0].CLK
clk => last_write_value[1].CLK
clk => last_write_value[2].CLK
clk => last_write_value[3].CLK
clk => last_write_value[4].CLK
clk => last_write_value[5].CLK
clk => last_write_value[6].CLK
clk => last_write_value[7].CLK
clk => pending_write.CLK
clk => pending_addr_idx[0].CLK
clk => pending_addr_idx[1].CLK
clk => pending_addr_idx[2].CLK
clk => pending_addr_idx[3].CLK
clk => target_ack~reg0.CLK
clk => target_data_out_valid~reg0.CLK
clk => target_data_out[0]~reg0.CLK
clk => target_data_out[1]~reg0.CLK
clk => target_data_out[2]~reg0.CLK
clk => target_data_out[3]~reg0.CLK
clk => target_data_out[4]~reg0.CLK
clk => target_data_out[5]~reg0.CLK
clk => target_data_out[6]~reg0.CLK
clk => target_data_out[7]~reg0.CLK
rst_n => last_write_value[0].ACLR
rst_n => last_write_value[1].ACLR
rst_n => last_write_value[2].ACLR
rst_n => last_write_value[3].ACLR
rst_n => last_write_value[4].ACLR
rst_n => last_write_value[5].ACLR
rst_n => last_write_value[6].ACLR
rst_n => last_write_value[7].ACLR
rst_n => pending_write.ACLR
rst_n => pending_addr_idx[0].ACLR
rst_n => pending_addr_idx[1].ACLR
rst_n => pending_addr_idx[2].ACLR
rst_n => pending_addr_idx[3].ACLR
rst_n => target_ack~reg0.ACLR
rst_n => target_data_out_valid~reg0.ACLR
rst_n => target_data_out[0]~reg0.ACLR
rst_n => target_data_out[1]~reg0.ACLR
rst_n => target_data_out[2]~reg0.ACLR
rst_n => target_data_out[3]~reg0.ACLR
rst_n => target_data_out[4]~reg0.ACLR
rst_n => target_data_out[5]~reg0.ACLR
rst_n => target_data_out[6]~reg0.ACLR
rst_n => target_data_out[7]~reg0.ACLR
rst_n => mem[15][0].ENA
rst_n => mem[0][7].ENA
rst_n => mem[0][6].ENA
rst_n => mem[0][5].ENA
rst_n => mem[0][4].ENA
rst_n => mem[0][3].ENA
rst_n => mem[0][2].ENA
rst_n => mem[0][1].ENA
rst_n => mem[0][0].ENA
rst_n => mem[1][7].ENA
rst_n => mem[1][6].ENA
rst_n => mem[1][5].ENA
rst_n => mem[1][4].ENA
rst_n => mem[1][3].ENA
rst_n => mem[1][2].ENA
rst_n => mem[1][1].ENA
rst_n => mem[1][0].ENA
rst_n => mem[2][7].ENA
rst_n => mem[2][6].ENA
rst_n => mem[2][5].ENA
rst_n => mem[2][4].ENA
rst_n => mem[2][3].ENA
rst_n => mem[2][2].ENA
rst_n => mem[2][1].ENA
rst_n => mem[2][0].ENA
rst_n => mem[3][7].ENA
rst_n => mem[3][6].ENA
rst_n => mem[3][5].ENA
rst_n => mem[3][4].ENA
rst_n => mem[3][3].ENA
rst_n => mem[3][2].ENA
rst_n => mem[3][1].ENA
rst_n => mem[3][0].ENA
rst_n => mem[4][7].ENA
rst_n => mem[4][6].ENA
rst_n => mem[4][5].ENA
rst_n => mem[4][4].ENA
rst_n => mem[4][3].ENA
rst_n => mem[4][2].ENA
rst_n => mem[4][1].ENA
rst_n => mem[4][0].ENA
rst_n => mem[5][7].ENA
rst_n => mem[5][6].ENA
rst_n => mem[5][5].ENA
rst_n => mem[5][4].ENA
rst_n => mem[5][3].ENA
rst_n => mem[5][2].ENA
rst_n => mem[5][1].ENA
rst_n => mem[5][0].ENA
rst_n => mem[6][7].ENA
rst_n => mem[6][6].ENA
rst_n => mem[6][5].ENA
rst_n => mem[6][4].ENA
rst_n => mem[6][3].ENA
rst_n => mem[6][2].ENA
rst_n => mem[6][1].ENA
rst_n => mem[6][0].ENA
rst_n => mem[7][7].ENA
rst_n => mem[7][6].ENA
rst_n => mem[7][5].ENA
rst_n => mem[7][4].ENA
rst_n => mem[7][3].ENA
rst_n => mem[7][2].ENA
rst_n => mem[7][1].ENA
rst_n => mem[7][0].ENA
rst_n => mem[8][7].ENA
rst_n => mem[8][6].ENA
rst_n => mem[8][5].ENA
rst_n => mem[8][4].ENA
rst_n => mem[8][3].ENA
rst_n => mem[8][2].ENA
rst_n => mem[8][1].ENA
rst_n => mem[8][0].ENA
rst_n => mem[9][7].ENA
rst_n => mem[9][6].ENA
rst_n => mem[9][5].ENA
rst_n => mem[9][4].ENA
rst_n => mem[9][3].ENA
rst_n => mem[9][2].ENA
rst_n => mem[9][1].ENA
rst_n => mem[9][0].ENA
rst_n => mem[10][7].ENA
rst_n => mem[10][6].ENA
rst_n => mem[10][5].ENA
rst_n => mem[10][4].ENA
rst_n => mem[10][3].ENA
rst_n => mem[10][2].ENA
rst_n => mem[10][1].ENA
rst_n => mem[10][0].ENA
rst_n => mem[11][7].ENA
rst_n => mem[11][6].ENA
rst_n => mem[11][5].ENA
rst_n => mem[11][4].ENA
rst_n => mem[11][3].ENA
rst_n => mem[11][2].ENA
rst_n => mem[11][1].ENA
rst_n => mem[11][0].ENA
rst_n => mem[12][7].ENA
rst_n => mem[12][6].ENA
rst_n => mem[12][5].ENA
rst_n => mem[12][4].ENA
rst_n => mem[12][3].ENA
rst_n => mem[12][2].ENA
rst_n => mem[12][1].ENA
rst_n => mem[12][0].ENA
rst_n => mem[13][7].ENA
rst_n => mem[13][6].ENA
rst_n => mem[13][5].ENA
rst_n => mem[13][4].ENA
rst_n => mem[13][3].ENA
rst_n => mem[13][2].ENA
rst_n => mem[13][1].ENA
rst_n => mem[13][0].ENA
rst_n => mem[14][7].ENA
rst_n => mem[14][6].ENA
rst_n => mem[14][5].ENA
rst_n => mem[14][4].ENA
rst_n => mem[14][3].ENA
rst_n => mem[14][2].ENA
rst_n => mem[14][1].ENA
rst_n => mem[14][0].ENA
rst_n => mem[15][7].ENA
rst_n => mem[15][6].ENA
rst_n => mem[15][5].ENA
rst_n => mem[15][4].ENA
rst_n => mem[15][3].ENA
rst_n => mem[15][2].ENA
rst_n => mem[15][1].ENA
target_addr_in[0] => Decoder1.IN3
target_addr_in[0] => Mux0.IN3
target_addr_in[0] => Mux1.IN3
target_addr_in[0] => Mux2.IN3
target_addr_in[0] => Mux3.IN3
target_addr_in[0] => Mux4.IN3
target_addr_in[0] => Mux5.IN3
target_addr_in[0] => Mux6.IN3
target_addr_in[0] => Mux7.IN3
target_addr_in[0] => pending_addr_idx[0].DATAIN
target_addr_in[1] => Decoder1.IN2
target_addr_in[1] => Mux0.IN2
target_addr_in[1] => Mux1.IN2
target_addr_in[1] => Mux2.IN2
target_addr_in[1] => Mux3.IN2
target_addr_in[1] => Mux4.IN2
target_addr_in[1] => Mux5.IN2
target_addr_in[1] => Mux6.IN2
target_addr_in[1] => Mux7.IN2
target_addr_in[1] => pending_addr_idx[1].DATAIN
target_addr_in[2] => Decoder1.IN1
target_addr_in[2] => Mux0.IN1
target_addr_in[2] => Mux1.IN1
target_addr_in[2] => Mux2.IN1
target_addr_in[2] => Mux3.IN1
target_addr_in[2] => Mux4.IN1
target_addr_in[2] => Mux5.IN1
target_addr_in[2] => Mux6.IN1
target_addr_in[2] => Mux7.IN1
target_addr_in[2] => pending_addr_idx[2].DATAIN
target_addr_in[3] => Decoder1.IN0
target_addr_in[3] => Mux0.IN0
target_addr_in[3] => Mux1.IN0
target_addr_in[3] => Mux2.IN0
target_addr_in[3] => Mux3.IN0
target_addr_in[3] => Mux4.IN0
target_addr_in[3] => Mux5.IN0
target_addr_in[3] => Mux6.IN0
target_addr_in[3] => Mux7.IN0
target_addr_in[3] => pending_addr_idx[3].DATAIN
target_addr_in[4] => ~NO_FANOUT~
target_addr_in[5] => ~NO_FANOUT~
target_addr_in[6] => ~NO_FANOUT~
target_addr_in[7] => ~NO_FANOUT~
target_addr_in[8] => ~NO_FANOUT~
target_addr_in[9] => ~NO_FANOUT~
target_addr_in[10] => ~NO_FANOUT~
target_addr_in[11] => ~NO_FANOUT~
target_addr_in[12] => ~NO_FANOUT~
target_addr_in[13] => ~NO_FANOUT~
target_addr_in[14] => ~NO_FANOUT~
target_addr_in[15] => ~NO_FANOUT~
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => target_ack.OUTPUTSELECT
target_addr_in_valid => pending_write.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => target_data_out_valid.OUTPUTSELECT
target_addr_in_valid => target_data_out[7]~reg0.ENA
target_addr_in_valid => target_data_out[6]~reg0.ENA
target_addr_in_valid => target_data_out[5]~reg0.ENA
target_addr_in_valid => target_data_out[4]~reg0.ENA
target_addr_in_valid => target_data_out[3]~reg0.ENA
target_addr_in_valid => target_data_out[2]~reg0.ENA
target_addr_in_valid => target_data_out[1]~reg0.ENA
target_addr_in_valid => target_data_out[0]~reg0.ENA
target_addr_in_valid => pending_addr_idx[3].ENA
target_addr_in_valid => pending_addr_idx[2].ENA
target_addr_in_valid => pending_addr_idx[1].ENA
target_addr_in_valid => pending_addr_idx[0].ENA
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => last_write_value.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => last_write_value.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => last_write_value.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => last_write_value.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => last_write_value.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => last_write_value.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => last_write_value.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => last_write_value.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => last_write_value.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => last_write_value.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => last_write_value.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => last_write_value.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => last_write_value.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => last_write_value.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => last_write_value.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => last_write_value.DATAB
target_data_in_valid => always0.IN1
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => target_ack.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => pending_write.DATAB
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => target_ack.OUTPUTSELECT
target_rw => pending_write.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out_valid.DATAB
target_data_out[0] <= target_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[1] <= target_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[2] <= target_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[3] <= target_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[4] <= target_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[5] <= target_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[6] <= target_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[7] <= target_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out_valid <= target_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_ack <= target_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_ready <= <VCC>
target_last_write[0] <= last_write_value[0].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[1] <= last_write_value[1].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[2] <= last_write_value[2].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[3] <= last_write_value[3].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[4] <= last_write_value[4].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[5] <= last_write_value[5].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[6] <= last_write_value[6].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[7] <= last_write_value[7].DB_MAX_OUTPUT_PORT_TYPE


|system_top_with_bus_bridge_a|bus_bridge_target_uart_wrapper:u_bridge_target
clk => clk.IN1
rst_n => bus_bridge_target_if:u_target_if.rst_n
rst_n => uart_data_in[0].ACLR
rst_n => uart_data_in[1].ACLR
rst_n => uart_data_in[2].ACLR
rst_n => uart_data_in[3].ACLR
rst_n => uart_data_in[4].ACLR
rst_n => uart_data_in[5].ACLR
rst_n => uart_data_in[6].ACLR
rst_n => uart_data_in[7].ACLR
rst_n => uart_wr_en.ACLR
rst_n => req_pending.write_data[0].ACLR
rst_n => req_pending.write_data[1].ACLR
rst_n => req_pending.write_data[2].ACLR
rst_n => req_pending.write_data[3].ACLR
rst_n => req_pending.write_data[4].ACLR
rst_n => req_pending.write_data[5].ACLR
rst_n => req_pending.write_data[6].ACLR
rst_n => req_pending.write_data[7].ACLR
rst_n => req_pending.addr[0].ACLR
rst_n => req_pending.addr[1].ACLR
rst_n => req_pending.addr[2].ACLR
rst_n => req_pending.addr[3].ACLR
rst_n => req_pending.addr[4].ACLR
rst_n => req_pending.addr[5].ACLR
rst_n => req_pending.addr[6].ACLR
rst_n => req_pending.addr[7].ACLR
rst_n => req_pending.addr[8].ACLR
rst_n => req_pending.addr[9].ACLR
rst_n => req_pending.addr[10].ACLR
rst_n => req_pending.addr[11].ACLR
rst_n => req_pending.addr[12].ACLR
rst_n => req_pending.addr[13].ACLR
rst_n => req_pending.addr[14].ACLR
rst_n => req_pending.addr[15].ACLR
rst_n => req_pending.is_write.ACLR
rst_n => uart_tx_busy_d.ACLR
rst_n => uart_ready_q.ACLR
rst_n => uart_ready_clr.ACLR
rst_n => resp_valid_reg.ACLR
rst_n => resp_pending.read_data[0].ACLR
rst_n => resp_pending.read_data[1].ACLR
rst_n => resp_pending.read_data[2].ACLR
rst_n => resp_pending.read_data[3].ACLR
rst_n => resp_pending.read_data[4].ACLR
rst_n => resp_pending.read_data[5].ACLR
rst_n => resp_pending.read_data[6].ACLR
rst_n => resp_pending.read_data[7].ACLR
rst_n => resp_pending.is_write.ACLR
rst_n => resp_read_byte[0].ACLR
rst_n => resp_read_byte[1].ACLR
rst_n => resp_read_byte[2].ACLR
rst_n => resp_read_byte[3].ACLR
rst_n => resp_read_byte[4].ACLR
rst_n => resp_read_byte[5].ACLR
rst_n => resp_read_byte[6].ACLR
rst_n => resp_read_byte[7].ACLR
rst_n => resp_rx_state~6.DATAIN
rst_n => req_tx_state~11.DATAIN
split_grant => bus_bridge_target_if:u_target_if.split_grant
target_addr_in[0] => bus_bridge_target_if:u_target_if.target_addr_in[0]
target_addr_in[1] => bus_bridge_target_if:u_target_if.target_addr_in[1]
target_addr_in[2] => bus_bridge_target_if:u_target_if.target_addr_in[2]
target_addr_in[3] => bus_bridge_target_if:u_target_if.target_addr_in[3]
target_addr_in[4] => bus_bridge_target_if:u_target_if.target_addr_in[4]
target_addr_in[5] => bus_bridge_target_if:u_target_if.target_addr_in[5]
target_addr_in[6] => bus_bridge_target_if:u_target_if.target_addr_in[6]
target_addr_in[7] => bus_bridge_target_if:u_target_if.target_addr_in[7]
target_addr_in[8] => bus_bridge_target_if:u_target_if.target_addr_in[8]
target_addr_in[9] => bus_bridge_target_if:u_target_if.target_addr_in[9]
target_addr_in[10] => bus_bridge_target_if:u_target_if.target_addr_in[10]
target_addr_in[11] => bus_bridge_target_if:u_target_if.target_addr_in[11]
target_addr_in[12] => bus_bridge_target_if:u_target_if.target_addr_in[12]
target_addr_in[13] => bus_bridge_target_if:u_target_if.target_addr_in[13]
target_addr_in[14] => bus_bridge_target_if:u_target_if.target_addr_in[14]
target_addr_in[15] => bus_bridge_target_if:u_target_if.target_addr_in[15]
target_addr_in_valid => bus_bridge_target_if:u_target_if.target_addr_in_valid
target_data_in[0] => bus_bridge_target_if:u_target_if.target_data_in[0]
target_data_in[1] => bus_bridge_target_if:u_target_if.target_data_in[1]
target_data_in[2] => bus_bridge_target_if:u_target_if.target_data_in[2]
target_data_in[3] => bus_bridge_target_if:u_target_if.target_data_in[3]
target_data_in[4] => bus_bridge_target_if:u_target_if.target_data_in[4]
target_data_in[5] => bus_bridge_target_if:u_target_if.target_data_in[5]
target_data_in[6] => bus_bridge_target_if:u_target_if.target_data_in[6]
target_data_in[7] => bus_bridge_target_if:u_target_if.target_data_in[7]
target_data_in_valid => bus_bridge_target_if:u_target_if.target_data_in_valid
target_rw => bus_bridge_target_if:u_target_if.target_rw
split_req <= bus_bridge_target_if:u_target_if.split_req
target_data_out[0] <= bus_bridge_target_if:u_target_if.target_data_out[0]
target_data_out[1] <= bus_bridge_target_if:u_target_if.target_data_out[1]
target_data_out[2] <= bus_bridge_target_if:u_target_if.target_data_out[2]
target_data_out[3] <= bus_bridge_target_if:u_target_if.target_data_out[3]
target_data_out[4] <= bus_bridge_target_if:u_target_if.target_data_out[4]
target_data_out[5] <= bus_bridge_target_if:u_target_if.target_data_out[5]
target_data_out[6] <= bus_bridge_target_if:u_target_if.target_data_out[6]
target_data_out[7] <= bus_bridge_target_if:u_target_if.target_data_out[7]
target_data_out_valid <= bus_bridge_target_if:u_target_if.target_data_out_valid
target_ack <= bus_bridge_target_if:u_target_if.target_ack
target_split_ack <= bus_bridge_target_if:u_target_if.target_split_ack
target_ready <= bus_bridge_target_if:u_target_if.target_ready
split_target_last_write[0] <= bus_bridge_target_if:u_target_if.split_target_last_write[0]
split_target_last_write[1] <= bus_bridge_target_if:u_target_if.split_target_last_write[1]
split_target_last_write[2] <= bus_bridge_target_if:u_target_if.split_target_last_write[2]
split_target_last_write[3] <= bus_bridge_target_if:u_target_if.split_target_last_write[3]
split_target_last_write[4] <= bus_bridge_target_if:u_target_if.split_target_last_write[4]
split_target_last_write[5] <= bus_bridge_target_if:u_target_if.split_target_last_write[5]
split_target_last_write[6] <= bus_bridge_target_if:u_target_if.split_target_last_write[6]
split_target_last_write[7] <= bus_bridge_target_if:u_target_if.split_target_last_write[7]
uart_tx <= uart:u_target_uart.Tx
uart_rx => uart_rx.IN1


|system_top_with_bus_bridge_a|bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if
clk => request_buffer.write_data[0].CLK
clk => request_buffer.write_data[1].CLK
clk => request_buffer.write_data[2].CLK
clk => request_buffer.write_data[3].CLK
clk => request_buffer.write_data[4].CLK
clk => request_buffer.write_data[5].CLK
clk => request_buffer.write_data[6].CLK
clk => request_buffer.write_data[7].CLK
clk => request_buffer.addr[0].CLK
clk => request_buffer.addr[1].CLK
clk => request_buffer.addr[2].CLK
clk => request_buffer.addr[3].CLK
clk => request_buffer.addr[4].CLK
clk => request_buffer.addr[5].CLK
clk => request_buffer.addr[6].CLK
clk => request_buffer.addr[7].CLK
clk => request_buffer.addr[8].CLK
clk => request_buffer.addr[9].CLK
clk => request_buffer.addr[10].CLK
clk => request_buffer.addr[11].CLK
clk => request_buffer.addr[12].CLK
clk => request_buffer.addr[13].CLK
clk => request_buffer.addr[14].CLK
clk => request_buffer.addr[15].CLK
clk => request_buffer.is_write.CLK
clk => inflight_write_data[0].CLK
clk => inflight_write_data[1].CLK
clk => inflight_write_data[2].CLK
clk => inflight_write_data[3].CLK
clk => inflight_write_data[4].CLK
clk => inflight_write_data[5].CLK
clk => inflight_write_data[6].CLK
clk => inflight_write_data[7].CLK
clk => pending_read_data[0].CLK
clk => pending_read_data[1].CLK
clk => pending_read_data[2].CLK
clk => pending_read_data[3].CLK
clk => pending_read_data[4].CLK
clk => pending_read_data[5].CLK
clk => pending_read_data[6].CLK
clk => pending_read_data[7].CLK
clk => current_uses_split_path.CLK
clk => current_is_write.CLK
clk => current_write_data[0].CLK
clk => current_write_data[1].CLK
clk => current_write_data[2].CLK
clk => current_write_data[3].CLK
clk => current_write_data[4].CLK
clk => current_write_data[5].CLK
clk => current_write_data[6].CLK
clk => current_write_data[7].CLK
clk => current_addr_b[0].CLK
clk => current_addr_b[1].CLK
clk => current_addr_b[2].CLK
clk => current_addr_b[3].CLK
clk => current_addr_b[4].CLK
clk => current_addr_b[5].CLK
clk => current_addr_b[6].CLK
clk => current_addr_b[7].CLK
clk => current_addr_b[8].CLK
clk => current_addr_b[9].CLK
clk => current_addr_b[10].CLK
clk => current_addr_b[11].CLK
clk => current_addr_b[12].CLK
clk => current_addr_b[13].CLK
clk => current_addr_b[14].CLK
clk => current_addr_b[15].CLK
clk => split_target_last_write[0]~reg0.CLK
clk => split_target_last_write[1]~reg0.CLK
clk => split_target_last_write[2]~reg0.CLK
clk => split_target_last_write[3]~reg0.CLK
clk => split_target_last_write[4]~reg0.CLK
clk => split_target_last_write[5]~reg0.CLK
clk => split_target_last_write[6]~reg0.CLK
clk => split_target_last_write[7]~reg0.CLK
clk => target_split_ack~reg0.CLK
clk => target_ack~reg0.CLK
clk => target_data_out_valid~reg0.CLK
clk => target_data_out[0]~reg0.CLK
clk => target_data_out[1]~reg0.CLK
clk => target_data_out[2]~reg0.CLK
clk => target_data_out[3]~reg0.CLK
clk => target_data_out[4]~reg0.CLK
clk => target_data_out[5]~reg0.CLK
clk => target_data_out[6]~reg0.CLK
clk => target_data_out[7]~reg0.CLK
clk => split_req~reg0.CLK
clk => req_valid~reg0.CLK
clk => state~5.DATAIN
rst_n => request_buffer.write_data[0].ACLR
rst_n => request_buffer.write_data[1].ACLR
rst_n => request_buffer.write_data[2].ACLR
rst_n => request_buffer.write_data[3].ACLR
rst_n => request_buffer.write_data[4].ACLR
rst_n => request_buffer.write_data[5].ACLR
rst_n => request_buffer.write_data[6].ACLR
rst_n => request_buffer.write_data[7].ACLR
rst_n => request_buffer.addr[0].ACLR
rst_n => request_buffer.addr[1].ACLR
rst_n => request_buffer.addr[2].ACLR
rst_n => request_buffer.addr[3].ACLR
rst_n => request_buffer.addr[4].ACLR
rst_n => request_buffer.addr[5].ACLR
rst_n => request_buffer.addr[6].ACLR
rst_n => request_buffer.addr[7].ACLR
rst_n => request_buffer.addr[8].ACLR
rst_n => request_buffer.addr[9].ACLR
rst_n => request_buffer.addr[10].ACLR
rst_n => request_buffer.addr[11].ACLR
rst_n => request_buffer.addr[12].ACLR
rst_n => request_buffer.addr[13].ACLR
rst_n => request_buffer.addr[14].ACLR
rst_n => request_buffer.addr[15].ACLR
rst_n => request_buffer.is_write.ACLR
rst_n => inflight_write_data[0].ACLR
rst_n => inflight_write_data[1].ACLR
rst_n => inflight_write_data[2].ACLR
rst_n => inflight_write_data[3].ACLR
rst_n => inflight_write_data[4].ACLR
rst_n => inflight_write_data[5].ACLR
rst_n => inflight_write_data[6].ACLR
rst_n => inflight_write_data[7].ACLR
rst_n => pending_read_data[0].ACLR
rst_n => pending_read_data[1].ACLR
rst_n => pending_read_data[2].ACLR
rst_n => pending_read_data[3].ACLR
rst_n => pending_read_data[4].ACLR
rst_n => pending_read_data[5].ACLR
rst_n => pending_read_data[6].ACLR
rst_n => pending_read_data[7].ACLR
rst_n => current_uses_split_path.ACLR
rst_n => current_is_write.ACLR
rst_n => current_write_data[0].ACLR
rst_n => current_write_data[1].ACLR
rst_n => current_write_data[2].ACLR
rst_n => current_write_data[3].ACLR
rst_n => current_write_data[4].ACLR
rst_n => current_write_data[5].ACLR
rst_n => current_write_data[6].ACLR
rst_n => current_write_data[7].ACLR
rst_n => current_addr_b[0].ACLR
rst_n => current_addr_b[1].ACLR
rst_n => current_addr_b[2].ACLR
rst_n => current_addr_b[3].ACLR
rst_n => current_addr_b[4].ACLR
rst_n => current_addr_b[5].ACLR
rst_n => current_addr_b[6].ACLR
rst_n => current_addr_b[7].ACLR
rst_n => current_addr_b[8].ACLR
rst_n => current_addr_b[9].ACLR
rst_n => current_addr_b[10].ACLR
rst_n => current_addr_b[11].ACLR
rst_n => current_addr_b[12].ACLR
rst_n => current_addr_b[13].ACLR
rst_n => current_addr_b[14].ACLR
rst_n => current_addr_b[15].ACLR
rst_n => split_target_last_write[0]~reg0.ACLR
rst_n => split_target_last_write[1]~reg0.ACLR
rst_n => split_target_last_write[2]~reg0.ACLR
rst_n => split_target_last_write[3]~reg0.ACLR
rst_n => split_target_last_write[4]~reg0.ACLR
rst_n => split_target_last_write[5]~reg0.ACLR
rst_n => split_target_last_write[6]~reg0.ACLR
rst_n => split_target_last_write[7]~reg0.ACLR
rst_n => target_split_ack~reg0.ACLR
rst_n => target_ack~reg0.ACLR
rst_n => target_data_out_valid~reg0.ACLR
rst_n => target_data_out[0]~reg0.ACLR
rst_n => target_data_out[1]~reg0.ACLR
rst_n => target_data_out[2]~reg0.ACLR
rst_n => target_data_out[3]~reg0.ACLR
rst_n => target_data_out[4]~reg0.ACLR
rst_n => target_data_out[5]~reg0.ACLR
rst_n => target_data_out[6]~reg0.ACLR
rst_n => target_data_out[7]~reg0.ACLR
rst_n => split_req~reg0.ACLR
rst_n => req_valid~reg0.ACLR
rst_n => state~7.DATAIN
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => state.OUTPUTSELECT
split_grant => state.OUTPUTSELECT
split_grant => state.OUTPUTSELECT
split_grant => state.OUTPUTSELECT
split_grant => state.OUTPUTSELECT
split_grant => Selector18.IN4
split_grant => Selector9.IN4
split_grant => Selector0.IN2
target_addr_in[0] => LessThan0.IN32
target_addr_in[0] => LessThan1.IN64
target_addr_in[0] => LessThan2.IN64
target_addr_in[0] => LessThan3.IN64
target_addr_in[0] => map_to_bus_b.DATAA
target_addr_in[0] => LessThan4.IN32
target_addr_in[0] => offset.DATAB
target_addr_in[1] => LessThan0.IN31
target_addr_in[1] => LessThan1.IN63
target_addr_in[1] => LessThan2.IN63
target_addr_in[1] => LessThan3.IN63
target_addr_in[1] => map_to_bus_b.DATAA
target_addr_in[1] => LessThan4.IN31
target_addr_in[1] => offset.DATAB
target_addr_in[2] => LessThan0.IN30
target_addr_in[2] => LessThan1.IN62
target_addr_in[2] => LessThan2.IN62
target_addr_in[2] => LessThan3.IN62
target_addr_in[2] => map_to_bus_b.DATAA
target_addr_in[2] => LessThan4.IN30
target_addr_in[2] => offset.DATAB
target_addr_in[3] => LessThan0.IN29
target_addr_in[3] => LessThan1.IN61
target_addr_in[3] => LessThan2.IN61
target_addr_in[3] => LessThan3.IN61
target_addr_in[3] => map_to_bus_b.DATAA
target_addr_in[3] => LessThan4.IN29
target_addr_in[3] => offset.DATAB
target_addr_in[4] => LessThan0.IN28
target_addr_in[4] => LessThan1.IN60
target_addr_in[4] => LessThan2.IN60
target_addr_in[4] => LessThan3.IN60
target_addr_in[4] => map_to_bus_b.DATAA
target_addr_in[4] => LessThan4.IN28
target_addr_in[4] => offset.DATAB
target_addr_in[5] => LessThan0.IN27
target_addr_in[5] => LessThan1.IN59
target_addr_in[5] => LessThan2.IN59
target_addr_in[5] => LessThan3.IN59
target_addr_in[5] => map_to_bus_b.DATAA
target_addr_in[5] => LessThan4.IN27
target_addr_in[5] => offset.DATAB
target_addr_in[6] => LessThan0.IN26
target_addr_in[6] => LessThan1.IN58
target_addr_in[6] => LessThan2.IN58
target_addr_in[6] => LessThan3.IN58
target_addr_in[6] => map_to_bus_b.DATAA
target_addr_in[6] => LessThan4.IN26
target_addr_in[6] => offset.DATAB
target_addr_in[7] => LessThan0.IN25
target_addr_in[7] => LessThan1.IN57
target_addr_in[7] => LessThan2.IN57
target_addr_in[7] => LessThan3.IN57
target_addr_in[7] => map_to_bus_b.DATAA
target_addr_in[7] => LessThan4.IN25
target_addr_in[7] => offset.DATAB
target_addr_in[8] => LessThan0.IN24
target_addr_in[8] => LessThan1.IN56
target_addr_in[8] => LessThan2.IN56
target_addr_in[8] => LessThan3.IN56
target_addr_in[8] => map_to_bus_b.DATAA
target_addr_in[8] => LessThan4.IN24
target_addr_in[8] => offset.DATAB
target_addr_in[9] => LessThan0.IN23
target_addr_in[9] => LessThan1.IN55
target_addr_in[9] => LessThan2.IN55
target_addr_in[9] => LessThan3.IN55
target_addr_in[9] => map_to_bus_b.DATAA
target_addr_in[9] => LessThan4.IN23
target_addr_in[9] => offset.DATAB
target_addr_in[10] => LessThan0.IN22
target_addr_in[10] => LessThan1.IN54
target_addr_in[10] => LessThan2.IN54
target_addr_in[10] => LessThan3.IN54
target_addr_in[10] => map_to_bus_b.DATAA
target_addr_in[10] => LessThan4.IN22
target_addr_in[10] => offset.DATAB
target_addr_in[11] => LessThan0.IN21
target_addr_in[11] => LessThan1.IN53
target_addr_in[11] => LessThan2.IN53
target_addr_in[11] => LessThan3.IN53
target_addr_in[11] => Add3.IN42
target_addr_in[11] => mapped.DATAB
target_addr_in[11] => mapped.DATAB
target_addr_in[11] => LessThan4.IN21
target_addr_in[11] => offset.DATAB
target_addr_in[12] => LessThan0.IN20
target_addr_in[12] => LessThan1.IN52
target_addr_in[12] => LessThan2.IN52
target_addr_in[12] => LessThan3.IN52
target_addr_in[12] => Add2.IN40
target_addr_in[12] => mapped.DATAB
target_addr_in[12] => LessThan4.IN20
target_addr_in[12] => offset.DATAB
target_addr_in[13] => LessThan0.IN19
target_addr_in[13] => LessThan1.IN51
target_addr_in[13] => LessThan2.IN51
target_addr_in[13] => LessThan3.IN51
target_addr_in[13] => Add2.IN39
target_addr_in[13] => mapped.DATAB
target_addr_in[13] => LessThan4.IN19
target_addr_in[13] => offset.DATAB
target_addr_in[14] => LessThan0.IN18
target_addr_in[14] => LessThan1.IN50
target_addr_in[14] => LessThan2.IN50
target_addr_in[14] => LessThan3.IN50
target_addr_in[14] => Add2.IN38
target_addr_in[14] => mapped.DATAB
target_addr_in[14] => LessThan4.IN18
target_addr_in[14] => offset.DATAB
target_addr_in[15] => LessThan0.IN17
target_addr_in[15] => Add0.IN2
target_addr_in[15] => LessThan4.IN17
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_is_write.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_uses_split_path.OUTPUTSELECT
target_addr_in_valid => target_ack.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out_valid.OUTPUTSELECT
target_addr_in_valid => state.OUTPUTSELECT
target_addr_in_valid => state.OUTPUTSELECT
target_addr_in_valid => state.OUTPUTSELECT
target_addr_in_valid => state.OUTPUTSELECT
target_addr_in_valid => state.OUTPUTSELECT
target_addr_in_valid => target_split_ack.DATAB
target_data_in[0] => current_write_data.DATAB
target_data_in[0] => current_write_data.DATAB
target_data_in[1] => current_write_data.DATAB
target_data_in[1] => current_write_data.DATAB
target_data_in[2] => current_write_data.DATAB
target_data_in[2] => current_write_data.DATAB
target_data_in[3] => current_write_data.DATAB
target_data_in[3] => current_write_data.DATAB
target_data_in[4] => current_write_data.DATAB
target_data_in[4] => current_write_data.DATAB
target_data_in[5] => current_write_data.DATAB
target_data_in[5] => current_write_data.DATAB
target_data_in[6] => current_write_data.DATAB
target_data_in[6] => current_write_data.DATAB
target_data_in[7] => current_write_data.DATAB
target_data_in[7] => current_write_data.DATAB
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => state.OUTPUTSELECT
target_data_in_valid => state.OUTPUTSELECT
target_data_in_valid => state.OUTPUTSELECT
target_data_in_valid => state.OUTPUTSELECT
target_data_in_valid => state.OUTPUTSELECT
target_data_in_valid => always0.IN0
target_rw => always0.IN1
target_rw => current_is_write.DATAB
target_rw => target_data_out_valid.DATAB
split_req <= split_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[0] <= target_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[1] <= target_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[2] <= target_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[3] <= target_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[4] <= target_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[5] <= target_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[6] <= target_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[7] <= target_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out_valid <= target_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_ack <= target_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_split_ack <= target_split_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_ready <= <VCC>
split_target_last_write[0] <= split_target_last_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[1] <= split_target_last_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[2] <= split_target_last_write[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[3] <= split_target_last_write[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[4] <= split_target_last_write[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[5] <= split_target_last_write[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[6] <= split_target_last_write[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[7] <= split_target_last_write[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
req_valid <= req_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
req_ready => always0.IN1
req_payload.write_data[0] <= request_buffer.write_data[0].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[1] <= request_buffer.write_data[1].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[2] <= request_buffer.write_data[2].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[3] <= request_buffer.write_data[3].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[4] <= request_buffer.write_data[4].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[5] <= request_buffer.write_data[5].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[6] <= request_buffer.write_data[6].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[7] <= request_buffer.write_data[7].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[0] <= request_buffer.addr[0].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[1] <= request_buffer.addr[1].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[2] <= request_buffer.addr[2].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[3] <= request_buffer.addr[3].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[4] <= request_buffer.addr[4].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[5] <= request_buffer.addr[5].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[6] <= request_buffer.addr[6].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[7] <= request_buffer.addr[7].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[8] <= request_buffer.addr[8].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[9] <= request_buffer.addr[9].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[10] <= request_buffer.addr[10].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[11] <= request_buffer.addr[11].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[12] <= request_buffer.addr[12].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[13] <= request_buffer.addr[13].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[14] <= request_buffer.addr[14].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[15] <= request_buffer.addr[15].DB_MAX_OUTPUT_PORT_TYPE
req_payload.is_write <= request_buffer.is_write.DB_MAX_OUTPUT_PORT_TYPE
resp_valid => always0.IN1
resp_ready <= resp_ready.DB_MAX_OUTPUT_PORT_TYPE
resp_payload.read_data[0] => pending_read_data.DATAB
resp_payload.read_data[0] => target_data_out.DATAA
resp_payload.read_data[1] => pending_read_data.DATAB
resp_payload.read_data[1] => target_data_out.DATAA
resp_payload.read_data[2] => pending_read_data.DATAB
resp_payload.read_data[2] => target_data_out.DATAA
resp_payload.read_data[3] => pending_read_data.DATAB
resp_payload.read_data[3] => target_data_out.DATAA
resp_payload.read_data[4] => pending_read_data.DATAB
resp_payload.read_data[4] => target_data_out.DATAA
resp_payload.read_data[5] => pending_read_data.DATAB
resp_payload.read_data[5] => target_data_out.DATAA
resp_payload.read_data[6] => pending_read_data.DATAB
resp_payload.read_data[6] => target_data_out.DATAA
resp_payload.read_data[7] => pending_read_data.DATAB
resp_payload.read_data[7] => target_data_out.DATAA
resp_payload.is_write => target_ack.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => split_req.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out_valid.OUTPUTSELECT


|system_top_with_bus_bridge_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
wr_en => wr_en.IN1
clear => ~NO_FANOUT~
clk_50m => clk_50m.IN3
Tx <= transmitter:uart_Tx.Tx
Tx_busy <= transmitter:uart_Tx.Tx_busy
Rx => Rx.IN1
ready <= receiver:uart_Rx.ready
ready_clr => ready_clr.IN1
data_out[0] <= receiver:uart_Rx.data
data_out[1] <= receiver:uart_Rx.data
data_out[2] <= receiver:uart_Rx.data
data_out[3] <= receiver:uart_Rx.data
data_out[4] <= receiver:uart_Rx.data
data_out[5] <= receiver:uart_Rx.data
data_out[6] <= receiver:uart_Rx.data
data_out[7] <= receiver:uart_Rx.data


|system_top_with_bus_bridge_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud
clk_50m => tx_acc[0].CLK
clk_50m => tx_acc[1].CLK
clk_50m => tx_acc[2].CLK
clk_50m => tx_acc[3].CLK
clk_50m => tx_acc[4].CLK
clk_50m => tx_acc[5].CLK
clk_50m => tx_acc[6].CLK
clk_50m => tx_acc[7].CLK
clk_50m => tx_acc[8].CLK
clk_50m => rx_acc[0].CLK
clk_50m => rx_acc[1].CLK
clk_50m => rx_acc[2].CLK
clk_50m => rx_acc[3].CLK
clk_50m => rx_acc[4].CLK
Rxclk_en <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Txclk_en <= Equal3.DB_MAX_OUTPUT_PORT_TYPE


|system_top_with_bus_bridge_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx
data_in[0] => data.DATAB
data_in[1] => data.DATAB
data_in[2] => data.DATAB
data_in[3] => data.DATAB
data_in[4] => data.DATAB
data_in[5] => data.DATAB
data_in[6] => data.DATAB
data_in[7] => data.DATAB
wr_en => flag1.CLK
clk_50m => Tx~reg0.CLK
clk_50m => flag2.CLK
clk_50m => bit_pos[0].CLK
clk_50m => bit_pos[1].CLK
clk_50m => bit_pos[2].CLK
clk_50m => data[0].CLK
clk_50m => data[1].CLK
clk_50m => data[2].CLK
clk_50m => data[3].CLK
clk_50m => data[4].CLK
clk_50m => data[5].CLK
clk_50m => data[6].CLK
clk_50m => data[7].CLK
clk_50m => state~4.DATAIN
clken => Tx.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => Tx.OUTPUTSELECT
clken => Tx.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
Tx <= Tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_busy <= Tx_busy.DB_MAX_OUTPUT_PORT_TYPE


|system_top_with_bus_bridge_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => always0.IN1
Rx => always0.IN1
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready_clr => ready.OUTPUTSELECT
clk_50m => data[0]~reg0.CLK
clk_50m => data[1]~reg0.CLK
clk_50m => data[2]~reg0.CLK
clk_50m => data[3]~reg0.CLK
clk_50m => data[4]~reg0.CLK
clk_50m => data[5]~reg0.CLK
clk_50m => data[6]~reg0.CLK
clk_50m => data[7]~reg0.CLK
clk_50m => scratch[0].CLK
clk_50m => scratch[1].CLK
clk_50m => scratch[2].CLK
clk_50m => scratch[3].CLK
clk_50m => scratch[4].CLK
clk_50m => scratch[5].CLK
clk_50m => scratch[6].CLK
clk_50m => scratch[7].CLK
clk_50m => bit_count[0].CLK
clk_50m => bit_count[1].CLK
clk_50m => bit_count[2].CLK
clk_50m => bit_count[3].CLK
clk_50m => sample[0].CLK
clk_50m => sample[1].CLK
clk_50m => sample[2].CLK
clk_50m => sample[3].CLK
clk_50m => ready~reg0.CLK
clk_50m => state~5.DATAIN
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => ready.OUTPUTSELECT
clken => data[2]~reg0.ENA
clken => data[1]~reg0.ENA
clken => data[0]~reg0.ENA
clken => data[3]~reg0.ENA
clken => data[4]~reg0.ENA
clken => data[5]~reg0.ENA
clken => data[6]~reg0.ENA
clken => data[7]~reg0.ENA
clken => scratch[0].ENA
clken => scratch[1].ENA
clken => scratch[2].ENA
clken => scratch[3].ENA
clken => scratch[4].ENA
clken => scratch[5].ENA
clken => scratch[6].ENA
clken => scratch[7].ENA
clken => bit_count[0].ENA
clken => bit_count[1].ENA
clken => bit_count[2].ENA
clken => bit_count[3].ENA
clken => sample[0].ENA
clken => sample[1].ENA
clken => sample[2].ENA
clken => sample[3].ENA
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_top_with_bus_bridge_a|bus:bus_a
clk => clk.IN7
rst_n => rst_n.IN7
init1_req => init1_req.IN1
init1_data_out[0] => init1_data_out[0].IN1
init1_data_out[1] => init1_data_out[1].IN1
init1_data_out[2] => init1_data_out[2].IN1
init1_data_out[3] => init1_data_out[3].IN1
init1_data_out[4] => init1_data_out[4].IN1
init1_data_out[5] => init1_data_out[5].IN1
init1_data_out[6] => init1_data_out[6].IN1
init1_data_out[7] => init1_data_out[7].IN1
init1_data_out_valid => init1_data_out_valid.IN1
init1_addr_out[0] => init1_addr_out[0].IN1
init1_addr_out[1] => init1_addr_out[1].IN1
init1_addr_out[2] => init1_addr_out[2].IN1
init1_addr_out[3] => init1_addr_out[3].IN1
init1_addr_out[4] => init1_addr_out[4].IN1
init1_addr_out[5] => init1_addr_out[5].IN1
init1_addr_out[6] => init1_addr_out[6].IN1
init1_addr_out[7] => init1_addr_out[7].IN1
init1_addr_out[8] => init1_addr_out[8].IN1
init1_addr_out[9] => init1_addr_out[9].IN1
init1_addr_out[10] => init1_addr_out[10].IN1
init1_addr_out[11] => init1_addr_out[11].IN1
init1_addr_out[12] => init1_addr_out[12].IN1
init1_addr_out[13] => init1_addr_out[13].IN1
init1_addr_out[14] => init1_addr_out[14].IN1
init1_addr_out[15] => init1_addr_out[15].IN1
init1_addr_out_valid => init1_addr_out_valid.IN1
init1_rw => init1_rw.IN1
init1_ready => init1_ready.IN1
init1_grant <= init_port:u_init_port_1.init_grant
init1_data_in[0] <= init_port:u_init_port_1.init_data_in
init1_data_in[1] <= init_port:u_init_port_1.init_data_in
init1_data_in[2] <= init_port:u_init_port_1.init_data_in
init1_data_in[3] <= init_port:u_init_port_1.init_data_in
init1_data_in[4] <= init_port:u_init_port_1.init_data_in
init1_data_in[5] <= init_port:u_init_port_1.init_data_in
init1_data_in[6] <= init_port:u_init_port_1.init_data_in
init1_data_in[7] <= init_port:u_init_port_1.init_data_in
init1_data_in_valid <= init_port:u_init_port_1.init_data_in_valid
init1_ack <= init_port:u_init_port_1.init_ack
init1_split_ack <= init_port:u_init_port_1.init_split_ack
init2_req => init2_req.IN1
init2_data_out[0] => init2_data_out[0].IN1
init2_data_out[1] => init2_data_out[1].IN1
init2_data_out[2] => init2_data_out[2].IN1
init2_data_out[3] => init2_data_out[3].IN1
init2_data_out[4] => init2_data_out[4].IN1
init2_data_out[5] => init2_data_out[5].IN1
init2_data_out[6] => init2_data_out[6].IN1
init2_data_out[7] => init2_data_out[7].IN1
init2_data_out_valid => init2_data_out_valid.IN1
init2_addr_out[0] => init2_addr_out[0].IN1
init2_addr_out[1] => init2_addr_out[1].IN1
init2_addr_out[2] => init2_addr_out[2].IN1
init2_addr_out[3] => init2_addr_out[3].IN1
init2_addr_out[4] => init2_addr_out[4].IN1
init2_addr_out[5] => init2_addr_out[5].IN1
init2_addr_out[6] => init2_addr_out[6].IN1
init2_addr_out[7] => init2_addr_out[7].IN1
init2_addr_out[8] => init2_addr_out[8].IN1
init2_addr_out[9] => init2_addr_out[9].IN1
init2_addr_out[10] => init2_addr_out[10].IN1
init2_addr_out[11] => init2_addr_out[11].IN1
init2_addr_out[12] => init2_addr_out[12].IN1
init2_addr_out[13] => init2_addr_out[13].IN1
init2_addr_out[14] => init2_addr_out[14].IN1
init2_addr_out[15] => init2_addr_out[15].IN1
init2_addr_out_valid => init2_addr_out_valid.IN1
init2_rw => init2_rw.IN1
init2_ready => init2_ready.IN1
init2_grant <= init_port:u_init_port_2.init_grant
init2_data_in[0] <= init_port:u_init_port_2.init_data_in
init2_data_in[1] <= init_port:u_init_port_2.init_data_in
init2_data_in[2] <= init_port:u_init_port_2.init_data_in
init2_data_in[3] <= init_port:u_init_port_2.init_data_in
init2_data_in[4] <= init_port:u_init_port_2.init_data_in
init2_data_in[5] <= init_port:u_init_port_2.init_data_in
init2_data_in[6] <= init_port:u_init_port_2.init_data_in
init2_data_in[7] <= init_port:u_init_port_2.init_data_in
init2_data_in_valid <= init_port:u_init_port_2.init_data_in_valid
init2_ack <= init_port:u_init_port_2.init_ack
init2_split_ack <= init_port:u_init_port_2.init_split_ack
target1_ready => target1_ready.IN1
target1_ack => target1_ack.IN1
target1_data_out[0] => target1_data_out[0].IN1
target1_data_out[1] => target1_data_out[1].IN1
target1_data_out[2] => target1_data_out[2].IN1
target1_data_out[3] => target1_data_out[3].IN1
target1_data_out[4] => target1_data_out[4].IN1
target1_data_out[5] => target1_data_out[5].IN1
target1_data_out[6] => target1_data_out[6].IN1
target1_data_out[7] => target1_data_out[7].IN1
target1_data_out_valid => target1_data_out_valid.IN1
target1_addr_in[0] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[1] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[2] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[3] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[4] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[5] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[6] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[7] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[8] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[9] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[10] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[11] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[12] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[13] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[14] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[15] <= target_port:u_target_port_1.target_addr_in
target1_addr_in_valid <= target_port:u_target_port_1.target_addr_in_valid
target1_data_in[0] <= target_port:u_target_port_1.target_data_in
target1_data_in[1] <= target_port:u_target_port_1.target_data_in
target1_data_in[2] <= target_port:u_target_port_1.target_data_in
target1_data_in[3] <= target_port:u_target_port_1.target_data_in
target1_data_in[4] <= target_port:u_target_port_1.target_data_in
target1_data_in[5] <= target_port:u_target_port_1.target_data_in
target1_data_in[6] <= target_port:u_target_port_1.target_data_in
target1_data_in[7] <= target_port:u_target_port_1.target_data_in
target1_data_in_valid <= target_port:u_target_port_1.target_data_in_valid
target1_rw <= split_target_rw.DB_MAX_OUTPUT_PORT_TYPE
target2_ready => target2_ready.IN1
target2_ack => target2_ack.IN1
target2_data_out[0] => target2_data_out[0].IN1
target2_data_out[1] => target2_data_out[1].IN1
target2_data_out[2] => target2_data_out[2].IN1
target2_data_out[3] => target2_data_out[3].IN1
target2_data_out[4] => target2_data_out[4].IN1
target2_data_out[5] => target2_data_out[5].IN1
target2_data_out[6] => target2_data_out[6].IN1
target2_data_out[7] => target2_data_out[7].IN1
target2_data_out_valid => target2_data_out_valid.IN1
target2_addr_in[0] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[1] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[2] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[3] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[4] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[5] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[6] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[7] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[8] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[9] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[10] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[11] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[12] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[13] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[14] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[15] <= target_port:u_target_port_2.target_addr_in
target2_addr_in_valid <= target_port:u_target_port_2.target_addr_in_valid
target2_data_in[0] <= target_port:u_target_port_2.target_data_in
target2_data_in[1] <= target_port:u_target_port_2.target_data_in
target2_data_in[2] <= target_port:u_target_port_2.target_data_in
target2_data_in[3] <= target_port:u_target_port_2.target_data_in
target2_data_in[4] <= target_port:u_target_port_2.target_data_in
target2_data_in[5] <= target_port:u_target_port_2.target_data_in
target2_data_in[6] <= target_port:u_target_port_2.target_data_in
target2_data_in[7] <= target_port:u_target_port_2.target_data_in
target2_data_in_valid <= target_port:u_target_port_2.target_data_in_valid
target2_rw <= split_target_rw.DB_MAX_OUTPUT_PORT_TYPE
split_target_ready => split_target_ready.IN1
split_target_ack => split_target_ack.IN1
split_target_split_ack => split_target_split_ack.IN1
split_target_data_out[0] => split_target_data_out[0].IN1
split_target_data_out[1] => split_target_data_out[1].IN1
split_target_data_out[2] => split_target_data_out[2].IN1
split_target_data_out[3] => split_target_data_out[3].IN1
split_target_data_out[4] => split_target_data_out[4].IN1
split_target_data_out[5] => split_target_data_out[5].IN1
split_target_data_out[6] => split_target_data_out[6].IN1
split_target_data_out[7] => split_target_data_out[7].IN1
split_target_data_out_valid => split_target_data_out_valid.IN1
split_target_req => split_target_req.IN1
split_target_addr_in[0] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[1] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[2] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[3] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[4] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[5] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[6] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[7] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[8] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[9] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[10] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[11] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[12] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[13] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[14] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[15] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in_valid <= split_target_port:u_split_target_port.target_addr_in_valid
split_target_data_in[0] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[1] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[2] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[3] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[4] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[5] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[6] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[7] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in_valid <= split_target_port:u_split_target_port.target_data_in_valid
split_target_rw <= split_target_rw.DB_MAX_OUTPUT_PORT_TYPE
split_target_grant <= split_target_port:u_split_target_port.split_grant


|system_top_with_bus_bridge_a|bus:bus_a|init_port:u_init_port_1
clk => read_data_buffer[0].CLK
clk => read_data_buffer[1].CLK
clk => read_data_buffer[2].CLK
clk => read_data_buffer[3].CLK
clk => read_data_buffer[4].CLK
clk => read_data_buffer[5].CLK
clk => read_data_buffer[6].CLK
clk => read_data_buffer[7].CLK
clk => read_data_pending.CLK
clk => ack_pending_read.CLK
clk => init_ack_reg.CLK
clk => rx_byte_ready.CLK
clk => init_data_in_valid~reg0.CLK
clk => init_data_in[0]~reg0.CLK
clk => init_data_in[1]~reg0.CLK
clk => init_data_in[2]~reg0.CLK
clk => init_data_in[3]~reg0.CLK
clk => init_data_in[4]~reg0.CLK
clk => init_data_in[5]~reg0.CLK
clk => init_data_in[6]~reg0.CLK
clk => init_data_in[7]~reg0.CLK
clk => rx_bit_count[0].CLK
clk => rx_bit_count[1].CLK
clk => rx_bit_count[2].CLK
clk => rx_shift[0].CLK
clk => rx_shift[1].CLK
clk => rx_shift[2].CLK
clk => rx_shift[3].CLK
clk => rx_shift[4].CLK
clk => rx_shift[5].CLK
clk => rx_shift[6].CLK
clk => rx_shift[7].CLK
clk => bus_mode~reg0.CLK
clk => expect_read_data.CLK
clk => addr_is_read.CLK
clk => data_pending.CLK
clk => pending_data[0].CLK
clk => pending_data[1].CLK
clk => pending_data[2].CLK
clk => pending_data[3].CLK
clk => pending_data[4].CLK
clk => pending_data[5].CLK
clk => pending_data[6].CLK
clk => pending_data[7].CLK
clk => addr_pending.CLK
clk => pending_addr[0].CLK
clk => pending_addr[1].CLK
clk => pending_addr[2].CLK
clk => pending_addr[3].CLK
clk => pending_addr[4].CLK
clk => pending_addr[5].CLK
clk => pending_addr[6].CLK
clk => pending_addr[7].CLK
clk => pending_addr[8].CLK
clk => pending_addr[9].CLK
clk => pending_addr[10].CLK
clk => pending_addr[11].CLK
clk => pending_addr[12].CLK
clk => pending_addr[13].CLK
clk => pending_addr[14].CLK
clk => pending_addr[15].CLK
clk => bus_data_out_valid~reg0.CLK
clk => bus_data_out~reg0.CLK
clk => tx_active.CLK
clk => tx_bits_remaining[0].CLK
clk => tx_bits_remaining[1].CLK
clk => tx_bits_remaining[2].CLK
clk => tx_bits_remaining[3].CLK
clk => tx_bits_remaining[4].CLK
clk => tx_shift[0].CLK
clk => tx_shift[1].CLK
clk => tx_shift[2].CLK
clk => tx_shift[3].CLK
clk => tx_shift[4].CLK
clk => tx_shift[5].CLK
clk => tx_shift[6].CLK
clk => tx_shift[7].CLK
clk => tx_shift[8].CLK
clk => tx_shift[9].CLK
clk => tx_shift[10].CLK
clk => tx_shift[11].CLK
clk => tx_shift[12].CLK
clk => tx_shift[13].CLK
clk => tx_shift[14].CLK
clk => tx_shift[15].CLK
rst_n => bus_mode~reg0.ACLR
rst_n => expect_read_data.ACLR
rst_n => addr_is_read.ACLR
rst_n => data_pending.ACLR
rst_n => pending_data[0].ACLR
rst_n => pending_data[1].ACLR
rst_n => pending_data[2].ACLR
rst_n => pending_data[3].ACLR
rst_n => pending_data[4].ACLR
rst_n => pending_data[5].ACLR
rst_n => pending_data[6].ACLR
rst_n => pending_data[7].ACLR
rst_n => addr_pending.ACLR
rst_n => pending_addr[0].ACLR
rst_n => pending_addr[1].ACLR
rst_n => pending_addr[2].ACLR
rst_n => pending_addr[3].ACLR
rst_n => pending_addr[4].ACLR
rst_n => pending_addr[5].ACLR
rst_n => pending_addr[6].ACLR
rst_n => pending_addr[7].ACLR
rst_n => pending_addr[8].ACLR
rst_n => pending_addr[9].ACLR
rst_n => pending_addr[10].ACLR
rst_n => pending_addr[11].ACLR
rst_n => pending_addr[12].ACLR
rst_n => pending_addr[13].ACLR
rst_n => pending_addr[14].ACLR
rst_n => pending_addr[15].ACLR
rst_n => bus_data_out_valid~reg0.ACLR
rst_n => bus_data_out~reg0.ACLR
rst_n => tx_active.ACLR
rst_n => tx_bits_remaining[0].ACLR
rst_n => tx_bits_remaining[1].ACLR
rst_n => tx_bits_remaining[2].ACLR
rst_n => tx_bits_remaining[3].ACLR
rst_n => tx_bits_remaining[4].ACLR
rst_n => tx_shift[0].ACLR
rst_n => tx_shift[1].ACLR
rst_n => tx_shift[2].ACLR
rst_n => tx_shift[3].ACLR
rst_n => tx_shift[4].ACLR
rst_n => tx_shift[5].ACLR
rst_n => tx_shift[6].ACLR
rst_n => tx_shift[7].ACLR
rst_n => tx_shift[8].ACLR
rst_n => tx_shift[9].ACLR
rst_n => tx_shift[10].ACLR
rst_n => tx_shift[11].ACLR
rst_n => tx_shift[12].ACLR
rst_n => tx_shift[13].ACLR
rst_n => tx_shift[14].ACLR
rst_n => tx_shift[15].ACLR
rst_n => read_data_buffer[0].ACLR
rst_n => read_data_buffer[1].ACLR
rst_n => read_data_buffer[2].ACLR
rst_n => read_data_buffer[3].ACLR
rst_n => read_data_buffer[4].ACLR
rst_n => read_data_buffer[5].ACLR
rst_n => read_data_buffer[6].ACLR
rst_n => read_data_buffer[7].ACLR
rst_n => read_data_pending.ACLR
rst_n => ack_pending_read.ACLR
rst_n => init_ack_reg.ACLR
rst_n => rx_byte_ready.ACLR
rst_n => init_data_in_valid~reg0.ACLR
rst_n => init_data_in[0]~reg0.ACLR
rst_n => init_data_in[1]~reg0.ACLR
rst_n => init_data_in[2]~reg0.ACLR
rst_n => init_data_in[3]~reg0.ACLR
rst_n => init_data_in[4]~reg0.ACLR
rst_n => init_data_in[5]~reg0.ACLR
rst_n => init_data_in[6]~reg0.ACLR
rst_n => init_data_in[7]~reg0.ACLR
rst_n => rx_bit_count[0].ACLR
rst_n => rx_bit_count[1].ACLR
rst_n => rx_bit_count[2].ACLR
rst_n => rx_shift[0].ACLR
rst_n => rx_shift[1].ACLR
rst_n => rx_shift[2].ACLR
rst_n => rx_shift[3].ACLR
rst_n => rx_shift[4].ACLR
rst_n => rx_shift[5].ACLR
rst_n => rx_shift[6].ACLR
rst_n => rx_shift[7].ACLR
init_req => always0.IN0
init_req => arbiter_req.DATAIN
arbiter_grant => always0.IN1
arbiter_grant => init_grant.DATAIN
init_data_out[0] => pending_data.DATAB
init_data_out[1] => pending_data.DATAB
init_data_out[2] => pending_data.DATAB
init_data_out[3] => pending_data.DATAB
init_data_out[4] => pending_data.DATAB
init_data_out[5] => pending_data.DATAB
init_data_out[6] => pending_data.DATAB
init_data_out[7] => pending_data.DATAB
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => data_pending.OUTPUTSELECT
init_addr_out[0] => pending_addr.DATAB
init_addr_out[1] => pending_addr.DATAB
init_addr_out[2] => pending_addr.DATAB
init_addr_out[3] => pending_addr.DATAB
init_addr_out[4] => pending_addr.DATAB
init_addr_out[5] => pending_addr.DATAB
init_addr_out[6] => pending_addr.DATAB
init_addr_out[7] => pending_addr.DATAB
init_addr_out[8] => pending_addr.DATAB
init_addr_out[9] => pending_addr.DATAB
init_addr_out[10] => pending_addr.DATAB
init_addr_out[11] => pending_addr.DATAB
init_addr_out[12] => pending_addr.DATAB
init_addr_out[13] => pending_addr.DATAB
init_addr_out[14] => pending_addr.DATAB
init_addr_out[15] => pending_addr.DATAB
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => addr_pending.OUTPUTSELECT
init_addr_out_valid => addr_is_read.OUTPUTSELECT
init_rw => bus_init_rw.DATAIN
init_rw => addr_is_read.DATAB
init_ready => bus_init_ready.DATAIN
target_split => init_split_ack.DATAIN
target_ack => release_data_now.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => init_ack_reg.OUTPUTSELECT
target_ack => read_data_pending.OUTPUTSELECT
target_ack => ack_pending_read.OUTPUTSELECT
target_ack => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_out <= bus_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_grant <= arbiter_grant.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[0] <= init_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[1] <= init_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[2] <= init_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[3] <= init_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[4] <= init_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[5] <= init_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[6] <= init_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[7] <= init_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in_valid <= init_data_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_data_out_valid <= bus_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbiter_req <= init_req.DB_MAX_OUTPUT_PORT_TYPE
bus_mode <= bus_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ack <= init_ack_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_init_ready <= init_ready.DB_MAX_OUTPUT_PORT_TYPE
bus_init_rw <= init_rw.DB_MAX_OUTPUT_PORT_TYPE
init_split_ack <= target_split.DB_MAX_OUTPUT_PORT_TYPE


|system_top_with_bus_bridge_a|bus:bus_a|init_port:u_init_port_2
clk => read_data_buffer[0].CLK
clk => read_data_buffer[1].CLK
clk => read_data_buffer[2].CLK
clk => read_data_buffer[3].CLK
clk => read_data_buffer[4].CLK
clk => read_data_buffer[5].CLK
clk => read_data_buffer[6].CLK
clk => read_data_buffer[7].CLK
clk => read_data_pending.CLK
clk => ack_pending_read.CLK
clk => init_ack_reg.CLK
clk => rx_byte_ready.CLK
clk => init_data_in_valid~reg0.CLK
clk => init_data_in[0]~reg0.CLK
clk => init_data_in[1]~reg0.CLK
clk => init_data_in[2]~reg0.CLK
clk => init_data_in[3]~reg0.CLK
clk => init_data_in[4]~reg0.CLK
clk => init_data_in[5]~reg0.CLK
clk => init_data_in[6]~reg0.CLK
clk => init_data_in[7]~reg0.CLK
clk => rx_bit_count[0].CLK
clk => rx_bit_count[1].CLK
clk => rx_bit_count[2].CLK
clk => rx_shift[0].CLK
clk => rx_shift[1].CLK
clk => rx_shift[2].CLK
clk => rx_shift[3].CLK
clk => rx_shift[4].CLK
clk => rx_shift[5].CLK
clk => rx_shift[6].CLK
clk => rx_shift[7].CLK
clk => bus_mode~reg0.CLK
clk => expect_read_data.CLK
clk => addr_is_read.CLK
clk => data_pending.CLK
clk => pending_data[0].CLK
clk => pending_data[1].CLK
clk => pending_data[2].CLK
clk => pending_data[3].CLK
clk => pending_data[4].CLK
clk => pending_data[5].CLK
clk => pending_data[6].CLK
clk => pending_data[7].CLK
clk => addr_pending.CLK
clk => pending_addr[0].CLK
clk => pending_addr[1].CLK
clk => pending_addr[2].CLK
clk => pending_addr[3].CLK
clk => pending_addr[4].CLK
clk => pending_addr[5].CLK
clk => pending_addr[6].CLK
clk => pending_addr[7].CLK
clk => pending_addr[8].CLK
clk => pending_addr[9].CLK
clk => pending_addr[10].CLK
clk => pending_addr[11].CLK
clk => pending_addr[12].CLK
clk => pending_addr[13].CLK
clk => pending_addr[14].CLK
clk => pending_addr[15].CLK
clk => bus_data_out_valid~reg0.CLK
clk => bus_data_out~reg0.CLK
clk => tx_active.CLK
clk => tx_bits_remaining[0].CLK
clk => tx_bits_remaining[1].CLK
clk => tx_bits_remaining[2].CLK
clk => tx_bits_remaining[3].CLK
clk => tx_bits_remaining[4].CLK
clk => tx_shift[0].CLK
clk => tx_shift[1].CLK
clk => tx_shift[2].CLK
clk => tx_shift[3].CLK
clk => tx_shift[4].CLK
clk => tx_shift[5].CLK
clk => tx_shift[6].CLK
clk => tx_shift[7].CLK
clk => tx_shift[8].CLK
clk => tx_shift[9].CLK
clk => tx_shift[10].CLK
clk => tx_shift[11].CLK
clk => tx_shift[12].CLK
clk => tx_shift[13].CLK
clk => tx_shift[14].CLK
clk => tx_shift[15].CLK
rst_n => bus_mode~reg0.ACLR
rst_n => expect_read_data.ACLR
rst_n => addr_is_read.ACLR
rst_n => data_pending.ACLR
rst_n => pending_data[0].ACLR
rst_n => pending_data[1].ACLR
rst_n => pending_data[2].ACLR
rst_n => pending_data[3].ACLR
rst_n => pending_data[4].ACLR
rst_n => pending_data[5].ACLR
rst_n => pending_data[6].ACLR
rst_n => pending_data[7].ACLR
rst_n => addr_pending.ACLR
rst_n => pending_addr[0].ACLR
rst_n => pending_addr[1].ACLR
rst_n => pending_addr[2].ACLR
rst_n => pending_addr[3].ACLR
rst_n => pending_addr[4].ACLR
rst_n => pending_addr[5].ACLR
rst_n => pending_addr[6].ACLR
rst_n => pending_addr[7].ACLR
rst_n => pending_addr[8].ACLR
rst_n => pending_addr[9].ACLR
rst_n => pending_addr[10].ACLR
rst_n => pending_addr[11].ACLR
rst_n => pending_addr[12].ACLR
rst_n => pending_addr[13].ACLR
rst_n => pending_addr[14].ACLR
rst_n => pending_addr[15].ACLR
rst_n => bus_data_out_valid~reg0.ACLR
rst_n => bus_data_out~reg0.ACLR
rst_n => tx_active.ACLR
rst_n => tx_bits_remaining[0].ACLR
rst_n => tx_bits_remaining[1].ACLR
rst_n => tx_bits_remaining[2].ACLR
rst_n => tx_bits_remaining[3].ACLR
rst_n => tx_bits_remaining[4].ACLR
rst_n => tx_shift[0].ACLR
rst_n => tx_shift[1].ACLR
rst_n => tx_shift[2].ACLR
rst_n => tx_shift[3].ACLR
rst_n => tx_shift[4].ACLR
rst_n => tx_shift[5].ACLR
rst_n => tx_shift[6].ACLR
rst_n => tx_shift[7].ACLR
rst_n => tx_shift[8].ACLR
rst_n => tx_shift[9].ACLR
rst_n => tx_shift[10].ACLR
rst_n => tx_shift[11].ACLR
rst_n => tx_shift[12].ACLR
rst_n => tx_shift[13].ACLR
rst_n => tx_shift[14].ACLR
rst_n => tx_shift[15].ACLR
rst_n => read_data_buffer[0].ACLR
rst_n => read_data_buffer[1].ACLR
rst_n => read_data_buffer[2].ACLR
rst_n => read_data_buffer[3].ACLR
rst_n => read_data_buffer[4].ACLR
rst_n => read_data_buffer[5].ACLR
rst_n => read_data_buffer[6].ACLR
rst_n => read_data_buffer[7].ACLR
rst_n => read_data_pending.ACLR
rst_n => ack_pending_read.ACLR
rst_n => init_ack_reg.ACLR
rst_n => rx_byte_ready.ACLR
rst_n => init_data_in_valid~reg0.ACLR
rst_n => init_data_in[0]~reg0.ACLR
rst_n => init_data_in[1]~reg0.ACLR
rst_n => init_data_in[2]~reg0.ACLR
rst_n => init_data_in[3]~reg0.ACLR
rst_n => init_data_in[4]~reg0.ACLR
rst_n => init_data_in[5]~reg0.ACLR
rst_n => init_data_in[6]~reg0.ACLR
rst_n => init_data_in[7]~reg0.ACLR
rst_n => rx_bit_count[0].ACLR
rst_n => rx_bit_count[1].ACLR
rst_n => rx_bit_count[2].ACLR
rst_n => rx_shift[0].ACLR
rst_n => rx_shift[1].ACLR
rst_n => rx_shift[2].ACLR
rst_n => rx_shift[3].ACLR
rst_n => rx_shift[4].ACLR
rst_n => rx_shift[5].ACLR
rst_n => rx_shift[6].ACLR
rst_n => rx_shift[7].ACLR
init_req => always0.IN0
init_req => arbiter_req.DATAIN
arbiter_grant => always0.IN1
arbiter_grant => init_grant.DATAIN
init_data_out[0] => pending_data.DATAB
init_data_out[1] => pending_data.DATAB
init_data_out[2] => pending_data.DATAB
init_data_out[3] => pending_data.DATAB
init_data_out[4] => pending_data.DATAB
init_data_out[5] => pending_data.DATAB
init_data_out[6] => pending_data.DATAB
init_data_out[7] => pending_data.DATAB
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => data_pending.OUTPUTSELECT
init_addr_out[0] => pending_addr.DATAB
init_addr_out[1] => pending_addr.DATAB
init_addr_out[2] => pending_addr.DATAB
init_addr_out[3] => pending_addr.DATAB
init_addr_out[4] => pending_addr.DATAB
init_addr_out[5] => pending_addr.DATAB
init_addr_out[6] => pending_addr.DATAB
init_addr_out[7] => pending_addr.DATAB
init_addr_out[8] => pending_addr.DATAB
init_addr_out[9] => pending_addr.DATAB
init_addr_out[10] => pending_addr.DATAB
init_addr_out[11] => pending_addr.DATAB
init_addr_out[12] => pending_addr.DATAB
init_addr_out[13] => pending_addr.DATAB
init_addr_out[14] => pending_addr.DATAB
init_addr_out[15] => pending_addr.DATAB
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => addr_pending.OUTPUTSELECT
init_addr_out_valid => addr_is_read.OUTPUTSELECT
init_rw => bus_init_rw.DATAIN
init_rw => addr_is_read.DATAB
init_ready => bus_init_ready.DATAIN
target_split => init_split_ack.DATAIN
target_ack => release_data_now.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => init_ack_reg.OUTPUTSELECT
target_ack => read_data_pending.OUTPUTSELECT
target_ack => ack_pending_read.OUTPUTSELECT
target_ack => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_out <= bus_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_grant <= arbiter_grant.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[0] <= init_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[1] <= init_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[2] <= init_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[3] <= init_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[4] <= init_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[5] <= init_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[6] <= init_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[7] <= init_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in_valid <= init_data_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_data_out_valid <= bus_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbiter_req <= init_req.DB_MAX_OUTPUT_PORT_TYPE
bus_mode <= bus_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ack <= init_ack_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_init_ready <= init_ready.DB_MAX_OUTPUT_PORT_TYPE
bus_init_rw <= init_rw.DB_MAX_OUTPUT_PORT_TYPE
init_split_ack <= target_split.DB_MAX_OUTPUT_PORT_TYPE


|system_top_with_bus_bridge_a|bus:bus_a|target_port:u_target_port_1
clk => target_data_in_valid~reg0.CLK
clk => target_data_in[0]~reg0.CLK
clk => target_data_in[1]~reg0.CLK
clk => target_data_in[2]~reg0.CLK
clk => target_data_in[3]~reg0.CLK
clk => target_data_in[4]~reg0.CLK
clk => target_data_in[5]~reg0.CLK
clk => target_data_in[6]~reg0.CLK
clk => target_data_in[7]~reg0.CLK
clk => target_addr_in_valid~reg0.CLK
clk => target_addr_in[0]~reg0.CLK
clk => target_addr_in[1]~reg0.CLK
clk => target_addr_in[2]~reg0.CLK
clk => target_addr_in[3]~reg0.CLK
clk => target_addr_in[4]~reg0.CLK
clk => target_addr_in[5]~reg0.CLK
clk => target_addr_in[6]~reg0.CLK
clk => target_addr_in[7]~reg0.CLK
clk => target_addr_in[8]~reg0.CLK
clk => target_addr_in[9]~reg0.CLK
clk => target_addr_in[10]~reg0.CLK
clk => target_addr_in[11]~reg0.CLK
clk => target_addr_in[12]~reg0.CLK
clk => target_addr_in[13]~reg0.CLK
clk => target_addr_in[14]~reg0.CLK
clk => target_addr_in[15]~reg0.CLK
clk => data_pending.CLK
clk => data_buffer[0].CLK
clk => data_buffer[1].CLK
clk => data_buffer[2].CLK
clk => data_buffer[3].CLK
clk => data_buffer[4].CLK
clk => data_buffer[5].CLK
clk => data_buffer[6].CLK
clk => data_buffer[7].CLK
clk => data_bit_count[0].CLK
clk => data_bit_count[1].CLK
clk => data_bit_count[2].CLK
clk => rx_data_shift[0].CLK
clk => rx_data_shift[1].CLK
clk => rx_data_shift[2].CLK
clk => rx_data_shift[3].CLK
clk => rx_data_shift[4].CLK
clk => rx_data_shift[5].CLK
clk => rx_data_shift[6].CLK
clk => rx_data_shift[7].CLK
clk => addr_expect_data.CLK
clk => addr_pending.CLK
clk => addr_buffer[0].CLK
clk => addr_buffer[1].CLK
clk => addr_buffer[2].CLK
clk => addr_buffer[3].CLK
clk => addr_buffer[4].CLK
clk => addr_buffer[5].CLK
clk => addr_buffer[6].CLK
clk => addr_buffer[7].CLK
clk => addr_buffer[8].CLK
clk => addr_buffer[9].CLK
clk => addr_buffer[10].CLK
clk => addr_buffer[11].CLK
clk => addr_buffer[12].CLK
clk => addr_buffer[13].CLK
clk => addr_buffer[14].CLK
clk => addr_buffer[15].CLK
clk => addr_bit_count[0].CLK
clk => addr_bit_count[1].CLK
clk => addr_bit_count[2].CLK
clk => addr_bit_count[3].CLK
clk => addr_bit_count[4].CLK
clk => rx_addr_shift[0].CLK
clk => rx_addr_shift[1].CLK
clk => rx_addr_shift[2].CLK
clk => rx_addr_shift[3].CLK
clk => rx_addr_shift[4].CLK
clk => rx_addr_shift[5].CLK
clk => rx_addr_shift[6].CLK
clk => rx_addr_shift[7].CLK
clk => rx_addr_shift[8].CLK
clk => rx_addr_shift[9].CLK
clk => rx_addr_shift[10].CLK
clk => rx_addr_shift[11].CLK
clk => rx_addr_shift[12].CLK
clk => rx_addr_shift[13].CLK
clk => rx_addr_shift[14].CLK
clk => rx_addr_shift[15].CLK
clk => bus_data_out_valid~reg0.CLK
clk => bus_data_out~reg0.CLK
clk => tx_active.CLK
clk => tx_bits_remaining[0].CLK
clk => tx_bits_remaining[1].CLK
clk => tx_bits_remaining[2].CLK
clk => tx_bits_remaining[3].CLK
clk => tx_shift[0].CLK
clk => tx_shift[1].CLK
clk => tx_shift[2].CLK
clk => tx_shift[3].CLK
clk => tx_shift[4].CLK
clk => tx_shift[5].CLK
clk => tx_shift[6].CLK
clk => tx_shift[7].CLK
rst_n => target_data_in_valid~reg0.ACLR
rst_n => target_data_in[0]~reg0.ACLR
rst_n => target_data_in[1]~reg0.ACLR
rst_n => target_data_in[2]~reg0.ACLR
rst_n => target_data_in[3]~reg0.ACLR
rst_n => target_data_in[4]~reg0.ACLR
rst_n => target_data_in[5]~reg0.ACLR
rst_n => target_data_in[6]~reg0.ACLR
rst_n => target_data_in[7]~reg0.ACLR
rst_n => target_addr_in_valid~reg0.ACLR
rst_n => target_addr_in[0]~reg0.ACLR
rst_n => target_addr_in[1]~reg0.ACLR
rst_n => target_addr_in[2]~reg0.ACLR
rst_n => target_addr_in[3]~reg0.ACLR
rst_n => target_addr_in[4]~reg0.ACLR
rst_n => target_addr_in[5]~reg0.ACLR
rst_n => target_addr_in[6]~reg0.ACLR
rst_n => target_addr_in[7]~reg0.ACLR
rst_n => target_addr_in[8]~reg0.ACLR
rst_n => target_addr_in[9]~reg0.ACLR
rst_n => target_addr_in[10]~reg0.ACLR
rst_n => target_addr_in[11]~reg0.ACLR
rst_n => target_addr_in[12]~reg0.ACLR
rst_n => target_addr_in[13]~reg0.ACLR
rst_n => target_addr_in[14]~reg0.ACLR
rst_n => target_addr_in[15]~reg0.ACLR
rst_n => data_pending.ACLR
rst_n => data_buffer[0].ACLR
rst_n => data_buffer[1].ACLR
rst_n => data_buffer[2].ACLR
rst_n => data_buffer[3].ACLR
rst_n => data_buffer[4].ACLR
rst_n => data_buffer[5].ACLR
rst_n => data_buffer[6].ACLR
rst_n => data_buffer[7].ACLR
rst_n => data_bit_count[0].ACLR
rst_n => data_bit_count[1].ACLR
rst_n => data_bit_count[2].ACLR
rst_n => rx_data_shift[0].ACLR
rst_n => rx_data_shift[1].ACLR
rst_n => rx_data_shift[2].ACLR
rst_n => rx_data_shift[3].ACLR
rst_n => rx_data_shift[4].ACLR
rst_n => rx_data_shift[5].ACLR
rst_n => rx_data_shift[6].ACLR
rst_n => rx_data_shift[7].ACLR
rst_n => addr_expect_data.ACLR
rst_n => addr_pending.ACLR
rst_n => addr_buffer[0].ACLR
rst_n => addr_buffer[1].ACLR
rst_n => addr_buffer[2].ACLR
rst_n => addr_buffer[3].ACLR
rst_n => addr_buffer[4].ACLR
rst_n => addr_buffer[5].ACLR
rst_n => addr_buffer[6].ACLR
rst_n => addr_buffer[7].ACLR
rst_n => addr_buffer[8].ACLR
rst_n => addr_buffer[9].ACLR
rst_n => addr_buffer[10].ACLR
rst_n => addr_buffer[11].ACLR
rst_n => addr_buffer[12].ACLR
rst_n => addr_buffer[13].ACLR
rst_n => addr_buffer[14].ACLR
rst_n => addr_buffer[15].ACLR
rst_n => addr_bit_count[0].ACLR
rst_n => addr_bit_count[1].ACLR
rst_n => addr_bit_count[2].ACLR
rst_n => addr_bit_count[3].ACLR
rst_n => addr_bit_count[4].ACLR
rst_n => rx_addr_shift[0].ACLR
rst_n => rx_addr_shift[1].ACLR
rst_n => rx_addr_shift[2].ACLR
rst_n => rx_addr_shift[3].ACLR
rst_n => rx_addr_shift[4].ACLR
rst_n => rx_addr_shift[5].ACLR
rst_n => rx_addr_shift[6].ACLR
rst_n => rx_addr_shift[7].ACLR
rst_n => rx_addr_shift[8].ACLR
rst_n => rx_addr_shift[9].ACLR
rst_n => rx_addr_shift[10].ACLR
rst_n => rx_addr_shift[11].ACLR
rst_n => rx_addr_shift[12].ACLR
rst_n => rx_addr_shift[13].ACLR
rst_n => rx_addr_shift[14].ACLR
rst_n => rx_addr_shift[15].ACLR
rst_n => bus_data_out_valid~reg0.ACLR
rst_n => bus_data_out~reg0.ACLR
rst_n => tx_active.ACLR
rst_n => tx_bits_remaining[0].ACLR
rst_n => tx_bits_remaining[1].ACLR
rst_n => tx_bits_remaining[2].ACLR
rst_n => tx_bits_remaining[3].ACLR
rst_n => tx_shift[0].ACLR
rst_n => tx_shift[1].ACLR
rst_n => tx_shift[2].ACLR
rst_n => tx_shift[3].ACLR
rst_n => tx_shift[4].ACLR
rst_n => tx_shift[5].ACLR
rst_n => tx_shift[6].ACLR
rst_n => tx_shift[7].ACLR
target_data_out[0] => tx_shift.DATAB
target_data_out[1] => tx_shift.DATAB
target_data_out[2] => tx_shift.DATAB
target_data_out[3] => tx_shift.DATAB
target_data_out[4] => tx_shift.DATAB
target_data_out[5] => tx_shift.DATAB
target_data_out[6] => tx_shift.DATAB
target_data_out[7] => tx_shift.DATAB
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_active.OUTPUTSELECT
target_rw => addr_expect_data.DATAB
target_rw => bus_target_rw.DATAIN
target_ready => bus_target_ready.DATAIN
target_ack => bus_target_ack.DATAIN
decoder_valid => always1.IN1
decoder_valid => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_mode => always1.IN1
bus_mode => always1.IN1
bus_mode => always1.IN1
bus_data_out <= bus_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[0] <= target_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[1] <= target_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[2] <= target_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[3] <= target_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[4] <= target_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[5] <= target_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[6] <= target_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[7] <= target_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in_valid <= target_data_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[0] <= target_addr_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[1] <= target_addr_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[2] <= target_addr_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[3] <= target_addr_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[4] <= target_addr_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[5] <= target_addr_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[6] <= target_addr_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[7] <= target_addr_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[8] <= target_addr_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[9] <= target_addr_in[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[10] <= target_addr_in[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[11] <= target_addr_in[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[12] <= target_addr_in[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[13] <= target_addr_in[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[14] <= target_addr_in[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[15] <= target_addr_in[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in_valid <= target_addr_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_data_out_valid <= bus_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_target_ready <= target_ready.DB_MAX_OUTPUT_PORT_TYPE
bus_target_rw <= target_rw.DB_MAX_OUTPUT_PORT_TYPE
bus_target_ack <= target_ack.DB_MAX_OUTPUT_PORT_TYPE


|system_top_with_bus_bridge_a|bus:bus_a|target_port:u_target_port_2
clk => target_data_in_valid~reg0.CLK
clk => target_data_in[0]~reg0.CLK
clk => target_data_in[1]~reg0.CLK
clk => target_data_in[2]~reg0.CLK
clk => target_data_in[3]~reg0.CLK
clk => target_data_in[4]~reg0.CLK
clk => target_data_in[5]~reg0.CLK
clk => target_data_in[6]~reg0.CLK
clk => target_data_in[7]~reg0.CLK
clk => target_addr_in_valid~reg0.CLK
clk => target_addr_in[0]~reg0.CLK
clk => target_addr_in[1]~reg0.CLK
clk => target_addr_in[2]~reg0.CLK
clk => target_addr_in[3]~reg0.CLK
clk => target_addr_in[4]~reg0.CLK
clk => target_addr_in[5]~reg0.CLK
clk => target_addr_in[6]~reg0.CLK
clk => target_addr_in[7]~reg0.CLK
clk => target_addr_in[8]~reg0.CLK
clk => target_addr_in[9]~reg0.CLK
clk => target_addr_in[10]~reg0.CLK
clk => target_addr_in[11]~reg0.CLK
clk => target_addr_in[12]~reg0.CLK
clk => target_addr_in[13]~reg0.CLK
clk => target_addr_in[14]~reg0.CLK
clk => target_addr_in[15]~reg0.CLK
clk => data_pending.CLK
clk => data_buffer[0].CLK
clk => data_buffer[1].CLK
clk => data_buffer[2].CLK
clk => data_buffer[3].CLK
clk => data_buffer[4].CLK
clk => data_buffer[5].CLK
clk => data_buffer[6].CLK
clk => data_buffer[7].CLK
clk => data_bit_count[0].CLK
clk => data_bit_count[1].CLK
clk => data_bit_count[2].CLK
clk => rx_data_shift[0].CLK
clk => rx_data_shift[1].CLK
clk => rx_data_shift[2].CLK
clk => rx_data_shift[3].CLK
clk => rx_data_shift[4].CLK
clk => rx_data_shift[5].CLK
clk => rx_data_shift[6].CLK
clk => rx_data_shift[7].CLK
clk => addr_expect_data.CLK
clk => addr_pending.CLK
clk => addr_buffer[0].CLK
clk => addr_buffer[1].CLK
clk => addr_buffer[2].CLK
clk => addr_buffer[3].CLK
clk => addr_buffer[4].CLK
clk => addr_buffer[5].CLK
clk => addr_buffer[6].CLK
clk => addr_buffer[7].CLK
clk => addr_buffer[8].CLK
clk => addr_buffer[9].CLK
clk => addr_buffer[10].CLK
clk => addr_buffer[11].CLK
clk => addr_buffer[12].CLK
clk => addr_buffer[13].CLK
clk => addr_buffer[14].CLK
clk => addr_buffer[15].CLK
clk => addr_bit_count[0].CLK
clk => addr_bit_count[1].CLK
clk => addr_bit_count[2].CLK
clk => addr_bit_count[3].CLK
clk => addr_bit_count[4].CLK
clk => rx_addr_shift[0].CLK
clk => rx_addr_shift[1].CLK
clk => rx_addr_shift[2].CLK
clk => rx_addr_shift[3].CLK
clk => rx_addr_shift[4].CLK
clk => rx_addr_shift[5].CLK
clk => rx_addr_shift[6].CLK
clk => rx_addr_shift[7].CLK
clk => rx_addr_shift[8].CLK
clk => rx_addr_shift[9].CLK
clk => rx_addr_shift[10].CLK
clk => rx_addr_shift[11].CLK
clk => rx_addr_shift[12].CLK
clk => rx_addr_shift[13].CLK
clk => rx_addr_shift[14].CLK
clk => rx_addr_shift[15].CLK
clk => bus_data_out_valid~reg0.CLK
clk => bus_data_out~reg0.CLK
clk => tx_active.CLK
clk => tx_bits_remaining[0].CLK
clk => tx_bits_remaining[1].CLK
clk => tx_bits_remaining[2].CLK
clk => tx_bits_remaining[3].CLK
clk => tx_shift[0].CLK
clk => tx_shift[1].CLK
clk => tx_shift[2].CLK
clk => tx_shift[3].CLK
clk => tx_shift[4].CLK
clk => tx_shift[5].CLK
clk => tx_shift[6].CLK
clk => tx_shift[7].CLK
rst_n => target_data_in_valid~reg0.ACLR
rst_n => target_data_in[0]~reg0.ACLR
rst_n => target_data_in[1]~reg0.ACLR
rst_n => target_data_in[2]~reg0.ACLR
rst_n => target_data_in[3]~reg0.ACLR
rst_n => target_data_in[4]~reg0.ACLR
rst_n => target_data_in[5]~reg0.ACLR
rst_n => target_data_in[6]~reg0.ACLR
rst_n => target_data_in[7]~reg0.ACLR
rst_n => target_addr_in_valid~reg0.ACLR
rst_n => target_addr_in[0]~reg0.ACLR
rst_n => target_addr_in[1]~reg0.ACLR
rst_n => target_addr_in[2]~reg0.ACLR
rst_n => target_addr_in[3]~reg0.ACLR
rst_n => target_addr_in[4]~reg0.ACLR
rst_n => target_addr_in[5]~reg0.ACLR
rst_n => target_addr_in[6]~reg0.ACLR
rst_n => target_addr_in[7]~reg0.ACLR
rst_n => target_addr_in[8]~reg0.ACLR
rst_n => target_addr_in[9]~reg0.ACLR
rst_n => target_addr_in[10]~reg0.ACLR
rst_n => target_addr_in[11]~reg0.ACLR
rst_n => target_addr_in[12]~reg0.ACLR
rst_n => target_addr_in[13]~reg0.ACLR
rst_n => target_addr_in[14]~reg0.ACLR
rst_n => target_addr_in[15]~reg0.ACLR
rst_n => data_pending.ACLR
rst_n => data_buffer[0].ACLR
rst_n => data_buffer[1].ACLR
rst_n => data_buffer[2].ACLR
rst_n => data_buffer[3].ACLR
rst_n => data_buffer[4].ACLR
rst_n => data_buffer[5].ACLR
rst_n => data_buffer[6].ACLR
rst_n => data_buffer[7].ACLR
rst_n => data_bit_count[0].ACLR
rst_n => data_bit_count[1].ACLR
rst_n => data_bit_count[2].ACLR
rst_n => rx_data_shift[0].ACLR
rst_n => rx_data_shift[1].ACLR
rst_n => rx_data_shift[2].ACLR
rst_n => rx_data_shift[3].ACLR
rst_n => rx_data_shift[4].ACLR
rst_n => rx_data_shift[5].ACLR
rst_n => rx_data_shift[6].ACLR
rst_n => rx_data_shift[7].ACLR
rst_n => addr_expect_data.ACLR
rst_n => addr_pending.ACLR
rst_n => addr_buffer[0].ACLR
rst_n => addr_buffer[1].ACLR
rst_n => addr_buffer[2].ACLR
rst_n => addr_buffer[3].ACLR
rst_n => addr_buffer[4].ACLR
rst_n => addr_buffer[5].ACLR
rst_n => addr_buffer[6].ACLR
rst_n => addr_buffer[7].ACLR
rst_n => addr_buffer[8].ACLR
rst_n => addr_buffer[9].ACLR
rst_n => addr_buffer[10].ACLR
rst_n => addr_buffer[11].ACLR
rst_n => addr_buffer[12].ACLR
rst_n => addr_buffer[13].ACLR
rst_n => addr_buffer[14].ACLR
rst_n => addr_buffer[15].ACLR
rst_n => addr_bit_count[0].ACLR
rst_n => addr_bit_count[1].ACLR
rst_n => addr_bit_count[2].ACLR
rst_n => addr_bit_count[3].ACLR
rst_n => addr_bit_count[4].ACLR
rst_n => rx_addr_shift[0].ACLR
rst_n => rx_addr_shift[1].ACLR
rst_n => rx_addr_shift[2].ACLR
rst_n => rx_addr_shift[3].ACLR
rst_n => rx_addr_shift[4].ACLR
rst_n => rx_addr_shift[5].ACLR
rst_n => rx_addr_shift[6].ACLR
rst_n => rx_addr_shift[7].ACLR
rst_n => rx_addr_shift[8].ACLR
rst_n => rx_addr_shift[9].ACLR
rst_n => rx_addr_shift[10].ACLR
rst_n => rx_addr_shift[11].ACLR
rst_n => rx_addr_shift[12].ACLR
rst_n => rx_addr_shift[13].ACLR
rst_n => rx_addr_shift[14].ACLR
rst_n => rx_addr_shift[15].ACLR
rst_n => bus_data_out_valid~reg0.ACLR
rst_n => bus_data_out~reg0.ACLR
rst_n => tx_active.ACLR
rst_n => tx_bits_remaining[0].ACLR
rst_n => tx_bits_remaining[1].ACLR
rst_n => tx_bits_remaining[2].ACLR
rst_n => tx_bits_remaining[3].ACLR
rst_n => tx_shift[0].ACLR
rst_n => tx_shift[1].ACLR
rst_n => tx_shift[2].ACLR
rst_n => tx_shift[3].ACLR
rst_n => tx_shift[4].ACLR
rst_n => tx_shift[5].ACLR
rst_n => tx_shift[6].ACLR
rst_n => tx_shift[7].ACLR
target_data_out[0] => tx_shift.DATAB
target_data_out[1] => tx_shift.DATAB
target_data_out[2] => tx_shift.DATAB
target_data_out[3] => tx_shift.DATAB
target_data_out[4] => tx_shift.DATAB
target_data_out[5] => tx_shift.DATAB
target_data_out[6] => tx_shift.DATAB
target_data_out[7] => tx_shift.DATAB
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_active.OUTPUTSELECT
target_rw => addr_expect_data.DATAB
target_rw => bus_target_rw.DATAIN
target_ready => bus_target_ready.DATAIN
target_ack => bus_target_ack.DATAIN
decoder_valid => always1.IN1
decoder_valid => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_mode => always1.IN1
bus_mode => always1.IN1
bus_mode => always1.IN1
bus_data_out <= bus_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[0] <= target_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[1] <= target_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[2] <= target_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[3] <= target_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[4] <= target_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[5] <= target_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[6] <= target_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[7] <= target_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in_valid <= target_data_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[0] <= target_addr_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[1] <= target_addr_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[2] <= target_addr_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[3] <= target_addr_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[4] <= target_addr_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[5] <= target_addr_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[6] <= target_addr_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[7] <= target_addr_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[8] <= target_addr_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[9] <= target_addr_in[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[10] <= target_addr_in[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[11] <= target_addr_in[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[12] <= target_addr_in[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[13] <= target_addr_in[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[14] <= target_addr_in[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[15] <= target_addr_in[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in_valid <= target_addr_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_data_out_valid <= bus_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_target_ready <= target_ready.DB_MAX_OUTPUT_PORT_TYPE
bus_target_rw <= target_rw.DB_MAX_OUTPUT_PORT_TYPE
bus_target_ack <= target_ack.DB_MAX_OUTPUT_PORT_TYPE


|system_top_with_bus_bridge_a|bus:bus_a|split_target_port:u_split_target_port
clk => target_data_in_valid~reg0.CLK
clk => target_data_in[0]~reg0.CLK
clk => target_data_in[1]~reg0.CLK
clk => target_data_in[2]~reg0.CLK
clk => target_data_in[3]~reg0.CLK
clk => target_data_in[4]~reg0.CLK
clk => target_data_in[5]~reg0.CLK
clk => target_data_in[6]~reg0.CLK
clk => target_data_in[7]~reg0.CLK
clk => target_addr_in_valid~reg0.CLK
clk => target_addr_in[0]~reg0.CLK
clk => target_addr_in[1]~reg0.CLK
clk => target_addr_in[2]~reg0.CLK
clk => target_addr_in[3]~reg0.CLK
clk => target_addr_in[4]~reg0.CLK
clk => target_addr_in[5]~reg0.CLK
clk => target_addr_in[6]~reg0.CLK
clk => target_addr_in[7]~reg0.CLK
clk => target_addr_in[8]~reg0.CLK
clk => target_addr_in[9]~reg0.CLK
clk => target_addr_in[10]~reg0.CLK
clk => target_addr_in[11]~reg0.CLK
clk => target_addr_in[12]~reg0.CLK
clk => target_addr_in[13]~reg0.CLK
clk => target_addr_in[14]~reg0.CLK
clk => target_addr_in[15]~reg0.CLK
clk => data_pending.CLK
clk => data_buffer[0].CLK
clk => data_buffer[1].CLK
clk => data_buffer[2].CLK
clk => data_buffer[3].CLK
clk => data_buffer[4].CLK
clk => data_buffer[5].CLK
clk => data_buffer[6].CLK
clk => data_buffer[7].CLK
clk => data_bit_count[0].CLK
clk => data_bit_count[1].CLK
clk => data_bit_count[2].CLK
clk => rx_data_shift[0].CLK
clk => rx_data_shift[1].CLK
clk => rx_data_shift[2].CLK
clk => rx_data_shift[3].CLK
clk => rx_data_shift[4].CLK
clk => rx_data_shift[5].CLK
clk => rx_data_shift[6].CLK
clk => rx_data_shift[7].CLK
clk => addr_expect_data.CLK
clk => addr_pending.CLK
clk => addr_buffer[0].CLK
clk => addr_buffer[1].CLK
clk => addr_buffer[2].CLK
clk => addr_buffer[3].CLK
clk => addr_buffer[4].CLK
clk => addr_buffer[5].CLK
clk => addr_buffer[6].CLK
clk => addr_buffer[7].CLK
clk => addr_buffer[8].CLK
clk => addr_buffer[9].CLK
clk => addr_buffer[10].CLK
clk => addr_buffer[11].CLK
clk => addr_buffer[12].CLK
clk => addr_buffer[13].CLK
clk => addr_buffer[14].CLK
clk => addr_buffer[15].CLK
clk => addr_bit_count[0].CLK
clk => addr_bit_count[1].CLK
clk => addr_bit_count[2].CLK
clk => addr_bit_count[3].CLK
clk => addr_bit_count[4].CLK
clk => rx_addr_shift[0].CLK
clk => rx_addr_shift[1].CLK
clk => rx_addr_shift[2].CLK
clk => rx_addr_shift[3].CLK
clk => rx_addr_shift[4].CLK
clk => rx_addr_shift[5].CLK
clk => rx_addr_shift[6].CLK
clk => rx_addr_shift[7].CLK
clk => rx_addr_shift[8].CLK
clk => rx_addr_shift[9].CLK
clk => rx_addr_shift[10].CLK
clk => rx_addr_shift[11].CLK
clk => rx_addr_shift[12].CLK
clk => rx_addr_shift[13].CLK
clk => rx_addr_shift[14].CLK
clk => rx_addr_shift[15].CLK
clk => bus_data_out_valid~reg0.CLK
clk => bus_data_out~reg0.CLK
clk => tx_active.CLK
clk => tx_bits_remaining[0].CLK
clk => tx_bits_remaining[1].CLK
clk => tx_bits_remaining[2].CLK
clk => tx_bits_remaining[3].CLK
clk => tx_shift[0].CLK
clk => tx_shift[1].CLK
clk => tx_shift[2].CLK
clk => tx_shift[3].CLK
clk => tx_shift[4].CLK
clk => tx_shift[5].CLK
clk => tx_shift[6].CLK
clk => tx_shift[7].CLK
rst_n => target_data_in_valid~reg0.ACLR
rst_n => target_data_in[0]~reg0.ACLR
rst_n => target_data_in[1]~reg0.ACLR
rst_n => target_data_in[2]~reg0.ACLR
rst_n => target_data_in[3]~reg0.ACLR
rst_n => target_data_in[4]~reg0.ACLR
rst_n => target_data_in[5]~reg0.ACLR
rst_n => target_data_in[6]~reg0.ACLR
rst_n => target_data_in[7]~reg0.ACLR
rst_n => target_addr_in_valid~reg0.ACLR
rst_n => target_addr_in[0]~reg0.ACLR
rst_n => target_addr_in[1]~reg0.ACLR
rst_n => target_addr_in[2]~reg0.ACLR
rst_n => target_addr_in[3]~reg0.ACLR
rst_n => target_addr_in[4]~reg0.ACLR
rst_n => target_addr_in[5]~reg0.ACLR
rst_n => target_addr_in[6]~reg0.ACLR
rst_n => target_addr_in[7]~reg0.ACLR
rst_n => target_addr_in[8]~reg0.ACLR
rst_n => target_addr_in[9]~reg0.ACLR
rst_n => target_addr_in[10]~reg0.ACLR
rst_n => target_addr_in[11]~reg0.ACLR
rst_n => target_addr_in[12]~reg0.ACLR
rst_n => target_addr_in[13]~reg0.ACLR
rst_n => target_addr_in[14]~reg0.ACLR
rst_n => target_addr_in[15]~reg0.ACLR
rst_n => data_pending.ACLR
rst_n => data_buffer[0].ACLR
rst_n => data_buffer[1].ACLR
rst_n => data_buffer[2].ACLR
rst_n => data_buffer[3].ACLR
rst_n => data_buffer[4].ACLR
rst_n => data_buffer[5].ACLR
rst_n => data_buffer[6].ACLR
rst_n => data_buffer[7].ACLR
rst_n => data_bit_count[0].ACLR
rst_n => data_bit_count[1].ACLR
rst_n => data_bit_count[2].ACLR
rst_n => rx_data_shift[0].ACLR
rst_n => rx_data_shift[1].ACLR
rst_n => rx_data_shift[2].ACLR
rst_n => rx_data_shift[3].ACLR
rst_n => rx_data_shift[4].ACLR
rst_n => rx_data_shift[5].ACLR
rst_n => rx_data_shift[6].ACLR
rst_n => rx_data_shift[7].ACLR
rst_n => addr_expect_data.ACLR
rst_n => addr_pending.ACLR
rst_n => addr_buffer[0].ACLR
rst_n => addr_buffer[1].ACLR
rst_n => addr_buffer[2].ACLR
rst_n => addr_buffer[3].ACLR
rst_n => addr_buffer[4].ACLR
rst_n => addr_buffer[5].ACLR
rst_n => addr_buffer[6].ACLR
rst_n => addr_buffer[7].ACLR
rst_n => addr_buffer[8].ACLR
rst_n => addr_buffer[9].ACLR
rst_n => addr_buffer[10].ACLR
rst_n => addr_buffer[11].ACLR
rst_n => addr_buffer[12].ACLR
rst_n => addr_buffer[13].ACLR
rst_n => addr_buffer[14].ACLR
rst_n => addr_buffer[15].ACLR
rst_n => addr_bit_count[0].ACLR
rst_n => addr_bit_count[1].ACLR
rst_n => addr_bit_count[2].ACLR
rst_n => addr_bit_count[3].ACLR
rst_n => addr_bit_count[4].ACLR
rst_n => rx_addr_shift[0].ACLR
rst_n => rx_addr_shift[1].ACLR
rst_n => rx_addr_shift[2].ACLR
rst_n => rx_addr_shift[3].ACLR
rst_n => rx_addr_shift[4].ACLR
rst_n => rx_addr_shift[5].ACLR
rst_n => rx_addr_shift[6].ACLR
rst_n => rx_addr_shift[7].ACLR
rst_n => rx_addr_shift[8].ACLR
rst_n => rx_addr_shift[9].ACLR
rst_n => rx_addr_shift[10].ACLR
rst_n => rx_addr_shift[11].ACLR
rst_n => rx_addr_shift[12].ACLR
rst_n => rx_addr_shift[13].ACLR
rst_n => rx_addr_shift[14].ACLR
rst_n => rx_addr_shift[15].ACLR
rst_n => bus_data_out_valid~reg0.ACLR
rst_n => bus_data_out~reg0.ACLR
rst_n => tx_active.ACLR
rst_n => tx_bits_remaining[0].ACLR
rst_n => tx_bits_remaining[1].ACLR
rst_n => tx_bits_remaining[2].ACLR
rst_n => tx_bits_remaining[3].ACLR
rst_n => tx_shift[0].ACLR
rst_n => tx_shift[1].ACLR
rst_n => tx_shift[2].ACLR
rst_n => tx_shift[3].ACLR
rst_n => tx_shift[4].ACLR
rst_n => tx_shift[5].ACLR
rst_n => tx_shift[6].ACLR
rst_n => tx_shift[7].ACLR
split_req => arbiter_split_req.DATAIN
arbiter_grant => split_grant.DATAIN
target_data_out[0] => tx_shift.DATAB
target_data_out[1] => tx_shift.DATAB
target_data_out[2] => tx_shift.DATAB
target_data_out[3] => tx_shift.DATAB
target_data_out[4] => tx_shift.DATAB
target_data_out[5] => tx_shift.DATAB
target_data_out[6] => tx_shift.DATAB
target_data_out[7] => tx_shift.DATAB
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_active.OUTPUTSELECT
target_rw => addr_expect_data.DATAB
target_rw => bus_target_rw.DATAIN
target_ready => bus_target_ready.DATAIN
target_split_ack => split_ack.DATAIN
target_split_ack => bus_split_ack.DATAIN
target_ack => bus_target_ack.DATAIN
decoder_valid => always1.IN1
decoder_valid => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_mode => always1.IN1
bus_mode => always1.IN1
bus_mode => always1.IN1
bus_data_out <= bus_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_grant <= arbiter_grant.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[0] <= target_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[1] <= target_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[2] <= target_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[3] <= target_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[4] <= target_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[5] <= target_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[6] <= target_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[7] <= target_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in_valid <= target_data_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[0] <= target_addr_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[1] <= target_addr_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[2] <= target_addr_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[3] <= target_addr_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[4] <= target_addr_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[5] <= target_addr_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[6] <= target_addr_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[7] <= target_addr_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[8] <= target_addr_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[9] <= target_addr_in[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[10] <= target_addr_in[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[11] <= target_addr_in[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[12] <= target_addr_in[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[13] <= target_addr_in[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[14] <= target_addr_in[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[15] <= target_addr_in[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in_valid <= target_addr_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_data_out_valid <= bus_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbiter_split_req <= split_req.DB_MAX_OUTPUT_PORT_TYPE
split_ack <= target_split_ack.DB_MAX_OUTPUT_PORT_TYPE
bus_target_ready <= target_ready.DB_MAX_OUTPUT_PORT_TYPE
bus_target_rw <= target_rw.DB_MAX_OUTPUT_PORT_TYPE
bus_split_ack <= target_split_ack.DB_MAX_OUTPUT_PORT_TYPE
bus_target_ack <= target_ack.DB_MAX_OUTPUT_PORT_TYPE


|system_top_with_bus_bridge_a|bus:bus_a|arbiter:u_arbiter
clk => current_state~1.DATAIN
rst_n => current_state~3.DATAIN
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
grant_i_1 <= sel[0].DB_MAX_OUTPUT_PORT_TYPE
grant_i_2 <= grant_i_2.DB_MAX_OUTPUT_PORT_TYPE
grant_split <= grant_split.DB_MAX_OUTPUT_PORT_TYPE
sel[0] <= sel[0].DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= grant_i_2.DB_MAX_OUTPUT_PORT_TYPE


|system_top_with_bus_bridge_a|bus:bus_a|addr_decoder:u_addr_decoder
clk => pending_load.CLK
clk => pending_sel[0].CLK
clk => pending_sel[1].CLK
clk => pending_valids[0].CLK
clk => pending_valids[1].CLK
clk => pending_valids[2].CLK
clk => held_sel[0].CLK
clk => held_sel[1].CLK
clk => held_valids[0].CLK
clk => held_valids[1].CLK
clk => held_valids[2].CLK
clk => hold_active.CLK
clk => addr_bit_count[0].CLK
clk => addr_bit_count[1].CLK
clk => addr_bit_count[2].CLK
clk => addr_bit_count[3].CLK
clk => addr_bit_count[4].CLK
clk => addr_shift[1].CLK
clk => addr_shift[2].CLK
clk => addr_shift[3].CLK
clk => addr_shift[4].CLK
clk => addr_shift[5].CLK
clk => addr_shift[6].CLK
clk => addr_shift[7].CLK
clk => addr_shift[8].CLK
clk => addr_shift[9].CLK
clk => addr_shift[10].CLK
clk => addr_shift[11].CLK
clk => addr_shift[12].CLK
clk => addr_shift[13].CLK
clk => addr_shift[14].CLK
clk => addr_shift[15].CLK
rst_n => pending_load.ACLR
rst_n => pending_sel[0].ACLR
rst_n => pending_sel[1].ACLR
rst_n => pending_valids[0].ACLR
rst_n => pending_valids[1].ACLR
rst_n => pending_valids[2].ACLR
rst_n => held_sel[0].ACLR
rst_n => held_sel[1].ACLR
rst_n => held_valids[0].ACLR
rst_n => held_valids[1].ACLR
rst_n => held_valids[2].ACLR
rst_n => hold_active.ACLR
rst_n => addr_bit_count[0].ACLR
rst_n => addr_bit_count[1].ACLR
rst_n => addr_bit_count[2].ACLR
rst_n => addr_bit_count[3].ACLR
rst_n => addr_bit_count[4].ACLR
rst_n => addr_shift[1].ACLR
rst_n => addr_shift[2].ACLR
rst_n => addr_shift[3].ACLR
rst_n => addr_shift[4].ACLR
rst_n => addr_shift[5].ACLR
rst_n => addr_shift[6].ACLR
rst_n => addr_shift[7].ACLR
rst_n => addr_shift[8].ACLR
rst_n => addr_shift[9].ACLR
rst_n => addr_shift[10].ACLR
rst_n => addr_shift[11].ACLR
rst_n => addr_shift[12].ACLR
rst_n => addr_shift[13].ACLR
rst_n => addr_shift[14].ACLR
rst_n => addr_shift[15].ACLR
bus_data_in => LessThan0.IN17
bus_data_in => LessThan1.IN17
bus_data_in => LessThan2.IN17
bus_data_in => LessThan3.IN17
bus_data_in => LessThan4.IN17
bus_data_in => LessThan5.IN17
bus_data_in => addr_shift.DATAB
bus_data_in_valid => always0.IN0
bus_data_in_valid => always0.IN0
bus_mode => always0.IN1
bus_mode => always0.IN1
release_valids[0] => WideOr1.IN0
release_valids[0] => always0.IN1
release_valids[1] => WideOr1.IN1
release_valids[1] => always0.IN1
release_valids[2] => WideOr1.IN2
release_valids[2] => always0.IN1
target_1_valid <= held_valids[0].DB_MAX_OUTPUT_PORT_TYPE
target_2_valid <= held_valids[1].DB_MAX_OUTPUT_PORT_TYPE
target_3_valid <= held_valids[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] <= held_sel[0].DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= held_sel[1].DB_MAX_OUTPUT_PORT_TYPE


