

================================================================
== Vivado HLS Report for 'aes_substitute_bytes'
================================================================
* Date:           Mon Dec 13 15:29:30 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.215|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   56|   56|        14|          -|          -|     4|    no    |
        | + Loop 1.1  |   12|   12|         3|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     70|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     66|    -|
|Register         |        -|      -|      26|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      26|    136|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln52_fu_134_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln78_fu_148_p2      |     +    |      0|  0|  13|          11|          11|
    |column_index_fu_124_p2  |     +    |      0|  0|  12|           3|           1|
    |row_index_fu_100_p2     |     +    |      0|  0|  12|           3|           1|
    |icmp_ln48_fu_94_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln50_fu_118_p2     |   icmp   |      0|  0|   9|           3|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  70|          29|          27|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |column_index_0_reg_71    |   9|          2|    3|          6|
    |row_index_0_reg_60       |   9|          2|    3|          6|
    |state_matrix_V_address0  |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  66|         13|   11|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  5|   0|    5|          0|
    |column_index_0_reg_71        |  3|   0|    3|          0|
    |column_index_reg_184         |  3|   0|    3|          0|
    |row_index_0_reg_60           |  3|   0|    3|          0|
    |row_index_reg_171            |  3|   0|    3|          0|
    |state_matrix_V_addr_reg_189  |  4|   0|    4|          0|
    |zext_ln46_reg_163            |  2|   0|   11|          9|
    |zext_ln50_reg_176            |  3|   0|    6|          3|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 26|   0|   38|         12|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_done                  | out |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|state_matrix_V_address0  | out |    4|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_ce0       | out |    1|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_we0       | out |    1|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_d0        | out |   16|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_q0        |  in |   16|  ap_memory |    state_matrix_V    |     array    |
|s_box_V_address0         | out |   10|  ap_memory |        s_box_V       |     array    |
|s_box_V_ce0              | out |    1|  ap_memory |        s_box_V       |     array    |
|s_box_V_q0               |  in |    8|  ap_memory |        s_box_V       |     array    |
|s_box_V_offset           |  in |    2|   ap_none  |    s_box_V_offset    |    scalar    |
+-------------------------+-----+-----+------------+----------------------+--------------+

