Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Mar 29 09:45:41 2025
| Host         : Laptopylces running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file milestone_1_timing_summary_routed.rpt -pb milestone_1_timing_summary_routed.pb -rpx milestone_1_timing_summary_routed.rpx -warn_on_violation
| Design       : milestone_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     99          
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (439)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (213)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (439)
--------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk_100_mhz_switchable_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: encoded_display_input_select_reg[0]/L7/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: encoded_display_input_select_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff2/temp_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ff2_2/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff0/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff3/ff0/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff1/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff3/ff1/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff2/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff2/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff3/ff2/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff3/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff3/ff3/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff4/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff4/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff3/ff4/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff5/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff3/ff5/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff6/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff6/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff6/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff6/count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff3/ff6/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff7/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff7/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff7/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff7/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff7/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff7/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff7/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff7/count_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (213)
--------------------------------------------------
 There are 213 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.737        0.000                      0                   90        0.261        0.000                      0                   90        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.737        0.000                      0                   90        0.261        0.000                      0                   90        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 ff1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.766ns (20.819%)  route 2.913ns (79.181%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  ff1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ff1/count_reg[10]/Q
                         net (fo=2, routed)           0.950     6.791    ff1/count_reg[10]
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.915 r  ff1/count[0]_i_3__0/O
                         net (fo=1, routed)           0.941     7.856    ff1/count[0]_i_3__0_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.980 r  ff1/count[0]_i_1__2/O
                         net (fo=17, routed)          1.022     9.002    ff1/clear
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600    15.023    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[12]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.739    ff1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 ff1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.766ns (20.819%)  route 2.913ns (79.181%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  ff1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ff1/count_reg[10]/Q
                         net (fo=2, routed)           0.950     6.791    ff1/count_reg[10]
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.915 r  ff1/count[0]_i_3__0/O
                         net (fo=1, routed)           0.941     7.856    ff1/count[0]_i_3__0_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.980 r  ff1/count[0]_i_1__2/O
                         net (fo=17, routed)          1.022     9.002    ff1/clear
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600    15.023    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[13]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.739    ff1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 ff1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.766ns (20.819%)  route 2.913ns (79.181%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  ff1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ff1/count_reg[10]/Q
                         net (fo=2, routed)           0.950     6.791    ff1/count_reg[10]
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.915 r  ff1/count[0]_i_3__0/O
                         net (fo=1, routed)           0.941     7.856    ff1/count[0]_i_3__0_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.980 r  ff1/count[0]_i_1__2/O
                         net (fo=17, routed)          1.022     9.002    ff1/clear
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600    15.023    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[14]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.739    ff1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 ff1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.766ns (20.819%)  route 2.913ns (79.181%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  ff1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ff1/count_reg[10]/Q
                         net (fo=2, routed)           0.950     6.791    ff1/count_reg[10]
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.915 r  ff1/count[0]_i_3__0/O
                         net (fo=1, routed)           0.941     7.856    ff1/count[0]_i_3__0_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.980 r  ff1/count[0]_i_1__2/O
                         net (fo=17, routed)          1.022     9.002    ff1/clear
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600    15.023    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[15]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.739    ff1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 1.230ns (37.705%)  route 2.032ns (62.295%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.717     5.320    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  ff2_2/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  ff2_2/count_reg[9]/Q
                         net (fo=2, routed)           1.010     6.786    ff2_2/count_reg[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.124     6.910 r  ff2_2/count0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.910    ff2_2/count0_carry_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.286 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.286    ff2_2/count0_carry_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.403 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.560 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.022     8.582    ff2_2/count0_carry__1_n_2
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.595    15.018    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[0]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.637    14.620    ff2_2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 1.230ns (37.705%)  route 2.032ns (62.295%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.717     5.320    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  ff2_2/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  ff2_2/count_reg[9]/Q
                         net (fo=2, routed)           1.010     6.786    ff2_2/count_reg[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.124     6.910 r  ff2_2/count0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.910    ff2_2/count0_carry_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.286 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.286    ff2_2/count0_carry_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.403 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.560 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.022     8.582    ff2_2/count0_carry__1_n_2
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.595    15.018    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[1]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.637    14.620    ff2_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 1.230ns (37.705%)  route 2.032ns (62.295%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.717     5.320    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  ff2_2/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  ff2_2/count_reg[9]/Q
                         net (fo=2, routed)           1.010     6.786    ff2_2/count_reg[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.124     6.910 r  ff2_2/count0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.910    ff2_2/count0_carry_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.286 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.286    ff2_2/count0_carry_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.403 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.560 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.022     8.582    ff2_2/count0_carry__1_n_2
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.595    15.018    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[2]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.637    14.620    ff2_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 1.230ns (37.705%)  route 2.032ns (62.295%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.717     5.320    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  ff2_2/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  ff2_2/count_reg[9]/Q
                         net (fo=2, routed)           1.010     6.786    ff2_2/count_reg[9]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.124     6.910 r  ff2_2/count0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.910    ff2_2/count0_carry_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.286 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.286    ff2_2/count0_carry_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.403 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.560 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.022     8.582    ff2_2/count0_carry__1_n_2
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.595    15.018    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[3]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.637    14.620    ff2_2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 ff1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.766ns (22.604%)  route 2.623ns (77.396%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  ff1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ff1/count_reg[10]/Q
                         net (fo=2, routed)           0.950     6.791    ff1/count_reg[10]
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.915 r  ff1/count[0]_i_3__0/O
                         net (fo=1, routed)           0.941     7.856    ff1/count[0]_i_3__0_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.980 r  ff1/count[0]_i_1__2/O
                         net (fo=17, routed)          0.732     8.712    ff1/clear
    SLICE_X6Y87          FDRE                                         r  ff1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.599    15.022    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  ff1/count_reg[10]/C
                         clock pessimism              0.301    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X6Y87          FDRE (Setup_fdre_C_R)       -0.524    14.763    ff1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 ff1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.766ns (22.604%)  route 2.623ns (77.396%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  ff1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ff1/count_reg[10]/Q
                         net (fo=2, routed)           0.950     6.791    ff1/count_reg[10]
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.915 r  ff1/count[0]_i_3__0/O
                         net (fo=1, routed)           0.941     7.856    ff1/count[0]_i_3__0_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.980 r  ff1/count[0]_i_1__2/O
                         net (fo=17, routed)          0.732     8.712    ff1/clear
    SLICE_X6Y87          FDRE                                         r  ff1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.599    15.022    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  ff1/count_reg[11]/C
                         clock pessimism              0.301    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X6Y87          FDRE (Setup_fdre_C_R)       -0.524    14.763    ff1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  6.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ff2_2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  ff2_2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff2_2/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.778    ff2_2/count_reg[15]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  ff2_2/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.886    ff2_2/count_reg[12]_i_1__1_n_4
    SLICE_X3Y84          FDRE                                         r  ff2_2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  ff2_2/count_reg[15]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    ff2_2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ff2_2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  ff2_2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff2_2/count_reg[19]/Q
                         net (fo=2, routed)           0.118     1.778    ff2_2/count_reg[19]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  ff2_2/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.886    ff2_2/count_reg[16]_i_1__0_n_4
    SLICE_X3Y85          FDRE                                         r  ff2_2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  ff2_2/count_reg[19]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    ff2_2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ff2_2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  ff2_2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff2_2/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.779    ff2_2/count_reg[11]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  ff2_2/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.887    ff2_2/count_reg[8]_i_1__1_n_4
    SLICE_X3Y83          FDRE                                         r  ff2_2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  ff2_2/count_reg[11]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    ff2_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff2_2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ff2_2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff2_2/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.779    ff2_2/count_reg[7]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  ff2_2/count_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.887    ff2_2/count_reg[4]_i_1__1_n_4
    SLICE_X3Y82          FDRE                                         r  ff2_2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ff2_2/count_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    ff2_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff2_2/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  ff2_2/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff2_2/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.782    ff2_2/count_reg[27]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  ff2_2/count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.890    ff2_2/count_reg[24]_i_1__0_n_4
    SLICE_X3Y87          FDRE                                         r  ff2_2/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  ff2_2/count_reg[27]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    ff2_2/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff2_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.597     1.516    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ff2_2/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.778    ff2_2/count_reg[3]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  ff2_2/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    ff2_2/count_reg[0]_i_1_n_4
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.868     2.033    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    ff2_2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff2_2/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  ff2_2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff2_2/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.781    ff2_2/out[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  ff2_2/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.889    ff2_2/count_reg[20]_i_1__0_n_4
    SLICE_X3Y86          FDRE                                         r  ff2_2/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  ff2_2/count_reg[23]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    ff2_2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ff1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  ff1/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.810    ff1/count_reg[14]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  ff1/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.920    ff1/count_reg[12]_i_1__0_n_5
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[14]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.134     1.654    ff1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  ff1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  ff1/count_reg[2]/Q
                         net (fo=2, routed)           0.125     1.808    ff1/count_reg[2]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  ff1/count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.918    ff1/count_reg[0]_i_2__0_n_5
    SLICE_X6Y85          FDRE                                         r  ff1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  ff1/count_reg[2]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.134     1.652    ff1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ff1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  ff1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  ff1/count_reg[6]/Q
                         net (fo=2, routed)           0.126     1.808    ff1/count_reg[6]
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  ff1/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.918    ff1/count_reg[4]_i_1__0_n_5
    SLICE_X6Y86          FDRE                                         r  ff1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  ff1/count_reg[6]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.134     1.652    ff1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y85     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y87     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y87     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y85     ff1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y85     ff1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y85     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y85     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y85     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y85     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           236 Endpoints
Min Delay           236 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff5/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 4.098ns (45.051%)  route 4.998ns (54.949%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  ff5/count_reg[1]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff5/count_reg[1]/Q
                         net (fo=23, routed)          1.184     1.640    ff5/Q[1]
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.124     1.764 r  ff5/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.814     5.578    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.095 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.095    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.238ns  (logic 4.390ns (53.295%)  route 3.848ns (46.705%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  ff5/count_reg[2]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff5/count_reg[2]/Q
                         net (fo=18, routed)          0.727     1.183    ff5/Q[2]
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.152     1.335 r  ff5/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.120     4.456    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782     8.238 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.238    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 4.368ns (55.776%)  route 3.463ns (44.224%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ff5/count_reg[0]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff5/count_reg[0]/Q
                         net (fo=24, routed)          1.005     1.461    ff5/Q[0]
    SLICE_X1Y92          LUT3 (Prop_lut3_I1_O)        0.152     1.613 r  ff5/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.458     4.071    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     7.831 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.831    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.794ns  (logic 4.133ns (53.035%)  route 3.660ns (46.965%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ff5/count_reg[0]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff5/count_reg[0]/Q
                         net (fo=24, routed)          0.811     1.267    ff5/Q[0]
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.391 r  ff5/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.850     4.240    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.794 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.794    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 4.363ns (57.255%)  route 3.257ns (42.745%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  ff5/count_reg[1]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff5/count_reg[1]/Q
                         net (fo=23, routed)          1.182     1.638    ff5/Q[1]
    SLICE_X1Y93          LUT3 (Prop_lut3_I0_O)        0.154     1.792 r  ff5/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.075     3.867    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.753     7.620 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.620    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.520ns  (logic 4.404ns (58.561%)  route 3.116ns (41.439%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          LDCE                         0.000     0.000 r  ff6/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
    SLICE_X2Y91          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  ff6/ff1/SEGMENT_LIGHT_OUT_reg[7]/Q
                         net (fo=1, routed)           3.116     3.943    SEVEN_SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.520 r  SEVEN_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.520    SEVEN_SEG[0]
    T10                                                               r  SEVEN_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.459ns  (logic 4.350ns (58.312%)  route 3.110ns (41.688%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  ff5/count_reg[1]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff5/count_reg[1]/Q
                         net (fo=23, routed)          1.184     1.640    ff5/Q[1]
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.150     1.790 r  ff5/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.926     3.716    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744     7.459 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.459    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.433ns  (logic 4.316ns (58.069%)  route 3.117ns (41.931%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  ff6/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  ff6/ff1/SEGMENT_LIGHT_OUT_reg[6]/Q
                         net (fo=1, routed)           3.117     3.878    SEVEN_SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.433 r  SEVEN_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.433    SEVEN_SEG[1]
    R10                                                               r  SEVEN_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.397ns  (logic 4.132ns (55.862%)  route 3.265ns (44.138%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ff5/count_reg[0]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff5/count_reg[0]/Q
                         net (fo=24, routed)          1.005     1.461    ff5/Q[0]
    SLICE_X1Y92          LUT3 (Prop_lut3_I1_O)        0.124     1.585 r  ff5/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.260     3.845    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.397 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.397    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.364ns  (logic 4.116ns (55.886%)  route 3.249ns (44.114%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  ff5/count_reg[1]/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff5/count_reg[1]/Q
                         net (fo=23, routed)          1.182     1.638    ff5/Q[1]
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.124     1.762 r  ff5/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.067     3.829    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.364 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.364    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff3/ff3/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff3/ff3/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.719%)  route 0.082ns (28.281%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE                         0.000     0.000 r  ff3/ff3/count_reg[1]/C
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff3/ff3/count_reg[1]/Q
                         net (fo=5, routed)           0.082     0.246    ff3/ff3/mux_3[1]
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  ff3/ff3/tick_i_1__2/O
                         net (fo=1, routed)           0.000     0.291    ff3/ff3/tick_i_1__2_n_0
    SLICE_X3Y92          FDRE                                         r  ff3/ff3/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff7/TIMER_FINISHED_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff0/last_triggers_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.164ns (54.447%)  route 0.137ns (45.553%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE                         0.000     0.000 r  ff7/TIMER_FINISHED_reg/C
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff7/TIMER_FINISHED_reg/Q
                         net (fo=6, routed)           0.137     0.301    ff0/TIMER_FINISHED
    SLICE_X6Y89          FDRE                                         r  ff0/last_triggers_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/ff6/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff3/ff6/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.209ns (67.083%)  route 0.103ns (32.917%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  ff3/ff6/tick_reg/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff3/ff6/tick_reg/Q
                         net (fo=1, routed)           0.103     0.267    ff3/ff6/tick_reg_n_0
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.045     0.312 r  ff3/ff6/tick__0_i_1__5/O
                         net (fo=1, routed)           0.000     0.312    ff3/ff6/tick
    SLICE_X0Y93          FDRE                                         r  ff3/ff6/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.075     0.223    ff9/Q[0]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.098     0.321 r  ff9/current_rand[7]_i_1/O
                         net (fo=1, routed)           0.000     0.321    ff9/current_rand[7]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  ff9/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.164ns (50.630%)  route 0.160ns (49.370%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.160     0.324    ff9/Q[1]
    SLICE_X2Y83          FDRE                                         r  ff9/current_rand_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.164ns (49.304%)  route 0.169ns (50.696%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[7]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff9/current_rand_reg[7]/Q
                         net (fo=3, routed)           0.169     0.333    ff9/Q[7]
    SLICE_X2Y82          FDRE                                         r  ff9/current_rand_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/ff4/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff3/ff4/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.209ns (59.958%)  route 0.140ns (40.042%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE                         0.000     0.000 r  ff3/ff4/count_reg[0]/C
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff3/ff4/count_reg[0]/Q
                         net (fo=6, routed)           0.140     0.304    ff3/ff4/Q[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.349 r  ff3/ff4/tick_i_1__3/O
                         net (fo=1, routed)           0.000     0.349    ff3/ff4/tick_i_1__3_n_0
    SLICE_X3Y95          FDRE                                         r  ff3/ff4/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reaction_time_count_en_reg/G
                            (positive level-sensitive latch)
  Destination:            ff3/ff1/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.269ns (76.507%)  route 0.083ns (23.493%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          LDCE                         0.000     0.000 r  reaction_time_count_en_reg/G
    SLICE_X5Y92          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  reaction_time_count_en_reg/Q
                         net (fo=39, routed)          0.083     0.307    ff3/ff1/reaction_time_count_en
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.045     0.352 r  ff3/ff1/tick_i_1__0/O
                         net (fo=1, routed)           0.000     0.352    ff3/ff1/tick_i_1__0_n_0
    SLICE_X4Y92          FDRE                                         r  ff3/ff1/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff7/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff7/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  ff7/count_reg[2]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff7/count_reg[2]/Q
                         net (fo=5, routed)           0.179     0.320    ff7/count_reg[2]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.042     0.362 r  ff7/count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.362    ff7/count[3]_i_2_n_0
    SLICE_X5Y91          FDCE                                         r  ff7/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff7/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff7/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  ff7/count_reg[2]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff7/count_reg[2]/Q
                         net (fo=5, routed)           0.179     0.320    ff7/count_reg[2]
    SLICE_X5Y91          LUT3 (Prop_lut3_I2_O)        0.045     0.365 r  ff7/count[2]_i_1__8/O
                         net (fo=1, routed)           0.000     0.365    ff7/count[2]_i_1__8_n_0
    SLICE_X5Y91          FDCE                                         r  ff7/count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100_mhz_switchable_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.511ns  (logic 1.578ns (28.629%)  route 3.933ns (71.371%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.909    10.511    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          LDCE                                         f  clk_100_mhz_switchable_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100_mhz_switchable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.580ns  (logic 0.276ns (17.446%)  route 1.304ns (82.554%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.660     1.580    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          LDCE                                         r  clk_100_mhz_switchable_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.761ns  (logic 1.564ns (41.587%)  route 2.197ns (58.413%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[5]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff9/current_rand_reg[5]/Q
                         net (fo=5, routed)           1.415     1.893    ff9/Q[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.296     2.189 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.189    ff2_2/count_reg[0]_0[0]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     2.647 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.782     3.429    ff2_2/count0_carry__1_n_2
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.332     3.761 r  ff2_2/temp_i_1__1/O
                         net (fo=1, routed)           0.000     3.761    ff2_2/temp_i_1__1_n_0
    SLICE_X1Y82          FDRE                                         r  ff2_2/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.597     5.020    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  ff2_2/temp_reg/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.232ns (33.578%)  route 2.437ns (66.422%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[5]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff9/current_rand_reg[5]/Q
                         net (fo=5, routed)           1.415     1.893    ff9/Q[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.296     2.189 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.189    ff2_2/count_reg[0]_0[0]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     2.647 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.022     3.669    ff2_2/count0_carry__1_n_2
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.595     5.018    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[0]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.232ns (33.578%)  route 2.437ns (66.422%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[5]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff9/current_rand_reg[5]/Q
                         net (fo=5, routed)           1.415     1.893    ff9/Q[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.296     2.189 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.189    ff2_2/count_reg[0]_0[0]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     2.647 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.022     3.669    ff2_2/count0_carry__1_n_2
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.595     5.018    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[1]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.232ns (33.578%)  route 2.437ns (66.422%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[5]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff9/current_rand_reg[5]/Q
                         net (fo=5, routed)           1.415     1.893    ff9/Q[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.296     2.189 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.189    ff2_2/count_reg[0]_0[0]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     2.647 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.022     3.669    ff2_2/count0_carry__1_n_2
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.595     5.018    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[2]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.232ns (33.578%)  route 2.437ns (66.422%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[5]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff9/current_rand_reg[5]/Q
                         net (fo=5, routed)           1.415     1.893    ff9/Q[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.296     2.189 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.189    ff2_2/count_reg[0]_0[0]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     2.647 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.022     3.669    ff2_2/count0_carry__1_n_2
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.595     5.018    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  ff2_2/count_reg[3]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.529ns  (logic 1.232ns (34.909%)  route 2.297ns (65.091%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[5]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff9/current_rand_reg[5]/Q
                         net (fo=5, routed)           1.415     1.893    ff9/Q[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.296     2.189 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.189    ff2_2/count_reg[0]_0[0]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     2.647 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.882     3.529    ff2_2/count0_carry__1_n_2
    SLICE_X3Y82          FDRE                                         r  ff2_2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.597     5.020    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ff2_2/count_reg[4]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.529ns  (logic 1.232ns (34.909%)  route 2.297ns (65.091%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[5]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff9/current_rand_reg[5]/Q
                         net (fo=5, routed)           1.415     1.893    ff9/Q[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.296     2.189 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.189    ff2_2/count_reg[0]_0[0]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     2.647 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.882     3.529    ff2_2/count0_carry__1_n_2
    SLICE_X3Y82          FDRE                                         r  ff2_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.597     5.020    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ff2_2/count_reg[5]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.529ns  (logic 1.232ns (34.909%)  route 2.297ns (65.091%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[5]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff9/current_rand_reg[5]/Q
                         net (fo=5, routed)           1.415     1.893    ff9/Q[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.296     2.189 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.189    ff2_2/count_reg[0]_0[0]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     2.647 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.882     3.529    ff2_2/count0_carry__1_n_2
    SLICE_X3Y82          FDRE                                         r  ff2_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.597     5.020    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ff2_2/count_reg[6]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.529ns  (logic 1.232ns (34.909%)  route 2.297ns (65.091%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[5]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff9/current_rand_reg[5]/Q
                         net (fo=5, routed)           1.415     1.893    ff9/Q[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.296     2.189 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.189    ff2_2/count_reg[0]_0[0]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     2.647 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.882     3.529    ff2_2/count0_carry__1_n_2
    SLICE_X3Y82          FDRE                                         r  ff2_2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.597     5.020    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ff2_2/count_reg[7]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.370ns  (logic 1.232ns (36.563%)  route 2.138ns (63.437%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[5]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ff9/current_rand_reg[5]/Q
                         net (fo=5, routed)           1.415     1.893    ff9/Q[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.296     2.189 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.189    ff2_2/count_reg[0]_0[0]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     2.647 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.723     3.370    ff2_2/count0_carry__1_n_2
    SLICE_X3Y83          FDRE                                         r  ff2_2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598     5.021    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  ff2_2/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.402ns (53.630%)  route 0.348ns (46.370%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.132     0.280    ff2_2/Q[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.098     0.378 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.378    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.489 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.489    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.534 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.215     0.750    ff2_2/count0_carry__1_n_2
    SLICE_X3Y85          FDRE                                         r  ff2_2/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  ff2_2/count_reg[16]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.402ns (53.630%)  route 0.348ns (46.370%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.132     0.280    ff2_2/Q[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.098     0.378 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.378    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.489 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.489    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.534 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.215     0.750    ff2_2/count0_carry__1_n_2
    SLICE_X3Y85          FDRE                                         r  ff2_2/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  ff2_2/count_reg[17]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.402ns (53.630%)  route 0.348ns (46.370%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.132     0.280    ff2_2/Q[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.098     0.378 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.378    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.489 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.489    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.534 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.215     0.750    ff2_2/count0_carry__1_n_2
    SLICE_X3Y85          FDRE                                         r  ff2_2/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  ff2_2/count_reg[18]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.402ns (53.630%)  route 0.348ns (46.370%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.132     0.280    ff2_2/Q[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.098     0.378 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.378    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.489 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.489    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.534 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.215     0.750    ff2_2/count0_carry__1_n_2
    SLICE_X3Y85          FDRE                                         r  ff2_2/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  ff2_2/count_reg[19]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.402ns (53.453%)  route 0.350ns (46.547%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.132     0.280    ff2_2/Q[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.098     0.378 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.378    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.489 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.489    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.534 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.218     0.752    ff2_2/count0_carry__1_n_2
    SLICE_X3Y84          FDRE                                         r  ff2_2/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  ff2_2/count_reg[12]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.402ns (53.453%)  route 0.350ns (46.547%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.132     0.280    ff2_2/Q[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.098     0.378 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.378    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.489 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.489    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.534 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.218     0.752    ff2_2/count0_carry__1_n_2
    SLICE_X3Y84          FDRE                                         r  ff2_2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  ff2_2/count_reg[13]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.402ns (53.453%)  route 0.350ns (46.547%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.132     0.280    ff2_2/Q[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.098     0.378 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.378    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.489 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.489    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.534 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.218     0.752    ff2_2/count0_carry__1_n_2
    SLICE_X3Y84          FDRE                                         r  ff2_2/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  ff2_2/count_reg[14]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.402ns (53.453%)  route 0.350ns (46.547%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.132     0.280    ff2_2/Q[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.098     0.378 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.378    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.489 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.489    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.534 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.218     0.752    ff2_2/count0_carry__1_n_2
    SLICE_X3Y84          FDRE                                         r  ff2_2/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  ff2_2/count_reg[15]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.402ns (53.311%)  route 0.352ns (46.689%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.132     0.280    ff2_2/Q[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.098     0.378 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.378    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.489 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.489    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.534 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.220     0.754    ff2_2/count0_carry__1_n_2
    SLICE_X3Y86          FDRE                                         r  ff2_2/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  ff2_2/count_reg[20]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.402ns (53.311%)  route 0.352ns (46.689%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.132     0.280    ff2_2/Q[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.098     0.378 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.378    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.489 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.489    ff2_2/count0_carry__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.534 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.220     0.754    ff2_2/count0_carry__1_n_2
    SLICE_X3Y86          FDRE                                         r  ff2_2/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    ff2_2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  ff2_2/count_reg[21]/C





