# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:12:24 on Jan 02,2024
# vlog -reportprogress 300 -vlog01compat -work postsynth C:/EDA/cpu74HC148/synthesis/hc148.v 
# -- Compiling module hc148
# 
# Top level modules:
# 	hc148
# End time: 23:12:24 on Jan 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:12:24 on Jan 02,2024
# vlog -reportprogress 300 "+incdir+C:/EDA/cpu74HC148/stimulus" -vlog01compat -work postsynth C:/EDA/cpu74HC148/stimulus/testhc148.v 
# -- Compiling module testhc148
# 
# Top level modules:
# 	testhc148
# End time: 23:12:24 on Jan 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postsynth -t 1ps postsynth.testhc148 
# Start time: 23:12:24 on Jan 02,2024
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postsynth.testhc148
# Loading postsynth.hc148
# Loading proasic3.OUTBUF
# Loading proasic3.INBUF
# Loading proasic3.NOR3
# Loading proasic3.AO1A
# Loading proasic3.VCC
# Loading proasic3.NOR3C
# Loading proasic3.NOR2B
# Loading proasic3.AO1
# Loading proasic3.NOR2A
# Loading proasic3.NOR2
# Loading proasic3.GND
# Loading proasic3.AO1C
# Loading proasic3.NOR3A
# Loading proasic3.OR3B
# EI_N=1, in_N=xxxxxxxx, out_N=xxx, GS_N=x,EO_N=x
# EI_N=1, in_N=xxxxxxxx, out_N=11x, GS_N=1,EO_N=1
# EI_N=1, in_N=xxxxxxxx, out_N=111, GS_N=1,EO_N=1
# EI_N=0, in_N=11111111, out_N=111, GS_N=1,EO_N=1
# EI_N=0, in_N=11111111, out_N=xx1, GS_N=x,EO_N=x
# EI_N=0, in_N=11111111, out_N=1x1, GS_N=x,EO_N=x
# EI_N=0, in_N=11111111, out_N=111, GS_N=1,EO_N=0
# EI_N=0, in_N=01111111, out_N=111, GS_N=1,EO_N=0
# EI_N=0, in_N=01111111, out_N=111, GS_N=0,EO_N=1
# EI_N=0, in_N=11011111, out_N=111, GS_N=0,EO_N=1
# EI_N=0, in_N=11011111, out_N=111, GS_N=1,EO_N=0
# EI_N=0, in_N=11011111, out_N=101, GS_N=0,EO_N=1
# EI_N=0, in_N=11111101, out_N=101, GS_N=0,EO_N=1
# EI_N=0, in_N=11111101, out_N=001, GS_N=0,EO_N=1
# EI_N=0, in_N=10110011, out_N=001, GS_N=0,EO_N=1
# EI_N=0, in_N=10110011, out_N=010, GS_N=0,EO_N=1
# EI_N=0, in_N=11000000, out_N=010, GS_N=0,EO_N=1
# EI_N=0, in_N=11000000, out_N=000, GS_N=0,EO_N=1
# Load canceled
# End time: 23:13:52 on Jan 02,2024, Elapsed time: 0:01:28
# Errors: 1, Warnings: 0
