<!DOCTYPE HTML>
<html lang="en" class="light" dir="ltr">
    <head>
        <!-- sidebar iframe generated using mdBook

        This is a frame, and not included directly in the page, to control the total size of the
        book. The TOC contains an entry for each page, so if each page includes a copy of the TOC,
        the total size of the page becomes O(n**2).

        The frame is only used as a fallback when JS is turned off. When it's on, the sidebar is
        instead added to the main page by `toc.js` instead. The JavaScript mode is better
        because, when running in a `file:///` URL, the iframed page would not be Same-Origin as
        the rest of the page, so the sidebar and the main page theme would fall out of sync.
        -->
        <meta charset="UTF-8">
        <meta name="robots" content="noindex">
        <!-- Custom HTML head -->
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">
        <link rel="stylesheet" href="css/variables.css">
        <link rel="stylesheet" href="css/general.css">
        <link rel="stylesheet" href="css/chrome.css">
        <!-- Fonts -->
        <link rel="stylesheet" href="FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="fonts/fonts.css">
        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="custom.css">
    </head>
    <body class="sidebar-iframe-inner">
        <ol class="chapter"><li class="chapter-item "><a href="index.html" target="_parent"><strong aria-hidden="true">1.</strong> Project Combine</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="terminology.html" target="_parent"><strong aria-hidden="true">1.1.</strong> General terminology</a></li><li class="chapter-item "><div><strong aria-hidden="true">1.2.</strong> General database structure</div></li><li class="chapter-item "><div><strong aria-hidden="true">1.3.</strong> Bitstream database</div></li><li class="chapter-item "><div><strong aria-hidden="true">1.4.</strong> Speed data</div></li><li class="chapter-item "><a href="fpga.html" target="_parent"><strong aria-hidden="true">1.5.</strong> FPGA grids and interconnect</a></li></ol></li><li class="chapter-item "><li class="part-title">SiliconBlue FPGAs</li><li class="chapter-item "><a href="siliconblue/index.html" target="_parent"><strong aria-hidden="true">2.</strong> iCE65 and iCE40</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="siliconblue/geometry.html" target="_parent"><strong aria-hidden="true">2.1.</strong> Device geometry</a></li><li class="chapter-item "><a href="siliconblue/interconnect.html" target="_parent"><strong aria-hidden="true">2.2.</strong> General interconnect</a></li><li class="chapter-item "><a href="siliconblue/global.html" target="_parent"><strong aria-hidden="true">2.3.</strong> Global interconnect</a></li><li class="chapter-item "><a href="siliconblue/plb.html" target="_parent"><strong aria-hidden="true">2.4.</strong> Logic block</a></li><li class="chapter-item "><a href="siliconblue/io/index.html" target="_parent"><strong aria-hidden="true">2.5.</strong> Input / Output</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="siliconblue/io/ioi.html" target="_parent"><strong aria-hidden="true">2.5.1.</strong> I/O Interface</a></li><li class="chapter-item "><a href="siliconblue/io/iob.html" target="_parent"><strong aria-hidden="true">2.5.2.</strong> I/O Buffers</a></li></ol></li><li class="chapter-item "><a href="siliconblue/bram.html" target="_parent"><strong aria-hidden="true">2.6.</strong> Block RAM</a></li><li class="chapter-item "><a href="siliconblue/dsp.html" target="_parent"><strong aria-hidden="true">2.7.</strong> DSP</a></li><li class="chapter-item "><a href="siliconblue/spram.html" target="_parent"><strong aria-hidden="true">2.8.</strong> SPRAM</a></li><li class="chapter-item "><a href="siliconblue/pll.html" target="_parent"><strong aria-hidden="true">2.9.</strong> Phase-Locked Loop</a></li><li class="chapter-item "><a href="siliconblue/spi.html" target="_parent"><strong aria-hidden="true">2.10.</strong> SPI controller</a></li><li class="chapter-item "><a href="siliconblue/i2c.html" target="_parent"><strong aria-hidden="true">2.11.</strong> I2C controller</a></li><li class="chapter-item "><a href="siliconblue/i2c_fifo.html" target="_parent"><strong aria-hidden="true">2.12.</strong> I2C_FIFO controller</a></li><li class="chapter-item "><a href="siliconblue/filter.html" target="_parent"><strong aria-hidden="true">2.13.</strong> I2C glitch filter</a></li><li class="chapter-item "><a href="siliconblue/osc.html" target="_parent"><strong aria-hidden="true">2.14.</strong> Internal oscillators</a></li><li class="chapter-item "><a href="siliconblue/led_drv.html" target="_parent"><strong aria-hidden="true">2.15.</strong> Led drivers</a></li><li class="chapter-item "><a href="siliconblue/config.html" target="_parent"><strong aria-hidden="true">2.16.</strong> Configuration</a></li><li class="chapter-item "><a href="siliconblue/bitstream.html" target="_parent"><strong aria-hidden="true">2.17.</strong> Bitstream format</a></li><li class="chapter-item "><a href="siliconblue/speed.html" target="_parent"><strong aria-hidden="true">2.18.</strong> Speed data</a></li></ol></li><li class="chapter-item "><li class="part-title">Xilinx FPGAs</li><li class="chapter-item "><a href="xc2000/index.html" target="_parent"><strong aria-hidden="true">3.</strong> XC2000</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><div><strong aria-hidden="true">3.1.</strong> Device geometry</div></li><li class="chapter-item "><a href="xc2000/interconnect.html" target="_parent"><strong aria-hidden="true">3.2.</strong> General interconnect</a></li><li class="chapter-item "><a href="xc2000/clb.html" target="_parent"><strong aria-hidden="true">3.3.</strong> Logic block</a></li><li class="chapter-item "><a href="xc2000/bidi.html" target="_parent"><strong aria-hidden="true">3.4.</strong> Bidirectional buffers</a></li></ol></li><li class="chapter-item "><a href="xc3000/index.html" target="_parent"><strong aria-hidden="true">4.</strong> XC3000</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><div><strong aria-hidden="true">4.1.</strong> Device geometry</div></li><li class="chapter-item "><div><strong aria-hidden="true">4.2.</strong> XC3000 tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc3000/xc3000/interconnect.html" target="_parent"><strong aria-hidden="true">4.2.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="xc3000/xc3000/clb.html" target="_parent"><strong aria-hidden="true">4.2.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xc3000/xc3000/splitter.html" target="_parent"><strong aria-hidden="true">4.2.3.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">4.3.</strong> XC3000A tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc3000/xc3000a/interconnect.html" target="_parent"><strong aria-hidden="true">4.3.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="xc3000/xc3000a/clb.html" target="_parent"><strong aria-hidden="true">4.3.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xc3000/xc3000a/splitter.html" target="_parent"><strong aria-hidden="true">4.3.3.</strong> Long line splitters</a></li></ol></li></ol></li><li class="chapter-item "><a href="xc4000/index.html" target="_parent"><strong aria-hidden="true">5.</strong> XC4000</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><div><strong aria-hidden="true">5.1.</strong> Device geometry</div></li><li class="chapter-item "><div><strong aria-hidden="true">5.2.</strong> XC4000 tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000/interconnect.html" target="_parent"><strong aria-hidden="true">5.2.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="xc4000/xc4000/clb.html" target="_parent"><strong aria-hidden="true">5.2.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000/io.html" target="_parent"><strong aria-hidden="true">5.2.3.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000/corner.html" target="_parent"><strong aria-hidden="true">5.2.4.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000/splitter.html" target="_parent"><strong aria-hidden="true">5.2.5.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.3.</strong> XC4000A tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000a/interconnect.html" target="_parent"><strong aria-hidden="true">5.3.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="xc4000/xc4000a/clb.html" target="_parent"><strong aria-hidden="true">5.3.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000a/io.html" target="_parent"><strong aria-hidden="true">5.3.3.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000a/corner.html" target="_parent"><strong aria-hidden="true">5.3.4.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000a/splitter.html" target="_parent"><strong aria-hidden="true">5.3.5.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.4.</strong> XC4000H tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000h/interconnect.html" target="_parent"><strong aria-hidden="true">5.4.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="xc4000/xc4000h/clb.html" target="_parent"><strong aria-hidden="true">5.4.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000h/io.html" target="_parent"><strong aria-hidden="true">5.4.3.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000h/corner.html" target="_parent"><strong aria-hidden="true">5.4.4.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000h/splitter.html" target="_parent"><strong aria-hidden="true">5.4.5.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.5.</strong> XC4000E tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000e/interconnect.html" target="_parent"><strong aria-hidden="true">5.5.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="xc4000/xc4000e/clb.html" target="_parent"><strong aria-hidden="true">5.5.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000e/io.html" target="_parent"><strong aria-hidden="true">5.5.3.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000e/corner.html" target="_parent"><strong aria-hidden="true">5.5.4.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000e/splitter.html" target="_parent"><strong aria-hidden="true">5.5.5.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.6.</strong> XC4000EX/XL tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000ex/interconnect.html" target="_parent"><strong aria-hidden="true">5.6.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="xc4000/xc4000ex/clb.html" target="_parent"><strong aria-hidden="true">5.6.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000ex/io.html" target="_parent"><strong aria-hidden="true">5.6.3.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000ex/corner.html" target="_parent"><strong aria-hidden="true">5.6.4.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000ex/splitter.html" target="_parent"><strong aria-hidden="true">5.6.5.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.7.</strong> XC4000XLA tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000xla/interconnect.html" target="_parent"><strong aria-hidden="true">5.7.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="xc4000/xc4000xla/clb.html" target="_parent"><strong aria-hidden="true">5.7.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000xla/io.html" target="_parent"><strong aria-hidden="true">5.7.3.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000xla/corner.html" target="_parent"><strong aria-hidden="true">5.7.4.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000xla/splitter.html" target="_parent"><strong aria-hidden="true">5.7.5.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.8.</strong> XC4000XV tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000xv/interconnect.html" target="_parent"><strong aria-hidden="true">5.8.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="xc4000/xc4000xv/clb.html" target="_parent"><strong aria-hidden="true">5.8.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000xv/io.html" target="_parent"><strong aria-hidden="true">5.8.3.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000xv/corner.html" target="_parent"><strong aria-hidden="true">5.8.4.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000xv/splitter.html" target="_parent"><strong aria-hidden="true">5.8.5.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.9.</strong> Spartan XL tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/spartanxl/interconnect.html" target="_parent"><strong aria-hidden="true">5.9.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="xc4000/spartanxl/clb.html" target="_parent"><strong aria-hidden="true">5.9.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/spartanxl/io.html" target="_parent"><strong aria-hidden="true">5.9.3.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/spartanxl/corner.html" target="_parent"><strong aria-hidden="true">5.9.4.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/spartanxl/splitter.html" target="_parent"><strong aria-hidden="true">5.9.5.</strong> Long line splitters</a></li></ol></li></ol></li><li class="chapter-item "><a href="xc5200/index.html" target="_parent"><strong aria-hidden="true">6.</strong> XC5200</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><div><strong aria-hidden="true">6.1.</strong> Device geometry</div></li><li class="chapter-item "><a href="xc5200/interconnect.html" target="_parent"><strong aria-hidden="true">6.2.</strong> General interconnect</a></li><li class="chapter-item "><a href="xc5200/clb.html" target="_parent"><strong aria-hidden="true">6.3.</strong> Logic block</a></li><li class="chapter-item "><a href="xc5200/io.html" target="_parent"><strong aria-hidden="true">6.4.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc5200/corner.html" target="_parent"><strong aria-hidden="true">6.5.</strong> Corners</a></li><li class="chapter-item "><a href="xc5200/splitter.html" target="_parent"><strong aria-hidden="true">6.6.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><a href="virtex/index.html" target="_parent"><strong aria-hidden="true">7.</strong> Virtex</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><div><strong aria-hidden="true">7.1.</strong> Device geometry</div></li><li class="chapter-item "><a href="virtex/interconnect.html" target="_parent"><strong aria-hidden="true">7.2.</strong> General interconnect</a></li><li class="chapter-item "><a href="virtex/clb.html" target="_parent"><strong aria-hidden="true">7.3.</strong> Logic block</a></li><li class="chapter-item "><a href="virtex/bram.html" target="_parent"><strong aria-hidden="true">7.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="virtex/clock.html" target="_parent"><strong aria-hidden="true">7.5.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="virtex/io/index.html" target="_parent"><strong aria-hidden="true">7.6.</strong> Input / Output</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex/io/ioi.html" target="_parent"><strong aria-hidden="true">7.6.1.</strong> I/O Interface</a></li><li class="chapter-item "><a href="virtex/io/iob-v.html" target="_parent"><strong aria-hidden="true">7.6.2.</strong> I/O Buffers (Virtex)</a></li><li class="chapter-item "><a href="virtex/io/iob-ve.html" target="_parent"><strong aria-hidden="true">7.6.3.</strong> I/O Buffers (Virtex E)</a></li></ol></li><li class="chapter-item "><a href="virtex/dll.html" target="_parent"><strong aria-hidden="true">7.7.</strong> Delay-locked loop</a></li><li class="chapter-item "><a href="virtex/pcilogic.html" target="_parent"><strong aria-hidden="true">7.8.</strong> Hard PCI logic</a></li><li class="chapter-item "><a href="virtex/corners/index.html" target="_parent"><strong aria-hidden="true">7.9.</strong> Corners</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex/corners/sw.html" target="_parent"><strong aria-hidden="true">7.9.1.</strong> South-west</a></li><li class="chapter-item "><a href="virtex/corners/nw.html" target="_parent"><strong aria-hidden="true">7.9.2.</strong> North-west</a></li><li class="chapter-item "><a href="virtex/corners/se.html" target="_parent"><strong aria-hidden="true">7.9.3.</strong> South-east</a></li><li class="chapter-item "><a href="virtex/corners/ne.html" target="_parent"><strong aria-hidden="true">7.9.4.</strong> North-east</a></li></ol></li><li class="chapter-item "><a href="virtex/config.html" target="_parent"><strong aria-hidden="true">7.10.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="virtex2/index.html" target="_parent"><strong aria-hidden="true">8.</strong> Virtex 2</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex2/geometry.html" target="_parent"><strong aria-hidden="true">8.1.</strong> Device geometry</a></li><li class="chapter-item "><a href="virtex2/interconnect/index.html" target="_parent"><strong aria-hidden="true">8.2.</strong> General interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex2/interconnect/tiles-int.html" target="_parent"><strong aria-hidden="true">8.2.1.</strong> Interconnect tiles</a></li><li class="chapter-item "><a href="virtex2/interconnect/tiles-term.html" target="_parent"><strong aria-hidden="true">8.2.2.</strong> Terminator tiles</a></li><li class="chapter-item "><a href="virtex2/interconnect/tiles-ppc.html" target="_parent"><strong aria-hidden="true">8.2.3.</strong> PowerPC hole tiles</a></li><li class="chapter-item "><a href="virtex2/interconnect/tiles-intf.html" target="_parent"><strong aria-hidden="true">8.2.4.</strong> Interface tiles</a></li></ol></li><li class="chapter-item "><a href="virtex2/clb.html" target="_parent"><strong aria-hidden="true">8.3.</strong> Logic block</a></li><li class="chapter-item "><a href="virtex2/bram.html" target="_parent"><strong aria-hidden="true">8.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="virtex2/clock/index.html" target="_parent"><strong aria-hidden="true">8.5.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex2/clock/bufg.html" target="_parent"><strong aria-hidden="true">8.5.1.</strong> Global buffers</a></li><li class="chapter-item "><a href="virtex2/clock/hrow.html" target="_parent"><strong aria-hidden="true">8.5.2.</strong> Clock row distribution</a></li><li class="chapter-item "><a href="virtex2/clock/hclk.html" target="_parent"><strong aria-hidden="true">8.5.3.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="virtex2/clock/dcmconn.html" target="_parent"><strong aria-hidden="true">8.5.4.</strong> DCM connections</a></li></ol></li><li class="chapter-item "><a href="virtex2/io/index.html" target="_parent"><strong aria-hidden="true">8.6.</strong> Input / Output</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex2/io/ioi.html" target="_parent"><strong aria-hidden="true">8.6.1.</strong> I/O Interface</a></li><li class="chapter-item "><a href="virtex2/io/iob-v2.html" target="_parent"><strong aria-hidden="true">8.6.2.</strong> I/O Buffers (Virtex 2)</a></li><li class="chapter-item "><a href="virtex2/io/iob-v2p.html" target="_parent"><strong aria-hidden="true">8.6.3.</strong> I/O Buffers (Virtex 2 Pro)</a></li></ol></li><li class="chapter-item "><a href="virtex2/dcm.html" target="_parent"><strong aria-hidden="true">8.7.</strong> Digital Clock Managers</a></li><li class="chapter-item "><a href="virtex2/ppc.html" target="_parent"><strong aria-hidden="true">8.8.</strong> PowerPC 405</a></li><li class="chapter-item "><a href="virtex2/gt.html" target="_parent"><strong aria-hidden="true">8.9.</strong> Multi-gigabit transceivers (Virtex 2 Pro)</a></li><li class="chapter-item "><a href="virtex2/gt10.html" target="_parent"><strong aria-hidden="true">8.10.</strong> Multi-gigabit transceivers (Virtex 2 Pro X)</a></li><li class="chapter-item "><a href="virtex2/pcilogic.html" target="_parent"><strong aria-hidden="true">8.11.</strong> Hard PCI logic</a></li><li class="chapter-item "><a href="virtex2/corners/index.html" target="_parent"><strong aria-hidden="true">8.12.</strong> Corners</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex2/corners/sw.html" target="_parent"><strong aria-hidden="true">8.12.1.</strong> South-west</a></li><li class="chapter-item "><a href="virtex2/corners/nw.html" target="_parent"><strong aria-hidden="true">8.12.2.</strong> North-west</a></li><li class="chapter-item "><a href="virtex2/corners/se.html" target="_parent"><strong aria-hidden="true">8.12.3.</strong> South-east</a></li><li class="chapter-item "><a href="virtex2/corners/ne.html" target="_parent"><strong aria-hidden="true">8.12.4.</strong> North-east</a></li></ol></li><li class="chapter-item "><a href="virtex2/bitstream.html" target="_parent"><strong aria-hidden="true">8.13.</strong> Bitstream format</a></li><li class="chapter-item "><a href="virtex2/config.html" target="_parent"><strong aria-hidden="true">8.14.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="spartan3/index.html" target="_parent"><strong aria-hidden="true">9.</strong> Spartan 3</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan3/geometry.html" target="_parent"><strong aria-hidden="true">9.1.</strong> Device geometry</a></li><li class="chapter-item "><a href="spartan3/interconnect/index.html" target="_parent"><strong aria-hidden="true">9.2.</strong> General interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan3/interconnect/tiles-int.html" target="_parent"><strong aria-hidden="true">9.2.1.</strong> Interconnect tiles</a></li><li class="chapter-item "><a href="spartan3/interconnect/tiles-llh.html" target="_parent"><strong aria-hidden="true">9.2.2.</strong> Horizontal long line splitter tiles</a></li><li class="chapter-item "><a href="spartan3/interconnect/tiles-llv.html" target="_parent"><strong aria-hidden="true">9.2.3.</strong> Vertical long line splitter tiles</a></li><li class="chapter-item "><a href="spartan3/interconnect/tiles-intf.html" target="_parent"><strong aria-hidden="true">9.2.4.</strong> Interface tiles</a></li></ol></li><li class="chapter-item "><a href="spartan3/clb.html" target="_parent"><strong aria-hidden="true">9.3.</strong> Logic block</a></li><li class="chapter-item "><a href="spartan3/bram.html" target="_parent"><strong aria-hidden="true">9.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="spartan3/dsp.html" target="_parent"><strong aria-hidden="true">9.5.</strong> DSP</a></li><li class="chapter-item "><a href="spartan3/clock/index.html" target="_parent"><strong aria-hidden="true">9.6.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan3/clock/bufg.html" target="_parent"><strong aria-hidden="true">9.6.1.</strong> Primary global buffers</a></li><li class="chapter-item "><a href="spartan3/clock/bufg-side.html" target="_parent"><strong aria-hidden="true">9.6.2.</strong> Side global buffers</a></li><li class="chapter-item "><a href="spartan3/clock/region.html" target="_parent"><strong aria-hidden="true">9.6.3.</strong> Clock quadrant distribution</a></li><li class="chapter-item "><a href="spartan3/clock/hclk.html" target="_parent"><strong aria-hidden="true">9.6.4.</strong> Clock column buffers</a></li></ol></li><li class="chapter-item "><a href="spartan3/io/index.html" target="_parent"><strong aria-hidden="true">9.7.</strong> Input / Output</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan3/io/ioi.html" target="_parent"><strong aria-hidden="true">9.7.1.</strong> I/O Interface</a></li><li class="chapter-item "><a href="spartan3/io/iob-s3.html" target="_parent"><strong aria-hidden="true">9.7.2.</strong> I/O Buffers (Spartan 3)</a></li><li class="chapter-item "><a href="spartan3/io/iob-s3e.html" target="_parent"><strong aria-hidden="true">9.7.3.</strong> I/O Buffers (Spartan 3E)</a></li><li class="chapter-item "><a href="spartan3/io/iob-s3a.html" target="_parent"><strong aria-hidden="true">9.7.4.</strong> I/O Buffers (Spartan 3A)</a></li></ol></li><li class="chapter-item "><a href="spartan3/dcm-s3.html" target="_parent"><strong aria-hidden="true">9.8.</strong> Digital Clock Managers (Spartan 3)</a></li><li class="chapter-item "><a href="spartan3/dcm-s3e.html" target="_parent"><strong aria-hidden="true">9.9.</strong> Digital Clock Managers (Spartan 3E, 3A)</a></li><li class="chapter-item "><a href="spartan3/pcilogicse.html" target="_parent"><strong aria-hidden="true">9.10.</strong> Hard PCI logic</a></li><li class="chapter-item "><a href="spartan3/corners/index.html" target="_parent"><strong aria-hidden="true">9.11.</strong> Corners</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan3/corners/sw.html" target="_parent"><strong aria-hidden="true">9.11.1.</strong> South-west</a></li><li class="chapter-item "><a href="spartan3/corners/nw.html" target="_parent"><strong aria-hidden="true">9.11.2.</strong> North-west</a></li><li class="chapter-item "><a href="spartan3/corners/se.html" target="_parent"><strong aria-hidden="true">9.11.3.</strong> South-east</a></li><li class="chapter-item "><a href="spartan3/corners/ne.html" target="_parent"><strong aria-hidden="true">9.11.4.</strong> North-east</a></li></ol></li><li class="chapter-item "><a href="spartan3/config-s3.html" target="_parent"><strong aria-hidden="true">9.12.</strong> Configuration registers (Spartan 3, 3E)</a></li><li class="chapter-item "><a href="spartan3/config-s3a.html" target="_parent"><strong aria-hidden="true">9.13.</strong> Configuration registers (Spartan 3A)</a></li></ol></li><li class="chapter-item "><a href="fpgacore/index.html" target="_parent"><strong aria-hidden="true">10.</strong> FPGAcore</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="fpgacore/interconnect.html" target="_parent"><strong aria-hidden="true">10.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="fpgacore/clb.html" target="_parent"><strong aria-hidden="true">10.2.</strong> Logic block</a></li><li class="chapter-item "><a href="fpgacore/clock/index.html" target="_parent"><strong aria-hidden="true">10.3.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="fpgacore/clock/bufg.html" target="_parent"><strong aria-hidden="true">10.3.1.</strong> Global buffers</a></li><li class="chapter-item "><a href="fpgacore/clock/region.html" target="_parent"><strong aria-hidden="true">10.3.2.</strong> Clock quadrant distribution</a></li><li class="chapter-item "><a href="fpgacore/clock/hclk.html" target="_parent"><strong aria-hidden="true">10.3.3.</strong> Clock column buffers</a></li></ol></li><li class="chapter-item "><a href="fpgacore/io.html" target="_parent"><strong aria-hidden="true">10.4.</strong> Input / Output</a></li><li class="chapter-item "><a href="fpgacore/corners/index.html" target="_parent"><strong aria-hidden="true">10.5.</strong> Corners</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="fpgacore/corners/sw.html" target="_parent"><strong aria-hidden="true">10.5.1.</strong> South-west</a></li><li class="chapter-item "><a href="fpgacore/corners/nw.html" target="_parent"><strong aria-hidden="true">10.5.2.</strong> North-west</a></li><li class="chapter-item "><a href="fpgacore/corners/se.html" target="_parent"><strong aria-hidden="true">10.5.3.</strong> South-east</a></li><li class="chapter-item "><a href="fpgacore/corners/ne.html" target="_parent"><strong aria-hidden="true">10.5.4.</strong> North-east</a></li></ol></li><li class="chapter-item "><a href="fpgacore/config.html" target="_parent"><strong aria-hidden="true">10.6.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="spartan6/index.html" target="_parent"><strong aria-hidden="true">11.</strong> Spartan 6</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><div><strong aria-hidden="true">11.1.</strong> Device geometry</div></li><li class="chapter-item "><a href="spartan6/interconnect/index.html" target="_parent"><strong aria-hidden="true">11.2.</strong> General interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan6/interconnect/tiles-int.html" target="_parent"><strong aria-hidden="true">11.2.1.</strong> Interconnect tiles</a></li><li class="chapter-item "><a href="spartan6/interconnect/tiles-intf.html" target="_parent"><strong aria-hidden="true">11.2.2.</strong> Interface tiles</a></li></ol></li><li class="chapter-item "><a href="spartan6/clb.html" target="_parent"><strong aria-hidden="true">11.3.</strong> Logic block</a></li><li class="chapter-item "><a href="spartan6/bram.html" target="_parent"><strong aria-hidden="true">11.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="spartan6/dsp.html" target="_parent"><strong aria-hidden="true">11.5.</strong> DSP</a></li><li class="chapter-item "><a href="spartan6/clock/index.html" target="_parent"><strong aria-hidden="true">11.6.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan6/clock/bufio.html" target="_parent"><strong aria-hidden="true">11.6.1.</strong> I/O clock buffers</a></li><li class="chapter-item "><a href="spartan6/clock/bufg.html" target="_parent"><strong aria-hidden="true">11.6.2.</strong> Global buffers</a></li><li class="chapter-item "><a href="spartan6/clock/hrow.html" target="_parent"><strong aria-hidden="true">11.6.3.</strong> Clock row buffers</a></li><li class="chapter-item "><a href="spartan6/clock/hclk.html" target="_parent"><strong aria-hidden="true">11.6.4.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="spartan6/clock/spine.html" target="_parent"><strong aria-hidden="true">11.6.5.</strong> Clock spine buffers</a></li></ol></li><li class="chapter-item "><a href="spartan6/io.html" target="_parent"><strong aria-hidden="true">11.7.</strong> Input / Output</a></li><li class="chapter-item "><a href="spartan6/pcilogicse.html" target="_parent"><strong aria-hidden="true">11.8.</strong> Hard PCI logic</a></li><li class="chapter-item "><a href="spartan6/mcb.html" target="_parent"><strong aria-hidden="true">11.9.</strong> Memory Controller Block</a></li><li class="chapter-item "><a href="spartan6/pcie.html" target="_parent"><strong aria-hidden="true">11.10.</strong> PCI Express</a></li><li class="chapter-item "><a href="spartan6/gtp.html" target="_parent"><strong aria-hidden="true">11.11.</strong> GTP transceivers</a></li><li class="chapter-item "><a href="spartan6/dcm.html" target="_parent"><strong aria-hidden="true">11.12.</strong> Digital Clock Managers</a></li><li class="chapter-item "><a href="spartan6/pll.html" target="_parent"><strong aria-hidden="true">11.13.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="spartan6/corners/index.html" target="_parent"><strong aria-hidden="true">11.14.</strong> Corners</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan6/corners/sw.html" target="_parent"><strong aria-hidden="true">11.14.1.</strong> South-west</a></li><li class="chapter-item "><a href="spartan6/corners/nw.html" target="_parent"><strong aria-hidden="true">11.14.2.</strong> North-west</a></li><li class="chapter-item "><a href="spartan6/corners/se.html" target="_parent"><strong aria-hidden="true">11.14.3.</strong> South-east</a></li><li class="chapter-item "><a href="spartan6/corners/ne.html" target="_parent"><strong aria-hidden="true">11.14.4.</strong> North-east</a></li></ol></li><li class="chapter-item "><a href="spartan6/config.html" target="_parent"><strong aria-hidden="true">11.15.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="virtex4/index.html" target="_parent"><strong aria-hidden="true">12.</strong> Virtex 4</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex4/geometry.html" target="_parent"><strong aria-hidden="true">12.1.</strong> Device geometry</a></li><li class="chapter-item "><a href="virtex4/interconnect.html" target="_parent"><strong aria-hidden="true">12.2.</strong> General interconnect</a></li><li class="chapter-item "><a href="virtex4/clb.html" target="_parent"><strong aria-hidden="true">12.3.</strong> Logic block</a></li><li class="chapter-item "><a href="virtex4/bram.html" target="_parent"><strong aria-hidden="true">12.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="virtex4/dsp.html" target="_parent"><strong aria-hidden="true">12.5.</strong> DSP</a></li><li class="chapter-item "><a href="virtex4/clock/index.html" target="_parent"><strong aria-hidden="true">12.6.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex4/clock/hrow.html" target="_parent"><strong aria-hidden="true">12.6.1.</strong> Clock row buffers</a></li><li class="chapter-item "><a href="virtex4/clock/hclk.html" target="_parent"><strong aria-hidden="true">12.6.2.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="virtex4/clock/hclk-io.html" target="_parent"><strong aria-hidden="true">12.6.3.</strong> Clock I/O and DCM buffers</a></li><li class="chapter-item "><a href="virtex4/clock/hclk-mgt.html" target="_parent"><strong aria-hidden="true">12.6.4.</strong> Clock MGT buffers</a></li><li class="chapter-item "><a href="virtex4/clock/spine.html" target="_parent"><strong aria-hidden="true">12.6.5.</strong> Clock spine multiplexers</a></li></ol></li><li class="chapter-item "><a href="virtex4/io.html" target="_parent"><strong aria-hidden="true">12.7.</strong> Input / Output</a></li><li class="chapter-item "><a href="virtex4/center.html" target="_parent"><strong aria-hidden="true">12.8.</strong> Configuration center</a></li><li class="chapter-item "><a href="virtex4/dcm.html" target="_parent"><strong aria-hidden="true">12.9.</strong> Digital Clock Manager</a></li><li class="chapter-item "><a href="virtex4/ccm.html" target="_parent"><strong aria-hidden="true">12.10.</strong> Clock Companion Module</a></li><li class="chapter-item "><a href="virtex4/sysmon.html" target="_parent"><strong aria-hidden="true">12.11.</strong> System monitor</a></li><li class="chapter-item "><a href="virtex4/ppc.html" target="_parent"><strong aria-hidden="true">12.12.</strong> PowerPC 405 and Ethernet MAC</a></li><li class="chapter-item "><a href="virtex4/gt.html" target="_parent"><strong aria-hidden="true">12.13.</strong> Multi-gigabit transceivers</a></li><li class="chapter-item "><a href="virtex4/config.html" target="_parent"><strong aria-hidden="true">12.14.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="virtex5/index.html" target="_parent"><strong aria-hidden="true">13.</strong> Virtex 5</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex5/geometry.html" target="_parent"><strong aria-hidden="true">13.1.</strong> Device geometry</a></li><li class="chapter-item "><a href="virtex5/interconnect.html" target="_parent"><strong aria-hidden="true">13.2.</strong> General interconnect</a></li><li class="chapter-item "><a href="virtex5/clb.html" target="_parent"><strong aria-hidden="true">13.3.</strong> Logic block</a></li><li class="chapter-item "><a href="virtex5/bram.html" target="_parent"><strong aria-hidden="true">13.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="virtex5/dsp.html" target="_parent"><strong aria-hidden="true">13.5.</strong> DSP</a></li><li class="chapter-item "><a href="virtex5/clock/index.html" target="_parent"><strong aria-hidden="true">13.6.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex5/clock/hrow.html" target="_parent"><strong aria-hidden="true">13.6.1.</strong> Clock row buffers</a></li><li class="chapter-item "><a href="virtex5/clock/hclk.html" target="_parent"><strong aria-hidden="true">13.6.2.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="virtex5/clock/hclk-io.html" target="_parent"><strong aria-hidden="true">13.6.3.</strong> Clock I/O and CMT buffers</a></li><li class="chapter-item "><a href="virtex5/clock/hclk-mgt.html" target="_parent"><strong aria-hidden="true">13.6.4.</strong> Clock MGT buffers</a></li><li class="chapter-item "><a href="virtex5/clock/spine.html" target="_parent"><strong aria-hidden="true">13.6.5.</strong> Clock spine multiplexers</a></li></ol></li><li class="chapter-item "><a href="virtex5/io.html" target="_parent"><strong aria-hidden="true">13.7.</strong> Input / Output</a></li><li class="chapter-item "><a href="virtex5/center.html" target="_parent"><strong aria-hidden="true">13.8.</strong> Configuration center</a></li><li class="chapter-item "><a href="virtex5/cmt.html" target="_parent"><strong aria-hidden="true">13.9.</strong> Clock Management Tile</a></li><li class="chapter-item "><a href="virtex5/ppc.html" target="_parent"><strong aria-hidden="true">13.10.</strong> PowerPC 440</a></li><li class="chapter-item "><a href="virtex5/emac.html" target="_parent"><strong aria-hidden="true">13.11.</strong> Ethernet MAC</a></li><li class="chapter-item "><a href="virtex5/pcie.html" target="_parent"><strong aria-hidden="true">13.12.</strong> PCI Express</a></li><li class="chapter-item "><a href="virtex5/gtp.html" target="_parent"><strong aria-hidden="true">13.13.</strong> GTP transceivers</a></li><li class="chapter-item "><a href="virtex5/gtx.html" target="_parent"><strong aria-hidden="true">13.14.</strong> GTX transceivers</a></li><li class="chapter-item "><a href="virtex5/config.html" target="_parent"><strong aria-hidden="true">13.15.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="virtex6/index.html" target="_parent"><strong aria-hidden="true">14.</strong> Virtex 6</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex6/geometry.html" target="_parent"><strong aria-hidden="true">14.1.</strong> Device geometry</a></li><li class="chapter-item "><a href="virtex6/interconnect.html" target="_parent"><strong aria-hidden="true">14.2.</strong> General interconnect</a></li><li class="chapter-item "><a href="virtex6/clb.html" target="_parent"><strong aria-hidden="true">14.3.</strong> Logic block</a></li><li class="chapter-item "><a href="virtex6/bram.html" target="_parent"><strong aria-hidden="true">14.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="virtex6/dsp.html" target="_parent"><strong aria-hidden="true">14.5.</strong> DSP</a></li><li class="chapter-item "><a href="virtex6/clock/index.html" target="_parent"><strong aria-hidden="true">14.6.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex6/clock/bufg.html" target="_parent"><strong aria-hidden="true">14.6.1.</strong> Global buffers</a></li><li class="chapter-item "><a href="virtex6/clock/hclk.html" target="_parent"><strong aria-hidden="true">14.6.2.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="virtex6/clock/pmviob.html" target="_parent"><strong aria-hidden="true">14.6.3.</strong> PMVIOB</a></li></ol></li><li class="chapter-item "><a href="virtex6/io.html" target="_parent"><strong aria-hidden="true">14.7.</strong> Input / Output</a></li><li class="chapter-item "><a href="virtex6/center.html" target="_parent"><strong aria-hidden="true">14.8.</strong> Configuration center</a></li><li class="chapter-item "><a href="virtex6/cmt.html" target="_parent"><strong aria-hidden="true">14.9.</strong> Clock Management Tile</a></li><li class="chapter-item "><a href="virtex6/emac.html" target="_parent"><strong aria-hidden="true">14.10.</strong> Ethernet MAC</a></li><li class="chapter-item "><a href="virtex6/pcie.html" target="_parent"><strong aria-hidden="true">14.11.</strong> PCI Express</a></li><li class="chapter-item "><a href="virtex6/gtx.html" target="_parent"><strong aria-hidden="true">14.12.</strong> GTX transceivers</a></li><li class="chapter-item "><a href="virtex6/gth.html" target="_parent"><strong aria-hidden="true">14.13.</strong> GTH transceivers</a></li><li class="chapter-item "><a href="virtex6/config.html" target="_parent"><strong aria-hidden="true">14.14.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="virtex7/index.html" target="_parent"><strong aria-hidden="true">15.</strong> Virtex 7</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex7/geometry.html" target="_parent"><strong aria-hidden="true">15.1.</strong> Device geometry</a></li><li class="chapter-item "><a href="virtex7/interconnect.html" target="_parent"><strong aria-hidden="true">15.2.</strong> General interconnect</a></li><li class="chapter-item "><a href="virtex7/clb.html" target="_parent"><strong aria-hidden="true">15.3.</strong> Logic block</a></li><li class="chapter-item "><a href="virtex7/bram.html" target="_parent"><strong aria-hidden="true">15.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="virtex7/dsp.html" target="_parent"><strong aria-hidden="true">15.5.</strong> DSP</a></li><li class="chapter-item "><a href="virtex7/clock/index.html" target="_parent"><strong aria-hidden="true">15.6.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex7/clock/bufg.html" target="_parent"><strong aria-hidden="true">15.6.1.</strong> Global buffers</a></li><li class="chapter-item "><a href="virtex7/clock/hrow.html" target="_parent"><strong aria-hidden="true">15.6.2.</strong> Clock row buffers</a></li><li class="chapter-item "><a href="virtex7/clock/hclk.html" target="_parent"><strong aria-hidden="true">15.6.3.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="virtex7/clock/spine.html" target="_parent"><strong aria-hidden="true">15.6.4.</strong> Clock spine buffers</a></li></ol></li><li class="chapter-item "><a href="virtex7/io.html" target="_parent"><strong aria-hidden="true">15.7.</strong> Input / Output</a></li><li class="chapter-item "><a href="virtex7/center.html" target="_parent"><strong aria-hidden="true">15.8.</strong> Configuration center</a></li><li class="chapter-item "><a href="virtex7/cmt.html" target="_parent"><strong aria-hidden="true">15.9.</strong> Clock Management Tile</a></li><li class="chapter-item "><a href="virtex7/pcie.html" target="_parent"><strong aria-hidden="true">15.10.</strong> PCI Express Gen 2</a></li><li class="chapter-item "><a href="virtex7/pcie3.html" target="_parent"><strong aria-hidden="true">15.11.</strong> PCI Express Gen 3</a></li><li class="chapter-item "><a href="virtex7/gtp.html" target="_parent"><strong aria-hidden="true">15.12.</strong> GTP transceivers</a></li><li class="chapter-item "><a href="virtex7/gtx.html" target="_parent"><strong aria-hidden="true">15.13.</strong> GTX transceivers</a></li><li class="chapter-item "><a href="virtex7/gth.html" target="_parent"><strong aria-hidden="true">15.14.</strong> GTH transceivers</a></li><li class="chapter-item "><a href="virtex7/gtz.html" target="_parent"><strong aria-hidden="true">15.15.</strong> GTZ transceivers</a></li><li class="chapter-item "><a href="virtex7/ps.html" target="_parent"><strong aria-hidden="true">15.16.</strong> Processing system</a></li><li class="chapter-item "><a href="virtex7/config.html" target="_parent"><strong aria-hidden="true">15.17.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="ultrascale/index.html" target="_parent"><strong aria-hidden="true">16.</strong> Ultrascale</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="ultrascale/interconnect.html" target="_parent"><strong aria-hidden="true">16.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="ultrascale/clb.html" target="_parent"><strong aria-hidden="true">16.2.</strong> Logic block</a></li><li class="chapter-item "><a href="ultrascale/laguna.html" target="_parent"><strong aria-hidden="true">16.3.</strong> Laguna</a></li><li class="chapter-item "><a href="ultrascale/bram.html" target="_parent"><strong aria-hidden="true">16.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="ultrascale/dsp.html" target="_parent"><strong aria-hidden="true">16.5.</strong> DSP</a></li><li class="chapter-item "><a href="ultrascale/clock/index.html" target="_parent"><strong aria-hidden="true">16.6.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="ultrascale/clock/rclk.html" target="_parent"><strong aria-hidden="true">16.6.1.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="ultrascale/clock/rclk_v.html" target="_parent"><strong aria-hidden="true">16.6.2.</strong> Clock vertical nodes</a></li><li class="chapter-item "><a href="ultrascale/clock/rclk_splitter.html" target="_parent"><strong aria-hidden="true">16.6.3.</strong> Clock horizontal splitters</a></li></ol></li><li class="chapter-item "><a href="ultrascale/io/index.html" target="_parent"><strong aria-hidden="true">16.7.</strong> Input / Output</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="ultrascale/io/hpio.html" target="_parent"><strong aria-hidden="true">16.7.1.</strong> HPIO IOB</a></li><li class="chapter-item "><a href="ultrascale/io/hrio.html" target="_parent"><strong aria-hidden="true">16.7.2.</strong> HRIO IOB</a></li><li class="chapter-item "><a href="ultrascale/io/xiphy.html" target="_parent"><strong aria-hidden="true">16.7.3.</strong> HPIO/HRIO XIPHY</a></li></ol></li><li class="chapter-item "><a href="ultrascale/center.html" target="_parent"><strong aria-hidden="true">16.8.</strong> Configuration center</a></li><li class="chapter-item "><a href="ultrascale/cmac.html" target="_parent"><strong aria-hidden="true">16.9.</strong> CMAC</a></li><li class="chapter-item "><a href="ultrascale/pcie.html" target="_parent"><strong aria-hidden="true">16.10.</strong> PCI Express</a></li><li class="chapter-item "><a href="ultrascale/ilkn.html" target="_parent"><strong aria-hidden="true">16.11.</strong> Interlaken</a></li><li class="chapter-item "><a href="ultrascale/gth.html" target="_parent"><strong aria-hidden="true">16.12.</strong> GTH transceivers</a></li><li class="chapter-item "><a href="ultrascale/gty.html" target="_parent"><strong aria-hidden="true">16.13.</strong> GTY transceivers</a></li></ol></li><li class="chapter-item "><a href="ultrascaleplus/index.html" target="_parent"><strong aria-hidden="true">17.</strong> Ultrascale+</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="ultrascaleplus/interconnect.html" target="_parent"><strong aria-hidden="true">17.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="ultrascaleplus/clb.html" target="_parent"><strong aria-hidden="true">17.2.</strong> Logic block</a></li><li class="chapter-item "><a href="ultrascaleplus/laguna.html" target="_parent"><strong aria-hidden="true">17.3.</strong> Laguna</a></li><li class="chapter-item "><a href="ultrascaleplus/bram.html" target="_parent"><strong aria-hidden="true">17.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="ultrascaleplus/uram.html" target="_parent"><strong aria-hidden="true">17.5.</strong> Ultra RAM</a></li><li class="chapter-item "><a href="ultrascaleplus/dsp.html" target="_parent"><strong aria-hidden="true">17.6.</strong> DSP</a></li><li class="chapter-item "><a href="ultrascaleplus/clock/index.html" target="_parent"><strong aria-hidden="true">17.7.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="ultrascaleplus/clock/rclk.html" target="_parent"><strong aria-hidden="true">17.7.1.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="ultrascaleplus/clock/rclk_v.html" target="_parent"><strong aria-hidden="true">17.7.2.</strong> Clock vertical nodes</a></li><li class="chapter-item "><a href="ultrascaleplus/clock/rclk_splitter.html" target="_parent"><strong aria-hidden="true">17.7.3.</strong> Clock horizontal splitters</a></li></ol></li><li class="chapter-item "><a href="ultrascaleplus/io/index.html" target="_parent"><strong aria-hidden="true">17.8.</strong> Input / Output</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="ultrascaleplus/io/hpio.html" target="_parent"><strong aria-hidden="true">17.8.1.</strong> HPIO IOB</a></li><li class="chapter-item "><a href="ultrascaleplus/io/xiphy.html" target="_parent"><strong aria-hidden="true">17.8.2.</strong> HPIO XIPHY</a></li><li class="chapter-item "><a href="ultrascaleplus/io/hdio.html" target="_parent"><strong aria-hidden="true">17.8.3.</strong> HDIO</a></li><li class="chapter-item "><a href="ultrascaleplus/io/xp5io.html" target="_parent"><strong aria-hidden="true">17.8.4.</strong> XP5IO</a></li><li class="chapter-item "><a href="ultrascaleplus/io/cmt.html" target="_parent"><strong aria-hidden="true">17.8.5.</strong> Clock Management Tile</a></li></ol></li><li class="chapter-item "><a href="ultrascaleplus/center.html" target="_parent"><strong aria-hidden="true">17.9.</strong> Configuration center</a></li><li class="chapter-item "><a href="ultrascaleplus/cmac.html" target="_parent"><strong aria-hidden="true">17.10.</strong> CMAC</a></li><li class="chapter-item "><a href="ultrascaleplus/pcie.html" target="_parent"><strong aria-hidden="true">17.11.</strong> PCI Express</a></li><li class="chapter-item "><a href="ultrascaleplus/ilkn.html" target="_parent"><strong aria-hidden="true">17.12.</strong> Interlaken</a></li><li class="chapter-item "><a href="ultrascaleplus/gth.html" target="_parent"><strong aria-hidden="true">17.13.</strong> GTH transceivers</a></li><li class="chapter-item "><a href="ultrascaleplus/gty.html" target="_parent"><strong aria-hidden="true">17.14.</strong> GTY transceivers</a></li><li class="chapter-item "><a href="ultrascaleplus/gtm.html" target="_parent"><strong aria-hidden="true">17.15.</strong> GTM transceivers</a></li><li class="chapter-item "><a href="ultrascaleplus/gtf.html" target="_parent"><strong aria-hidden="true">17.16.</strong> GTF transceivers</a></li><li class="chapter-item "><a href="ultrascaleplus/ps.html" target="_parent"><strong aria-hidden="true">17.17.</strong> Processing system</a></li><li class="chapter-item "><a href="ultrascaleplus/vcu.html" target="_parent"><strong aria-hidden="true">17.18.</strong> Video codec unit</a></li><li class="chapter-item "><a href="ultrascaleplus/rfadc.html" target="_parent"><strong aria-hidden="true">17.19.</strong> RF ADC</a></li><li class="chapter-item "><a href="ultrascaleplus/rfdac.html" target="_parent"><strong aria-hidden="true">17.20.</strong> RF DAC</a></li><li class="chapter-item "><a href="ultrascaleplus/sdfec.html" target="_parent"><strong aria-hidden="true">17.21.</strong> SDFEC blocks</a></li><li class="chapter-item "><a href="ultrascaleplus/dfe.html" target="_parent"><strong aria-hidden="true">17.22.</strong> DFE</a></li><li class="chapter-item "><a href="ultrascaleplus/hbm.html" target="_parent"><strong aria-hidden="true">17.23.</strong> HBM memory controller</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">18.</strong> Versal</div></li><li class="chapter-item affix "><li class="part-title">Lattice FGPAs</li><li class="chapter-item "><a href="scm/index.html" target="_parent"><strong aria-hidden="true">19.</strong> SCM</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="scm/interconnect.html" target="_parent"><strong aria-hidden="true">19.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="scm/plc.html" target="_parent"><strong aria-hidden="true">19.2.</strong> Logic block</a></li><li class="chapter-item "><a href="scm/ebr.html" target="_parent"><strong aria-hidden="true">19.3.</strong> Block RAM</a></li><li class="chapter-item "><a href="scm/maco.html" target="_parent"><strong aria-hidden="true">19.4.</strong> MACO</a></li><li class="chapter-item "><a href="scm/clock.html" target="_parent"><strong aria-hidden="true">19.5.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="scm/io.html" target="_parent"><strong aria-hidden="true">19.6.</strong> Input / Output</a></li><li class="chapter-item "><a href="scm/pll.html" target="_parent"><strong aria-hidden="true">19.7.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="scm/serdes.html" target="_parent"><strong aria-hidden="true">19.8.</strong> SERDES</a></li><li class="chapter-item "><a href="scm/config.html" target="_parent"><strong aria-hidden="true">19.9.</strong> Configuration center</a></li></ol></li><li class="chapter-item "><a href="ecp/index.html" target="_parent"><strong aria-hidden="true">20.</strong> ECP</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="ecp/interconnect.html" target="_parent"><strong aria-hidden="true">20.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="ecp/plc.html" target="_parent"><strong aria-hidden="true">20.2.</strong> Logic block</a></li><li class="chapter-item "><a href="ecp/ebr.html" target="_parent"><strong aria-hidden="true">20.3.</strong> Block RAM</a></li><li class="chapter-item "><a href="ecp/dsp.html" target="_parent"><strong aria-hidden="true">20.4.</strong> DSP</a></li><li class="chapter-item "><a href="ecp/clock.html" target="_parent"><strong aria-hidden="true">20.5.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="ecp/io.html" target="_parent"><strong aria-hidden="true">20.6.</strong> Input / Output</a></li><li class="chapter-item "><a href="ecp/pll.html" target="_parent"><strong aria-hidden="true">20.7.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="ecp/config.html" target="_parent"><strong aria-hidden="true">20.8.</strong> Configuration center</a></li></ol></li><li class="chapter-item "><a href="xp/index.html" target="_parent"><strong aria-hidden="true">21.</strong> XP</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xp/interconnect.html" target="_parent"><strong aria-hidden="true">21.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="xp/plc.html" target="_parent"><strong aria-hidden="true">21.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xp/ebr.html" target="_parent"><strong aria-hidden="true">21.3.</strong> Block RAM</a></li><li class="chapter-item "><a href="xp/clock.html" target="_parent"><strong aria-hidden="true">21.4.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="xp/io.html" target="_parent"><strong aria-hidden="true">21.5.</strong> Input / Output</a></li><li class="chapter-item "><a href="xp/pll.html" target="_parent"><strong aria-hidden="true">21.6.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="xp/config.html" target="_parent"><strong aria-hidden="true">21.7.</strong> Configuration center</a></li></ol></li><li class="chapter-item "><a href="machxo/index.html" target="_parent"><strong aria-hidden="true">22.</strong> MachXO</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="machxo/interconnect.html" target="_parent"><strong aria-hidden="true">22.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="machxo/plc.html" target="_parent"><strong aria-hidden="true">22.2.</strong> Logic block</a></li><li class="chapter-item "><a href="machxo/ebr.html" target="_parent"><strong aria-hidden="true">22.3.</strong> Block RAM</a></li><li class="chapter-item "><a href="machxo/clock.html" target="_parent"><strong aria-hidden="true">22.4.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="machxo/io.html" target="_parent"><strong aria-hidden="true">22.5.</strong> Input / Output</a></li><li class="chapter-item "><a href="machxo/pll.html" target="_parent"><strong aria-hidden="true">22.6.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="machxo/config.html" target="_parent"><strong aria-hidden="true">22.7.</strong> Configuration center</a></li></ol></li><li class="chapter-item "><a href="ecp2/index.html" target="_parent"><strong aria-hidden="true">23.</strong> ECP2</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="ecp2/interconnect.html" target="_parent"><strong aria-hidden="true">23.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="ecp2/plc.html" target="_parent"><strong aria-hidden="true">23.2.</strong> Logic block</a></li><li class="chapter-item "><a href="ecp2/ebr.html" target="_parent"><strong aria-hidden="true">23.3.</strong> Block RAM</a></li><li class="chapter-item "><a href="ecp2/dsp.html" target="_parent"><strong aria-hidden="true">23.4.</strong> DSP</a></li><li class="chapter-item "><a href="ecp2/clock.html" target="_parent"><strong aria-hidden="true">23.5.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="ecp2/io.html" target="_parent"><strong aria-hidden="true">23.6.</strong> Input / Output</a></li><li class="chapter-item "><a href="ecp2/pll.html" target="_parent"><strong aria-hidden="true">23.7.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="ecp2/config.html" target="_parent"><strong aria-hidden="true">23.8.</strong> Configuration center</a></li></ol></li><li class="chapter-item "><a href="ecp2m/index.html" target="_parent"><strong aria-hidden="true">24.</strong> ECP2M</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="ecp2m/interconnect.html" target="_parent"><strong aria-hidden="true">24.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="ecp2m/plc.html" target="_parent"><strong aria-hidden="true">24.2.</strong> Logic block</a></li><li class="chapter-item "><a href="ecp2m/ebr.html" target="_parent"><strong aria-hidden="true">24.3.</strong> Block RAM</a></li><li class="chapter-item "><a href="ecp2m/dsp.html" target="_parent"><strong aria-hidden="true">24.4.</strong> DSP</a></li><li class="chapter-item "><a href="ecp2m/clock.html" target="_parent"><strong aria-hidden="true">24.5.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="ecp2m/io.html" target="_parent"><strong aria-hidden="true">24.6.</strong> Input / Output</a></li><li class="chapter-item "><a href="ecp2m/pll.html" target="_parent"><strong aria-hidden="true">24.7.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="ecp2m/serdes.html" target="_parent"><strong aria-hidden="true">24.8.</strong> SERDES</a></li><li class="chapter-item "><a href="ecp2m/config.html" target="_parent"><strong aria-hidden="true">24.9.</strong> Configuration center</a></li></ol></li><li class="chapter-item "><a href="xp2/index.html" target="_parent"><strong aria-hidden="true">25.</strong> XP2</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xp2/interconnect.html" target="_parent"><strong aria-hidden="true">25.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="xp2/plc.html" target="_parent"><strong aria-hidden="true">25.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xp2/ebr.html" target="_parent"><strong aria-hidden="true">25.3.</strong> Block RAM</a></li><li class="chapter-item "><a href="xp2/dsp.html" target="_parent"><strong aria-hidden="true">25.4.</strong> DSP</a></li><li class="chapter-item "><a href="xp2/clock.html" target="_parent"><strong aria-hidden="true">25.5.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="xp2/io.html" target="_parent"><strong aria-hidden="true">25.6.</strong> Input / Output</a></li><li class="chapter-item "><a href="xp2/pll.html" target="_parent"><strong aria-hidden="true">25.7.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="xp2/config.html" target="_parent"><strong aria-hidden="true">25.8.</strong> Configuration center</a></li></ol></li><li class="chapter-item "><a href="ecp3/index.html" target="_parent"><strong aria-hidden="true">26.</strong> ECP3</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="ecp3/interconnect.html" target="_parent"><strong aria-hidden="true">26.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="ecp3/plc.html" target="_parent"><strong aria-hidden="true">26.2.</strong> Logic block</a></li><li class="chapter-item "><a href="ecp3/ebr.html" target="_parent"><strong aria-hidden="true">26.3.</strong> Block RAM</a></li><li class="chapter-item "><a href="ecp3/dsp.html" target="_parent"><strong aria-hidden="true">26.4.</strong> DSP</a></li><li class="chapter-item "><a href="ecp3/clock.html" target="_parent"><strong aria-hidden="true">26.5.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="ecp3/io.html" target="_parent"><strong aria-hidden="true">26.6.</strong> Input / Output</a></li><li class="chapter-item "><a href="ecp3/pll.html" target="_parent"><strong aria-hidden="true">26.7.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="ecp3/serdes.html" target="_parent"><strong aria-hidden="true">26.8.</strong> SERDES</a></li><li class="chapter-item "><a href="ecp3/config.html" target="_parent"><strong aria-hidden="true">26.9.</strong> Configuration center</a></li></ol></li><li class="chapter-item "><a href="machxo2/index.html" target="_parent"><strong aria-hidden="true">27.</strong> MachXO2</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="machxo2/interconnect.html" target="_parent"><strong aria-hidden="true">27.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="machxo2/plc.html" target="_parent"><strong aria-hidden="true">27.2.</strong> Logic block</a></li><li class="chapter-item "><a href="machxo2/ebr.html" target="_parent"><strong aria-hidden="true">27.3.</strong> Block RAM</a></li><li class="chapter-item "><a href="machxo2/clock.html" target="_parent"><strong aria-hidden="true">27.4.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="machxo2/io.html" target="_parent"><strong aria-hidden="true">27.5.</strong> Input / Output</a></li><li class="chapter-item "><a href="machxo2/pll.html" target="_parent"><strong aria-hidden="true">27.6.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="machxo2/config.html" target="_parent"><strong aria-hidden="true">27.7.</strong> Configuration center</a></li></ol></li><li class="chapter-item "><a href="ecp4/index.html" target="_parent"><strong aria-hidden="true">28.</strong> ECP4</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="ecp4/interconnect.html" target="_parent"><strong aria-hidden="true">28.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="ecp4/plc.html" target="_parent"><strong aria-hidden="true">28.2.</strong> Logic block</a></li><li class="chapter-item "><a href="ecp4/ebr.html" target="_parent"><strong aria-hidden="true">28.3.</strong> Block RAM</a></li><li class="chapter-item "><a href="ecp4/dsp.html" target="_parent"><strong aria-hidden="true">28.4.</strong> DSP</a></li><li class="chapter-item "><a href="ecp4/clock.html" target="_parent"><strong aria-hidden="true">28.5.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="ecp4/io.html" target="_parent"><strong aria-hidden="true">28.6.</strong> Input / Output</a></li><li class="chapter-item "><a href="ecp4/pll.html" target="_parent"><strong aria-hidden="true">28.7.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="ecp4/serdes.html" target="_parent"><strong aria-hidden="true">28.8.</strong> SERDES</a></li><li class="chapter-item "><a href="ecp4/config.html" target="_parent"><strong aria-hidden="true">28.9.</strong> Configuration center</a></li></ol></li><li class="chapter-item "><a href="ecp5/index.html" target="_parent"><strong aria-hidden="true">29.</strong> ECP5</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="ecp5/interconnect.html" target="_parent"><strong aria-hidden="true">29.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="ecp5/plc.html" target="_parent"><strong aria-hidden="true">29.2.</strong> Logic block</a></li><li class="chapter-item "><a href="ecp5/ebr.html" target="_parent"><strong aria-hidden="true">29.3.</strong> Block RAM</a></li><li class="chapter-item "><a href="ecp5/dsp.html" target="_parent"><strong aria-hidden="true">29.4.</strong> DSP</a></li><li class="chapter-item "><a href="ecp5/clock.html" target="_parent"><strong aria-hidden="true">29.5.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="ecp5/io.html" target="_parent"><strong aria-hidden="true">29.6.</strong> Input / Output</a></li><li class="chapter-item "><a href="ecp5/pll.html" target="_parent"><strong aria-hidden="true">29.7.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="ecp5/serdes.html" target="_parent"><strong aria-hidden="true">29.8.</strong> SERDES</a></li><li class="chapter-item "><a href="ecp5/config.html" target="_parent"><strong aria-hidden="true">29.9.</strong> Configuration center</a></li></ol></li><li class="chapter-item "><a href="crosslink/index.html" target="_parent"><strong aria-hidden="true">30.</strong> Crosslink</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="crosslink/interconnect.html" target="_parent"><strong aria-hidden="true">30.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="crosslink/plc.html" target="_parent"><strong aria-hidden="true">30.2.</strong> Logic block</a></li><li class="chapter-item "><a href="crosslink/ebr.html" target="_parent"><strong aria-hidden="true">30.3.</strong> Block RAM</a></li><li class="chapter-item "><a href="crosslink/clock.html" target="_parent"><strong aria-hidden="true">30.4.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="crosslink/io.html" target="_parent"><strong aria-hidden="true">30.5.</strong> Input / Output</a></li><li class="chapter-item "><a href="crosslink/pll.html" target="_parent"><strong aria-hidden="true">30.6.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="crosslink/mipi.html" target="_parent"><strong aria-hidden="true">30.7.</strong> MIPI D-PHY</a></li><li class="chapter-item "><a href="crosslink/i2c.html" target="_parent"><strong aria-hidden="true">30.8.</strong> I2C</a></li><li class="chapter-item "><a href="crosslink/config.html" target="_parent"><strong aria-hidden="true">30.9.</strong> Configuration center</a></li></ol></li><li class="chapter-item "><li class="part-title">Xilinx CPLDs</li><li class="chapter-item "><a href="xc9500/index.html" target="_parent"><strong aria-hidden="true">31.</strong> XC9500</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc9500/structure.html" target="_parent"><strong aria-hidden="true">31.1.</strong> Device structure</a></li><li class="chapter-item "><a href="xc9500/bitstream-xc9500.html" target="_parent"><strong aria-hidden="true">31.2.</strong> Bitstream (XC9500)</a></li><li class="chapter-item "><a href="xc9500/bitstream-xc9500xl.html" target="_parent"><strong aria-hidden="true">31.3.</strong> Bitstream (XC9500XL)</a></li><li class="chapter-item "><a href="xc9500/database.html" target="_parent"><strong aria-hidden="true">31.4.</strong> Database</a></li><li class="chapter-item "><a href="xc9500/jtag.html" target="_parent"><strong aria-hidden="true">31.5.</strong> JTAG</a></li><li class="chapter-item "><a href="xc9500/devices/index.html" target="_parent"><strong aria-hidden="true">31.6.</strong> Devices</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc9500/devices/xc9536.html" target="_parent"><strong aria-hidden="true">31.6.1.</strong> XC9536</a></li><li class="chapter-item "><a href="xc9500/devices/xc9572.html" target="_parent"><strong aria-hidden="true">31.6.2.</strong> XC9572</a></li><li class="chapter-item "><a href="xc9500/devices/xc95108.html" target="_parent"><strong aria-hidden="true">31.6.3.</strong> XC95108</a></li><li class="chapter-item "><a href="xc9500/devices/xc95144.html" target="_parent"><strong aria-hidden="true">31.6.4.</strong> XC95144</a></li><li class="chapter-item "><a href="xc9500/devices/xc95216.html" target="_parent"><strong aria-hidden="true">31.6.5.</strong> XC95216</a></li><li class="chapter-item "><a href="xc9500/devices/xc95288.html" target="_parent"><strong aria-hidden="true">31.6.6.</strong> XC95288</a></li><li class="chapter-item "><a href="xc9500/devices/xc9536xl.html" target="_parent"><strong aria-hidden="true">31.6.7.</strong> XC9536XL, XA9536XL</a></li><li class="chapter-item "><a href="xc9500/devices/xc9572xl.html" target="_parent"><strong aria-hidden="true">31.6.8.</strong> XC9572XL, XA9572XL</a></li><li class="chapter-item "><a href="xc9500/devices/xc95144xl.html" target="_parent"><strong aria-hidden="true">31.6.9.</strong> XC95144XL, XA95144XL</a></li><li class="chapter-item "><a href="xc9500/devices/xc95288xl.html" target="_parent"><strong aria-hidden="true">31.6.10.</strong> XC95288XL</a></li><li class="chapter-item "><a href="xc9500/devices/xc9536xv.html" target="_parent"><strong aria-hidden="true">31.6.11.</strong> XC9536XV</a></li><li class="chapter-item "><a href="xc9500/devices/xc9572xv.html" target="_parent"><strong aria-hidden="true">31.6.12.</strong> XC9572XV</a></li><li class="chapter-item "><a href="xc9500/devices/xc95144xv.html" target="_parent"><strong aria-hidden="true">31.6.13.</strong> XC95144XV</a></li><li class="chapter-item "><a href="xc9500/devices/xc95288xv.html" target="_parent"><strong aria-hidden="true">31.6.14.</strong> XC95288XV</a></li></ol></li></ol></li><li class="chapter-item "><a href="xpla3/index.html" target="_parent"><strong aria-hidden="true">32.</strong> XPLA3</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xpla3/structure.html" target="_parent"><strong aria-hidden="true">32.1.</strong> Device structure</a></li><li class="chapter-item "><a href="xpla3/bitstream.html" target="_parent"><strong aria-hidden="true">32.2.</strong> Bitstream</a></li><li class="chapter-item "><a href="xpla3/database.html" target="_parent"><strong aria-hidden="true">32.3.</strong> Database</a></li><li class="chapter-item "><a href="xpla3/jtag.html" target="_parent"><strong aria-hidden="true">32.4.</strong> JTAG</a></li><li class="chapter-item "><a href="xpla3/devices/index.html" target="_parent"><strong aria-hidden="true">32.5.</strong> Devices</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xpla3/devices/xcr3032xl.html" target="_parent"><strong aria-hidden="true">32.5.1.</strong> XCR3032XL</a></li><li class="chapter-item "><a href="xpla3/devices/xcr3064xl.html" target="_parent"><strong aria-hidden="true">32.5.2.</strong> XCR3064XL</a></li><li class="chapter-item "><a href="xpla3/devices/xcr3128xl.html" target="_parent"><strong aria-hidden="true">32.5.3.</strong> XCR3128XL</a></li><li class="chapter-item "><a href="xpla3/devices/xcr3256xl.html" target="_parent"><strong aria-hidden="true">32.5.4.</strong> XCR3256XL</a></li><li class="chapter-item "><a href="xpla3/devices/xcr3384xl.html" target="_parent"><strong aria-hidden="true">32.5.5.</strong> XCR3384XL</a></li><li class="chapter-item "><a href="xpla3/devices/xcr3512xl.html" target="_parent"><strong aria-hidden="true">32.5.6.</strong> XCR3512XL</a></li></ol></li></ol></li><li class="chapter-item "><a href="coolrunner2/index.html" target="_parent"><strong aria-hidden="true">33.</strong> Coolrunner II</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="coolrunner2/structure.html" target="_parent"><strong aria-hidden="true">33.1.</strong> Device structure</a></li><li class="chapter-item "><a href="coolrunner2/bitstream.html" target="_parent"><strong aria-hidden="true">33.2.</strong> Bitstream</a></li><li class="chapter-item "><a href="coolrunner2/database.html" target="_parent"><strong aria-hidden="true">33.3.</strong> Database</a></li><li class="chapter-item "><a href="coolrunner2/jtag.html" target="_parent"><strong aria-hidden="true">33.4.</strong> JTAG</a></li><li class="chapter-item "><a href="coolrunner2/devices/index.html" target="_parent"><strong aria-hidden="true">33.5.</strong> Devices</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="coolrunner2/devices/xc2c32.html" target="_parent"><strong aria-hidden="true">33.5.1.</strong> XC2C32</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c32a.html" target="_parent"><strong aria-hidden="true">33.5.2.</strong> XC2C32A, XA2C32A</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c64.html" target="_parent"><strong aria-hidden="true">33.5.3.</strong> XC2C64</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c64a.html" target="_parent"><strong aria-hidden="true">33.5.4.</strong> XC2C64A, XA2C64A</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c128.html" target="_parent"><strong aria-hidden="true">33.5.5.</strong> XC2C128, XA2C128</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c256.html" target="_parent"><strong aria-hidden="true">33.5.6.</strong> XC2C256, XA2C256</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c384.html" target="_parent"><strong aria-hidden="true">33.5.7.</strong> XC2C384, XA2C384</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c512.html" target="_parent"><strong aria-hidden="true">33.5.8.</strong> XC2C512</a></li></ol></li></ol></li><li class="chapter-item "><li class="part-title">Programmers</li><li class="chapter-item "><a href="digilent/index.html" target="_parent"><strong aria-hidden="true">34.</strong> Digilent Adept</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="digilent/dmgt.html" target="_parent"><strong aria-hidden="true">34.1.</strong> DMGT (board management)</a></li><li class="chapter-item "><a href="digilent/djtg.html" target="_parent"><strong aria-hidden="true">34.2.</strong> DJTG (JTAG controller)</a></li><li class="chapter-item "><a href="digilent/dpio.html" target="_parent"><strong aria-hidden="true">34.3.</strong> DPIO (GPIO)</a></li><li class="chapter-item "><a href="digilent/depp.html" target="_parent"><strong aria-hidden="true">34.4.</strong> DEPP (EPP parallel port)</a></li><li class="chapter-item "><a href="digilent/dstm.html" target="_parent"><strong aria-hidden="true">34.5.</strong> DSTM (FX2 stream protocol)</a></li><li class="chapter-item "><a href="digilent/dspi.html" target="_parent"><strong aria-hidden="true">34.6.</strong> DSPI (SPI controller)</a></li><li class="chapter-item "><a href="digilent/dtwi.html" target="_parent"><strong aria-hidden="true">34.7.</strong> DTWI (I2C controller)</a></li><li class="chapter-item "><a href="digilent/daci.html" target="_parent"><strong aria-hidden="true">34.8.</strong> DACI (UART)</a></li><li class="chapter-item "><a href="digilent/devices.html" target="_parent"><strong aria-hidden="true">34.9.</strong> Device list</a></li></ol></li></ol>
    </body>
</html>
