//
// Generated by Bluespec Compiler, version 2019.05.beta2 (build a88bf40, 2019-05-24)
//
// On Sun Mar 22 00:29:14 UTC 2020
//
//
// Ports:
// Name                         I/O  size props
// cache_request_canPut           O     1
// RDY_cache_request_put          O     1
// cache_response_canGet          O     1
// cache_response_peek            O   270
// RDY_cache_response_peek        O     1
// cache_response_get             O   270
// RDY_cache_response_get         O     1
// memory_request_canGet          O     1
// memory_request_peek            O   350
// RDY_memory_request_peek        O     1
// memory_request_get             O   350
// RDY_memory_request_get         O     1
// memory_response_canPut         O     1
// RDY_memory_response_put        O     1
// cacheEvents_get                O    31
// RDY_cacheEvents_get            O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// cache_request_put_val          I   350
// memory_response_put_val        I   270
// EN_cache_request_put           I     1
// EN_memory_response_put         I     1
// EN_cache_response_get          I     1
// EN_memory_request_get          I     1
// EN_cacheEvents_get             I     1 unused
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkL2Cache(CLK,
		 RST_N,

		 cache_request_canPut,

		 cache_request_put_val,
		 EN_cache_request_put,
		 RDY_cache_request_put,

		 cache_response_canGet,

		 cache_response_peek,
		 RDY_cache_response_peek,

		 EN_cache_response_get,
		 cache_response_get,
		 RDY_cache_response_get,

		 memory_request_canGet,

		 memory_request_peek,
		 RDY_memory_request_peek,

		 EN_memory_request_get,
		 memory_request_get,
		 RDY_memory_request_get,

		 memory_response_canPut,

		 memory_response_put_val,
		 EN_memory_response_put,
		 RDY_memory_response_put,

		 EN_cacheEvents_get,
		 cacheEvents_get,
		 RDY_cacheEvents_get);
  input  CLK;
  input  RST_N;

  // value method cache_request_canPut
  output cache_request_canPut;

  // action method cache_request_put
  input  [349 : 0] cache_request_put_val;
  input  EN_cache_request_put;
  output RDY_cache_request_put;

  // value method cache_response_canGet
  output cache_response_canGet;

  // value method cache_response_peek
  output [269 : 0] cache_response_peek;
  output RDY_cache_response_peek;

  // actionvalue method cache_response_get
  input  EN_cache_response_get;
  output [269 : 0] cache_response_get;
  output RDY_cache_response_get;

  // value method memory_request_canGet
  output memory_request_canGet;

  // value method memory_request_peek
  output [349 : 0] memory_request_peek;
  output RDY_memory_request_peek;

  // actionvalue method memory_request_get
  input  EN_memory_request_get;
  output [349 : 0] memory_request_get;
  output RDY_memory_request_get;

  // value method memory_response_canPut
  output memory_response_canPut;

  // action method memory_response_put
  input  [269 : 0] memory_response_put_val;
  input  EN_memory_response_put;
  output RDY_memory_response_put;

  // actionvalue method cacheEvents_get
  input  EN_cacheEvents_get;
  output [30 : 0] cacheEvents_get;
  output RDY_cacheEvents_get;

  // signals for module outputs
  wire [349 : 0] memory_request_get, memory_request_peek;
  wire [269 : 0] cache_response_get, cache_response_peek;
  wire [30 : 0] cacheEvents_get;
  wire RDY_cacheEvents_get,
       RDY_cache_request_put,
       RDY_cache_response_get,
       RDY_cache_response_peek,
       RDY_memory_request_get,
       RDY_memory_request_peek,
       RDY_memory_response_put,
       cache_request_canPut,
       cache_response_canGet,
       memory_request_canGet,
       memory_response_canPut;

  // inlined wires
  wire [642 : 0] core_resps$wget;
  wire [350 : 0] core_newReq$wget;
  wire [152 : 0] core_readReqs_insertItem$wget;
  wire [28 : 0] core_cacheCoreEventsWire$wget;
  wire [15 : 0] core_req_commits_rf$port0__write_1,
		core_req_commits_rf$port1__read;
  wire [8 : 0] core_memReqIds_insertItem$wget,
	       core_memReqIds_removeItem$wget,
	       core_readReqs_removeItem$wget;
  wire [4 : 0] core_req_commits_level$port0__write_1,
	       core_req_commits_level$port1__write_1,
	       core_req_commits_level$port2__read;
  wire core_memReqIds_insertItem$whas,
       core_missedResp$wget,
       core_missedResp$whas,
       core_readReqs_insertItem$whas,
       core_readReqs_removeItem$whas,
       core_req_commits_level$EN_port1__write,
       core_respsReady$wget;

  // register core_cacheState
  reg core_cacheState;
  wire core_cacheState$D_IN, core_cacheState$EN;

  // register core_count
  reg [8 : 0] core_count;
  wire [8 : 0] core_count$D_IN;
  wire core_count$EN;

  // register core_cts
  reg [447 : 0] core_cts;
  wire [447 : 0] core_cts$D_IN;
  wire core_cts$EN;

  // register core_data_0_readAddr
  reg [10 : 0] core_data_0_readAddr;
  wire [10 : 0] core_data_0_readAddr$D_IN;
  wire core_data_0_readAddr$EN;

  // register core_data_0_writeAddr
  reg [10 : 0] core_data_0_writeAddr;
  wire [10 : 0] core_data_0_writeAddr$D_IN;
  wire core_data_0_writeAddr$EN;

  // register core_data_0_writeData
  reg [256 : 0] core_data_0_writeData;
  wire [256 : 0] core_data_0_writeData$D_IN;
  wire core_data_0_writeData$EN;

  // register core_data_1_readAddr
  reg [10 : 0] core_data_1_readAddr;
  wire [10 : 0] core_data_1_readAddr$D_IN;
  wire core_data_1_readAddr$EN;

  // register core_data_1_writeAddr
  reg [10 : 0] core_data_1_writeAddr;
  wire [10 : 0] core_data_1_writeAddr$D_IN;
  wire core_data_1_writeAddr$EN;

  // register core_data_1_writeData
  reg [256 : 0] core_data_1_writeData;
  wire [256 : 0] core_data_1_writeData$D_IN;
  wire core_data_1_writeData$EN;

  // register core_data_2_readAddr
  reg [10 : 0] core_data_2_readAddr;
  wire [10 : 0] core_data_2_readAddr$D_IN;
  wire core_data_2_readAddr$EN;

  // register core_data_2_writeAddr
  reg [10 : 0] core_data_2_writeAddr;
  wire [10 : 0] core_data_2_writeAddr$D_IN;
  wire core_data_2_writeAddr$EN;

  // register core_data_2_writeData
  reg [256 : 0] core_data_2_writeData;
  wire [256 : 0] core_data_2_writeData$D_IN;
  wire core_data_2_writeData$EN;

  // register core_data_3_readAddr
  reg [10 : 0] core_data_3_readAddr;
  wire [10 : 0] core_data_3_readAddr$D_IN;
  wire core_data_3_readAddr$EN;

  // register core_data_3_writeAddr
  reg [10 : 0] core_data_3_writeAddr;
  wire [10 : 0] core_data_3_writeAddr$D_IN;
  wire core_data_3_writeAddr$EN;

  // register core_data_3_writeData
  reg [256 : 0] core_data_3_writeData;
  wire [256 : 0] core_data_3_writeData$D_IN;
  wire core_data_3_writeData$EN;

  // register core_delayedInvalidates_ff_lhead
  reg [3 : 0] core_delayedInvalidates_ff_lhead;
  wire [3 : 0] core_delayedInvalidates_ff_lhead$D_IN;
  wire core_delayedInvalidates_ff_lhead$EN;

  // register core_delayedInvalidates_ff_ltail
  reg [3 : 0] core_delayedInvalidates_ff_ltail;
  wire [3 : 0] core_delayedInvalidates_ff_ltail$D_IN;
  wire core_delayedInvalidates_ff_ltail$EN;

  // register core_inFlit
  reg [1 : 0] core_inFlit;
  wire [1 : 0] core_inFlit$D_IN;
  wire core_inFlit$EN;

  // register core_initCount
  reg [8 : 0] core_initCount;
  wire [8 : 0] core_initCount$D_IN;
  wire core_initCount$EN;

  // register core_invalidatesDone_ff_lhead
  reg [5 : 0] core_invalidatesDone_ff_lhead;
  wire [5 : 0] core_invalidatesDone_ff_lhead$D_IN;
  wire core_invalidatesDone_ff_lhead$EN;

  // register core_invalidatesDone_ff_ltail
  reg [5 : 0] core_invalidatesDone_ff_ltail;
  wire [5 : 0] core_invalidatesDone_ff_ltail$D_IN;
  wire core_invalidatesDone_ff_ltail$EN;

  // register core_invalidates_ff_lhead
  reg [2 : 0] core_invalidates_ff_lhead;
  wire [2 : 0] core_invalidates_ff_lhead$D_IN;
  wire core_invalidates_ff_lhead$EN;

  // register core_invalidates_ff_ltail
  reg [2 : 0] core_invalidates_ff_ltail;
  wire [2 : 0] core_invalidates_ff_ltail$D_IN;
  wire core_invalidates_ff_ltail$EN;

  // register core_lastRespId
  reg [7 : 0] core_lastRespId;
  wire [7 : 0] core_lastRespId$D_IN;
  wire core_lastRespId$EN;

  // register core_lkpFlit
  reg [1 : 0] core_lkpFlit;
  wire [1 : 0] core_lkpFlit$D_IN;
  wire core_lkpFlit$EN;

  // register core_lkpId
  reg [7 : 0] core_lkpId;
  wire [7 : 0] core_lkpId$D_IN;
  wire core_lkpId$EN;

  // register core_memReqIds_bag
  reg [35 : 0] core_memReqIds_bag;
  wire [35 : 0] core_memReqIds_bag$D_IN;
  wire core_memReqIds_bag$EN;

  // register core_nextBankBag_bag
  reg [43 : 0] core_nextBankBag_bag;
  wire [43 : 0] core_nextBankBag_bag$D_IN;
  wire core_nextBankBag_bag$EN;

  // register core_nextEmpty
  reg core_nextEmpty;
  wire core_nextEmpty$D_IN, core_nextEmpty$EN;

  // register core_nextId
  reg [3 : 0] core_nextId;
  wire [3 : 0] core_nextId$D_IN;
  wire core_nextId$EN;

  // register core_nextIncomingReqId
  reg [7 : 0] core_nextIncomingReqId;
  wire [7 : 0] core_nextIncomingReqId$D_IN;
  wire core_nextIncomingReqId$EN;

  // register core_nextSet_bag
  reg [71 : 0] core_nextSet_bag;
  wire [71 : 0] core_nextSet_bag$D_IN;
  wire core_nextSet_bag$EN;

  // register core_next_ff_lhead
  reg [2 : 0] core_next_ff_lhead;
  wire [2 : 0] core_next_ff_lhead$D_IN;
  wire core_next_ff_lhead$EN;

  // register core_next_ff_ltail
  reg [2 : 0] core_next_ff_ltail;
  wire [2 : 0] core_next_ff_ltail$D_IN;
  wire core_next_ff_ltail$EN;

  // register core_readReqReg
  reg [143 : 0] core_readReqReg;
  wire [143 : 0] core_readReqReg$D_IN;
  wire core_readReqReg$EN;

  // register core_readReqs_bag
  reg [611 : 0] core_readReqs_bag;
  wire [611 : 0] core_readReqs_bag$D_IN;
  wire core_readReqs_bag$EN;

  // register core_req_commits_head
  reg [3 : 0] core_req_commits_head;
  wire [3 : 0] core_req_commits_head$D_IN;
  wire core_req_commits_head$EN;

  // register core_req_commits_level
  reg [4 : 0] core_req_commits_level;
  wire [4 : 0] core_req_commits_level$D_IN;
  wire core_req_commits_level$EN;

  // register core_req_commits_rf
  reg [15 : 0] core_req_commits_rf;
  wire [15 : 0] core_req_commits_rf$D_IN;
  wire core_req_commits_rf$EN;

  // register core_req_commits_tail
  reg [3 : 0] core_req_commits_tail;
  wire [3 : 0] core_req_commits_tail$D_IN;
  wire core_req_commits_tail$EN;

  // register core_retryReqs_ff_lhead
  reg [2 : 0] core_retryReqs_ff_lhead;
  wire [2 : 0] core_retryReqs_ff_lhead$D_IN;
  wire core_retryReqs_ff_lhead$EN;

  // register core_retryReqs_ff_ltail
  reg [2 : 0] core_retryReqs_ff_ltail;
  wire [2 : 0] core_retryReqs_ff_ltail$D_IN;
  wire core_retryReqs_ff_ltail$EN;

  // register core_rspFlitReg
  reg [1 : 0] core_rspFlitReg;
  wire [1 : 0] core_rspFlitReg$D_IN;
  wire core_rspFlitReg$EN;

  // register core_rspIdReg
  reg [8 : 0] core_rspIdReg;
  wire [8 : 0] core_rspIdReg$D_IN;
  wire core_rspIdReg$EN;

  // register core_tags_readAddr
  reg [8 : 0] core_tags_readAddr;
  wire [8 : 0] core_tags_readAddr$D_IN;
  wire core_tags_readAddr$EN;

  // register core_tags_readAddrB
  reg [8 : 0] core_tags_readAddrB;
  wire [8 : 0] core_tags_readAddrB$D_IN;
  wire core_tags_readAddrB$EN;

  // register core_tags_writeAddr
  reg [8 : 0] core_tags_writeAddr;
  wire [8 : 0] core_tags_writeAddr$D_IN;
  wire core_tags_writeAddr$EN;

  // register core_tags_writeData
  reg [119 : 0] core_tags_writeData;
  wire [119 : 0] core_tags_writeData$D_IN;
  wire core_tags_writeData$EN;

  // register core_waitingOnMemory
  reg core_waitingOnMemory;
  wire core_waitingOnMemory$D_IN, core_waitingOnMemory$EN;

  // register core_writeResps_ff_lhead
  reg [3 : 0] core_writeResps_ff_lhead;
  wire [3 : 0] core_writeResps_ff_lhead$D_IN;
  wire core_writeResps_ff_lhead$EN;

  // register core_writeResps_ff_ltail
  reg [3 : 0] core_writeResps_ff_ltail;
  wire [3 : 0] core_writeResps_ff_ltail$D_IN;
  wire core_writeResps_ff_ltail$EN;

  // register core_writebackWriteBank
  reg [1 : 0] core_writebackWriteBank;
  wire [1 : 0] core_writebackWriteBank$D_IN;
  wire core_writebackWriteBank$EN;

  // register core_writethroughNext_ff_lhead
  reg [1 : 0] core_writethroughNext_ff_lhead;
  wire [1 : 0] core_writethroughNext_ff_lhead$D_IN;
  wire core_writethroughNext_ff_lhead$EN;

  // register core_writethroughNext_ff_ltail
  reg [1 : 0] core_writethroughNext_ff_ltail;
  wire [1 : 0] core_writethroughNext_ff_ltail$D_IN;
  wire core_writethroughNext_ff_ltail$EN;

  // register memReqs_ff_lhead
  reg [3 : 0] memReqs_ff_lhead;
  wire [3 : 0] memReqs_ff_lhead$D_IN;
  wire memReqs_ff_lhead$EN;

  // register memReqs_ff_ltail
  reg [3 : 0] memReqs_ff_ltail;
  wire [3 : 0] memReqs_ff_ltail$D_IN;
  wire memReqs_ff_ltail$EN;

  // register memRsps_ff_lhead
  reg [1 : 0] memRsps_ff_lhead;
  wire [1 : 0] memRsps_ff_lhead$D_IN;
  wire memRsps_ff_lhead$EN;

  // register memRsps_ff_ltail
  reg [1 : 0] memRsps_ff_ltail;
  wire [1 : 0] memRsps_ff_ltail$D_IN;
  wire memRsps_ff_ltail$EN;

  // ports of submodule core_data_0_bram
  wire [256 : 0] core_data_0_bram$DI, core_data_0_bram$DO;
  wire [10 : 0] core_data_0_bram$ADDRR, core_data_0_bram$ADDRW;
  wire core_data_0_bram$EN_UNUSED2,
       core_data_0_bram$REN,
       core_data_0_bram$WEN;

  // ports of submodule core_data_1_bram
  wire [256 : 0] core_data_1_bram$DI, core_data_1_bram$DO;
  wire [10 : 0] core_data_1_bram$ADDRR, core_data_1_bram$ADDRW;
  wire core_data_1_bram$EN_UNUSED2,
       core_data_1_bram$REN,
       core_data_1_bram$WEN;

  // ports of submodule core_data_2_bram
  wire [256 : 0] core_data_2_bram$DI, core_data_2_bram$DO;
  wire [10 : 0] core_data_2_bram$ADDRR, core_data_2_bram$ADDRW;
  wire core_data_2_bram$EN_UNUSED2,
       core_data_2_bram$REN,
       core_data_2_bram$WEN;

  // ports of submodule core_data_3_bram
  wire [256 : 0] core_data_3_bram$DI, core_data_3_bram$DO;
  wire [10 : 0] core_data_3_bram$ADDRR, core_data_3_bram$ADDRW;
  wire core_data_3_bram$EN_UNUSED2,
       core_data_3_bram$REN,
       core_data_3_bram$WEN;

  // ports of submodule core_delayedInvalidates_ff_rf
  wire [35 : 0] core_delayedInvalidates_ff_rf$D_IN;
  wire [2 : 0] core_delayedInvalidates_ff_rf$ADDR_1,
	       core_delayedInvalidates_ff_rf$ADDR_2,
	       core_delayedInvalidates_ff_rf$ADDR_3,
	       core_delayedInvalidates_ff_rf$ADDR_4,
	       core_delayedInvalidates_ff_rf$ADDR_5,
	       core_delayedInvalidates_ff_rf$ADDR_IN;
  wire core_delayedInvalidates_ff_rf$WE;

  // ports of submodule core_invalidateWritebacks
  wire [80 : 0] core_invalidateWritebacks$D_IN;
  wire core_invalidateWritebacks$CLR,
       core_invalidateWritebacks$DEQ,
       core_invalidateWritebacks$EMPTY_N,
       core_invalidateWritebacks$ENQ;

  // ports of submodule core_invalidatesDone_ff_rf
  wire [4 : 0] core_invalidatesDone_ff_rf$ADDR_1,
	       core_invalidatesDone_ff_rf$ADDR_2,
	       core_invalidatesDone_ff_rf$ADDR_3,
	       core_invalidatesDone_ff_rf$ADDR_4,
	       core_invalidatesDone_ff_rf$ADDR_5,
	       core_invalidatesDone_ff_rf$ADDR_IN;
  wire core_invalidatesDone_ff_rf$D_IN, core_invalidatesDone_ff_rf$WE;

  // ports of submodule core_invalidates_ff_rf
  wire [39 : 0] core_invalidates_ff_rf$D_IN;
  wire [1 : 0] core_invalidates_ff_rf$ADDR_1,
	       core_invalidates_ff_rf$ADDR_2,
	       core_invalidates_ff_rf$ADDR_3,
	       core_invalidates_ff_rf$ADDR_4,
	       core_invalidates_ff_rf$ADDR_5,
	       core_invalidates_ff_rf$ADDR_IN;
  wire core_invalidates_ff_rf$WE;

  // ports of submodule core_next_ff_rf
  wire [7 : 0] core_next_ff_rf$D_IN, core_next_ff_rf$D_OUT_1;
  wire [1 : 0] core_next_ff_rf$ADDR_1,
	       core_next_ff_rf$ADDR_2,
	       core_next_ff_rf$ADDR_3,
	       core_next_ff_rf$ADDR_4,
	       core_next_ff_rf$ADDR_5,
	       core_next_ff_rf$ADDR_IN;
  wire core_next_ff_rf$WE;

  // ports of submodule core_retryReqs_ff_rf
  wire [349 : 0] core_retryReqs_ff_rf$D_IN, core_retryReqs_ff_rf$D_OUT_1;
  wire [1 : 0] core_retryReqs_ff_rf$ADDR_1,
	       core_retryReqs_ff_rf$ADDR_2,
	       core_retryReqs_ff_rf$ADDR_3,
	       core_retryReqs_ff_rf$ADDR_4,
	       core_retryReqs_ff_rf$ADDR_5,
	       core_retryReqs_ff_rf$ADDR_IN;
  wire core_retryReqs_ff_rf$WE;

  // ports of submodule core_tags_bramA
  wire [119 : 0] core_tags_bramA$DI, core_tags_bramA$DO;
  wire [8 : 0] core_tags_bramA$ADDRR, core_tags_bramA$ADDRW;
  wire core_tags_bramA$EN_UNUSED2, core_tags_bramA$REN, core_tags_bramA$WEN;

  // ports of submodule core_tags_bramB
  wire [119 : 0] core_tags_bramB$DI;
  wire [8 : 0] core_tags_bramB$ADDRR, core_tags_bramB$ADDRW;
  wire core_tags_bramB$EN_UNUSED2, core_tags_bramB$REN, core_tags_bramB$WEN;

  // ports of submodule core_uncachedPending
  wire core_uncachedPending$CLR,
       core_uncachedPending$DEQ,
       core_uncachedPending$D_IN,
       core_uncachedPending$D_OUT,
       core_uncachedPending$EMPTY_N,
       core_uncachedPending$ENQ;

  // ports of submodule core_writeResps_ff_rf
  wire [9 : 0] core_writeResps_ff_rf$D_IN, core_writeResps_ff_rf$D_OUT_1;
  wire [2 : 0] core_writeResps_ff_rf$ADDR_1,
	       core_writeResps_ff_rf$ADDR_2,
	       core_writeResps_ff_rf$ADDR_3,
	       core_writeResps_ff_rf$ADDR_4,
	       core_writeResps_ff_rf$ADDR_5,
	       core_writeResps_ff_rf$ADDR_IN;
  wire core_writeResps_ff_rf$WE;

  // ports of submodule core_writebacks
  wire [80 : 0] core_writebacks$D_IN, core_writebacks$D_OUT;
  wire core_writebacks$CLR,
       core_writebacks$DEQ,
       core_writebacks$EMPTY_N,
       core_writebacks$ENQ;

  // ports of submodule memReqs_ff_rf
  wire [349 : 0] memReqs_ff_rf$D_IN, memReqs_ff_rf$D_OUT_1;
  wire [2 : 0] memReqs_ff_rf$ADDR_1,
	       memReqs_ff_rf$ADDR_2,
	       memReqs_ff_rf$ADDR_3,
	       memReqs_ff_rf$ADDR_4,
	       memReqs_ff_rf$ADDR_5,
	       memReqs_ff_rf$ADDR_IN;
  wire memReqs_ff_rf$WE;

  // ports of submodule memRsps_ff_rf
  wire [269 : 0] memRsps_ff_rf$D_IN, memRsps_ff_rf$D_OUT_1;
  wire memRsps_ff_rf$ADDR_1,
       memRsps_ff_rf$ADDR_2,
       memRsps_ff_rf$ADDR_3,
       memRsps_ff_rf$ADDR_4,
       memRsps_ff_rf$ADDR_5,
       memRsps_ff_rf$ADDR_IN,
       memRsps_ff_rf$WE;

  // rule scheduling signals
  wire WILL_FIRE_RL_core_deqNext;

  // inputs to muxes for submodule ports
  reg [119 : 0] MUX_core_tags_bramA$write_2__VAL_1;
  reg [8 : 0] MUX_core_tags_bramA$write_1__VAL_1;
  wire [119 : 0] MUX_core_tags_bramA$write_2__VAL_2;
  wire [9 : 0] MUX_core_writeResps_ff_rf$upd_2__VAL_1;
  wire [3 : 0] MUX_core_writeResps_ff_lhead$write_1__VAL_1;
  wire MUX_core_missedResp$wset_1__SEL_1,
       MUX_core_missedResp$wset_1__VAL_1,
       MUX_core_tags_bramA$write_1__SEL_1,
       MUX_core_writeResps_ff_lhead$write_1__SEL_1;

  // declarations used by system tasks
  // synopsys translate_off
  reg [63 : 0] v__h87692;
  // synopsys translate_on

  // remaining internal signals
  reg [255 : 0] SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768;
  reg [23 : 0] SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1937,
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1903;
  reg [15 : 0] x1_avValue_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_fst_id__h131550;
  reg [7 : 0] CASE_core_cts_BITS_447_TO_446_0_IF_NOT_core_ne_ETC__q5,
	      CASE_core_cts_BITS_447_TO_446_1_core_cts_BITS__ETC__q6;
  reg [3 : 0] x__h171024, x__h171137;
  reg [2 : 0] CASE_core_cts_BITS_447_TO_446_0_IF_core_cts_re_ETC__q8,
	      CASE_memory_response_put_val_BITS_259_TO_258_0_ETC__q9;
  reg [1 : 0] CASE_cache_request_put_val_BITS_301_TO_300_0_c_ETC__q2,
	      CASE_core_cts_BITS_397_TO_396_0_core_cts_BITS__ETC__q7,
	      CASE_core_newReqwget_BITS_301_TO_300_0_core_n_ETC__q3,
	      CASE_memReqs_ff_rfD_OUT_1_BITS_301_TO_300_0_m_ETC__q1,
	      new_value_rspFlit__h171026;
  reg CASE_core_cts_BITS_447_TO_446_0_IF_NOT_core_ne_ETC__q4,
      IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1358,
      IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615,
      IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682,
      SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898,
      SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972,
      SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012,
      SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049,
      SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086,
      SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124,
      SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2239,
      SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2277,
      SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2315,
      SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1754,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1418,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1439,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1461,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1489,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1505,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1521,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1537,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1642,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1856,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2404,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2406,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2408,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2410,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2412,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2415,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2418,
      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2940,
      SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342,
      SEL_ARR_SEL_ARR_IF_core_tags_readAddr_read__39_ETC___d2472;
  wire [349 : 0] IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039,
		 IF_core_resps_whas__390_THEN_core_resps_wget___ETC___d3473;
  wire [305 : 0] IF_core_resps_whas__390_THEN_core_resps_wget___ETC___d3472;
  wire [301 : 0] IF_IF_core_newReq_whas__65_AND_core_newReq_wge_ETC___d1138,
		 IF_core_cts_read__76_BITS_397_TO_396_015_EQ_1__ETC___d1782,
		 IF_core_cts_read__76_BITS_447_TO_446_088_EQ_1__ETC___d1783;
  wire [299 : 0] IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1129,
		 IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1130;
  wire [297 : 0] IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1128;
  wire [296 : 0] IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1127;
  wire [256 : 0] IF_core_cts_read__76_BITS_447_TO_446_088_EQ_2__ETC___d3293;
  wire [255 : 0] maskedWrite_data__h119278,
		 x1_avValue_data__h79963,
		 x1_avValue_data__h80027,
		 x1_avValue_data__h80091,
		 x1_avValue_data__h80155;
  wire [151 : 0] IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d641,
		 IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d670,
		 IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d682,
		 IF_NOT_core_readReqs_bag_57_BIT_152_57_58_OR_c_ETC___d658,
		 IF_core_cts_read__76_BITS_447_TO_446_088_EQ_2__ETC___d2428,
		 IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d657,
		 IF_core_readReqs_insertItem_whas__76_AND_core__ETC___d639,
		 IF_core_readReqs_insertItem_whas__76_AND_core__ETC___d668,
		 IF_core_readReqs_insertItem_whas__76_AND_core__ETC___d680;
  wire [119 : 0] IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3154,
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3157,
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3159,
		 IF_IF_NOT_core_readReqs_bag_57_BIT_611_58_16_O_ETC___d2990,
		 IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d2402,
		 IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2204,
		 IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2963,
		 IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2987,
		 IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2988,
		 IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d3014,
		 IF_core_cts_read__76_BITS_62_TO_61_274_EQ_IF_I_ETC___d3160,
		 IF_core_cts_read__76_BITS_62_TO_61_274_EQ_IF_I_ETC___d3161,
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2401,
		 IF_memRsps_ff_rf_sub_memRsps_ff_ltail_read__70_ETC___d2989;
  wire [95 : 0] IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1207;
  wire [59 : 0] IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3127,
		IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2976;
  wire [39 : 0] IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1693,
		IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1050,
		IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1093,
		IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1147,
		IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1148,
		IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1205;
  wire [37 : 0] IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1204;
  wire [34 : 0] y_avValue_snd_snd_addr_lineNumber__h107490;
  wire [29 : 0] IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3100,
		IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3112,
		IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3125,
		IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3139,
		IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3152,
		IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3095,
		IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2145,
		IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2163,
		IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2182,
		IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2200,
		IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2957,
		IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2958,
		IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2960,
		IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2961,
		IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2981,
		IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3099,
		IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3098;
  wire [23 : 0] IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2351,
		IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2363,
		IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2376,
		IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2389,
		IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3019,
		IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3035,
		IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3052,
		IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3069,
		IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3018,
		IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3034,
		IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3051,
		IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3068,
		IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3017,
		IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3033,
		IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3050,
		IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3067,
		_theResult_____1_tag__h91833,
		tag__h77434,
		tag__h77959,
		tag__h78491,
		tag__h79012,
		tag__h90622,
		tag__h90626,
		tag__h90644,
		tag__h90677,
		tag__h90681,
		tag__h90694,
		tag__h90727,
		tag__h90731,
		tag__h90744,
		tag__h90777,
		tag__h90781,
		tag__h90794,
		tag__h91992,
		tag__h96976,
		tag__h97935,
		tag__h98894,
		x1_avValue_snd_fst_addr_tag__h65460;
  wire [15 : 0] x1_avValue_snd_snd_snd_snd_snd_snd_snd_snd_id__h131536,
		x__read_id__h222067;
  wire [11 : 0] NOT_core_cts_read__76_BITS_447_TO_446_088_EQ_1_ETC___d3379;
  wire [10 : 0] IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1061,
		IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1062,
		IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2451;
  wire [9 : 0] memReqFifoSpace__h602;
  wire [8 : 0] IF_core_cts_read__76_BITS_447_TO_446_088_EQ_1__ETC___d3341,
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1836,
	       ct___1_dataKey_key__h88841,
	       reqRec_key__h91433,
	       x1_avValue_snd_fst_addr_key__h65461,
	       x1_avValue_snd_snd_fst_key__h133219,
	       x__h57259;
  wire [7 : 0] IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d869,
	       IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d898,
	       IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d910,
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_co_ETC___d886,
	       IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3335,
	       IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3336,
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1043,
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1110,
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1775,
	       IF_core_cts_read__76_BIT_361_768_THEN_core_cts_ETC___d2773,
	       IF_core_cts_read__76_BIT_362_761_THEN_core_cts_ETC___d2767,
	       IF_core_cts_read__76_BIT_363_753_THEN_core_cts_ETC___d2759,
	       IF_core_cts_read__76_BIT_364_746_THEN_core_cts_ETC___d2752,
	       IF_core_cts_read__76_BIT_365_738_THEN_core_cts_ETC___d2744,
	       IF_core_cts_read__76_BIT_366_731_THEN_core_cts_ETC___d2737,
	       IF_core_cts_read__76_BIT_367_723_THEN_core_cts_ETC___d2729,
	       IF_core_cts_read__76_BIT_368_716_THEN_core_cts_ETC___d2722,
	       IF_core_cts_read__76_BIT_369_708_THEN_core_cts_ETC___d2714,
	       IF_core_cts_read__76_BIT_370_701_THEN_core_cts_ETC___d2707,
	       IF_core_cts_read__76_BIT_371_693_THEN_core_cts_ETC___d2699,
	       IF_core_cts_read__76_BIT_372_686_THEN_core_cts_ETC___d2692,
	       IF_core_cts_read__76_BIT_373_678_THEN_core_cts_ETC___d2684,
	       IF_core_cts_read__76_BIT_374_671_THEN_core_cts_ETC___d2677,
	       IF_core_cts_read__76_BIT_375_663_THEN_core_cts_ETC___d2669,
	       IF_core_cts_read__76_BIT_376_656_THEN_core_cts_ETC___d2662,
	       IF_core_cts_read__76_BIT_377_648_THEN_core_cts_ETC___d2654,
	       IF_core_cts_read__76_BIT_378_641_THEN_core_cts_ETC___d2647,
	       IF_core_cts_read__76_BIT_379_633_THEN_core_cts_ETC___d2639,
	       IF_core_cts_read__76_BIT_380_626_THEN_core_cts_ETC___d2632,
	       IF_core_cts_read__76_BIT_381_618_THEN_core_cts_ETC___d2624,
	       IF_core_cts_read__76_BIT_382_611_THEN_core_cts_ETC___d2617,
	       IF_core_cts_read__76_BIT_383_603_THEN_core_cts_ETC___d2609,
	       IF_core_cts_read__76_BIT_384_596_THEN_core_cts_ETC___d2602,
	       IF_core_cts_read__76_BIT_385_588_THEN_core_cts_ETC___d2594,
	       IF_core_cts_read__76_BIT_386_581_THEN_core_cts_ETC___d2587,
	       IF_core_cts_read__76_BIT_387_573_THEN_core_cts_ETC___d2579,
	       IF_core_cts_read__76_BIT_388_566_THEN_core_cts_ETC___d2572,
	       IF_core_cts_read__76_BIT_389_558_THEN_core_cts_ETC___d2564,
	       IF_core_cts_read__76_BIT_390_551_THEN_core_cts_ETC___d2557,
	       IF_core_cts_read__76_BIT_391_543_THEN_core_cts_ETC___d2549,
	       IF_core_cts_read__76_BIT_392_534_THEN_core_cts_ETC___d2542,
	       IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d885,
	       IF_core_memReqIds_insertItem_whas__04_AND_core_ETC___d867,
	       IF_core_memReqIds_insertItem_whas__04_AND_core_ETC___d896,
	       IF_core_memReqIds_insertItem_whas__04_AND_core_ETC___d908,
	       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1111,
	       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1135,
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1845,
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1846,
	       IF_core_rspIdReg_read__280_BIT_8_281_THEN_core_ETC___d3332,
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d3333,
	       x__h124481,
	       x__h125286,
	       x__h125403,
	       x__h125520,
	       x__h125637,
	       x__h125754,
	       x__h125871,
	       x__h125988,
	       x__h126105,
	       x__h126222,
	       x__h126339,
	       x__h126456,
	       x__h126573,
	       x__h126690,
	       x__h126807,
	       x__h126924,
	       x__h127041,
	       x__h127158,
	       x__h127275,
	       x__h127392,
	       x__h127509,
	       x__h127626,
	       x__h127743,
	       x__h127860,
	       x__h127977,
	       x__h128094,
	       x__h128211,
	       x__h128328,
	       x__h128445,
	       x__h128562,
	       x__h128679,
	       x__h128796,
	       y__h124482,
	       y__h125201,
	       y__h125287,
	       y__h125404,
	       y__h125521,
	       y__h125638,
	       y__h125755,
	       y__h125872,
	       y__h125989,
	       y__h126106,
	       y__h126223,
	       y__h126340,
	       y__h126457,
	       y__h126574,
	       y__h126691,
	       y__h126808,
	       y__h126925,
	       y__h127042,
	       y__h127159,
	       y__h127276,
	       y__h127393,
	       y__h127510,
	       y__h127627,
	       y__h127744,
	       y__h127861,
	       y__h127978,
	       y__h128095,
	       y__h128212,
	       y__h128329,
	       y__h128446,
	       y__h128563,
	       y__h128680,
	       y__h128797;
  wire [4 : 0] IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2969,
	       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2974,
	       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2980,
	       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2985,
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3107,
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3120,
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3134,
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3147,
	       x_port1__read__h102244;
  wire [3 : 0] IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3104,
	       IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3117,
	       IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3131,
	       IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3144,
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3105,
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3118,
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3132,
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3145,
	       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1083,
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d3174,
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d3187,
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2994,
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2999,
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3011,
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3103,
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3116,
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3130,
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3143,
	       ct___1_req_masterID__h87480,
	       ct___1_req_transactionID__h87481,
	       level__h267,
	       level__h7950,
	       reqId_masterID__h91441,
	       reqId_transactionID__h91442,
	       rspId_transactionID__h102214,
	       rspId_transactionID__h102753,
	       x1_avValue_snd_snd_masterID__h60267,
	       x1_avValue_snd_snd_snd_snd_snd_snd_snd_masterID__h171111,
	       x1_avValue_snd_snd_snd_snd_snd_snd_snd_transactionID__h171112,
	       x1_avValue_snd_snd_transactionID__h60268,
	       x__h102172,
	       x__h102737,
	       x__h104224,
	       x__h177206,
	       x__h177215,
	       x__h193013,
	       x__h193038,
	       x__h193080,
	       x__h66125,
	       x__h66128;
  wire [2 : 0] IF_IF_core_writeResps_ff_lhead_read__415_MINUS_ETC___d3636,
	       IF_NOT_core_cts_read__76_BITS_447_TO_446_088_E_ETC___d3292,
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1022,
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1108,
	       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1150,
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3005,
	       IF_core_writeResps_ff_lhead_read__415_MINUS_co_ETC___d3637,
	       level__h1191,
	       level__h923,
	       x__h181436,
	       x_remaining__h945;
  wire [1 : 0] IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d1291,
	       IF_NOT_IF_memRsps_ff_lhead_read__69_MINUS_memR_ETC___d3210,
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1647,
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1648,
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1650,
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1202,
	       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1090,
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1895,
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2137,
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2155,
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2174,
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2192,
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2340,
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2138,
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2156,
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2175,
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2193,
	       _theResult_____16_first__h102150,
	       _theResult_____16_last__h102151,
	       _theResult_____1_fst_addr_bank__h65436,
	       _theResult_____1_fst_addr_bank__h65458,
	       _theResult_____1_fst_way__h60448,
	       _theResult_____21__h81013,
	       _theResult_____22__h80218,
	       _theResult_____2__h59895,
	       _theResult_____3_way__h65371,
	       _theResult_____8_first__h102152,
	       _theResult_____8_last__h102153,
	       _theResult____h79855,
	       level__h535,
	       nLkpFlit___1__h65222,
	       nLkpFlit__h59925,
	       newCt___1_way__h60178,
	       nextFetch__h59986,
	       noOfFlits__h88119,
	       rspFlit___2__h175594,
	       rspFlit___2__h175598,
	       rspFlit__h81065,
	       rspFlit__h88142,
	       way__h86701,
	       way__h88127,
	       x1_avValue_snd_fst_way__h65266,
	       x1_avValue_way__h65030,
	       x1_avValue_way__h65052,
	       x__h87823,
	       x__h92452,
	       y_avValue_fst__h102449,
	       y_avValue_fst__h130696,
	       y_avValue_fst__h88031,
	       y_avValue_snd_fst__h88242,
	       y_avValue_snd_snd__h65156,
	       y_avValue_snd_snd__h65211,
	       y_avValue_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_fst__h131031,
	       y_avValue_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_fst__h131033;
  wire IF_IF_IF_memRsps_ff_lhead_read__69_MINUS_memRs_ETC___d2323,
       IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2523,
       IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2915,
       IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2944,
       IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3024,
       IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3029,
       IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3040,
       IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3045,
       IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3057,
       IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3062,
       IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3074,
       IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3079,
       IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3251,
       IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d849,
       IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d890,
       IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d902,
       IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d621,
       IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d662,
       IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d674,
       IF_IF_core_tags_readAddr_read__395_EQ_core_tag_ETC___d2843,
       IF_IF_core_tags_readAddr_read__395_EQ_core_tag_ETC___d2852,
       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2242,
       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2280,
       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2318,
       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2319,
       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2320,
       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2322,
       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2324,
       IF_NOT_IF_memRsps_ff_lhead_read__69_MINUS_memR_ETC___d3244,
       IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554,
       IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1660,
       IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2521,
       IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2845,
       IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2854,
       IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2924,
       IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d3087,
       IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d3268,
       IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d3315,
       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1507,
       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1539,
       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540,
       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1545,
       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1547,
       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548,
       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1635,
       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1778,
       IF_NOT_core_cts_read__76_BIT_39_77_78_OR_core__ETC___d1174,
       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3023,
       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3028,
       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3039,
       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3044,
       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3056,
       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3061,
       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3073,
       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3078,
       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_co_ETC___d876,
       IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d2887,
       IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3281,
       IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3318,
       IF_NOT_core_readReqs_bag_57_BIT_152_57_58_OR_c_ETC___d648,
       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1019,
       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1198,
       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d3248,
       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d3313,
       IF_NOT_memRsps_ff_rf_sub_memRsps_ff_ltail_read_ETC___d3215,
       IF_SEL_ARR_IF_core_tags_readAddr_read__395_EQ__ETC___d2416,
       IF_core_cts_read__76_BITS_103_TO_100_080_EQ_1__ETC___d1604,
       IF_core_cts_read__76_BITS_392_TO_361_529_EQ_0__ETC___d2533,
       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d2913,
       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d2942,
       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3022,
       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3027,
       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3038,
       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3043,
       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3055,
       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3060,
       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3072,
       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3077,
       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_1__ETC___d1658,
       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_1__ETC___d2802,
       IF_core_cts_read__76_BITS_447_TO_446_088_EQ_2__ETC___d3253,
       IF_core_cts_read__76_BITS_447_TO_446_088_EQ_2__ETC___d3382,
       IF_core_data_0_readAddr_read__696_BITS_10_TO_2_ETC___d1709,
       IF_core_data_1_readAddr_read__710_BITS_10_TO_2_ETC___d1723,
       IF_core_data_2_readAddr_read__724_BITS_10_TO_2_ETC___d1737,
       IF_core_data_3_readAddr_read__738_BITS_10_TO_2_ETC___d1751,
       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d754,
       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d759,
       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d774,
       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d801,
       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d805,
       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d817,
       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d836,
       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d858,
       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d862,
       IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d776,
       IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d819,
       IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d838,
       IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d784,
       IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d821,
       IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d824,
       IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d840,
       IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d889,
       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1078,
       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1098,
       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1114,
       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1157,
       IF_core_nextBankBag_bag_29_BIT_43_30_AND_NOT_c_ETC___d433,
       IF_core_nextSet_bag_BIT_71_AND_NOT_core_nextSe_ETC___d205,
       IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663,
       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d526,
       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d531,
       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d546,
       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d573,
       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d577,
       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d589,
       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d608,
       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d630,
       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d634,
       IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d548,
       IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d591,
       IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d610,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1263,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1809,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1862,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1870,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1878,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1886,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1944,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1952,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1960,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1968,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1984,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1992,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2000,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2008,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2021,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2029,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2037,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2045,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2058,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2066,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2074,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2082,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2096,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2104,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2112,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2120,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2211,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2219,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2227,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2235,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2249,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2257,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2265,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2273,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2287,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2295,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2303,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2311,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2332,
       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d3224,
       IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d556,
       IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d593,
       IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d596,
       IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d612,
       IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d661,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1264,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1810,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1863,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1871,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1879,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1887,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1945,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1953,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1961,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1969,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1985,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1993,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2001,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2009,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2022,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2030,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2038,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2046,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2059,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2067,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2075,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2083,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2097,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2105,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2113,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2121,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2212,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2220,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2228,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2236,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2250,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2258,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2266,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2274,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2288,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2296,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2304,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2312,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2333,
       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d3225,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1407,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1410,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1413,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1416,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1428,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1431,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1434,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1437,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1450,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1453,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1456,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1459,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1472,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1477,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1482,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1494,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1497,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1500,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1510,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1513,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1516,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1526,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1529,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1532,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1586,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1606,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1619,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1622,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1625,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1628,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1637,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1638,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1639,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1640,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2476,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2812,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3350,
       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3356,
       IF_core_writeResps_ff_lhead_read__415_MINUS_co_ETC___d3632,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2130,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2131,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2140,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2142,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2148,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2149,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2158,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2160,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2167,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2168,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2177,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2179,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2185,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2186,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2195,
       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2197,
       NOT_0_CONCAT_8_MINUS_memReqs_ff_lhead_read__59_ETC___d1598,
       NOT_0_CONCAT_8_MINUS_memReqs_ff_lhead_read__59_ETC___d1655,
       NOT_SEL_ARR_NOT_core_req_commits_rf_port1__rea_ETC___d2527,
       NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d1688,
       NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d2492,
       NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d2494,
       NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168,
       NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3257,
       NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3259,
       NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3345,
       NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3368,
       NOT_core_cts_read__76_BITS_447_TO_446_088_EQ_1_ETC___d2951,
       NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1346,
       NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1390,
       NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1673,
       NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1824,
       NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d2508,
       NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d2512,
       NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d2814,
       NOT_core_cts_read__76_BITS_95_TO_72_394_EQ_IF__ETC___d1442,
       NOT_core_memReqIds_bag_85_BITS_16_TO_13_31_EQ__ETC___d804,
       NOT_core_memReqIds_bag_85_BITS_16_TO_13_31_EQ__ETC___d832,
       NOT_core_memReqIds_bag_85_BITS_34_TO_31_93_EQ__ETC___d762,
       NOT_core_memReqIds_bag_85_BITS_34_TO_31_93_EQ__ETC___d829,
       NOT_core_memReqIds_bag_85_BIT_17_30_79_OR_core_ETC___d783,
       NOT_core_memReqIds_bag_85_BIT_26_17_71_OR_core_ETC___d874,
       NOT_core_memReqIds_bag_85_BIT_35_86_44_OR_core_ETC___d847,
       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671,
       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1822,
       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d791,
       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d834,
       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d842,
       NOT_core_memReqIds_insertItem_whas__04_05_OR_N_ETC___d768,
       NOT_core_memReqIds_insertItem_whas__04_05_OR_N_ETC___d770,
       NOT_core_memReqIds_insertItem_whas__04_05_OR_N_ETC___d831,
       NOT_core_nextBankBag_bag_29_BIT_10_29_30_OR_co_ETC___d386,
       NOT_core_nextSet_bag_BIT_17_01_02_OR_core_next_ETC___d158,
       NOT_core_nextSet_bag_BIT_53_3_87_OR_NOT_core_n_ETC___d1385,
       NOT_core_nextSet_bag_BIT_71_60_OR_NOT_core_nex_ETC___d1388,
       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d1363,
       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2461,
       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2781,
       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2787,
       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2791,
       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2796,
       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2804,
       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2840,
       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2872,
       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2876,
       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2886,
       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d3214,
       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d3592,
       NOT_core_readReqs_bag_57_BITS_304_TO_301_03_EQ_ETC___d576,
       NOT_core_readReqs_bag_57_BITS_304_TO_301_03_EQ_ETC___d604,
       NOT_core_readReqs_bag_57_BITS_610_TO_607_65_EQ_ETC___d534,
       NOT_core_readReqs_bag_57_BITS_610_TO_607_65_EQ_ETC___d601,
       NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d563,
       NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d606,
       NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d614,
       NOT_core_readReqs_bag_57_BIT_305_02_51_OR_NOT__ETC___d1805,
       NOT_core_readReqs_bag_57_BIT_305_02_51_OR_core_ETC___d555,
       NOT_core_readReqs_bag_57_BIT_458_89_43_OR_core_ETC___d646,
       NOT_core_readReqs_bag_57_BIT_611_58_16_OR_NOT__ETC___d1807,
       NOT_core_readReqs_bag_57_BIT_611_58_16_OR_core_ETC___d619,
       NOT_core_readReqs_insertItem_whas__76_77_OR_NO_ETC___d540,
       NOT_core_readReqs_insertItem_whas__76_77_OR_NO_ETC___d542,
       NOT_core_readReqs_insertItem_whas__76_77_OR_NO_ETC___d603,
       NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3490,
       NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3491,
       NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3663,
       NOT_core_resps_wget__391_BITS_632_TO_631_411_E_ETC___d3444,
       NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014,
       NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1178,
       NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1230,
       NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d2908,
       NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d3217,
       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2326,
       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2420,
       _0_OR_IF_NOT_core_cts_read__76_BITS_95_TO_72_39_ETC___d2911,
       _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2837,
       _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2838,
       _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2865,
       _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2869,
       _0_OR_NOT_core_memReqIds_insertItem_whas__04_05_ETC___d772,
       _0_OR_NOT_core_readReqs_insertItem_whas__76_77__ETC___d544,
       _0_OR_NOT_memRsps_ff_lhead_read__69_MINUS_memRs_ETC___d3239,
       _dfoo1,
       _dfoo15,
       _dfoo22,
       _dfoo29,
       _dfoo34,
       _dfoo8,
       core_cts_read__76_BITS_103_TO_100_080_EQ_1_590_ETC___d2475,
       core_cts_read__76_BITS_397_TO_396_015_EQ_0_016_ETC___d1659,
       core_cts_read__76_BITS_397_TO_396_015_EQ_0_016_ETC___d2801,
       core_cts_read__76_BITS_397_TO_396_015_EQ_0_016_ETC___d3237,
       core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d1662,
       core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d1686,
       core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2491,
       core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2526,
       core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2922,
       core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2941,
       core_cts_read__76_BITS_401_TO_398_94_EQ_core_n_ETC___d1299,
       core_cts_read__76_BITS_405_TO_402_85_EQ_core_n_ETC___d1297,
       core_cts_read__76_BITS_447_TO_446_088_EQ_0_219_ETC___d2899,
       core_cts_read__76_BITS_447_TO_446_088_EQ_0_219_ETC___d3361,
       core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2440,
       core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447,
       core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1292,
       core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1359,
       core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2519,
       core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2793,
       core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2808,
       core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2946,
       core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d3359,
       core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d3374,
       core_cts_read__76_BITS_95_TO_72_394_EQ_IF_core_ETC___d1424,
       core_cts_read__76_BITS_95_TO_72_394_EQ_IF_core_ETC___d1467,
       core_cts_read__76_BIT_38_181_AND_core_cts_read_ETC___d2847,
       core_cts_read__76_BIT_38_181_AND_core_cts_read_ETC___d2856,
       core_memReqIds_bag_85_BITS_12_TO_9_34_EQ_core__ETC___d735,
       core_memReqIds_bag_85_BITS_12_TO_9_34_EQ_core__ETC___d742,
       core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d732,
       core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d740,
       core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d800,
       core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d812,
       core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d722,
       core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d728,
       core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d719,
       core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d727,
       core_memReqIds_bag_85_BITS_30_TO_27_97_EQ_core_ETC___d699,
       core_memReqIds_bag_85_BITS_30_TO_27_97_EQ_core_ETC___d714,
       core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d695,
       core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d711,
       core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d808,
       core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d864,
       core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749,
       core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d788,
       core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746,
       core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d787,
       core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739,
       core_memReqIds_bag_85_BIT_26_17_AND_NOT_core_m_ETC___d726,
       core_memReqIds_bag_85_BIT_35_86_AND_NOT_core_m_ETC___d703,
       core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d798,
       core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d815,
       core_memReqIds_insertItem_whas__04_AND_core_me_ETC___d811,
       core_memReqIds_insertItem_whas__04_AND_core_me_ETC___d882,
       core_newReq_whas__65_AND_core_newReq_wget__66__ETC___d1001,
       core_newReq_whas__65_AND_core_newReq_wget__66__ETC___d1009,
       core_newReq_whas__65_AND_core_newReq_wget__66__ETC___d1184,
       core_nextSet_bag_BITS_26_TO_18_376_EQ_core_cts_ETC___d1377,
       core_nextSet_bag_BITS_44_TO_36_372_EQ_core_cts_ETC___d1373,
       core_nextSet_bag_BITS_62_TO_54_367_EQ_core_cts_ETC___d1369,
       core_nextSet_bag_BITS_8_TO_0_380_EQ_core_cts_r_ETC___d1381,
       core_nextSet_bag_BIT_71_AND_core_nextSet_bag_B_ETC___d2826,
       core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d1557,
       core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d2827,
       core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d3275,
       core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d3280,
       core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521,
       core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d560,
       core_readReqs_bag_57_BITS_147_TO_144_20_EQ_mem_ETC___d1248,
       core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518,
       core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d559,
       core_readReqs_bag_57_BITS_151_TO_148_17_EQ_mem_ETC___d1247,
       core_readReqs_bag_57_BITS_300_TO_297_06_EQ_cor_ETC___d507,
       core_readReqs_bag_57_BITS_300_TO_297_06_EQ_cor_ETC___d514,
       core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244,
       core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d504,
       core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d512,
       core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d572,
       core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d584,
       core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243,
       core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d494,
       core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d500,
       core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240,
       core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d491,
       core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d499,
       core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239,
       core_readReqs_bag_57_BITS_606_TO_603_69_EQ_cor_ETC___d471,
       core_readReqs_bag_57_BITS_606_TO_603_69_EQ_cor_ETC___d486,
       core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236,
       core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d467,
       core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d483,
       core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d580,
       core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d636,
       core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234,
       core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d570,
       core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d587,
       core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511,
       core_readReqs_bag_57_BIT_305_02_AND_core_readR_ETC___d1251,
       core_readReqs_bag_57_BIT_458_89_AND_NOT_core_r_ETC___d498,
       core_readReqs_bag_57_BIT_611_58_AND_NOT_core_r_ETC___d475,
       core_readReqs_bag_57_BIT_611_58_AND_core_readR_ETC___d1253,
       core_readReqs_insertItem_whas__76_AND_core_rea_ETC___d583,
       core_readReqs_insertItem_whas__76_AND_core_rea_ETC___d654,
       core_respsReady_whas__408_AND_core_respsReady__ETC___d3421,
       core_respsReady_whas__408_AND_core_respsReady__ETC___d3442,
       core_respsReady_whas__408_AND_core_respsReady__ETC___d3661,
       core_resps_whas__390_AND_core_resps_wget__391__ETC___d3488,
       core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397,
       memRsps_ff_rf_sub_memRsps_ff_ltail_read__70_BI_ETC___d1267;

  // value method cache_request_canPut
  assign cache_request_canPut =
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d3592 &&
	     !core_writebacks$EMPTY_N ;

  // action method cache_request_put
  assign RDY_cache_request_put =
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d3592 &&
	     !core_writebacks$EMPTY_N ;

  // value method cache_response_canGet
  assign cache_response_canGet = RDY_cache_response_get ;

  // value method cache_response_peek
  assign cache_response_peek = cache_response_get ;
  assign RDY_cache_response_peek = RDY_cache_response_get ;

  // actionvalue method cache_response_get
  assign cache_response_get =
	     { x__h193038,
	       x__h193080,
	       (level__h7950 == 4'd0) ? core_resps$wget[634:633] : 2'd0,
	       IF_core_writeResps_ff_lhead_read__415_MINUS_co_ETC___d3637,
	       core_resps$wget[629:373] } ;
  assign RDY_cache_response_get =
	     core_cacheState && core_respsReady$wget || level__h7950 != 4'd0 ;

  // value method memory_request_canGet
  assign memory_request_canGet = level__h267 != 4'd0 ;

  // value method memory_request_peek
  assign memory_request_peek =
	     { memReqs_ff_rf$D_OUT_1[349:302],
	       CASE_memReqs_ff_rfD_OUT_1_BITS_301_TO_300_0_m_ETC__q1,
	       memReqs_ff_rf$D_OUT_1[299:0] } ;
  assign RDY_memory_request_peek = level__h267 != 4'd0 ;

  // actionvalue method memory_request_get
  assign memory_request_get =
	     { memReqs_ff_rf$D_OUT_1[349:302],
	       CASE_memReqs_ff_rfD_OUT_1_BITS_301_TO_300_0_m_ETC__q1,
	       memReqs_ff_rf$D_OUT_1[299:0] } ;
  assign RDY_memory_request_get = level__h267 != 4'd0 ;

  // value method memory_response_canPut
  assign memory_response_canPut = level__h535 != 2'd2 ;

  // action method memory_response_put
  assign RDY_memory_response_put = level__h535 != 2'd2 ;

  // actionvalue method cacheEvents_get
  assign cacheEvents_get =
	     { 2'd0,
	       x__read_id__h222067,
	       core_cacheState ? core_cacheCoreEventsWire$wget[12:10] : 3'd0,
	       core_cacheState && core_cacheCoreEventsWire$wget[9],
	       core_cacheState && core_cacheCoreEventsWire$wget[8],
	       core_cacheState && core_cacheCoreEventsWire$wget[7],
	       core_cacheState && core_cacheCoreEventsWire$wget[6],
	       core_cacheState && core_cacheCoreEventsWire$wget[5],
	       core_cacheState && core_cacheCoreEventsWire$wget[4],
	       core_cacheState && core_cacheCoreEventsWire$wget[3],
	       core_cacheState && core_cacheCoreEventsWire$wget[2],
	       core_cacheState && core_cacheCoreEventsWire$wget[1],
	       core_cacheState && core_cacheCoreEventsWire$wget[0] } ;
  assign RDY_cacheEvents_get = 1'd1 ;

  // submodule core_data_0_bram
  AltMEM #(.ADDR_WIDTH(32'd11),
	   .DATA_WIDTH(32'd257),
	   .MEMSIZE(12'd2048)) core_data_0_bram(.RST(RST_N),
						.CLK(CLK),
						.CLK_GATE(1'd1),
						.ADDRR(core_data_0_bram$ADDRR),
						.ADDRW(core_data_0_bram$ADDRW),
						.DI(core_data_0_bram$DI),
						.REN(core_data_0_bram$REN),
						.EN_UNUSED2(core_data_0_bram$EN_UNUSED2),
						.WEN(core_data_0_bram$WEN),
						.DO(core_data_0_bram$DO));

  // submodule core_data_1_bram
  AltMEM #(.ADDR_WIDTH(32'd11),
	   .DATA_WIDTH(32'd257),
	   .MEMSIZE(12'd2048)) core_data_1_bram(.RST(RST_N),
						.CLK(CLK),
						.CLK_GATE(1'd1),
						.ADDRR(core_data_1_bram$ADDRR),
						.ADDRW(core_data_1_bram$ADDRW),
						.DI(core_data_1_bram$DI),
						.REN(core_data_1_bram$REN),
						.EN_UNUSED2(core_data_1_bram$EN_UNUSED2),
						.WEN(core_data_1_bram$WEN),
						.DO(core_data_1_bram$DO));

  // submodule core_data_2_bram
  AltMEM #(.ADDR_WIDTH(32'd11),
	   .DATA_WIDTH(32'd257),
	   .MEMSIZE(12'd2048)) core_data_2_bram(.RST(RST_N),
						.CLK(CLK),
						.CLK_GATE(1'd1),
						.ADDRR(core_data_2_bram$ADDRR),
						.ADDRW(core_data_2_bram$ADDRW),
						.DI(core_data_2_bram$DI),
						.REN(core_data_2_bram$REN),
						.EN_UNUSED2(core_data_2_bram$EN_UNUSED2),
						.WEN(core_data_2_bram$WEN),
						.DO(core_data_2_bram$DO));

  // submodule core_data_3_bram
  AltMEM #(.ADDR_WIDTH(32'd11),
	   .DATA_WIDTH(32'd257),
	   .MEMSIZE(12'd2048)) core_data_3_bram(.RST(RST_N),
						.CLK(CLK),
						.CLK_GATE(1'd1),
						.ADDRR(core_data_3_bram$ADDRR),
						.ADDRW(core_data_3_bram$ADDRW),
						.DI(core_data_3_bram$DI),
						.REN(core_data_3_bram$REN),
						.EN_UNUSED2(core_data_3_bram$EN_UNUSED2),
						.WEN(core_data_3_bram$WEN),
						.DO(core_data_3_bram$DO));

  // submodule core_delayedInvalidates_ff_rf
  RegFile #(.addr_width(32'd3),
	    .data_width(32'd36),
	    .lo(3'h0),
	    .hi(3'd7)) core_delayedInvalidates_ff_rf(.CLK(CLK),
						     .ADDR_1(core_delayedInvalidates_ff_rf$ADDR_1),
						     .ADDR_2(core_delayedInvalidates_ff_rf$ADDR_2),
						     .ADDR_3(core_delayedInvalidates_ff_rf$ADDR_3),
						     .ADDR_4(core_delayedInvalidates_ff_rf$ADDR_4),
						     .ADDR_5(core_delayedInvalidates_ff_rf$ADDR_5),
						     .ADDR_IN(core_delayedInvalidates_ff_rf$ADDR_IN),
						     .D_IN(core_delayedInvalidates_ff_rf$D_IN),
						     .WE(core_delayedInvalidates_ff_rf$WE),
						     .D_OUT_1(),
						     .D_OUT_2(),
						     .D_OUT_3(),
						     .D_OUT_4(),
						     .D_OUT_5());

  // submodule core_invalidateWritebacks
  FIFO1 #(.width(32'd81),
	  .guarded(32'd0)) core_invalidateWritebacks(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(core_invalidateWritebacks$D_IN),
						     .ENQ(core_invalidateWritebacks$ENQ),
						     .DEQ(core_invalidateWritebacks$DEQ),
						     .CLR(core_invalidateWritebacks$CLR),
						     .D_OUT(),
						     .FULL_N(),
						     .EMPTY_N(core_invalidateWritebacks$EMPTY_N));

  // submodule core_invalidatesDone_ff_rf
  RegFile #(.addr_width(32'd5),
	    .data_width(32'd1),
	    .lo(5'h0),
	    .hi(5'd31)) core_invalidatesDone_ff_rf(.CLK(CLK),
						   .ADDR_1(core_invalidatesDone_ff_rf$ADDR_1),
						   .ADDR_2(core_invalidatesDone_ff_rf$ADDR_2),
						   .ADDR_3(core_invalidatesDone_ff_rf$ADDR_3),
						   .ADDR_4(core_invalidatesDone_ff_rf$ADDR_4),
						   .ADDR_5(core_invalidatesDone_ff_rf$ADDR_5),
						   .ADDR_IN(core_invalidatesDone_ff_rf$ADDR_IN),
						   .D_IN(core_invalidatesDone_ff_rf$D_IN),
						   .WE(core_invalidatesDone_ff_rf$WE),
						   .D_OUT_1(),
						   .D_OUT_2(),
						   .D_OUT_3(),
						   .D_OUT_4(),
						   .D_OUT_5());

  // submodule core_invalidates_ff_rf
  RegFile #(.addr_width(32'd2),
	    .data_width(32'd40),
	    .lo(2'h0),
	    .hi(2'd3)) core_invalidates_ff_rf(.CLK(CLK),
					      .ADDR_1(core_invalidates_ff_rf$ADDR_1),
					      .ADDR_2(core_invalidates_ff_rf$ADDR_2),
					      .ADDR_3(core_invalidates_ff_rf$ADDR_3),
					      .ADDR_4(core_invalidates_ff_rf$ADDR_4),
					      .ADDR_5(core_invalidates_ff_rf$ADDR_5),
					      .ADDR_IN(core_invalidates_ff_rf$ADDR_IN),
					      .D_IN(core_invalidates_ff_rf$D_IN),
					      .WE(core_invalidates_ff_rf$WE),
					      .D_OUT_1(),
					      .D_OUT_2(),
					      .D_OUT_3(),
					      .D_OUT_4(),
					      .D_OUT_5());

  // submodule core_next_ff_rf
  RegFile #(.addr_width(32'd2),
	    .data_width(32'd8),
	    .lo(2'h0),
	    .hi(2'd3)) core_next_ff_rf(.CLK(CLK),
				       .ADDR_1(core_next_ff_rf$ADDR_1),
				       .ADDR_2(core_next_ff_rf$ADDR_2),
				       .ADDR_3(core_next_ff_rf$ADDR_3),
				       .ADDR_4(core_next_ff_rf$ADDR_4),
				       .ADDR_5(core_next_ff_rf$ADDR_5),
				       .ADDR_IN(core_next_ff_rf$ADDR_IN),
				       .D_IN(core_next_ff_rf$D_IN),
				       .WE(core_next_ff_rf$WE),
				       .D_OUT_1(core_next_ff_rf$D_OUT_1),
				       .D_OUT_2(),
				       .D_OUT_3(),
				       .D_OUT_4(),
				       .D_OUT_5());

  // submodule core_retryReqs_ff_rf
  RegFile #(.addr_width(32'd2),
	    .data_width(32'd350),
	    .lo(2'h0),
	    .hi(2'd3)) core_retryReqs_ff_rf(.CLK(CLK),
					    .ADDR_1(core_retryReqs_ff_rf$ADDR_1),
					    .ADDR_2(core_retryReqs_ff_rf$ADDR_2),
					    .ADDR_3(core_retryReqs_ff_rf$ADDR_3),
					    .ADDR_4(core_retryReqs_ff_rf$ADDR_4),
					    .ADDR_5(core_retryReqs_ff_rf$ADDR_5),
					    .ADDR_IN(core_retryReqs_ff_rf$ADDR_IN),
					    .D_IN(core_retryReqs_ff_rf$D_IN),
					    .WE(core_retryReqs_ff_rf$WE),
					    .D_OUT_1(core_retryReqs_ff_rf$D_OUT_1),
					    .D_OUT_2(),
					    .D_OUT_3(),
					    .D_OUT_4(),
					    .D_OUT_5());

  // submodule core_tags_bramA
  AltMEM #(.ADDR_WIDTH(32'd9),
	   .DATA_WIDTH(32'd120),
	   .MEMSIZE(10'd512)) core_tags_bramA(.RST(RST_N),
					      .CLK(CLK),
					      .CLK_GATE(1'd1),
					      .ADDRR(core_tags_bramA$ADDRR),
					      .ADDRW(core_tags_bramA$ADDRW),
					      .DI(core_tags_bramA$DI),
					      .REN(core_tags_bramA$REN),
					      .EN_UNUSED2(core_tags_bramA$EN_UNUSED2),
					      .WEN(core_tags_bramA$WEN),
					      .DO(core_tags_bramA$DO));

  // submodule core_tags_bramB
  AltMEM #(.ADDR_WIDTH(32'd9),
	   .DATA_WIDTH(32'd120),
	   .MEMSIZE(10'd512)) core_tags_bramB(.RST(RST_N),
					      .CLK(CLK),
					      .CLK_GATE(1'd1),
					      .ADDRR(core_tags_bramB$ADDRR),
					      .ADDRW(core_tags_bramB$ADDRW),
					      .DI(core_tags_bramB$DI),
					      .REN(core_tags_bramB$REN),
					      .EN_UNUSED2(core_tags_bramB$EN_UNUSED2),
					      .WEN(core_tags_bramB$WEN),
					      .DO());

  // submodule core_uncachedPending
  FIFO2 #(.width(32'd1), .guarded(32'd0)) core_uncachedPending(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(core_uncachedPending$D_IN),
							       .ENQ(core_uncachedPending$ENQ),
							       .DEQ(core_uncachedPending$DEQ),
							       .CLR(core_uncachedPending$CLR),
							       .D_OUT(core_uncachedPending$D_OUT),
							       .FULL_N(),
							       .EMPTY_N(core_uncachedPending$EMPTY_N));

  // submodule core_writeResps_ff_rf
  RegFile #(.addr_width(32'd3),
	    .data_width(32'd10),
	    .lo(3'h0),
	    .hi(3'd7)) core_writeResps_ff_rf(.CLK(CLK),
					     .ADDR_1(core_writeResps_ff_rf$ADDR_1),
					     .ADDR_2(core_writeResps_ff_rf$ADDR_2),
					     .ADDR_3(core_writeResps_ff_rf$ADDR_3),
					     .ADDR_4(core_writeResps_ff_rf$ADDR_4),
					     .ADDR_5(core_writeResps_ff_rf$ADDR_5),
					     .ADDR_IN(core_writeResps_ff_rf$ADDR_IN),
					     .D_IN(core_writeResps_ff_rf$D_IN),
					     .WE(core_writeResps_ff_rf$WE),
					     .D_OUT_1(core_writeResps_ff_rf$D_OUT_1),
					     .D_OUT_2(),
					     .D_OUT_3(),
					     .D_OUT_4(),
					     .D_OUT_5());

  // submodule core_writebacks
  FIFO1 #(.width(32'd81), .guarded(32'd0)) core_writebacks(.RST(RST_N),
							   .CLK(CLK),
							   .D_IN(core_writebacks$D_IN),
							   .ENQ(core_writebacks$ENQ),
							   .DEQ(core_writebacks$DEQ),
							   .CLR(core_writebacks$CLR),
							   .D_OUT(core_writebacks$D_OUT),
							   .FULL_N(),
							   .EMPTY_N(core_writebacks$EMPTY_N));

  // submodule memReqs_ff_rf
  RegFile #(.addr_width(32'd3),
	    .data_width(32'd350),
	    .lo(3'h0),
	    .hi(3'd7)) memReqs_ff_rf(.CLK(CLK),
				     .ADDR_1(memReqs_ff_rf$ADDR_1),
				     .ADDR_2(memReqs_ff_rf$ADDR_2),
				     .ADDR_3(memReqs_ff_rf$ADDR_3),
				     .ADDR_4(memReqs_ff_rf$ADDR_4),
				     .ADDR_5(memReqs_ff_rf$ADDR_5),
				     .ADDR_IN(memReqs_ff_rf$ADDR_IN),
				     .D_IN(memReqs_ff_rf$D_IN),
				     .WE(memReqs_ff_rf$WE),
				     .D_OUT_1(memReqs_ff_rf$D_OUT_1),
				     .D_OUT_2(),
				     .D_OUT_3(),
				     .D_OUT_4(),
				     .D_OUT_5());

  // submodule memRsps_ff_rf
  RegFile #(.addr_width(32'd1),
	    .data_width(32'd270),
	    .lo(1'h0),
	    .hi(1'd1)) memRsps_ff_rf(.CLK(CLK),
				     .ADDR_1(memRsps_ff_rf$ADDR_1),
				     .ADDR_2(memRsps_ff_rf$ADDR_2),
				     .ADDR_3(memRsps_ff_rf$ADDR_3),
				     .ADDR_4(memRsps_ff_rf$ADDR_4),
				     .ADDR_5(memRsps_ff_rf$ADDR_5),
				     .ADDR_IN(memRsps_ff_rf$ADDR_IN),
				     .D_IN(memRsps_ff_rf$D_IN),
				     .WE(memRsps_ff_rf$WE),
				     .D_OUT_1(memRsps_ff_rf$D_OUT_1),
				     .D_OUT_2(),
				     .D_OUT_3(),
				     .D_OUT_4(),
				     .D_OUT_5());

  // rule RL_core_deqNext
  assign WILL_FIRE_RL_core_deqNext =
	     !core_missedResp$whas || !core_missedResp$wget ;

  // inputs to muxes for submodule ports
  assign MUX_core_missedResp$wset_1__SEL_1 =
	     EN_cache_response_get && level__h7950 != 4'd0 ;
  assign MUX_core_tags_bramA$write_1__SEL_1 =
	     core_cacheState &&
	     NOT_core_cts_read__76_BITS_447_TO_446_088_EQ_1_ETC___d2951 ;
  assign MUX_core_writeResps_ff_lhead$write_1__SEL_1 =
	     !EN_cache_response_get &&
	     core_respsReady_whas__408_AND_core_respsReady__ETC___d3421 ;
  assign MUX_core_missedResp$wset_1__VAL_1 =
	     core_cacheState && core_respsReady$wget &&
	     (!core_cacheState || core_resps$wget[632:631] != 2'd1 ||
	      level__h7950 == 4'd8) &&
	     (!core_cacheState || core_resps$wget[632:631] == 2'd0 ||
	      core_resps$wget[632:631] == 2'd1 ||
	      level__h7950 == 4'd8) ;
  always@(core_cts or x1_avValue_snd_snd_fst_key__h133219)
  begin
    case (core_cts[447:446])
      2'd1: MUX_core_tags_bramA$write_1__VAL_1 = core_cts[71:63];
      2'd2:
	  MUX_core_tags_bramA$write_1__VAL_1 =
	      x1_avValue_snd_snd_fst_key__h133219;
      default: MUX_core_tags_bramA$write_1__VAL_1 = core_cts[71:63];
    endcase
  end
  always@(core_cts or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2401 or
	  IF_core_cts_read__76_BITS_62_TO_61_274_EQ_IF_I_ETC___d3161 or
	  IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d3014)
  begin
    case (core_cts[447:446])
      2'd0:
	  MUX_core_tags_bramA$write_2__VAL_1 =
	      IF_core_cts_read__76_BITS_62_TO_61_274_EQ_IF_I_ETC___d3161;
      2'd1, 2'd3:
	  MUX_core_tags_bramA$write_2__VAL_1 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2401;
      2'd2:
	  MUX_core_tags_bramA$write_2__VAL_1 =
	      IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d3014;
    endcase
  end
  assign MUX_core_tags_bramA$write_2__VAL_2 =
	     { 24'bxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	       6'd0,
	       24'bxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	       6'd0,
	       24'bxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	       6'd0,
	       24'bxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	       6'd0 } ;
  assign MUX_core_writeResps_ff_lhead$write_1__VAL_1 =
	     core_writeResps_ff_lhead + 4'd1 ;
  assign MUX_core_writeResps_ff_rf$upd_2__VAL_1 =
	     { core_resps$wget[642:635],
	       (core_resps$wget[632:631] == 2'd1) ?
		 2'd0 :
		 { 1'd1, core_resps$wget[630] } } ;

  // inlined wires
  assign core_newReq$wget =
	     { 1'd1,
	       cache_request_put_val[349:302],
	       CASE_cache_request_put_val_BITS_301_TO_300_0_c_ETC__q2,
	       cache_request_put_val[299:0] } ;
  assign core_resps$wget =
	     { x__h171024,
	       x__h171137,
	       core_cts[1:0],
	       IF_NOT_core_cts_read__76_BITS_447_TO_446_088_E_ETC___d3292,
	       IF_core_cts_read__76_BITS_447_TO_446_088_EQ_2__ETC___d3293,
	       core_cts[445:398],
	       CASE_core_cts_BITS_397_TO_396_0_core_cts_BITS__ETC__q7,
	       core_cts[395:96],
	       new_value_rspFlit__h171026,
	       IF_core_cts_read__76_BITS_447_TO_446_088_EQ_1__ETC___d3341,
	       NOT_core_cts_read__76_BITS_447_TO_446_088_EQ_1_ETC___d3379 } ;
  assign core_respsReady$wget =
	     core_cts[447:446] != 2'd1 &&
	     IF_core_cts_read__76_BITS_447_TO_446_088_EQ_2__ETC___d3382 ;
  assign core_missedResp$wget =
	     MUX_core_missedResp$wset_1__SEL_1 ?
	       MUX_core_missedResp$wset_1__VAL_1 :
	       MUX_core_missedResp$wset_1__VAL_1 ;
  assign core_missedResp$whas =
	     EN_cache_response_get && level__h7950 != 4'd0 ||
	     !EN_cache_response_get ;
  assign core_readReqs_insertItem$wget =
	     { 1'd1,
	       IF_core_cts_read__76_BITS_447_TO_446_088_EQ_2__ETC___d2428 } ;
  assign core_readReqs_insertItem$whas =
	     core_cacheState &&
	     (core_cts[447:446] == 2'd2 && level__h535 != 2'd0 &&
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1810 &&
	      memRsps_ff_rf$D_OUT_1[259:258] == 2'd0 &&
	      !memRsps_ff_rf$D_OUT_1[257] ||
	      core_cts[447:446] == 2'd0 &&
	      NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1824) ;
  assign core_readReqs_removeItem$wget =
	     { 1'd1, memRsps_ff_rf$D_OUT_1[269:262] } ;
  assign core_readReqs_removeItem$whas =
	     core_cacheState && core_cts[447:446] == 2'd2 &&
	     level__h535 != 2'd0 &&
	     memRsps_ff_rf$D_OUT_1[259:258] != 2'd1 &&
	     (core_readReqs_bag_57_BIT_611_58_AND_core_readR_ETC___d1253 &&
	      memRsps_ff_rf$D_OUT_1[257] ||
	      memRsps_ff_rf$D_OUT_1[259:258] != 2'd0) ;
  assign core_memReqIds_insertItem$wget = { 1'd1, core_cts[405:398] } ;
  assign core_memReqIds_insertItem$whas =
	     core_cacheState && core_cts[447:446] == 2'd0 &&
	     NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1824 ;
  assign core_memReqIds_removeItem$wget =
	     { 1'd1,
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1846 } ;
  assign core_cacheCoreEventsWire$wget =
	     { x1_avValue_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_fst_id__h131550,
	       CASE_core_cts_BITS_447_TO_446_0_IF_core_cts_re_ETC__q8,
	       core_cts[447:446] == 2'd0 &&
	       _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2838 &&
	       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2840 &&
	       core_cts_read__76_BIT_38_181_AND_core_cts_read_ETC___d2847,
	       core_cts[447:446] == 2'd0 &&
	       _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2838 &&
	       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2840 &&
	       core_cts_read__76_BIT_38_181_AND_core_cts_read_ETC___d2856,
	       core_cts[447:446] == 2'd0 &&
	       _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2865,
	       core_cts[447:446] == 2'd0 &&
	       _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2869,
	       core_cts[447:446] == 2'd0 &&
	       (_0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2837 ||
		!SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342) &&
	       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2872,
	       core_cts[447:446] == 2'd0 &&
	       (_0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2837 ||
		!SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342) &&
	       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2876,
	       core_cts[447:446] == 2'd1 && core_cts[62:61] == 2'd0,
	       1'd0,
	       core_cts[447:446] == 2'd0 &&
	       _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2838 &&
	       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2461 &&
	       NOT_core_nextSet_bag_BIT_71_60_OR_NOT_core_nex_ETC___d1388 &&
	       IF_core_cts_read__76_BITS_392_TO_361_529_EQ_0__ETC___d2533,
	       core_cts_read__76_BITS_447_TO_446_088_EQ_0_219_ETC___d2899 } ;
  assign core_req_commits_level$port0__write_1 =
	     core_req_commits_level + 5'd1 ;
  assign core_req_commits_level$EN_port1__write =
	     WILL_FIRE_RL_core_deqNext && core_cacheState &&
	     core_resps$wget[2] &&
	     x_port1__read__h102244 != 5'd0 ;
  assign core_req_commits_level$port1__write_1 =
	     x_port1__read__h102244 - 5'd1 ;
  assign core_req_commits_level$port2__read =
	     core_req_commits_level$EN_port1__write ?
	       core_req_commits_level$port1__write_1 :
	       x_port1__read__h102244 ;
  assign core_req_commits_rf$port0__write_1 =
	     { core_req_commits_head == 4'd15 || core_req_commits_rf[15],
	       core_req_commits_head == 4'd14 || core_req_commits_rf[14],
	       core_req_commits_head == 4'd13 || core_req_commits_rf[13],
	       core_req_commits_head == 4'd12 || core_req_commits_rf[12],
	       core_req_commits_head == 4'd11 || core_req_commits_rf[11],
	       core_req_commits_head == 4'd10 || core_req_commits_rf[10],
	       core_req_commits_head == 4'd9 || core_req_commits_rf[9],
	       core_req_commits_head == 4'd8 || core_req_commits_rf[8],
	       core_req_commits_head == 4'd7 || core_req_commits_rf[7],
	       core_req_commits_head == 4'd6 || core_req_commits_rf[6],
	       core_req_commits_head == 4'd5 || core_req_commits_rf[5],
	       core_req_commits_head == 4'd4 || core_req_commits_rf[4],
	       core_req_commits_head == 4'd3 || core_req_commits_rf[3],
	       core_req_commits_head == 4'd2 || core_req_commits_rf[2],
	       core_req_commits_head == 4'd1 || core_req_commits_rf[1],
	       core_req_commits_head == 4'd0 || core_req_commits_rf[0] } ;
  assign core_req_commits_rf$port1__read =
	     (core_req_commits_level != 5'd16) ?
	       core_req_commits_rf$port0__write_1 :
	       core_req_commits_rf ;

  // register core_cacheState
  assign core_cacheState$D_IN = 1'd1 ;
  assign core_cacheState$EN = !core_cacheState && core_initCount == 9'd511 ;

  // register core_count
  assign core_count$D_IN = core_count + 9'd1 ;
  assign core_count$EN = core_cacheState ;

  // register core_cts
  assign core_cts$D_IN =
	     { core_writebacks$EMPTY_N ?
		 2'd1 :
		 IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1090,
	       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1093,
	       x__h66125,
	       x__h66128,
	       IF_IF_core_newReq_whas__65_AND_core_newReq_wge_ETC___d1138,
	       IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1207 } ;
  assign core_cts$EN = core_cacheState ;

  // register core_data_0_readAddr
  assign core_data_0_readAddr$D_IN =
	     IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1062 ;
  assign core_data_0_readAddr$EN = core_cacheState ;

  // register core_data_0_writeAddr
  assign core_data_0_writeAddr$D_IN =
	     (way__h88127 == 2'd0 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2451 :
	       core_cts[71:61] ;
  assign core_data_0_writeAddr$EN = core_cacheState && _dfoo22 ;

  // register core_data_0_writeData
  assign core_data_0_writeData$D_IN =
	     (way__h88127 == 2'd0 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       memRsps_ff_rf$D_OUT_1[256:0] :
	       { IF_core_cts_read__76_BITS_392_TO_361_529_EQ_0__ETC___d2533,
		 maskedWrite_data__h119278 } ;
  assign core_data_0_writeData$EN = core_cacheState && _dfoo22 ;

  // register core_data_1_readAddr
  assign core_data_1_readAddr$D_IN =
	     IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1062 ;
  assign core_data_1_readAddr$EN = core_cacheState ;

  // register core_data_1_writeAddr
  assign core_data_1_writeAddr$D_IN =
	     (way__h88127 == 2'd1 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2451 :
	       core_cts[71:61] ;
  assign core_data_1_writeAddr$EN = core_cacheState && _dfoo15 ;

  // register core_data_1_writeData
  assign core_data_1_writeData$D_IN =
	     (way__h88127 == 2'd1 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       memRsps_ff_rf$D_OUT_1[256:0] :
	       { IF_core_cts_read__76_BITS_392_TO_361_529_EQ_0__ETC___d2533,
		 maskedWrite_data__h119278 } ;
  assign core_data_1_writeData$EN = core_cacheState && _dfoo15 ;

  // register core_data_2_readAddr
  assign core_data_2_readAddr$D_IN =
	     IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1062 ;
  assign core_data_2_readAddr$EN = core_cacheState ;

  // register core_data_2_writeAddr
  assign core_data_2_writeAddr$D_IN =
	     (way__h88127 == 2'd2 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2451 :
	       core_cts[71:61] ;
  assign core_data_2_writeAddr$EN = core_cacheState && _dfoo8 ;

  // register core_data_2_writeData
  assign core_data_2_writeData$D_IN =
	     (way__h88127 == 2'd2 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       memRsps_ff_rf$D_OUT_1[256:0] :
	       { IF_core_cts_read__76_BITS_392_TO_361_529_EQ_0__ETC___d2533,
		 maskedWrite_data__h119278 } ;
  assign core_data_2_writeData$EN = core_cacheState && _dfoo8 ;

  // register core_data_3_readAddr
  assign core_data_3_readAddr$D_IN =
	     IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1062 ;
  assign core_data_3_readAddr$EN = core_cacheState ;

  // register core_data_3_writeAddr
  assign core_data_3_writeAddr$D_IN =
	     (way__h88127 == 2'd3 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2451 :
	       core_cts[71:61] ;
  assign core_data_3_writeAddr$EN = core_cacheState && _dfoo1 ;

  // register core_data_3_writeData
  assign core_data_3_writeData$D_IN =
	     (way__h88127 == 2'd3 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       memRsps_ff_rf$D_OUT_1[256:0] :
	       { IF_core_cts_read__76_BITS_392_TO_361_529_EQ_0__ETC___d2533,
		 maskedWrite_data__h119278 } ;
  assign core_data_3_writeData$EN = core_cacheState && _dfoo1 ;

  // register core_delayedInvalidates_ff_lhead
  assign core_delayedInvalidates_ff_lhead$D_IN = 4'h0 ;
  assign core_delayedInvalidates_ff_lhead$EN = 1'b0 ;

  // register core_delayedInvalidates_ff_ltail
  assign core_delayedInvalidates_ff_ltail$D_IN = 4'h0 ;
  assign core_delayedInvalidates_ff_ltail$EN = 1'b0 ;

  // register core_inFlit
  assign core_inFlit$D_IN = memRsps_ff_rf$D_OUT_1[257] ? 2'd0 : x__h87823 ;
  assign core_inFlit$EN =
	     core_cacheState && core_cts[447:446] == 2'd2 &&
	     level__h535 != 2'd0 &&
	     memRsps_ff_rf$D_OUT_1[259:258] == 2'd0 ;

  // register core_initCount
  assign core_initCount$D_IN = (core_initCount == 9'd511) ? 9'd0 : x__h57259 ;
  assign core_initCount$EN = !core_cacheState ;

  // register core_invalidatesDone_ff_lhead
  assign core_invalidatesDone_ff_lhead$D_IN = 6'h0 ;
  assign core_invalidatesDone_ff_lhead$EN = 1'b0 ;

  // register core_invalidatesDone_ff_ltail
  assign core_invalidatesDone_ff_ltail$D_IN = 6'h0 ;
  assign core_invalidatesDone_ff_ltail$EN = 1'b0 ;

  // register core_invalidates_ff_lhead
  assign core_invalidates_ff_lhead$D_IN = 3'h0 ;
  assign core_invalidates_ff_lhead$EN = 1'b0 ;

  // register core_invalidates_ff_ltail
  assign core_invalidates_ff_ltail$D_IN = 3'h0 ;
  assign core_invalidates_ff_ltail$EN = 1'b0 ;

  // register core_lastRespId
  assign core_lastRespId$D_IN = core_cts[405:398] ;
  assign core_lastRespId$EN =
	     core_cacheState && core_cts[447:446] == 2'd0 &&
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2796 &&
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2804 ;

  // register core_lkpFlit
  assign core_lkpFlit$D_IN =
	     core_writebacks$EMPTY_N ?
	       nLkpFlit__h59925 :
	       y_avValue_snd_snd__h65156 ;
  assign core_lkpFlit$EN = core_cacheState ;

  // register core_lkpId
  assign core_lkpId$D_IN =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[309:302] :
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1043 ;
  assign core_lkpId$EN = core_cacheState ;

  // register core_memReqIds_bag
  assign core_memReqIds_bag$D_IN =
	     { IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d849,
	       IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d869,
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_co_ETC___d876,
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_co_ETC___d886,
	       IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d890,
	       IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d898,
	       IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d902,
	       IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d910 } ;
  assign core_memReqIds_bag$EN = 1'd1 ;

  // register core_nextBankBag_bag
  assign core_nextBankBag_bag$D_IN =
	     { core_nextBankBag_bag[43],
	       ((!core_nextBankBag_bag[21] || !core_nextBankBag_bag[10] ||
		 core_nextBankBag_bag[32]) &&
		NOT_core_nextBankBag_bag_29_BIT_10_29_30_OR_co_ETC___d386 &&
		!core_nextBankBag_bag[43]) ?
		 10'b0 :
		 core_nextBankBag_bag[42:33],
	       core_nextBankBag_bag[32],
	       (NOT_core_nextBankBag_bag_29_BIT_10_29_30_OR_co_ETC___d386 &&
		!core_nextBankBag_bag[32]) ?
		 10'b0 :
		 core_nextBankBag_bag[31:22],
	       !IF_core_nextBankBag_bag_29_BIT_43_30_AND_NOT_c_ETC___d433 &&
	       core_nextBankBag_bag[21],
	       IF_core_nextBankBag_bag_29_BIT_43_30_AND_NOT_c_ETC___d433 ?
		 10'b0 :
		 core_nextBankBag_bag[20:11],
	       core_nextBankBag_bag[10],
	       (!core_nextBankBag_bag[10]) ?
		 10'b0 :
		 core_nextBankBag_bag[9:0] } ;
  assign core_nextBankBag_bag$EN = 1'd1 ;

  // register core_nextEmpty
  assign core_nextEmpty$D_IN = level__h1191 == 3'd0 ;
  assign core_nextEmpty$EN = 1'd1 ;

  // register core_nextId
  assign core_nextId$D_IN = core_nextId + 4'd1 ;
  assign core_nextId$EN =
	     core_cacheState &&
	     (core_cts[447:446] == 2'd1 ||
	      core_cts[447:446] == 2'd0 &&
	      NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1673) ;

  // register core_nextIncomingReqId
  assign core_nextIncomingReqId$D_IN =
	     { cache_request_put_val[309:306], x__h193013 } ;
  assign core_nextIncomingReqId$EN = EN_cache_request_put ;

  // register core_nextSet_bag
  assign core_nextSet_bag$D_IN =
	     { core_nextSet_bag[71],
	       ((!core_nextSet_bag[35] || !core_nextSet_bag[17] ||
		 core_nextSet_bag[53]) &&
		NOT_core_nextSet_bag_BIT_17_01_02_OR_core_next_ETC___d158 &&
		!core_nextSet_bag[71]) ?
		 17'b0 :
		 core_nextSet_bag[70:54],
	       core_nextSet_bag[53],
	       (NOT_core_nextSet_bag_BIT_17_01_02_OR_core_next_ETC___d158 &&
		!core_nextSet_bag[53]) ?
		 17'b0 :
		 core_nextSet_bag[52:36],
	       !IF_core_nextSet_bag_BIT_71_AND_NOT_core_nextSe_ETC___d205 &&
	       core_nextSet_bag[35],
	       IF_core_nextSet_bag_BIT_71_AND_NOT_core_nextSe_ETC___d205 ?
		 17'b0 :
		 core_nextSet_bag[34:18],
	       core_nextSet_bag[17],
	       (!core_nextSet_bag[17]) ? 17'b0 : core_nextSet_bag[16:0] } ;
  assign core_nextSet_bag$EN = 1'd1 ;

  // register core_next_ff_lhead
  assign core_next_ff_lhead$D_IN = core_next_ff_lhead + 3'd1 ;
  assign core_next_ff_lhead$EN = EN_cache_request_put ;

  // register core_next_ff_ltail
  assign core_next_ff_ltail$D_IN = core_next_ff_ltail + 3'd1 ;
  assign core_next_ff_ltail$EN =
	     WILL_FIRE_RL_core_deqNext && core_cacheState &&
	     core_resps$wget[11] ;

  // register core_readReqReg
  assign core_readReqReg$D_IN =
	     { core_readReqReg[143:126],
	       24'bxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	       6'd0,
	       24'bxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	       6'd0,
	       24'bxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	       6'd0,
	       24'bxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	       6'd0,
	       core_readReqReg[5:0] } ;
  assign core_readReqReg$EN = !core_cacheState ;

  // register core_readReqs_bag
  assign core_readReqs_bag$D_IN =
	     { IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d621,
	       IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d641,
	       IF_NOT_core_readReqs_bag_57_BIT_152_57_58_OR_c_ETC___d648,
	       IF_NOT_core_readReqs_bag_57_BIT_152_57_58_OR_c_ETC___d658,
	       IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d662,
	       IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d670,
	       IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d674,
	       IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d682 } ;
  assign core_readReqs_bag$EN = 1'd1 ;

  // register core_req_commits_head
  assign core_req_commits_head$D_IN = core_req_commits_head + 4'd1 ;
  assign core_req_commits_head$EN = core_req_commits_level != 5'd16 ;

  // register core_req_commits_level
  assign core_req_commits_level$D_IN = core_req_commits_level$port2__read ;
  assign core_req_commits_level$EN = 1'b1 ;

  // register core_req_commits_rf
  assign core_req_commits_rf$D_IN = core_req_commits_rf$port1__read ;
  assign core_req_commits_rf$EN = 1'b1 ;

  // register core_req_commits_tail
  assign core_req_commits_tail$D_IN = core_req_commits_tail + 4'd1 ;
  assign core_req_commits_tail$EN =
	     WILL_FIRE_RL_core_deqNext && core_cacheState &&
	     core_resps$wget[2] &&
	     x_port1__read__h102244 != 5'd0 ;

  // register core_retryReqs_ff_lhead
  assign core_retryReqs_ff_lhead$D_IN = x__h181436 ;
  assign core_retryReqs_ff_lhead$EN =
	     !EN_cache_response_get && _dfoo29 ||
	     EN_cache_response_get && _dfoo34 ;

  // register core_retryReqs_ff_ltail
  assign core_retryReqs_ff_ltail$D_IN = core_retryReqs_ff_ltail + 3'd1 ;
  assign core_retryReqs_ff_ltail$EN =
	     WILL_FIRE_RL_core_deqNext && core_cacheState &&
	     core_resps$wget[0] ;

  // register core_rspFlitReg
  assign core_rspFlitReg$D_IN =
	     core_cacheState ? core_resps$wget[22:21] : 2'd0 ;
  assign core_rspFlitReg$EN =
	     EN_cache_response_get && level__h7950 == 4'd0 &&
	     core_cacheState &&
	     core_respsReady$wget ;

  // register core_rspIdReg
  assign core_rspIdReg$D_IN =
	     { core_cacheState && core_resps$wget[20],
	       core_resps$wget[19:12] } ;
  assign core_rspIdReg$EN =
	     EN_cache_response_get && level__h7950 == 4'd0 &&
	     core_cacheState &&
	     core_respsReady$wget ;

  // register core_tags_readAddr
  assign core_tags_readAddr$D_IN =
	     core_writebacks$EMPTY_N ?
	       core_writebacks$D_OUT[56:48] :
	       x1_avValue_snd_fst_addr_key__h65461 ;
  assign core_tags_readAddr$EN = core_cacheState ;

  // register core_tags_readAddrB
  assign core_tags_readAddrB$D_IN = 9'h0 ;
  assign core_tags_readAddrB$EN = 1'b0 ;

  // register core_tags_writeAddr
  assign core_tags_writeAddr$D_IN =
	     MUX_core_tags_bramA$write_1__SEL_1 ?
	       MUX_core_tags_bramA$write_1__VAL_1 :
	       core_initCount ;
  assign core_tags_writeAddr$EN =
	     core_cacheState &&
	     NOT_core_cts_read__76_BITS_447_TO_446_088_EQ_1_ETC___d2951 ||
	     !core_cacheState ;

  // register core_tags_writeData
  assign core_tags_writeData$D_IN =
	     MUX_core_tags_bramA$write_1__SEL_1 ?
	       MUX_core_tags_bramA$write_2__VAL_1 :
	       MUX_core_tags_bramA$write_2__VAL_2 ;
  assign core_tags_writeData$EN =
	     core_cacheState &&
	     NOT_core_cts_read__76_BITS_447_TO_446_088_EQ_1_ETC___d2951 ||
	     !core_cacheState ;

  // register core_waitingOnMemory
  assign core_waitingOnMemory$D_IN =
	     (core_memReqIds_bag[35] &&
	      core_memReqIds_bag[34:31] == core_next_ff_rf$D_OUT_1[7:4] &&
	      core_memReqIds_bag[30:27] == core_next_ff_rf$D_OUT_1[3:0] ||
	      core_memReqIds_bag[26] &&
	      core_memReqIds_bag[25:22] == core_next_ff_rf$D_OUT_1[7:4] &&
	      core_memReqIds_bag[21:18] == core_next_ff_rf$D_OUT_1[3:0] ||
	      core_memReqIds_bag[17] &&
	      core_memReqIds_bag[16:13] == core_next_ff_rf$D_OUT_1[7:4] &&
	      core_memReqIds_bag[12:9] == core_next_ff_rf$D_OUT_1[3:0] ||
	      core_memReqIds_bag[8] &&
	      core_memReqIds_bag[7:4] == core_next_ff_rf$D_OUT_1[7:4] &&
	      core_memReqIds_bag[3:0] == core_next_ff_rf$D_OUT_1[3:0]) &&
	     level__h1191 != 3'd0 ;
  assign core_waitingOnMemory$EN = 1'd1 ;

  // register core_writeResps_ff_lhead
  assign core_writeResps_ff_lhead$D_IN =
	     MUX_core_writeResps_ff_lhead$write_1__SEL_1 ?
	       MUX_core_writeResps_ff_lhead$write_1__VAL_1 :
	       MUX_core_writeResps_ff_lhead$write_1__VAL_1 ;
  assign core_writeResps_ff_lhead$EN =
	     !EN_cache_response_get &&
	     core_respsReady_whas__408_AND_core_respsReady__ETC___d3421 ||
	     EN_cache_response_get && level__h7950 != 4'd0 &&
	     core_respsReady_whas__408_AND_core_respsReady__ETC___d3421 ;

  // register core_writeResps_ff_ltail
  assign core_writeResps_ff_ltail$D_IN = core_writeResps_ff_ltail + 4'd1 ;
  assign core_writeResps_ff_ltail$EN = MUX_core_missedResp$wset_1__SEL_1 ;

  // register core_writebackWriteBank
  assign core_writebackWriteBank$D_IN =
	     (core_writebackWriteBank == 2'd3) ? 2'd0 : nextFetch__h59986 ;
  assign core_writebackWriteBank$EN =
	     core_cacheState && core_writebacks$EMPTY_N ;

  // register core_writethroughNext_ff_lhead
  assign core_writethroughNext_ff_lhead$D_IN = 2'h0 ;
  assign core_writethroughNext_ff_lhead$EN = 1'b0 ;

  // register core_writethroughNext_ff_ltail
  assign core_writethroughNext_ff_ltail$D_IN = 2'h0 ;
  assign core_writethroughNext_ff_ltail$EN = 1'b0 ;

  // register memReqs_ff_lhead
  assign memReqs_ff_lhead$D_IN = memReqs_ff_lhead + 4'd1 ;
  assign memReqs_ff_lhead$EN =
	     core_cacheState &&
	     (core_cts[447:446] == 2'd1 ||
	      core_cts[447:446] == 2'd0 &&
	      NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1673) ;

  // register memReqs_ff_ltail
  assign memReqs_ff_ltail$D_IN = memReqs_ff_ltail + 4'd1 ;
  assign memReqs_ff_ltail$EN = EN_memory_request_get ;

  // register memRsps_ff_lhead
  assign memRsps_ff_lhead$D_IN = memRsps_ff_lhead + 2'd1 ;
  assign memRsps_ff_lhead$EN = EN_memory_response_put ;

  // register memRsps_ff_ltail
  assign memRsps_ff_ltail$D_IN = memRsps_ff_ltail + 2'd1 ;
  assign memRsps_ff_ltail$EN =
	     core_cacheState &&
	     (core_cts[447:446] == 2'd1 && level__h535 != 2'd0 &&
	      memRsps_ff_rf$D_OUT_1[259:258] == 2'd1 ||
	      core_cts[447:446] == 2'd2 && level__h535 != 2'd0 ||
	      core_cts[447:446] == 2'd0 && level__h535 != 2'd0 &&
	      memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ;

  // submodule core_data_0_bram
  assign core_data_0_bram$ADDRR =
	     IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1062 ;
  assign core_data_0_bram$ADDRW =
	     (way__h88127 == 2'd0 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2451 :
	       core_cts[71:61] ;
  assign core_data_0_bram$DI =
	     (way__h88127 == 2'd0 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       memRsps_ff_rf$D_OUT_1[256:0] :
	       { IF_core_cts_read__76_BITS_392_TO_361_529_EQ_0__ETC___d2533,
		 maskedWrite_data__h119278 } ;
  assign core_data_0_bram$REN = core_cacheState ;
  assign core_data_0_bram$EN_UNUSED2 = 1'b0 ;
  assign core_data_0_bram$WEN = core_cacheState && _dfoo22 ;

  // submodule core_data_1_bram
  assign core_data_1_bram$ADDRR =
	     IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1062 ;
  assign core_data_1_bram$ADDRW =
	     (way__h88127 == 2'd1 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2451 :
	       core_cts[71:61] ;
  assign core_data_1_bram$DI =
	     (way__h88127 == 2'd1 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       memRsps_ff_rf$D_OUT_1[256:0] :
	       { IF_core_cts_read__76_BITS_392_TO_361_529_EQ_0__ETC___d2533,
		 maskedWrite_data__h119278 } ;
  assign core_data_1_bram$REN = core_cacheState ;
  assign core_data_1_bram$EN_UNUSED2 = 1'b0 ;
  assign core_data_1_bram$WEN = core_cacheState && _dfoo15 ;

  // submodule core_data_2_bram
  assign core_data_2_bram$ADDRR =
	     IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1062 ;
  assign core_data_2_bram$ADDRW =
	     (way__h88127 == 2'd2 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2451 :
	       core_cts[71:61] ;
  assign core_data_2_bram$DI =
	     (way__h88127 == 2'd2 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       memRsps_ff_rf$D_OUT_1[256:0] :
	       { IF_core_cts_read__76_BITS_392_TO_361_529_EQ_0__ETC___d2533,
		 maskedWrite_data__h119278 } ;
  assign core_data_2_bram$REN = core_cacheState ;
  assign core_data_2_bram$EN_UNUSED2 = 1'b0 ;
  assign core_data_2_bram$WEN = core_cacheState && _dfoo8 ;

  // submodule core_data_3_bram
  assign core_data_3_bram$ADDRR =
	     IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1062 ;
  assign core_data_3_bram$ADDRW =
	     (way__h88127 == 2'd3 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2451 :
	       core_cts[71:61] ;
  assign core_data_3_bram$DI =
	     (way__h88127 == 2'd3 &&
	      core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447) ?
	       memRsps_ff_rf$D_OUT_1[256:0] :
	       { IF_core_cts_read__76_BITS_392_TO_361_529_EQ_0__ETC___d2533,
		 maskedWrite_data__h119278 } ;
  assign core_data_3_bram$REN = core_cacheState ;
  assign core_data_3_bram$EN_UNUSED2 = 1'b0 ;
  assign core_data_3_bram$WEN = core_cacheState && _dfoo1 ;

  // submodule core_delayedInvalidates_ff_rf
  assign core_delayedInvalidates_ff_rf$ADDR_1 = 3'h0 ;
  assign core_delayedInvalidates_ff_rf$ADDR_2 = 3'h0 ;
  assign core_delayedInvalidates_ff_rf$ADDR_3 = 3'h0 ;
  assign core_delayedInvalidates_ff_rf$ADDR_4 = 3'h0 ;
  assign core_delayedInvalidates_ff_rf$ADDR_5 = 3'h0 ;
  assign core_delayedInvalidates_ff_rf$ADDR_IN = 3'h0 ;
  assign core_delayedInvalidates_ff_rf$D_IN = 36'h0 ;
  assign core_delayedInvalidates_ff_rf$WE = 1'b0 ;

  // submodule core_invalidateWritebacks
  assign core_invalidateWritebacks$D_IN = 81'h0 ;
  assign core_invalidateWritebacks$ENQ = 1'b0 ;
  assign core_invalidateWritebacks$DEQ = 1'b0 ;
  assign core_invalidateWritebacks$CLR = 1'b0 ;

  // submodule core_invalidatesDone_ff_rf
  assign core_invalidatesDone_ff_rf$ADDR_1 = 5'h0 ;
  assign core_invalidatesDone_ff_rf$ADDR_2 = 5'h0 ;
  assign core_invalidatesDone_ff_rf$ADDR_3 = 5'h0 ;
  assign core_invalidatesDone_ff_rf$ADDR_4 = 5'h0 ;
  assign core_invalidatesDone_ff_rf$ADDR_5 = 5'h0 ;
  assign core_invalidatesDone_ff_rf$ADDR_IN = 5'h0 ;
  assign core_invalidatesDone_ff_rf$D_IN = 1'b0 ;
  assign core_invalidatesDone_ff_rf$WE = 1'b0 ;

  // submodule core_invalidates_ff_rf
  assign core_invalidates_ff_rf$ADDR_1 = 2'h0 ;
  assign core_invalidates_ff_rf$ADDR_2 = 2'h0 ;
  assign core_invalidates_ff_rf$ADDR_3 = 2'h0 ;
  assign core_invalidates_ff_rf$ADDR_4 = 2'h0 ;
  assign core_invalidates_ff_rf$ADDR_5 = 2'h0 ;
  assign core_invalidates_ff_rf$ADDR_IN = 2'h0 ;
  assign core_invalidates_ff_rf$D_IN = 40'h0 ;
  assign core_invalidates_ff_rf$WE = 1'b0 ;

  // submodule core_next_ff_rf
  assign core_next_ff_rf$ADDR_1 = core_next_ff_ltail[1:0] ;
  assign core_next_ff_rf$ADDR_2 = 2'h0 ;
  assign core_next_ff_rf$ADDR_3 = 2'h0 ;
  assign core_next_ff_rf$ADDR_4 = 2'h0 ;
  assign core_next_ff_rf$ADDR_5 = 2'h0 ;
  assign core_next_ff_rf$ADDR_IN = core_next_ff_lhead[1:0] ;
  assign core_next_ff_rf$D_IN = cache_request_put_val[309:302] ;
  assign core_next_ff_rf$WE = EN_cache_request_put ;

  // submodule core_retryReqs_ff_rf
  assign core_retryReqs_ff_rf$ADDR_1 = core_retryReqs_ff_ltail[1:0] ;
  assign core_retryReqs_ff_rf$ADDR_2 = 2'h0 ;
  assign core_retryReqs_ff_rf$ADDR_3 = 2'h0 ;
  assign core_retryReqs_ff_rf$ADDR_4 = 2'h0 ;
  assign core_retryReqs_ff_rf$ADDR_5 = 2'h0 ;
  assign core_retryReqs_ff_rf$ADDR_IN = core_retryReqs_ff_lhead[1:0] ;
  assign core_retryReqs_ff_rf$D_IN =
	     IF_core_resps_whas__390_THEN_core_resps_wget___ETC___d3473 ;
  assign core_retryReqs_ff_rf$WE =
	     !EN_cache_response_get && _dfoo29 ||
	     EN_cache_response_get && _dfoo34 ;

  // submodule core_tags_bramA
  assign core_tags_bramA$ADDRR =
	     core_writebacks$EMPTY_N ?
	       core_writebacks$D_OUT[56:48] :
	       x1_avValue_snd_fst_addr_key__h65461 ;
  assign core_tags_bramA$ADDRW =
	     MUX_core_tags_bramA$write_1__SEL_1 ?
	       MUX_core_tags_bramA$write_1__VAL_1 :
	       core_initCount ;
  assign core_tags_bramA$DI =
	     MUX_core_tags_bramA$write_1__SEL_1 ?
	       MUX_core_tags_bramA$write_2__VAL_1 :
	       MUX_core_tags_bramA$write_2__VAL_2 ;
  assign core_tags_bramA$REN = core_cacheState ;
  assign core_tags_bramA$EN_UNUSED2 = 1'b0 ;
  assign core_tags_bramA$WEN =
	     core_cacheState &&
	     NOT_core_cts_read__76_BITS_447_TO_446_088_EQ_1_ETC___d2951 ||
	     !core_cacheState ;

  // submodule core_tags_bramB
  assign core_tags_bramB$ADDRR = 9'h0 ;
  assign core_tags_bramB$ADDRW =
	     MUX_core_tags_bramA$write_1__SEL_1 ?
	       MUX_core_tags_bramA$write_1__VAL_1 :
	       core_initCount ;
  assign core_tags_bramB$DI =
	     MUX_core_tags_bramA$write_1__SEL_1 ?
	       MUX_core_tags_bramA$write_2__VAL_1 :
	       MUX_core_tags_bramA$write_2__VAL_2 ;
  assign core_tags_bramB$REN = 1'b0 ;
  assign core_tags_bramB$EN_UNUSED2 = 1'b0 ;
  assign core_tags_bramB$WEN =
	     core_cacheState &&
	     NOT_core_cts_read__76_BITS_447_TO_446_088_EQ_1_ETC___d2951 ||
	     !core_cacheState ;

  // submodule core_uncachedPending
  assign core_uncachedPending$D_IN =
	     (core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	      core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	     (core_cts[397:396] != 2'd0 ||
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	      core_cts[103]) &&
	     (core_cts[397:396] != 2'd1 ||
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	      core_cts[394]) &&
	     (core_cts[397:396] != 2'd1 || !core_cts[394]) ;
  assign core_uncachedPending$ENQ =
	     core_cacheState && core_cts[447:446] == 2'd0 &&
	     NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d2512 ;
  assign core_uncachedPending$DEQ =
	     core_cacheState &&
	     (core_cts[447:446] == 2'd1 &&
	      NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1230 ||
	      core_cts[447:446] == 2'd2 && level__h535 != 2'd0 &&
	      memRsps_ff_rf_sub_memRsps_ff_ltail_read__70_BI_ETC___d1267 ||
	      core_cts[447:446] == 2'd0 &&
	      NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1230) ;
  assign core_uncachedPending$CLR = 1'b0 ;

  // submodule core_writeResps_ff_rf
  assign core_writeResps_ff_rf$ADDR_1 = core_writeResps_ff_ltail[2:0] ;
  assign core_writeResps_ff_rf$ADDR_2 = 3'h0 ;
  assign core_writeResps_ff_rf$ADDR_3 = 3'h0 ;
  assign core_writeResps_ff_rf$ADDR_4 = 3'h0 ;
  assign core_writeResps_ff_rf$ADDR_5 = 3'h0 ;
  assign core_writeResps_ff_rf$ADDR_IN = core_writeResps_ff_lhead[2:0] ;
  assign core_writeResps_ff_rf$D_IN =
	     MUX_core_writeResps_ff_lhead$write_1__SEL_1 ?
	       MUX_core_writeResps_ff_rf$upd_2__VAL_1 :
	       MUX_core_writeResps_ff_rf$upd_2__VAL_1 ;
  assign core_writeResps_ff_rf$WE =
	     !EN_cache_response_get &&
	     core_respsReady_whas__408_AND_core_respsReady__ETC___d3421 ||
	     EN_cache_response_get && level__h7950 != 4'd0 &&
	     core_respsReady_whas__408_AND_core_respsReady__ETC___d3421 ;

  // submodule core_writebacks
  assign core_writebacks$D_IN =
	     { SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1903,
	       core_cts[71:61],
	       5'd0,
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1903,
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1856,
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652,
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2410,
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2412,
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2415,
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2418,
	       _theResult_____22__h80218,
	       1'd1,
	       core_cts[405:398] } ;
  assign core_writebacks$ENQ =
	     core_cacheState && core_cts[447:446] == 2'd0 &&
	     NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1346 &&
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2461 &&
	     NOT_core_nextSet_bag_BIT_71_60_OR_NOT_core_nex_ETC___d1388 &&
	     NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d2494 ;
  assign core_writebacks$DEQ =
	     core_cacheState && core_writebacks$EMPTY_N &&
	     core_writebackWriteBank == 2'd3 ;
  assign core_writebacks$CLR = 1'b0 ;

  // submodule memReqs_ff_rf
  assign memReqs_ff_rf$ADDR_1 = memReqs_ff_ltail[2:0] ;
  assign memReqs_ff_rf$ADDR_2 = 3'h0 ;
  assign memReqs_ff_rf$ADDR_3 = 3'h0 ;
  assign memReqs_ff_rf$ADDR_4 = 3'h0 ;
  assign memReqs_ff_rf$ADDR_5 = 3'h0 ;
  assign memReqs_ff_rf$ADDR_IN = memReqs_ff_lhead[2:0] ;
  assign memReqs_ff_rf$D_IN =
	     { (core_cts[447:446] == 2'd1) ?
		 core_cts[95:56] :
		 IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1693,
	       (core_cts[447:446] == 2'd1) ? 4'd8 : core_cts[405:402],
	       core_nextId,
	       IF_core_cts_read__76_BITS_447_TO_446_088_EQ_1__ETC___d1783 } ;
  assign memReqs_ff_rf$WE =
	     core_cacheState &&
	     (core_cts[447:446] == 2'd1 ||
	      core_cts[447:446] == 2'd0 &&
	      NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1673) ;

  // submodule memRsps_ff_rf
  assign memRsps_ff_rf$ADDR_1 = memRsps_ff_ltail[0] ;
  assign memRsps_ff_rf$ADDR_2 = 1'b0 ;
  assign memRsps_ff_rf$ADDR_3 = 1'b0 ;
  assign memRsps_ff_rf$ADDR_4 = 1'b0 ;
  assign memRsps_ff_rf$ADDR_5 = 1'b0 ;
  assign memRsps_ff_rf$ADDR_IN = memRsps_ff_lhead[0] ;
  assign memRsps_ff_rf$D_IN =
	     { memory_response_put_val[269:260],
	       CASE_memory_response_put_val_BITS_259_TO_258_0_ETC__q9,
	       memory_response_put_val[256:0] } ;
  assign memRsps_ff_rf$WE = EN_memory_response_put ;

  // remaining internal signals
  assign IF_IF_IF_memRsps_ff_lhead_read__69_MINUS_memRs_ETC___d2323 =
	     IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2280 ?
	       (IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2318 ?
		  IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2319 :
		  IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2320) :
	       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2322 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2351 =
	     (_theResult_____22__h80218 == 2'd3) ?
	       core_cts[95:72] :
	       tag__h79012 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2363 =
	     (_theResult_____22__h80218 == 2'd2) ?
	       core_cts[95:72] :
	       tag__h78491 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2376 =
	     (_theResult_____22__h80218 == 2'd1) ?
	       core_cts[95:72] :
	       tag__h77959 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2389 =
	     (_theResult_____22__h80218 == 2'd0) ?
	       core_cts[95:72] :
	       tag__h77434 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2523 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	       IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2521 :
	       IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1660 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2915 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 ?
		  IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d2913 :
		  _0_OR_IF_NOT_core_cts_read__76_BITS_95_TO_72_39_ETC___d2911) :
	       _0_OR_IF_NOT_core_cts_read__76_BITS_95_TO_72_39_ETC___d2911 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2944 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 ?
		  IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d2942 :
		  core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2941) :
	       core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2941 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3019 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3018 :
	       tag__h79012 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3024 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3023 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3029 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3028 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1628 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3035 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3034 :
	       tag__h78491 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3040 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3039 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3045 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3044 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1625 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3052 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3051 :
	       tag__h77959 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3057 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3056 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3062 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3061 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1622 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3069 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3068 :
	       tag__h77434 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3074 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3073 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3079 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3078 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1619 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3100 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3099 :
	       { SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1903,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1856,
		 IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d3087,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2410,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2412,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2415,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2418 } ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3112 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       { IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3018,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3023,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3107 } :
	       (core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		  core_tags_writeData[119:90] :
		  core_tags_bramA$DO[119:90]) ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3125 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       { IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3034,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3039,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3120 } :
	       (core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		  core_tags_writeData[89:60] :
		  core_tags_bramA$DO[89:60]) ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3127 =
	     { (_theResult_____22__h80218 == 2'd3) ?
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3100 :
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3112,
	       (_theResult_____22__h80218 == 2'd2) ?
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3100 :
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3125 } ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3139 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       { IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3051,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3056,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3134 } :
	       (core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		  core_tags_writeData[59:30] :
		  core_tags_bramA$DO[59:30]) ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3152 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       { IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3068,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3073,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3147 } :
	       (core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		  core_tags_writeData[29:0] :
		  core_tags_bramA$DO[29:0]) ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3154 =
	     { IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3127,
	       (_theResult_____22__h80218 == 2'd1) ?
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3100 :
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3139,
	       (_theResult_____22__h80218 == 2'd0) ?
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3100 :
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3152 } ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3157 =
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       { IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3018,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3023,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3107,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3034,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3039,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3120,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3051,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3056,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3134,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3068,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3073,
		 IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3147 } :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2401 ;
  assign IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3159 =
	     IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2924 ?
	       { IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3019,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3024,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3029,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1640,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1639,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1638,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1637,
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3035,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3040,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3045,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1459,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1456,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1453,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1450,
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3052,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3057,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3062,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1437,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1434,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1431,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1428,
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3069,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3074,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3079,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1416,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1413,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1410,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1407 } :
	       (IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2944 ?
		  IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3154 :
		  IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3157) ;
  assign IF_IF_NOT_core_readReqs_bag_57_BIT_611_58_16_O_ETC___d2990 =
	     (IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1810 &&
	      memRsps_ff_rf$D_OUT_1[259:258] == 2'd0) ?
	       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2963 :
	       IF_memRsps_ff_rf_sub_memRsps_ff_ltail_read__70_ETC___d2989 ;
  assign IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d1291 =
	     _theResult_____16_first__h102150 + rspFlit__h81065 ;
  assign IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d2402 =
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
	       { IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2351,
		 _theResult_____22__h80218 == 2'd3 ||
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1628,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1640,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1639,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1638,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1637,
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2363,
		 _theResult_____22__h80218 == 2'd2 ||
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1625,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1459,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1456,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1453,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1450,
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2376,
		 _theResult_____22__h80218 == 2'd1 ||
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1622,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1437,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1434,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1431,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1428,
		 IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2389,
		 _theResult_____22__h80218 == 2'd0 ||
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1619,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1416,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1413,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1410,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1407 } :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2401 ;
  assign IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3095 =
	     { IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		 core_cts[95:72] :
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1903,
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ||
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1856,
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 &&
	       IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d3087,
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 &&
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2410,
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 &&
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2412,
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 &&
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2415,
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 &&
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2418 } ;
  assign IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3104 =
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
	       { _theResult_____22__h80218 != 2'd3 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1640,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1639,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1638,
		 _theResult_____22__h80218 != 2'd3 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1637 } :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3103 ;
  assign IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3117 =
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
	       { _theResult_____22__h80218 != 2'd2 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1459,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1456,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1453,
		 _theResult_____22__h80218 != 2'd2 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1450 } :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3116 ;
  assign IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3131 =
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
	       { _theResult_____22__h80218 != 2'd1 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1437,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1434,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1431,
		 _theResult_____22__h80218 != 2'd1 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1428 } :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3130 ;
  assign IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3144 =
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
	       { _theResult_____22__h80218 != 2'd0 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1416,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1413,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1410,
		 _theResult_____22__h80218 != 2'd0 &&
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1407 } :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3143 ;
  assign IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3251 =
	     _theResult_____16_last__h102151 ==
	     IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d1291 ;
  assign IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d849 =
	     (IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d824 &&
	      NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d842 &&
	      NOT_core_memReqIds_bag_85_BIT_35_86_44_OR_core_ETC___d847) ?
	       core_memReqIds_insertItem$whas &&
	       core_memReqIds_insertItem$wget[8] :
	       core_memReqIds_bag_85_BIT_35_86_AND_NOT_core_m_ETC___d703 ;
  assign IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d869 =
	     (IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d824 &&
	      NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d842 &&
	      NOT_core_memReqIds_bag_85_BIT_35_86_44_OR_core_ETC___d847) ?
	       core_memReqIds_insertItem$wget[7:0] :
	       (core_memReqIds_bag_85_BIT_35_86_AND_NOT_core_m_ETC___d703 ?
		  IF_core_memReqIds_insertItem_whas__04_AND_core_ETC___d867 :
		  core_memReqIds_bag[34:27]) ;
  assign IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d890 =
	     IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d889 ?
	       core_memReqIds_insertItem$whas &&
	       core_memReqIds_insertItem$wget[8] :
	       core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739 ;
  assign IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d898 =
	     IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d889 ?
	       core_memReqIds_insertItem$wget[7:0] :
	       (core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739 ?
		  IF_core_memReqIds_insertItem_whas__04_AND_core_ETC___d896 :
		  core_memReqIds_bag[16:9]) ;
  assign IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d902 =
	     (IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d840 &&
	      NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d791) ?
	       core_memReqIds_insertItem$whas &&
	       core_memReqIds_insertItem$wget[8] :
	       core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d798 ;
  assign IF_IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT__ETC___d910 =
	     (IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d840 &&
	      NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d791) ?
	       core_memReqIds_insertItem$wget[7:0] :
	       (core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d798 ?
		  IF_core_memReqIds_insertItem_whas__04_AND_core_ETC___d908 :
		  core_memReqIds_bag[7:0]) ;
  assign IF_IF_core_newReq_whas__65_AND_core_newReq_wge_ETC___d1138 =
	     IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1098 ?
	       { 2'd0,
		 292'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
		 IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1111 } :
	       (IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1114 ?
		  { 2'd1,
		    IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1130 } :
		  { 2'd2,
		    292'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
		    IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1135 }) ;
  assign IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d621 =
	     (IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d596 &&
	      NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d614 &&
	      NOT_core_readReqs_bag_57_BIT_611_58_16_OR_core_ETC___d619) ?
	       core_readReqs_insertItem$whas &&
	       core_readReqs_insertItem$wget[152] :
	       core_readReqs_bag_57_BIT_611_58_AND_NOT_core_r_ETC___d475 ;
  assign IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d641 =
	     (IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d596 &&
	      NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d614 &&
	      NOT_core_readReqs_bag_57_BIT_611_58_16_OR_core_ETC___d619) ?
	       core_readReqs_insertItem$wget[151:0] :
	       (core_readReqs_bag_57_BIT_611_58_AND_NOT_core_r_ETC___d475 ?
		  IF_core_readReqs_insertItem_whas__76_AND_core__ETC___d639 :
		  core_readReqs_bag[610:459]) ;
  assign IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d662 =
	     IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d661 ?
	       core_readReqs_insertItem$whas &&
	       core_readReqs_insertItem$wget[152] :
	       core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511 ;
  assign IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d670 =
	     IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d661 ?
	       core_readReqs_insertItem$wget[151:0] :
	       (core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511 ?
		  IF_core_readReqs_insertItem_whas__76_AND_core__ETC___d668 :
		  core_readReqs_bag[304:153]) ;
  assign IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d674 =
	     (IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d612 &&
	      NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d563) ?
	       core_readReqs_insertItem$whas &&
	       core_readReqs_insertItem$wget[152] :
	       core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d570 ;
  assign IF_IF_core_readReqs_bag_57_BIT_611_58_AND_NOT__ETC___d682 =
	     (IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d612 &&
	      NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d563) ?
	       core_readReqs_insertItem$wget[151:0] :
	       (core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d570 ?
		  IF_core_readReqs_insertItem_whas__76_AND_core__ETC___d680 :
		  core_readReqs_bag[151:0]) ;
  assign IF_IF_core_tags_readAddr_read__395_EQ_core_tag_ETC___d2843 =
	     (IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851 ||
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852 ||
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853 ||
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854) ?
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 :
	       core_cts[96] ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 ;
  assign IF_IF_core_tags_readAddr_read__395_EQ_core_tag_ETC___d2852 =
	     (IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851 ||
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852 ||
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853 ||
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854) ?
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1635 :
	       !core_cts[96] &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1635 ;
  assign IF_IF_core_writeResps_ff_lhead_read__415_MINUS_ETC___d3636 =
	     IF_core_writeResps_ff_lhead_read__415_MINUS_co_ETC___d3632 ?
	       { 2'd1, 1'bx /* unspecified value */  } :
	       { 2'd2,
		 (level__h7950 == 4'd0) ?
		   core_resps$wget[630] :
		   core_writeResps_ff_rf$D_OUT_1[0] } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2145 =
	     (way__h88127 == 2'd3) ?
	       { _theResult_____1_tag__h91833,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd3 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd2 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd1 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd0 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 } :
	       { tag__h91992,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2130,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2131,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2138,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2140,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2142 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2163 =
	     (way__h88127 == 2'd2) ?
	       { _theResult_____1_tag__h91833,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd3 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd2 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd1 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd0 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 } :
	       { tag__h96976,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2148,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2149,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2156,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2158,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2160 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2182 =
	     (way__h88127 == 2'd1) ?
	       { _theResult_____1_tag__h91833,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd3 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd2 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd1 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd0 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 } :
	       { tag__h97935,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2167,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2168,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2175,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2177,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2179 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2200 =
	     (way__h88127 == 2'd0) ?
	       { _theResult_____1_tag__h91833,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd3 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd2 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd1 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd0 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 } :
	       { tag__h98894,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2185,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2186,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2193,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2195,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2197 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2204 =
	     IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899 ?
	       { IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2145,
		 IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2163,
		 IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2182,
		 IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2200 } :
	       { tag__h91992,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2130,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2131,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2138,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2140,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2142,
		 tag__h96976,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2148,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2149,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2156,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2158,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2160,
		 tag__h97935,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2167,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2168,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2175,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2177,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2179,
		 tag__h98894,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2185,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2186,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2193,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2195,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2197 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2242 =
	     IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899 ?
	       memRsps_ff_rf$D_OUT_1[261:260] == 2'd0 && x__h92452 != 2'd0 &&
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2239 :
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2239 ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2280 =
	     IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899 ?
	       memRsps_ff_rf$D_OUT_1[261:260] == 2'd0 && x__h92452 != 2'd1 &&
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2277 :
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2277 ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2318 =
	     IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899 ?
	       memRsps_ff_rf$D_OUT_1[261:260] == 2'd0 && x__h92452 != 2'd2 &&
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2315 :
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2315 ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2319 =
	     IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899 ?
	       memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 || x__h92452 == 2'd3 ||
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012 :
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012 ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2320 =
	     IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899 ?
	       memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 || x__h92452 == 2'd2 ||
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049 :
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049 ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2322 =
	     IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899 ?
	       memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 || x__h92452 == 2'd1 ||
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086 :
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086 ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2324 =
	     IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899 ?
	       memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 || x__h92452 == 2'd0 ||
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 :
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2957 =
	     (way__h88127 == 2'd3) ?
	       { _theResult_____1_tag__h91833,
		 !memRsps_ff_rf$D_OUT_1[257] &&
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd3 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd2 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd1 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd0 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 } :
	       { tag__h91992,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2130,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2131,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2138,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2140,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2142 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2958 =
	     (way__h88127 == 2'd2) ?
	       { _theResult_____1_tag__h91833,
		 !memRsps_ff_rf$D_OUT_1[257] &&
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd3 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd2 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd1 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd0 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 } :
	       { tag__h96976,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2148,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2149,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2156,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2158,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2160 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2960 =
	     (way__h88127 == 2'd1) ?
	       { _theResult_____1_tag__h91833,
		 !memRsps_ff_rf$D_OUT_1[257] &&
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd3 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd2 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd1 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd0 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 } :
	       { tag__h97935,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2167,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2168,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2175,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2177,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2179 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2961 =
	     (way__h88127 == 2'd0) ?
	       { _theResult_____1_tag__h91833,
		 !memRsps_ff_rf$D_OUT_1[257] &&
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd3 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd2 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd1 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086,
		 memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
		 x__h92452 == 2'd0 ||
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 } :
	       { tag__h98894,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2185,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2186,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2193,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2195,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2197 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2963 =
	     IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899 ?
	       { IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2957,
		 IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2958,
		 IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2960,
		 IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2961 } :
	       { tag__h91992,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2130,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2131,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2138,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2140,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2142,
		 tag__h96976,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2148,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2149,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2156,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2158,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2160,
		 tag__h97935,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2167,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2168,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2175,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2177,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2179,
		 tag__h98894,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2185,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2186,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2193,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2195,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2197 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2969 =
	     (way__h88127 == 2'd3) ?
	       { SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 } :
	       { IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2131,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2138,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2140,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2142 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2974 =
	     (way__h88127 == 2'd2) ?
	       { SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 } :
	       { IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2149,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2156,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2158,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2160 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2976 =
	     { (way__h88127 == 2'd3) ?
		 _theResult_____1_tag__h91833 :
		 tag__h91992,
	       way__h88127 != 2'd3 &&
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2130,
	       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2969,
	       (way__h88127 == 2'd2) ?
		 _theResult_____1_tag__h91833 :
		 tag__h96976,
	       way__h88127 != 2'd2 &&
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2148,
	       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2974 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2980 =
	     (way__h88127 == 2'd1) ?
	       { SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 } :
	       { IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2168,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2175,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2177,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2179 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2981 =
	     { (way__h88127 == 2'd1) ?
		 _theResult_____1_tag__h91833 :
		 tag__h97935,
	       way__h88127 != 2'd1 &&
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2167,
	       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2980 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2985 =
	     (way__h88127 == 2'd0) ?
	       { SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 } :
	       { IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2186,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2193,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2195,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2197 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2987 =
	     { IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2976,
	       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2981,
	       (way__h88127 == 2'd0) ?
		 _theResult_____1_tag__h91833 :
		 tag__h98894,
	       way__h88127 != 2'd0 &&
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2185,
	       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2985 } ;
  assign IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2988 =
	     IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899 ?
	       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2987 :
	       { tag__h91992,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2130,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2131,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2138,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2140,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2142,
		 tag__h96976,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2148,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2149,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2156,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2158,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2160,
		 tag__h97935,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2167,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2168,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2175,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2177,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2179,
		 tag__h98894,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2185,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2186,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2193,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2195,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2197 } ;
  assign IF_NOT_IF_memRsps_ff_lhead_read__69_MINUS_memR_ETC___d3210 =
	     _theResult_____8_first__h102152 + rspFlit__h88142 ;
  assign IF_NOT_IF_memRsps_ff_lhead_read__69_MINUS_memR_ETC___d3244 =
	     _theResult_____8_last__h102153 ==
	     IF_NOT_IF_memRsps_ff_lhead_read__69_MINUS_memR_ETC___d3210 ;
  assign IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 =
	     (core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	      (core_cts[103:100] != 4'd11 || core_cts[99:97] != 3'd3 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540)) ?
	       core_cts[99:97] != 3'd3 :
	       (core_cts[397:396] != 2'd0 ||
		IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
		core_cts[103]) &&
	       (core_cts[397:396] != 2'd1 ||
		IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
		core_cts[394]) ;
  assign IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1660 =
	     (core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	      (core_cts[103:100] != 4'd11 || core_cts[99:97] != 3'd3 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540)) ?
	       core_cts[99:97] != 3'd3 ||
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1606 :
	       core_cts_read__76_BITS_397_TO_396_015_EQ_0_016_ETC___d1659 ;
  assign IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1693 =
	     NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d1688 ?
	       core_cts[445:406] :
	       (IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		  { y_avValue_snd_snd_addr_lineNumber__h107490, 5'd0 } :
		  core_cts[445:406]) ;
  assign IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2521 =
	     (core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	      (core_cts[103:100] != 4'd11 || core_cts[99:97] != 3'd3 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540)) ?
	       core_cts[99:97] != 3'd3 ||
	       core_cts[103:100] == 4'd0 &&
	       (core_cts[96] ||
		IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540) ||
	       IF_core_cts_read__76_BITS_103_TO_100_080_EQ_1__ETC___d1604 :
	       core_cts_read__76_BITS_397_TO_396_015_EQ_0_016_ETC___d1659 ;
  assign IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2845 =
	     (core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	      (core_cts[103:100] != 4'd11 || core_cts[99:97] != 3'd3 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540)) ?
	       ((core_cts[99:97] == 3'd3) ?
		  IF_IF_core_tags_readAddr_read__395_EQ_core_tag_ETC___d2843 :
		  IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540) :
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 ;
  assign IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2854 =
	     (core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	      (core_cts[103:100] != 4'd11 || core_cts[99:97] != 3'd3 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540)) ?
	       ((core_cts[99:97] == 3'd3) ?
		  IF_IF_core_tags_readAddr_read__395_EQ_core_tag_ETC___d2852 :
		  IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1635) :
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1635 ;
  assign IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2924 =
	     (core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	      (core_cts[103:100] != 4'd11 || core_cts[99:97] != 3'd3 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540)) ?
	       core_cts[99:97] == 3'd3 &&
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1586 &&
	       (core_cts[103:100] == 4'd0 || core_cts[103:100] == 4'd1) &&
	       (core_cts[96] ||
		IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540) :
	       (IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
		core_cts[394]) &&
	       core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2922 ;
  assign IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d3087 =
	     (core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	      (core_cts[103:100] != 4'd11 || core_cts[99:97] != 3'd3 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540) ||
	      core_cts[397:396] == 2'd0 &&
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	      IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682) ?
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652 :
	       core_cts[397:396] == 2'd1 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ||
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652 ;
  assign IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d3268 =
	     (NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3257 &&
	      NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3259) ?
	       (level__h535 != 2'd0 &&
		memRsps_ff_rf$D_OUT_1[259:258] != 2'd1 &&
		memRsps_ff_rf$D_OUT_1[259:258] != 2'd0 ||
		NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168) &&
	       (NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 ||
		level__h535 == 2'd0 ||
		memRsps_ff_rf$D_OUT_1[259:258] == 2'd1 ||
		memRsps_ff_rf$D_OUT_1[259:258] == 2'd0) :
	       NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 ||
	       level__h535 == 2'd0 ||
	       memRsps_ff_rf$D_OUT_1[259:258] == 2'd1 ||
	       memRsps_ff_rf$D_OUT_1[259:258] == 2'd0 ;
  assign IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d3315 =
	     (NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3257 &&
	      NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3259) ?
	       core_cts_read__76_BITS_397_TO_396_015_EQ_0_016_ETC___d3237 &&
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d3313 :
	       core_rspIdReg[8] ;
  assign IF_NOT_core_cts_read__76_BITS_447_TO_446_088_E_ETC___d3292 =
	     ((core_cts[447:446] == 2'd2) ?
		_0_OR_NOT_memRsps_ff_lhead_read__69_MINUS_memRs_ETC___d3239 :
		core_cts[447:446] == 2'd0 &&
		IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d2887) ?
	       { 2'd0,
		 IF_core_cts_read__76_BITS_447_TO_446_088_EQ_2__ETC___d3253 } :
	       (((core_cts[447:446] == 2'd2) ?
		   IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d3268 :
		   core_cts[447:446] != 2'd0 ||
		   IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3281) ?
		  { 2'd1, 1'bx /* unspecified value */  } :
		  { 2'd2,
		    core_cts[447:446] == 2'd2 && level__h535 != 2'd0 &&
		    memRsps_ff_rf$D_OUT_1[259:258] != 2'd1 &&
		    memRsps_ff_rf$D_OUT_1[259:258] != 2'd0 &&
		    memRsps_ff_rf$D_OUT_1[257] }) ;
  assign IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1507 =
	     (core_cts[95:72] != tag__h78491 ||
	      !SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1461) ?
	       core_cts_read__76_BITS_95_TO_72_394_EQ_IF_core_ETC___d1467 &&
	       !SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1489 :
	       !SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1505 ;
  assign IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1539 =
	     (core_cts[95:72] != tag__h77434 ||
	      !SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1418) ?
	       core_cts_read__76_BITS_95_TO_72_394_EQ_IF_core_ETC___d1424 &&
	       !SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1521 :
	       !SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1537 ;
  assign IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 =
	     NOT_core_cts_read__76_BITS_95_TO_72_394_EQ_IF__ETC___d1442 ?
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1507 :
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1539 ;
  assign IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1545 =
	     (core_cts[95:72] != tag__h78491 ||
	      !SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1461) ?
	       !core_cts_read__76_BITS_95_TO_72_394_EQ_IF_core_ETC___d1467 ||
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1489 :
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1505 ;
  assign IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1547 =
	     (core_cts[95:72] != tag__h77434 ||
	      !SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1418) ?
	       !core_cts_read__76_BITS_95_TO_72_394_EQ_IF_core_ETC___d1424 ||
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1521 :
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1537 ;
  assign IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 =
	     NOT_core_cts_read__76_BITS_95_TO_72_394_EQ_IF__ETC___d1442 ?
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1545 :
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1547 ;
  assign IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1635 =
	     NOT_core_cts_read__76_BITS_95_TO_72_394_EQ_IF__ETC___d1442 ?
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1545 :
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1547 ;
  assign IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1647 =
	     (core_cts[95:72] != tag__h78491 ||
	      !SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1461) ?
	       2'd3 :
	       2'd2 ;
  assign IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1648 =
	     (core_cts[95:72] != tag__h77434 ||
	      !SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1418) ?
	       2'd1 :
	       2'd0 ;
  assign IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1650 =
	     NOT_core_cts_read__76_BITS_95_TO_72_394_EQ_IF__ETC___d1442 ?
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1647 :
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1648 ;
  assign IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1778 =
	     (IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	      IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ||
	      IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615) &&
	     core_cts[397:396] == 2'd1 ;
  assign IF_NOT_core_cts_read__76_BIT_39_77_78_OR_core__ETC___d1174 =
	     ((!core_cts[39] || level__h923 == 3'd0) ?
		core_cts[397:396] != 2'd0 :
		core_retryReqs_ff_rf$D_OUT_1[301:300] != 2'd0) ||
	     IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1022 ==
	     3'd0 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3018 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3017 :
	       tag__h79012 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3023 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3022 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3028 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3027 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1628 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3034 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3033 :
	       tag__h78491 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3039 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3038 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3044 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3043 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1625 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3051 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3050 :
	       tag__h77959 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3056 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3055 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3061 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3060 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1622 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3068 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3067 :
	       tag__h77434 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3073 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3072 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3078 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	      IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3077 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1619 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3099 =
	     NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3098 :
	       { SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1903,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1856,
		 IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d3087,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2410,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2412,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2415,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2418 } ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3107 =
	     { IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3028,
	       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 ?
		 IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3105 :
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3103 } ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3120 =
	     { IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3044,
	       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 ?
		 IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3118 :
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3116 } ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3134 =
	     { IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3061,
	       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 ?
		 IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3132 :
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3130 } ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3147 =
	     { IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NO_ETC___d3078,
	       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 ?
		 IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3145 :
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3143 } ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_co_ETC___d876 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d842 &&
	      NOT_core_memReqIds_bag_85_BIT_26_17_71_OR_core_ETC___d874) ?
	       core_memReqIds_insertItem$whas &&
	       core_memReqIds_insertItem$wget[8] :
	       core_memReqIds_bag_85_BIT_26_17_AND_NOT_core_m_ETC___d726 ;
  assign IF_NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_co_ETC___d886 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d842 &&
	      NOT_core_memReqIds_bag_85_BIT_26_17_71_OR_core_ETC___d874) ?
	       core_memReqIds_insertItem$wget[7:0] :
	       IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d885 ;
  assign IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039 =
	     { core_newReq$wget[349:302],
	       CASE_core_newReqwget_BITS_301_TO_300_0_core_n_ETC__q3,
	       core_newReq$wget[299:0] } ;
  assign IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d2887 =
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2787 ?
	       core_cts[397:396] == 2'd0 :
	       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2886 ;
  assign IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3281 =
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2787 ?
	       core_cts[397:396] != 2'd0 &&
	       (core_cts[397:396] != 2'd1 || !core_cts[393]) :
	       core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d3280 ;
  assign IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3318 =
	     (NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2796 &&
	      NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2804) ?
	       level__h1191 == 3'd0 ||
	       !IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3251 :
	       core_rspIdReg[8] ;
  assign IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3335 =
	     (level__h1191 != 3'd0 &&
	      IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3251) ?
	       IF_core_rspIdReg_read__280_BIT_8_281_THEN_core_ETC___d3332 :
	       core_cts[405:398] ;
  assign IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3336 =
	     (NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2796 &&
	      NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2804) ?
	       IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3335 :
	       IF_core_rspIdReg_read__280_BIT_8_281_THEN_core_ETC___d3332 ;
  assign IF_NOT_core_readReqs_bag_57_BIT_152_57_58_OR_c_ETC___d648 =
	     (NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d614 &&
	      NOT_core_readReqs_bag_57_BIT_458_89_43_OR_core_ETC___d646) ?
	       core_readReqs_insertItem$whas &&
	       core_readReqs_insertItem$wget[152] :
	       core_readReqs_bag_57_BIT_458_89_AND_NOT_core_r_ETC___d498 ;
  assign IF_NOT_core_readReqs_bag_57_BIT_152_57_58_OR_c_ETC___d658 =
	     (NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d614 &&
	      NOT_core_readReqs_bag_57_BIT_458_89_43_OR_core_ETC___d646) ?
	       core_readReqs_insertItem$wget[151:0] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d657 ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1019 =
	     NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014 ?
	       core_cts[397:396] == 2'd0 :
	       core_retryReqs_ff_rf$D_OUT_1[301:300] == 2'd0 ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1022 =
	     (level__h535 != 2'd0 || core_waitingOnMemory || !core_cts[39] ||
	      level__h923 == 3'd0) ?
	       core_cts[101:99] :
	       core_retryReqs_ff_rf$D_OUT_1[5:3] ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1043 =
	     (level__h535 != 2'd0 || core_waitingOnMemory || !core_cts[39] ||
	      level__h923 == 3'd0) ?
	       core_cts[405:398] :
	       core_retryReqs_ff_rf$D_OUT_1[309:302] ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1050 =
	     (level__h535 != 2'd0 || core_waitingOnMemory || !core_cts[39] ||
	      level__h923 == 3'd0) ?
	       core_cts[445:406] :
	       core_retryReqs_ff_rf$D_OUT_1[349:310] ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1108 =
	     NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014 ?
	       core_cts[98:96] :
	       core_retryReqs_ff_rf$D_OUT_1[2:0] ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1110 =
	     { NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014 ?
		 core_cts[103] :
		 core_retryReqs_ff_rf$D_OUT_1[7],
	       NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014 ?
		 core_cts[102] :
		 core_retryReqs_ff_rf$D_OUT_1[6],
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1022,
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1108 } ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1127 =
	     (level__h535 != 2'd0 || core_waitingOnMemory || !core_cts[39] ||
	      level__h923 == 3'd0) ?
	       core_cts[392:96] :
	       core_retryReqs_ff_rf$D_OUT_1[296:0] ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1128 =
	     { NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014 ?
		 core_cts[393] :
		 core_retryReqs_ff_rf$D_OUT_1[297],
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1127 } ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1129 =
	     { NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014 ?
		 core_cts[395] :
		 core_retryReqs_ff_rf$D_OUT_1[299],
	       NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014 ?
		 core_cts[394] :
		 core_retryReqs_ff_rf$D_OUT_1[298],
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1128 } ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1198 =
	     (level__h535 != 2'd0 || core_waitingOnMemory) ?
	       core_cts[2] :
	       (core_cts[39] ?
		  level__h923 == 3'd0 && core_cts[2] :
		  core_cts[2]) ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1202 =
	     (level__h535 != 2'd0 || core_waitingOnMemory || !core_cts[39] ||
	      level__h923 == 3'd0) ?
	       core_cts[1:0] :
	       2'd0 ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d3014 =
	     (level__h535 != 2'd0 && memRsps_ff_rf$D_OUT_1[259:258] != 2'd1) ?
	       IF_IF_NOT_core_readReqs_bag_57_BIT_611_58_16_O_ETC___d2990 :
	       { tag__h91992,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2130,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2131,
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2994,
		 tag__h96976,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2148,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2149,
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2999,
		 tag__h97935,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2167,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2168,
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3005,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2179,
		 tag__h98894,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2185,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2186,
		 IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3011 } ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d3248 =
	     (level__h535 != 2'd0 && memRsps_ff_rf$D_OUT_1[259:258] != 2'd1) ?
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1264 ||
	       memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
	       memRsps_ff_rf$D_OUT_1[259:258] != 2'd0 ||
	       level__h1191 != 3'd0 &&
	       IF_NOT_IF_memRsps_ff_lhead_read__69_MINUS_memR_ETC___d3244 :
	       level__h1191 != 3'd0 &&
	       IF_NOT_IF_memRsps_ff_lhead_read__69_MINUS_memR_ETC___d3244 ;
  assign IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d3313 =
	     (level__h535 != 2'd0 && memRsps_ff_rf$D_OUT_1[259:258] != 2'd1) ?
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1810 &&
	       memRsps_ff_rf$D_OUT_1[261:260] == 2'd0 &&
	       memRsps_ff_rf$D_OUT_1[259:258] == 2'd0 &&
	       (level__h1191 == 3'd0 ||
		!IF_NOT_IF_memRsps_ff_lhead_read__69_MINUS_memR_ETC___d3244) :
	       level__h1191 == 3'd0 ||
	       !IF_NOT_IF_memRsps_ff_lhead_read__69_MINUS_memR_ETC___d3244 ;
  assign IF_NOT_memRsps_ff_rf_sub_memRsps_ff_ltail_read_ETC___d3215 =
	     (memRsps_ff_rf$D_OUT_1[261:260] != 2'd0 ||
	      memRsps_ff_rf$D_OUT_1[259:258] != 2'd0) ?
	       reqId_masterID__h91441 == core_next_ff_rf$D_OUT_1[7:4] &&
	       reqId_transactionID__h91442 == core_next_ff_rf$D_OUT_1[3:0] :
	       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d3214 ;
  assign IF_SEL_ARR_IF_core_tags_readAddr_read__395_EQ__ETC___d2416 =
	     SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2406 ?
	       (SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2408 ?
		  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2410 :
		  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2412) :
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2415 ;
  assign IF_core_cts_read__76_BITS_103_TO_100_080_EQ_1__ETC___d1604 =
	     (core_cts[103:100] == 4'd1 &&
	      (core_cts[96] ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540)) ?
	       NOT_0_CONCAT_8_MINUS_memReqs_ff_lhead_read__59_ETC___d1598 :
	       core_cts[103:100] != 4'd2 ||
	       !core_cts[96] &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       NOT_0_CONCAT_8_MINUS_memReqs_ff_lhead_read__59_ETC___d1598 ;
  assign IF_core_cts_read__76_BITS_392_TO_361_529_EQ_0__ETC___d2533 =
	     (core_cts[392:361] == 32'd0) ?
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1754 :
	       core_cts[352] ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1775 =
	     { IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615,
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 &&
	       core_cts[397:396] == 2'd0 &&
	       core_cts[102],
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		 6'd29 :
		 { 3'd0, core_cts[98:96] } } ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d2913 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ||
	       _0_OR_IF_NOT_core_cts_read__76_BITS_95_TO_72_39_ETC___d2911 :
	       _0_OR_IF_NOT_core_cts_read__76_BITS_95_TO_72_39_ETC___d2911 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d2942 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 :
	       core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2941 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3017 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       (IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		  IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2351 :
		  tag__h79012) :
	       tag__h79012 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3022 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       (IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		  _theResult_____22__h80218 == 2'd3 ||
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854 :
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854) :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3027 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       (IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		  _theResult_____22__h80218 != 2'd3 &&
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1628 :
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1628) :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1628 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3033 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       (IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		  IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2363 :
		  tag__h78491) :
	       tag__h78491 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3038 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       (IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		  _theResult_____22__h80218 == 2'd2 ||
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853 :
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853) :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3043 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       (IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		  _theResult_____22__h80218 != 2'd2 &&
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1625 :
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1625) :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1625 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3050 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       (IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		  IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2376 :
		  tag__h77959) :
	       tag__h77959 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3055 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       (IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		  _theResult_____22__h80218 == 2'd1 ||
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852 :
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852) :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3060 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       (IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		  _theResult_____22__h80218 != 2'd1 &&
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1622 :
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1622) :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1622 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3067 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       (IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		  IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2389 :
		  tag__h77434) :
	       tag__h77434 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3072 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       (IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		  _theResult_____22__h80218 == 2'd0 ||
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851 :
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851) :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3077 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       (IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ?
		  _theResult_____22__h80218 != 2'd0 &&
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1619 :
		  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1619) :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1619 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3098 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3095 :
	       { SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1903,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1856,
		 IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d3087,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2410,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2412,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2415,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2418 } ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3105 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3104 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3103 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3118 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3117 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3116 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3132 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3131 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3130 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d3145 =
	     ((core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd0 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[103]) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394])) ?
	       IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3144 :
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3143 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_1__ETC___d1658 =
	     (core_cts[397:396] == 2'd1 &&
	      IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615) ?
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 :
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 ||
	       !SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652 ||
	       NOT_0_CONCAT_8_MINUS_memReqs_ff_lhead_read__59_ETC___d1655 ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_1__ETC___d1782 =
	     ((core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394]) ||
	      core_cts[397:396] == 2'd0) ?
	       { 2'd0,
		 292'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
		 NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d1688 ?
		   core_cts[103:96] :
		   IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1775 } :
	       { IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1778 ?
		   2'd1 :
		   2'd2,
		 core_cts[395:96] } ;
  assign IF_core_cts_read__76_BITS_397_TO_396_015_EQ_1__ETC___d2802 =
	     (core_cts[397:396] == 2'd1 &&
	      core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2519 &&
	      IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2523) ?
	       core_cts[394] ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 :
	       core_cts_read__76_BITS_397_TO_396_015_EQ_0_016_ETC___d2801 ;
  assign IF_core_cts_read__76_BITS_447_TO_446_088_EQ_1__ETC___d1783 =
	     (core_cts[447:446] == 2'd1) ?
	       { 45'h0CFFFFFFFFFF,
		 SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1754,
		 SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768 } :
	       IF_core_cts_read__76_BITS_397_TO_396_015_EQ_1__ETC___d1782 ;
  assign IF_core_cts_read__76_BITS_447_TO_446_088_EQ_1__ETC___d3341 =
	     { CASE_core_cts_BITS_447_TO_446_0_IF_NOT_core_ne_ETC__q4,
	       CASE_core_cts_BITS_447_TO_446_0_IF_NOT_core_ne_ETC__q5 } ;
  assign IF_core_cts_read__76_BITS_447_TO_446_088_EQ_2__ETC___d2428 =
	     (core_cts[447:446] == 2'd2) ?
	       { memRsps_ff_rf$D_OUT_1[269:262],
		 reqRec_key__h91433,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1846,
		 level__h535 != 2'd0 &&
		 memRsps_ff_rf$D_OUT_1[259:258] != 2'd1 &&
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1810,
		 IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2204,
		 way__h88127,
		 SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2326,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2333,
		 noOfFlits__h88119 } :
	       { core_cts[405:402],
		 core_nextId,
		 core_cts[71:63],
		 core_cts[405:398],
		 IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682,
		 IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d2402,
		 _theResult_____22__h80218,
		 SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2420,
		 core_cts[397:396] != 2'd0 && core_cts[103:100] == 4'd11 &&
		 core_cts[99:97] == 3'd3 &&
		 IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1635 ||
		 core_cts[397:396] == 2'd1,
		 _theResult_____21__h81013 } ;
  assign IF_core_cts_read__76_BITS_447_TO_446_088_EQ_2__ETC___d3253 =
	     (core_cts[447:446] == 2'd2) ?
	       NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 ||
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d3248 :
	       level__h1191 != 3'd0 &&
	       IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3251 ;
  assign IF_core_cts_read__76_BITS_447_TO_446_088_EQ_2__ETC___d3293 =
	     (core_cts[447:446] == 2'd2) ?
	       memRsps_ff_rf$D_OUT_1[256:0] :
	       { SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1754,
		 SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768 } ;
  assign IF_core_cts_read__76_BITS_447_TO_446_088_EQ_2__ETC___d3382 =
	     (core_cts[447:446] == 2'd2) ?
	       (NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 ||
		NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d3217) &&
	       NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3259 :
	       core_cts[447:446] == 2'd0 &&
	       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2796 &&
	       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2804 ;
  assign IF_core_cts_read__76_BITS_62_TO_61_274_EQ_IF_I_ETC___d3160 =
	     (core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2793 &&
	      IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2523 ||
	      IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2915) ?
	       IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3159 :
	       IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d3157 ;
  assign IF_core_cts_read__76_BITS_62_TO_61_274_EQ_IF_I_ETC___d3161 =
	     (core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2808 ||
	      core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d2827) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2401 :
	       IF_core_cts_read__76_BITS_62_TO_61_274_EQ_IF_I_ETC___d3160 ;
  assign IF_core_cts_read__76_BIT_361_768_THEN_core_cts_ETC___d2773 =
	     core_cts[361] ?
	       x__h128796 | y__h128797 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[7:0] ;
  assign IF_core_cts_read__76_BIT_362_761_THEN_core_cts_ETC___d2767 =
	     core_cts[362] ?
	       x__h128679 | y__h128680 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[15:8] ;
  assign IF_core_cts_read__76_BIT_363_753_THEN_core_cts_ETC___d2759 =
	     core_cts[363] ?
	       x__h128562 | y__h128563 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[23:16] ;
  assign IF_core_cts_read__76_BIT_364_746_THEN_core_cts_ETC___d2752 =
	     core_cts[364] ?
	       x__h128445 | y__h128446 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[31:24] ;
  assign IF_core_cts_read__76_BIT_365_738_THEN_core_cts_ETC___d2744 =
	     core_cts[365] ?
	       x__h128328 | y__h128329 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[39:32] ;
  assign IF_core_cts_read__76_BIT_366_731_THEN_core_cts_ETC___d2737 =
	     core_cts[366] ?
	       x__h128211 | y__h128212 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[47:40] ;
  assign IF_core_cts_read__76_BIT_367_723_THEN_core_cts_ETC___d2729 =
	     core_cts[367] ?
	       x__h128094 | y__h128095 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[55:48] ;
  assign IF_core_cts_read__76_BIT_368_716_THEN_core_cts_ETC___d2722 =
	     core_cts[368] ?
	       x__h127977 | y__h127978 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[63:56] ;
  assign IF_core_cts_read__76_BIT_369_708_THEN_core_cts_ETC___d2714 =
	     core_cts[369] ?
	       x__h127860 | y__h127861 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[71:64] ;
  assign IF_core_cts_read__76_BIT_370_701_THEN_core_cts_ETC___d2707 =
	     core_cts[370] ?
	       x__h127743 | y__h127744 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[79:72] ;
  assign IF_core_cts_read__76_BIT_371_693_THEN_core_cts_ETC___d2699 =
	     core_cts[371] ?
	       x__h127626 | y__h127627 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[87:80] ;
  assign IF_core_cts_read__76_BIT_372_686_THEN_core_cts_ETC___d2692 =
	     core_cts[372] ?
	       x__h127509 | y__h127510 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[95:88] ;
  assign IF_core_cts_read__76_BIT_373_678_THEN_core_cts_ETC___d2684 =
	     core_cts[373] ?
	       x__h127392 | y__h127393 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[103:96] ;
  assign IF_core_cts_read__76_BIT_374_671_THEN_core_cts_ETC___d2677 =
	     core_cts[374] ?
	       x__h127275 | y__h127276 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[111:104] ;
  assign IF_core_cts_read__76_BIT_375_663_THEN_core_cts_ETC___d2669 =
	     core_cts[375] ?
	       x__h127158 | y__h127159 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[119:112] ;
  assign IF_core_cts_read__76_BIT_376_656_THEN_core_cts_ETC___d2662 =
	     core_cts[376] ?
	       x__h127041 | y__h127042 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[127:120] ;
  assign IF_core_cts_read__76_BIT_377_648_THEN_core_cts_ETC___d2654 =
	     core_cts[377] ?
	       x__h126924 | y__h126925 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[135:128] ;
  assign IF_core_cts_read__76_BIT_378_641_THEN_core_cts_ETC___d2647 =
	     core_cts[378] ?
	       x__h126807 | y__h126808 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[143:136] ;
  assign IF_core_cts_read__76_BIT_379_633_THEN_core_cts_ETC___d2639 =
	     core_cts[379] ?
	       x__h126690 | y__h126691 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[151:144] ;
  assign IF_core_cts_read__76_BIT_380_626_THEN_core_cts_ETC___d2632 =
	     core_cts[380] ?
	       x__h126573 | y__h126574 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[159:152] ;
  assign IF_core_cts_read__76_BIT_381_618_THEN_core_cts_ETC___d2624 =
	     core_cts[381] ?
	       x__h126456 | y__h126457 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[167:160] ;
  assign IF_core_cts_read__76_BIT_382_611_THEN_core_cts_ETC___d2617 =
	     core_cts[382] ?
	       x__h126339 | y__h126340 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[175:168] ;
  assign IF_core_cts_read__76_BIT_383_603_THEN_core_cts_ETC___d2609 =
	     core_cts[383] ?
	       x__h126222 | y__h126223 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[183:176] ;
  assign IF_core_cts_read__76_BIT_384_596_THEN_core_cts_ETC___d2602 =
	     core_cts[384] ?
	       x__h126105 | y__h126106 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[191:184] ;
  assign IF_core_cts_read__76_BIT_385_588_THEN_core_cts_ETC___d2594 =
	     core_cts[385] ?
	       x__h125988 | y__h125989 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[199:192] ;
  assign IF_core_cts_read__76_BIT_386_581_THEN_core_cts_ETC___d2587 =
	     core_cts[386] ?
	       x__h125871 | y__h125872 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[207:200] ;
  assign IF_core_cts_read__76_BIT_387_573_THEN_core_cts_ETC___d2579 =
	     core_cts[387] ?
	       x__h125754 | y__h125755 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[215:208] ;
  assign IF_core_cts_read__76_BIT_388_566_THEN_core_cts_ETC___d2572 =
	     core_cts[388] ?
	       x__h125637 | y__h125638 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[223:216] ;
  assign IF_core_cts_read__76_BIT_389_558_THEN_core_cts_ETC___d2564 =
	     core_cts[389] ?
	       x__h125520 | y__h125521 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[231:224] ;
  assign IF_core_cts_read__76_BIT_390_551_THEN_core_cts_ETC___d2557 =
	     core_cts[390] ?
	       x__h125403 | y__h125404 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[239:232] ;
  assign IF_core_cts_read__76_BIT_391_543_THEN_core_cts_ETC___d2549 =
	     core_cts[391] ?
	       x__h125286 | y__h125287 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[247:240] ;
  assign IF_core_cts_read__76_BIT_392_534_THEN_core_cts_ETC___d2542 =
	     core_cts[392] ?
	       x__h124481 | y__h124482 :
	       SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[255:248] ;
  assign IF_core_data_0_readAddr_read__696_BITS_10_TO_2_ETC___d1709 =
	     (core_data_0_readAddr[10:2] == core_data_0_writeAddr[10:2] &&
	      core_data_0_readAddr[1:0] == core_data_0_writeAddr[1:0]) ?
	       core_data_0_writeData[256] :
	       core_data_0_bram$DO[256] ;
  assign IF_core_data_1_readAddr_read__710_BITS_10_TO_2_ETC___d1723 =
	     (core_data_1_readAddr[10:2] == core_data_1_writeAddr[10:2] &&
	      core_data_1_readAddr[1:0] == core_data_1_writeAddr[1:0]) ?
	       core_data_1_writeData[256] :
	       core_data_1_bram$DO[256] ;
  assign IF_core_data_2_readAddr_read__724_BITS_10_TO_2_ETC___d1737 =
	     (core_data_2_readAddr[10:2] == core_data_2_writeAddr[10:2] &&
	      core_data_2_readAddr[1:0] == core_data_2_writeAddr[1:0]) ?
	       core_data_2_writeData[256] :
	       core_data_2_bram$DO[256] ;
  assign IF_core_data_3_readAddr_read__738_BITS_10_TO_2_ETC___d1751 =
	     (core_data_3_readAddr[10:2] == core_data_3_writeAddr[10:2] &&
	      core_data_3_readAddr[1:0] == core_data_3_writeAddr[1:0]) ?
	       core_data_3_writeData[256] :
	       core_data_3_bram$DO[256] ;
  assign IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d754 =
	     core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739 ?
	       (!core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d740 ||
		!core_memReqIds_bag_85_BITS_12_TO_9_34_EQ_core__ETC___d742) &&
	       (!core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 ||
		!core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749) :
	       !core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 ||
	       !core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 ;
  assign IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d759 =
	     core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739 ?
	       core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d740 &&
	       core_memReqIds_bag_85_BITS_12_TO_9_34_EQ_core__ETC___d742 ||
	       core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 &&
	       core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 :
	       core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 &&
	       core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 ;
  assign IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d774 =
	     core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739 ?
	       NOT_core_memReqIds_insertItem_whas__04_05_OR_N_ETC___d770 &&
	       _0_OR_NOT_core_memReqIds_insertItem_whas__04_05_ETC___d772 :
	       _0_OR_NOT_core_memReqIds_insertItem_whas__04_05_ETC___d772 ;
  assign IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d801 =
	     core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739 ?
	       core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d800 :
	       core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d798 &&
	       core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 &&
	       core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 ;
  assign IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d805 =
	     core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739 ?
	       NOT_core_memReqIds_bag_85_BITS_16_TO_13_31_EQ__ETC___d804 :
	       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d791 ||
	       !core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 ||
	       !core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 ;
  assign IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d817 =
	     core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739 ?
	       core_memReqIds_insertItem$whas &&
	       core_memReqIds_insertItem$wget[8] &&
	       core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d812 ||
	       core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d815 :
	       core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d815 ;
  assign IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d836 =
	     core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739 ?
	       (!core_memReqIds_insertItem$whas ||
		!core_memReqIds_insertItem$wget[8] ||
		NOT_core_memReqIds_bag_85_BITS_16_TO_13_31_EQ__ETC___d832) &&
	       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d834 :
	       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d834 ;
  assign IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d858 =
	     core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739 ?
	       NOT_core_memReqIds_bag_85_BITS_16_TO_13_31_EQ__ETC___d832 &&
	       (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d791 ||
		!core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 ||
		!core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749) :
	       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d791 ||
	       !core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 ||
	       !core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 ;
  assign IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d862 =
	     core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739 ?
	       NOT_core_memReqIds_bag_85_BITS_16_TO_13_31_EQ__ETC___d804 :
	       NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d791 ||
	       !core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 ||
	       !core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 ;
  assign IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d776 =
	     core_memReqIds_bag_85_BIT_26_17_AND_NOT_core_m_ETC___d726 ?
	       NOT_core_memReqIds_insertItem_whas__04_05_OR_N_ETC___d768 &&
	       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d774 :
	       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d774 ;
  assign IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d819 =
	     core_memReqIds_bag_85_BIT_26_17_AND_NOT_core_m_ETC___d726 ?
	       core_memReqIds_insertItem_whas__04_AND_core_me_ETC___d811 ||
	       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d817 :
	       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d817 ;
  assign IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d838 =
	     core_memReqIds_bag_85_BIT_26_17_AND_NOT_core_m_ETC___d726 ?
	       NOT_core_memReqIds_insertItem_whas__04_05_OR_N_ETC___d831 &&
	       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d836 :
	       IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d836 ;
  assign IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d885 =
	     core_memReqIds_bag_85_BIT_26_17_AND_NOT_core_m_ETC___d726 ?
	       (core_memReqIds_insertItem_whas__04_AND_core_me_ETC___d882 ?
		  core_memReqIds_insertItem$wget[7:0] :
		  core_memReqIds_bag[25:18]) :
	       core_memReqIds_bag[25:18] ;
  assign IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d784 =
	     (core_memReqIds_bag_85_BIT_35_86_AND_NOT_core_m_ETC___d703 ?
		(!core_memReqIds_insertItem$whas ||
		 !core_memReqIds_insertItem$wget[8] ||
		 NOT_core_memReqIds_bag_85_BITS_34_TO_31_93_EQ__ETC___d762) &&
		IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d776 :
		IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d776) &&
	     NOT_core_memReqIds_bag_85_BIT_17_30_79_OR_core_ETC___d783 ;
  assign IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d821 =
	     core_memReqIds_bag_85_BIT_35_86_AND_NOT_core_m_ETC___d703 ?
	       core_memReqIds_insertItem$whas &&
	       core_memReqIds_insertItem$wget[8] &&
	       core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d808 ||
	       IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d819 :
	       IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d819 ;
  assign IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d824 =
	     IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d784 ||
	     NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d791 ||
	     IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d821 ||
	     core_memReqIds_bag_85_BIT_26_17_AND_NOT_core_m_ETC___d726 ;
  assign IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d840 =
	     core_memReqIds_bag_85_BIT_35_86_AND_NOT_core_m_ETC___d703 ?
	       (!core_memReqIds_insertItem$whas ||
		!core_memReqIds_insertItem$wget[8] ||
		NOT_core_memReqIds_bag_85_BITS_34_TO_31_93_EQ__ETC___d829) &&
	       IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d838 :
	       IF_core_memReqIds_bag_85_BIT_26_17_AND_NOT_cor_ETC___d838 ;
  assign IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d889 =
	     (IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d821 ||
	      core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d798) &&
	     IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d840 &&
	     NOT_core_memReqIds_bag_85_BIT_17_30_79_OR_core_ETC___d783 ;
  assign IF_core_memReqIds_insertItem_whas__04_AND_core_ETC___d867 =
	     (core_memReqIds_insertItem$whas &&
	      core_memReqIds_insertItem$wget[8] &&
	      core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d864) ?
	       core_memReqIds_insertItem$wget[7:0] :
	       core_memReqIds_bag[34:27] ;
  assign IF_core_memReqIds_insertItem_whas__04_AND_core_ETC___d896 =
	     (core_memReqIds_insertItem$whas &&
	      core_memReqIds_insertItem$wget[8] &&
	      core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d812) ?
	       core_memReqIds_insertItem$wget[7:0] :
	       core_memReqIds_bag[16:9] ;
  assign IF_core_memReqIds_insertItem_whas__04_AND_core_ETC___d908 =
	     (core_memReqIds_insertItem$whas &&
	      core_memReqIds_insertItem$wget[8] &&
	      core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 &&
	      core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749) ?
	       core_memReqIds_insertItem$wget[7:0] :
	       core_memReqIds_bag[7:0] ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1061 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[325:315] :
	       { IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1050[15:7],
		 _theResult_____1_fst_addr_bank__h65458 } ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1078 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[301:300] !=
	       2'd0 &&
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[301:300] !=
	       2'd1 :
	       (NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014 ?
		  core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 :
		  core_retryReqs_ff_rf$D_OUT_1[301:300] != 2'd0 &&
		  core_retryReqs_ff_rf$D_OUT_1[301:300] != 2'd1) ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1083 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[7:4] :
	       (NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014 ?
		  core_cts[103:100] :
		  core_retryReqs_ff_rf$D_OUT_1[7:4]) ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1090 =
	     core_newReq_whas__65_AND_core_newReq_wget__66__ETC___d1009 ?
	       (IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1078 ?
		  ((IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1083 ==
		    4'd13) ?
		     2'd2 :
		     2'd0) :
		  2'd0) :
	       ((level__h535 != 2'd0 || core_waitingOnMemory ||
		 core_cts[39]) ?
		  2'd2 :
		  core_cts[447:446]) ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1093 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[349:310] :
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1050 ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1098 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[301:300] ==
	       2'd0 :
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1019 ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1111 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[7:0] :
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1110 ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1114 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[301:300] ==
	       2'd1 :
	       (NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014 ?
		  core_cts[397:396] == 2'd1 :
		  core_retryReqs_ff_rf$D_OUT_1[301:300] == 2'd1) ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1130 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[299:0] :
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1129 ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1135 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[7:0] :
	       (NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014 ?
		  core_cts[103:96] :
		  core_retryReqs_ff_rf$D_OUT_1[7:0]) ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1147 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[349:310] :
	       { IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1050[39:7],
		 _theResult_____1_fst_addr_bank__h65458,
		 IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1050[4:0] } ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1150 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[2:0] :
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1108 ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1157 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[0] :
	       (NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014 ?
		  core_cts[96] :
		  core_retryReqs_ff_rf$D_OUT_1[0]) ;
  assign IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1204 =
	     { core_cts[37:3],
	       (!EN_cache_request_put || !core_newReq$wget[350]) &&
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1198,
	       (EN_cache_request_put && core_newReq$wget[350]) ?
		 2'd0 :
		 IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1202 } ;
  assign IF_core_nextBankBag_bag_29_BIT_43_30_AND_NOT_c_ETC___d433 =
	     core_nextBankBag_bag[10] && !core_nextBankBag_bag[21] ;
  assign IF_core_nextSet_bag_BIT_71_AND_NOT_core_nextSe_ETC___d205 =
	     core_nextSet_bag[17] && !core_nextSet_bag[35] ;
  assign IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663 =
	     core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d1557 ?
	       core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d1662 :
	       IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1660 ;
  assign IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d526 =
	     core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511 ?
	       (!core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d512 ||
		!core_readReqs_bag_57_BITS_300_TO_297_06_EQ_cor_ETC___d514) &&
	       (!core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 ||
		!core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521) :
	       !core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 ||
	       !core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 ;
  assign IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d531 =
	     core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511 ?
	       core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d512 &&
	       core_readReqs_bag_57_BITS_300_TO_297_06_EQ_cor_ETC___d514 ||
	       core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 &&
	       core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 :
	       core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 &&
	       core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 ;
  assign IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d546 =
	     core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511 ?
	       NOT_core_readReqs_insertItem_whas__76_77_OR_NO_ETC___d542 &&
	       _0_OR_NOT_core_readReqs_insertItem_whas__76_77__ETC___d544 :
	       _0_OR_NOT_core_readReqs_insertItem_whas__76_77__ETC___d544 ;
  assign IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d573 =
	     core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511 ?
	       core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d572 :
	       core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d570 &&
	       core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 &&
	       core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 ;
  assign IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d577 =
	     core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511 ?
	       NOT_core_readReqs_bag_57_BITS_304_TO_301_03_EQ_ETC___d576 :
	       NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d563 ||
	       !core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 ||
	       !core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 ;
  assign IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d589 =
	     core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511 ?
	       core_readReqs_insertItem$whas &&
	       core_readReqs_insertItem$wget[152] &&
	       core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d584 ||
	       core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d587 :
	       core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d587 ;
  assign IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d608 =
	     core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511 ?
	       (!core_readReqs_insertItem$whas ||
		!core_readReqs_insertItem$wget[152] ||
		NOT_core_readReqs_bag_57_BITS_304_TO_301_03_EQ_ETC___d604) &&
	       NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d606 :
	       NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d606 ;
  assign IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d630 =
	     core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511 ?
	       NOT_core_readReqs_bag_57_BITS_304_TO_301_03_EQ_ETC___d604 &&
	       (NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d563 ||
		!core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 ||
		!core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521) :
	       NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d563 ||
	       !core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 ||
	       !core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 ;
  assign IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d634 =
	     core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511 ?
	       NOT_core_readReqs_bag_57_BITS_304_TO_301_03_EQ_ETC___d576 :
	       NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d563 ||
	       !core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 ||
	       !core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d548 =
	     core_readReqs_bag_57_BIT_458_89_AND_NOT_core_r_ETC___d498 ?
	       NOT_core_readReqs_insertItem_whas__76_77_OR_NO_ETC___d540 &&
	       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d546 :
	       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d546 ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d591 =
	     core_readReqs_bag_57_BIT_458_89_AND_NOT_core_r_ETC___d498 ?
	       core_readReqs_insertItem_whas__76_AND_core_rea_ETC___d583 ||
	       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d589 :
	       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d589 ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d610 =
	     core_readReqs_bag_57_BIT_458_89_AND_NOT_core_r_ETC___d498 ?
	       NOT_core_readReqs_insertItem_whas__76_77_OR_NO_ETC___d603 &&
	       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d608 :
	       IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d608 ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d657 =
	     core_readReqs_bag_57_BIT_458_89_AND_NOT_core_r_ETC___d498 ?
	       (core_readReqs_insertItem_whas__76_AND_core_rea_ETC___d654 ?
		  core_readReqs_insertItem$wget[151:0] :
		  core_readReqs_bag[457:306]) :
	       core_readReqs_bag[457:306] ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1263 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[432] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[279] :
		  !core_readReqs_bag[126]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1809 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[432] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[279] :
		  core_readReqs_bag[126]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1836 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[449:441] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[296:288] :
		  core_readReqs_bag[143:135]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1845 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[440:433] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[287:280] :
		  core_readReqs_bag[134:127]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1862 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[317] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[164] :
		  core_readReqs_bag[11]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1870 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[347] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[194] :
		  core_readReqs_bag[41]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1878 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[377] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[224] :
		  core_readReqs_bag[71]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1886 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[407] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[254] :
		  core_readReqs_bag[101]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1895 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[311:310] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[158:157] :
		  core_readReqs_bag[5:4]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1944 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[316] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[163] :
		  core_readReqs_bag[10]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1952 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[346] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[193] :
		  core_readReqs_bag[40]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1960 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[376] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[223] :
		  core_readReqs_bag[70]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1968 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[406] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[253] :
		  core_readReqs_bag[100]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1984 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[315] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[162] :
		  core_readReqs_bag[9]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1992 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[345] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[192] :
		  core_readReqs_bag[39]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2000 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[375] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[222] :
		  core_readReqs_bag[69]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2008 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[405] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[252] :
		  core_readReqs_bag[99]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2021 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[314] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[161] :
		  core_readReqs_bag[8]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2029 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[344] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[191] :
		  core_readReqs_bag[38]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2037 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[374] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[221] :
		  core_readReqs_bag[68]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2045 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[404] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[251] :
		  core_readReqs_bag[98]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2058 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[313] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[160] :
		  core_readReqs_bag[7]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2066 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[343] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[190] :
		  core_readReqs_bag[37]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2074 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[373] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[220] :
		  core_readReqs_bag[67]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2082 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[403] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[250] :
		  core_readReqs_bag[97]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2096 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[312] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[159] :
		  core_readReqs_bag[6]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2104 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[342] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[189] :
		  core_readReqs_bag[36]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2112 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[372] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[219] :
		  core_readReqs_bag[66]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2120 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[402] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[249] :
		  core_readReqs_bag[96]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2137 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[405:404] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[252:251] :
		  core_readReqs_bag[99:98]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2155 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[375:374] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[222:221] :
		  core_readReqs_bag[69:68]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2174 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[345:344] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[192:191] :
		  core_readReqs_bag[39:38]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2192 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[315:314] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[162:161] :
		  core_readReqs_bag[9:8]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2211 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[312] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[159] :
		  !core_readReqs_bag[6]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2219 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[342] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[189] :
		  !core_readReqs_bag[36]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2227 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[372] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[219] :
		  !core_readReqs_bag[66]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2235 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[402] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[249] :
		  !core_readReqs_bag[96]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2249 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[313] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[160] :
		  !core_readReqs_bag[7]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2257 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[343] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[190] :
		  !core_readReqs_bag[37]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2265 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[373] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[220] :
		  !core_readReqs_bag[67]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2273 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[403] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[250] :
		  !core_readReqs_bag[97]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2287 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[314] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[161] :
		  !core_readReqs_bag[8]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2295 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[344] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[191] :
		  !core_readReqs_bag[38]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2303 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[374] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[221] :
		  !core_readReqs_bag[68]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2311 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[404] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[251] :
		  !core_readReqs_bag[98]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2332 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[308] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[155] :
		  core_readReqs_bag[2]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2340 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[307:306] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[154:153] :
		  core_readReqs_bag[1:0]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d3174 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[440:437] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[287:284] :
		  core_readReqs_bag[134:131]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d3187 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[436:433] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  core_readReqs_bag[283:280] :
		  core_readReqs_bag[130:127]) ;
  assign IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d3224 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       !core_readReqs_bag[308] :
	       ((core_readReqs_bag[305] &&
		 core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
		 core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
		  !core_readReqs_bag[155] :
		  !core_readReqs_bag[2]) ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d556 =
	     (core_readReqs_bag_57_BIT_611_58_AND_NOT_core_r_ETC___d475 ?
		(!core_readReqs_insertItem$whas ||
		 !core_readReqs_insertItem$wget[152] ||
		 NOT_core_readReqs_bag_57_BITS_610_TO_607_65_EQ_ETC___d534) &&
		IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d548 :
		IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d548) &&
	     NOT_core_readReqs_bag_57_BIT_305_02_51_OR_core_ETC___d555 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d593 =
	     core_readReqs_bag_57_BIT_611_58_AND_NOT_core_r_ETC___d475 ?
	       core_readReqs_insertItem$whas &&
	       core_readReqs_insertItem$wget[152] &&
	       core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d580 ||
	       IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d591 :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d591 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d596 =
	     IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d556 ||
	     NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d563 ||
	     IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d593 ||
	     core_readReqs_bag_57_BIT_458_89_AND_NOT_core_r_ETC___d498 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d612 =
	     core_readReqs_bag_57_BIT_611_58_AND_NOT_core_r_ETC___d475 ?
	       (!core_readReqs_insertItem$whas ||
		!core_readReqs_insertItem$wget[152] ||
		NOT_core_readReqs_bag_57_BITS_610_TO_607_65_EQ_ETC___d601) &&
	       IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d610 :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_NOT_cor_ETC___d610 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d661 =
	     (IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d593 ||
	      core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d570) &&
	     IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d612 &&
	     NOT_core_readReqs_bag_57_BIT_305_02_51_OR_core_ETC___d555 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1264 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[585] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1263 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1810 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[585] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1809 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1846 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[593:586] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1845 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1863 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[470] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1862 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1871 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[500] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1870 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1879 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[530] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1878 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1887 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[560] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1886 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1945 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[469] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1944 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1953 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[499] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1952 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1961 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[529] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1960 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1969 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[559] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1968 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1985 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[468] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1984 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1993 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[498] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1992 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2001 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[528] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2000 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2009 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[558] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2008 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2022 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[467] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2021 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2030 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[497] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2029 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2038 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[527] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2037 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2046 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[557] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2045 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2059 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[466] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2058 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2067 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[496] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2066 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2075 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[526] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2074 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2083 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[556] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2082 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2097 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[465] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2096 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2105 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[495] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2104 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2113 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[525] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2112 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2121 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[555] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2120 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2138 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[558:557] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2137 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2156 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[528:527] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2155 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2175 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[498:497] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2174 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2193 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[468:467] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2192 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2212 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[465] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2211 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2220 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[495] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2219 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2228 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[525] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2227 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2236 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[555] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2235 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2250 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[466] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2249 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2258 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[496] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2257 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2266 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[526] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2265 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2274 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[556] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2273 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2288 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[467] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2287 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2296 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[497] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2295 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2304 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[527] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2303 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2312 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[557] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2311 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2333 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[461] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2332 ;
  assign IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d3225 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       !core_readReqs_bag[461] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d3224 ;
  assign IF_core_readReqs_insertItem_whas__76_AND_core__ETC___d639 =
	     (core_readReqs_insertItem$whas &&
	      core_readReqs_insertItem$wget[152] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d636) ?
	       core_readReqs_insertItem$wget[151:0] :
	       core_readReqs_bag[610:459] ;
  assign IF_core_readReqs_insertItem_whas__76_AND_core__ETC___d668 =
	     (core_readReqs_insertItem$whas &&
	      core_readReqs_insertItem$wget[152] &&
	      core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d584) ?
	       core_readReqs_insertItem$wget[151:0] :
	       core_readReqs_bag[304:153] ;
  assign IF_core_readReqs_insertItem_whas__76_AND_core__ETC___d680 =
	     (core_readReqs_insertItem$whas &&
	      core_readReqs_insertItem$wget[152] &&
	      core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 &&
	      core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521) ?
	       core_readReqs_insertItem$wget[151:0] :
	       core_readReqs_bag[151:0] ;
  assign IF_core_resps_whas__390_THEN_core_resps_wget___ETC___d3472 =
	     { x__h177215,
	       (core_cacheState && core_resps$wget[324:323] == 2'd0) ?
		 { 2'd0, core_resps$wget[322:23] } :
		 ((core_cacheState && core_resps$wget[324:323] == 2'd1) ?
		    { 2'd1, core_resps$wget[322:23] } :
		    { 2'd2,
		      292'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
		      core_cacheState ? core_resps$wget[30:27] : 4'd13,
		      core_cacheState ? core_resps$wget[26:24] : 3'd1,
		      !core_cacheState || core_resps$wget[23] }) } ;
  assign IF_core_resps_whas__390_THEN_core_resps_wget___ETC___d3473 =
	     { core_cacheState ? core_resps$wget[372:333] : 40'd0,
	       x__h177206,
	       IF_core_resps_whas__390_THEN_core_resps_wget___ETC___d3472 } ;
  assign IF_core_rspIdReg_read__280_BIT_8_281_THEN_core_ETC___d3332 =
	     core_rspIdReg[8] ? core_rspIdReg[7:0] : core_cts[405:398] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1407 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[0] :
	       core_tags_bramA$DO[0] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1410 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[1] :
	       core_tags_bramA$DO[1] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1413 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[2] :
	       core_tags_bramA$DO[2] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1416 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[3] :
	       core_tags_bramA$DO[3] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1428 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[30] :
	       core_tags_bramA$DO[30] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1431 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[31] :
	       core_tags_bramA$DO[31] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1434 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[32] :
	       core_tags_bramA$DO[32] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1437 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[33] :
	       core_tags_bramA$DO[33] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1450 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[60] :
	       core_tags_bramA$DO[60] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1453 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[61] :
	       core_tags_bramA$DO[61] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1456 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[62] :
	       core_tags_bramA$DO[62] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1459 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[63] :
	       core_tags_bramA$DO[63] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1472 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       !core_tags_writeData[90] :
	       !core_tags_bramA$DO[90] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1477 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       !core_tags_writeData[91] :
	       !core_tags_bramA$DO[91] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1482 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       !core_tags_writeData[92] :
	       !core_tags_bramA$DO[92] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1494 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       !core_tags_writeData[60] :
	       !core_tags_bramA$DO[60] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1497 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       !core_tags_writeData[61] :
	       !core_tags_bramA$DO[61] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1500 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       !core_tags_writeData[62] :
	       !core_tags_bramA$DO[62] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1510 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       !core_tags_writeData[30] :
	       !core_tags_bramA$DO[30] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1513 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       !core_tags_writeData[31] :
	       !core_tags_bramA$DO[31] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1516 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       !core_tags_writeData[32] :
	       !core_tags_bramA$DO[32] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1526 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       !core_tags_writeData[0] :
	       !core_tags_bramA$DO[0] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1529 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       !core_tags_writeData[1] :
	       !core_tags_bramA$DO[1] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1532 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       !core_tags_writeData[2] :
	       !core_tags_bramA$DO[2] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1586 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       !core_tags_writeData[5] && !core_tags_writeData[35] &&
	       !core_tags_writeData[65] &&
	       !core_tags_writeData[95] :
	       !core_tags_bramA$DO[5] && !core_tags_bramA$DO[35] &&
	       !core_tags_bramA$DO[65] &&
	       !core_tags_bramA$DO[95] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1606 =
	     IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1586 &&
	     (core_cts[103:100] == 4'd0 &&
	      (core_cts[96] ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540) ||
	      IF_core_cts_read__76_BITS_103_TO_100_080_EQ_1__ETC___d1604) ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1619 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[4] :
	       core_tags_bramA$DO[4] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1622 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[34] :
	       core_tags_bramA$DO[34] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1625 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[64] :
	       core_tags_bramA$DO[64] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1628 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[94] :
	       core_tags_bramA$DO[94] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1637 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[90] :
	       core_tags_bramA$DO[90] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1638 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[91] :
	       core_tags_bramA$DO[91] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1639 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[92] :
	       core_tags_bramA$DO[92] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1640 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[93] :
	       core_tags_bramA$DO[93] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[5] :
	       core_tags_bramA$DO[5] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[35] :
	       core_tags_bramA$DO[35] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[65] :
	       core_tags_bramA$DO[65] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[95] :
	       core_tags_bramA$DO[95] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2401 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData :
	       core_tags_bramA$DO ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2476 =
	     IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1586 &&
	     (core_cts[103:100] != 4'd0 ||
	      !core_cts[96] &&
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	     core_cts_read__76_BITS_103_TO_100_080_EQ_1_590_ETC___d2475 ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2812 =
	     (IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851 ||
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852 ||
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853 ||
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854) &&
	     IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1635 ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2994 =
	     { core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		 core_tags_writeData[93:92] :
		 core_tags_bramA$DO[93:92],
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2140,
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2142 } ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2999 =
	     { core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		 core_tags_writeData[63:62] :
		 core_tags_bramA$DO[63:62],
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2158,
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2160 } ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3005 =
	     { core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		 core_tags_writeData[33:32] :
		 core_tags_bramA$DO[33:32],
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2177 } ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3011 =
	     { core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		 core_tags_writeData[3:2] :
		 core_tags_bramA$DO[3:2],
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2195,
	       IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2197 } ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3103 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[93:90] :
	       core_tags_bramA$DO[93:90] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3116 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[63:60] :
	       core_tags_bramA$DO[63:60] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3130 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[33:30] :
	       core_tags_bramA$DO[33:30] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3143 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[3:0] :
	       core_tags_bramA$DO[3:0] ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3350 =
	     (IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1586 ||
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540) &&
	     !core_uncachedPending$EMPTY_N &&
	     !core_writebacks$EMPTY_N &&
	     !core_invalidateWritebacks$EMPTY_N &&
	     NOT_core_nextSet_bag_BIT_71_60_OR_NOT_core_nex_ETC___d1388 &&
	     core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2793 &&
	     IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2523 ;
  assign IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3356 =
	     (IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1586 ||
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540) &&
	     core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1359 &&
	     !core_uncachedPending$EMPTY_N &&
	     !core_writebacks$EMPTY_N &&
	     !core_invalidateWritebacks$EMPTY_N &&
	     NOT_core_nextSet_bag_BIT_71_60_OR_NOT_core_nex_ETC___d1388 ;
  assign IF_core_writeResps_ff_lhead_read__415_MINUS_co_ETC___d3632 =
	     (level__h7950 == 4'd0) ?
	       core_cacheState && core_resps$wget[632:631] == 2'd1 :
	       !core_writeResps_ff_rf$D_OUT_1[1] ;
  assign IF_core_writeResps_ff_lhead_read__415_MINUS_co_ETC___d3637 =
	     (level__h7950 == 4'd0 && core_cacheState &&
	      core_resps$wget[632:631] == 2'd0) ?
	       { 2'd0, core_resps$wget[630] } :
	       IF_IF_core_writeResps_ff_lhead_read__415_MINUS_ETC___d3636 ;
  assign IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1062 =
	     core_writebacks$EMPTY_N ?
	       { core_writebacks$D_OUT[56:48], core_writebackWriteBank } :
	       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1061 ;
  assign IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1148 =
	     core_writebacks$EMPTY_N ?
	       { core_writebacks$D_OUT[80:48],
		 core_writebackWriteBank,
		 core_writebacks$D_OUT[45:41] } :
	       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1147 ;
  assign IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1205 =
	     { core_writebacks$EMPTY_N ?
		 core_writebackWriteBank == 2'd3 :
		 NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1178,
	       !core_writebacks$EMPTY_N &&
	       core_newReq_whas__65_AND_core_newReq_wget__66__ETC___d1184,
	       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1204 } ;
  assign IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1207 =
	     { IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1148,
	       IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1098 ?
		 IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1150 :
		 3'd7,
	       IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1062,
	       _theResult_____3_way__h65371,
	       IF_core_writebacks_i_notEmpty__59_THEN_core_wr_ETC___d1205 } ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1856 :
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2130 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1887 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2131 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1628 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1969 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2140 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1638 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2083 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2142 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1637 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2121 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2148 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1879 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2149 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1625 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1961 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2158 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1453 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2075 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2160 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1450 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2113 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2167 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1871 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2168 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1622 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1953 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2177 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1431 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2067 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2179 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1428 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2105 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2185 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1863 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2186 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1619 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1945 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2195 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1410 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2059 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2197 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1407 :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2097 ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2451 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       core_cts[52:42] :
	       { ct___1_dataKey_key__h88841, core_inFlit } ;
  assign IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d3333 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       core_cts[405:398] :
	       IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1846 ;
  assign IF_memRsps_ff_rf_sub_memRsps_ff_ltail_read__70_ETC___d2989 =
	     (memRsps_ff_rf$D_OUT_1[259:258] == 2'd0) ?
	       { tag__h91992,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2130,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2131,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2138,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2140,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2142,
		 tag__h96976,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2148,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2149,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2156,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2158,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2160,
		 tag__h97935,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2167,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2168,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2175,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2177,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2179,
		 tag__h98894,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2185,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2186,
		 IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2193,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2195,
		 IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d2197 } :
	       IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2988 ;
  assign NOT_0_CONCAT_8_MINUS_memReqs_ff_lhead_read__59_ETC___d1598 =
	     memReqFifoSpace__h602 >= 10'd4 ;
  assign NOT_0_CONCAT_8_MINUS_memReqs_ff_lhead_read__59_ETC___d1655 =
	     memReqFifoSpace__h602 >= 10'd5 ;
  assign NOT_SEL_ARR_NOT_core_req_commits_rf_port1__rea_ETC___d2527 =
	     !SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 &&
	     level__h1191 != 3'd0 &&
	     !core_uncachedPending$EMPTY_N &&
	     !core_writebacks$EMPTY_N &&
	     !core_invalidateWritebacks$EMPTY_N &&
	     NOT_core_nextSet_bag_BIT_71_60_OR_NOT_core_nex_ETC___d1388 &&
	     core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2526 ;
  assign NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d1688 =
	     core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	     (core_cts[103:100] != 4'd11 || core_cts[99:97] != 3'd3 ||
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540) ||
	     core_cts[397:396] == 2'd0 &&
	     IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ||
	     core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d1686 ;
  assign NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d2492 =
	     (IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	      ((core_cts[397:396] == 2'd0) ?
		 core_cts[103] :
		 core_cts[397:396] != 2'd1 || core_cts[394])) &&
	     core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2491 ;
  assign NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d2494 =
	     core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	     (core_cts[103:100] != 4'd11 ||
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540) &&
	     core_cts[99:97] == 3'd3 &&
	     IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2476 ||
	     (core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	      core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	     NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d2492 ;
  assign NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 =
	     core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	     core_cts[103:100] == 4'd13 &&
	     core_cts_read__76_BITS_405_TO_402_85_EQ_core_n_ETC___d1297 &&
	     core_cts_read__76_BITS_401_TO_398_94_EQ_core_n_ETC___d1299 &&
	     level__h1191 != 3'd0 ;
  assign NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3257 =
	     NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 ||
	     level__h535 != 2'd0 && memRsps_ff_rf$D_OUT_1[259:258] != 2'd1 &&
	     (IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1264 ||
	      IF_NOT_memRsps_ff_rf_sub_memRsps_ff_ltail_read_ETC___d3215) ;
  assign NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3259 =
	     NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 ||
	     level__h535 == 2'd0 ||
	     memRsps_ff_rf$D_OUT_1[259:258] != 2'd0 ||
	     IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d3225 ;
  assign NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3345 =
	     (NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 ||
	      NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d3217) &&
	     NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3259 &&
	     (NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 ||
	      IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d3248) ;
  assign NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3368 =
	     (NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 ||
	      NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d3217) &&
	     NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3259 &&
	     (NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 ||
	      IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d3248) &&
	     !core_cts[38] ;
  assign NOT_core_cts_read__76_BITS_447_TO_446_088_EQ_1_ETC___d2951 =
	     (core_cts[447:446] == 2'd2) ?
	       NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d2908 :
	       core_cts[447:446] == 2'd0 &&
	       NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1346 &&
	       NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2461 &&
	       NOT_core_nextSet_bag_BIT_71_60_OR_NOT_core_nex_ETC___d1388 &&
	       core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2946 ;
  assign NOT_core_cts_read__76_BITS_447_TO_446_088_EQ_1_ETC___d3379 =
	     { core_cts[447:446] != 2'd1 &&
	       ((core_cts[447:446] == 2'd2) ?
		  NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3345 :
		  core_cts_read__76_BITS_447_TO_446_088_EQ_0_219_ETC___d3361),
	       CASE_core_cts_BITS_447_TO_446_1_core_cts_BITS__ETC__q6,
	       core_cts[447:446] != 2'd1 &&
	       ((core_cts[447:446] == 2'd2) ?
		  NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3345 :
		  core_cts_read__76_BITS_447_TO_446_088_EQ_0_219_ETC___d3361),
	       core_cts[447:446] == 2'd0 && core_cts[38] &&
	       core_cts[445:406] == core_cts[95:56],
	       (core_cts[447:446] == 2'd2) ?
		 NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3368 :
		 core_cts[447:446] == 2'd0 &&
		 core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d3374 } ;
  assign NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1346 =
	     !core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1292 ||
	     x_port1__read__h102244 == 5'd0 ||
	     !core_cts_read__76_BITS_405_TO_402_85_EQ_core_n_ETC___d1297 ||
	     !core_cts_read__76_BITS_401_TO_398_94_EQ_core_n_ETC___d1299 ||
	     core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	     core_cts[103:100] == 4'd6 ||
	     core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	     core_cts[103:100] == 4'd2 ||
	     !SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 ;
  assign NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1390 =
	     NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1346 &&
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d1363 &&
	     !core_invalidateWritebacks$EMPTY_N &&
	     NOT_core_nextSet_bag_BIT_71_60_OR_NOT_core_nex_ETC___d1388 ;
  assign NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1673 =
	     NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1390 &&
	     IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	     IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663 &&
	     NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 ;
  assign NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1824 =
	     NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1390 &&
	     IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	     IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663 &&
	     NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1822 ;
  assign NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d2508 =
	     NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1390 &&
	     IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	     IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663 &&
	     NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	     level__h267 == 4'd8 ;
  assign NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d2512 =
	     NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d1390 &&
	     IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1554 &&
	     IF_core_next_ff_lhead_read__26_MINUS_core_next_ETC___d1663 &&
	     NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 ;
  assign NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d2814 =
	     (!core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1292 ||
	      x_port1__read__h102244 == 5'd0 ||
	      !core_cts_read__76_BITS_405_TO_402_85_EQ_core_n_ETC___d1297 ||
	      !core_cts_read__76_BITS_401_TO_398_94_EQ_core_n_ETC___d1299) &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 ;
  assign NOT_core_cts_read__76_BITS_95_TO_72_394_EQ_IF__ETC___d1442 =
	     (core_cts[95:72] != tag__h77434 ||
	      !SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1418) &&
	     (!core_cts_read__76_BITS_95_TO_72_394_EQ_IF_core_ETC___d1424 ||
	      !SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1439) ;
  assign NOT_core_memReqIds_bag_85_BITS_16_TO_13_31_EQ__ETC___d804 =
	     (!core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d740 ||
	      !core_memReqIds_bag_85_BITS_12_TO_9_34_EQ_core__ETC___d742) &&
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d791 ||
	      !core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 ||
	      !core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749) ;
  assign NOT_core_memReqIds_bag_85_BITS_16_TO_13_31_EQ__ETC___d832 =
	     !core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d740 ||
	     !core_memReqIds_bag_85_BITS_12_TO_9_34_EQ_core__ETC___d742 ||
	     core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d798 &&
	     core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 &&
	     core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 ;
  assign NOT_core_memReqIds_bag_85_BITS_34_TO_31_93_EQ__ETC___d762 =
	     !core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d711 ||
	     !core_memReqIds_bag_85_BITS_30_TO_27_97_EQ_core_ETC___d714 ||
	     (core_memReqIds_bag_85_BIT_26_17_AND_NOT_core_m_ETC___d726 ?
		core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d727 &&
		core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d728 &&
		IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d754 ||
		IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d759 :
		IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d759) ;
  assign NOT_core_memReqIds_bag_85_BITS_34_TO_31_93_EQ__ETC___d829 =
	     !core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d711 ||
	     !core_memReqIds_bag_85_BITS_30_TO_27_97_EQ_core_ETC___d714 ||
	     (core_memReqIds_bag_85_BIT_26_17_AND_NOT_core_m_ETC___d726 ?
		core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d727 &&
		core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d728 &&
		IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d805 ||
		IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d801 :
		IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d801) ;
  assign NOT_core_memReqIds_bag_85_BIT_17_30_79_OR_core_ETC___d783 =
	     !core_memReqIds_bag[17] ||
	     core_readReqs_removeItem$whas &&
	     core_memReqIds_removeItem$wget[8] &&
	     core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d732 &&
	     core_memReqIds_bag_85_BITS_12_TO_9_34_EQ_core__ETC___d735 ;
  assign NOT_core_memReqIds_bag_85_BIT_26_17_71_OR_core_ETC___d874 =
	     !core_memReqIds_bag[26] ||
	     core_readReqs_removeItem$whas &&
	     core_memReqIds_removeItem$wget[8] &&
	     core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d719 &&
	     core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d722 ;
  assign NOT_core_memReqIds_bag_85_BIT_35_86_44_OR_core_ETC___d847 =
	     !core_memReqIds_bag[35] ||
	     core_readReqs_removeItem$whas &&
	     core_memReqIds_removeItem$wget[8] &&
	     core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d695 &&
	     core_memReqIds_bag_85_BITS_30_TO_27_97_EQ_core_ETC___d699 ;
  assign NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 =
	     (!core_memReqIds_bag[8] || !core_memReqIds_bag[17] ||
	      !core_memReqIds_bag[26] ||
	      !core_memReqIds_bag[35]) &&
	     x__h104224 != 4'd0 &&
	     IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1586 ;
  assign NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1822 =
	     NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_NOT_c_ETC___d1671 &&
	     (core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	      core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	     (core_cts[397:396] != 2'd0 ||
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	      core_cts[103]) &&
	     (core_cts[397:396] != 2'd1 ||
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	      core_cts[394]) &&
	     (core_cts[397:396] != 2'd1 || !core_cts[394]) ;
  assign NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d791 =
	     !core_memReqIds_bag[8] ||
	     core_readReqs_removeItem$whas &&
	     core_memReqIds_removeItem$wget[8] &&
	     core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d787 &&
	     core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d788 ;
  assign NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d834 =
	     NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d791 ||
	     !core_memReqIds_insertItem$whas ||
	     !core_memReqIds_insertItem$wget[8] ||
	     !core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 ||
	     !core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 ;
  assign NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d842 =
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d791 ||
	      IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d821 ||
	      core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739) &&
	     (IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d821 ||
	      core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d798) &&
	     IF_core_memReqIds_bag_85_BIT_35_86_AND_NOT_cor_ETC___d840 ;
  assign NOT_core_memReqIds_insertItem_whas__04_05_OR_N_ETC___d768 =
	     !core_memReqIds_insertItem$whas ||
	     !core_memReqIds_insertItem$wget[8] ||
	     !core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d727 ||
	     !core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d728 ||
	     IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d759 ;
  assign NOT_core_memReqIds_insertItem_whas__04_05_OR_N_ETC___d770 =
	     !core_memReqIds_insertItem$whas ||
	     !core_memReqIds_insertItem$wget[8] ||
	     !core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d740 ||
	     !core_memReqIds_bag_85_BITS_12_TO_9_34_EQ_core__ETC___d742 ||
	     core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 &&
	     core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 ;
  assign NOT_core_memReqIds_insertItem_whas__04_05_OR_N_ETC___d831 =
	     !core_memReqIds_insertItem$whas ||
	     !core_memReqIds_insertItem$wget[8] ||
	     !core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d727 ||
	     !core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d728 ||
	     IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d801 ;
  assign NOT_core_nextBankBag_bag_29_BIT_10_29_30_OR_co_ETC___d386 =
	     (!core_nextBankBag_bag[10] || core_nextBankBag_bag[21]) &&
	     core_nextBankBag_bag[10] ;
  assign NOT_core_nextSet_bag_BIT_17_01_02_OR_core_next_ETC___d158 =
	     (!core_nextSet_bag[17] || core_nextSet_bag[35]) &&
	     core_nextSet_bag[17] ;
  assign NOT_core_nextSet_bag_BIT_53_3_87_OR_NOT_core_n_ETC___d1385 =
	     (!core_nextSet_bag[53] ||
	      !core_nextSet_bag_BITS_44_TO_36_372_EQ_core_cts_ETC___d1373) &&
	     (!core_nextSet_bag[35] ||
	      !core_nextSet_bag_BITS_26_TO_18_376_EQ_core_cts_ETC___d1377) &&
	     (!core_nextSet_bag[17] ||
	      !core_nextSet_bag_BITS_8_TO_0_380_EQ_core_cts_r_ETC___d1381) ;
  assign NOT_core_nextSet_bag_BIT_71_60_OR_NOT_core_nex_ETC___d1388 =
	     (!core_nextSet_bag[71] ||
	      !core_nextSet_bag_BITS_62_TO_54_367_EQ_core_cts_ETC___d1369) &&
	     NOT_core_nextSet_bag_BIT_53_3_87_OR_NOT_core_n_ETC___d1385 ||
	     !core_cts[38] ;
  assign NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d1363 =
	     level__h1191 != 3'd0 &&
	     core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1359 &&
	     !core_uncachedPending$EMPTY_N &&
	     !core_writebacks$EMPTY_N ;
  assign NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2461 =
	     level__h1191 != 3'd0 &&
	     (IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1586 ||
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540) &&
	     core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1359 &&
	     !core_uncachedPending$EMPTY_N &&
	     !core_writebacks$EMPTY_N &&
	     !core_invalidateWritebacks$EMPTY_N ;
  assign NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2781 =
	     level__h1191 != 3'd0 &&
	     core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1292 &&
	     x_port1__read__h102244 != 5'd0 &&
	     core_cts_read__76_BITS_405_TO_402_85_EQ_core_n_ETC___d1297 &&
	     core_cts_read__76_BITS_401_TO_398_94_EQ_core_n_ETC___d1299 ;
  assign NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2787 =
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2781 &&
	     (core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	      core_cts[103:100] != 4'd6) &&
	     (core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	      core_cts[103:100] != 4'd2) &&
	     SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 ;
  assign NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2791 =
	     level__h1191 != 3'd0 &&
	     (IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1586 ||
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540) &&
	     !core_uncachedPending$EMPTY_N &&
	     !core_writebacks$EMPTY_N &&
	     !core_invalidateWritebacks$EMPTY_N &&
	     NOT_core_nextSet_bag_BIT_71_60_OR_NOT_core_nex_ETC___d1388 ;
  assign NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2796 =
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2787 ||
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2791 &&
	     core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2793 &&
	     IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2523 ;
  assign NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2804 =
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2787 ||
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2461 &&
	     NOT_core_nextSet_bag_BIT_71_60_OR_NOT_core_nex_ETC___d1388 &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_1__ETC___d2802 ;
  assign NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2840 =
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2461 &&
	     (!core_nextSet_bag[71] ||
	      !core_nextSet_bag_BITS_62_TO_54_367_EQ_core_cts_ETC___d1369) &&
	     NOT_core_nextSet_bag_BIT_53_3_87_OR_NOT_core_n_ETC___d1385 ;
  assign NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2872 =
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2840 &&
	     core_cts[38] &&
	     core_cts[445:406] == core_cts[95:56] &&
	     IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2845 &&
	     core_cts[397:396] != 2'd0 &&
	     core_cts[397:396] != 2'd1 &&
	     core_cts[103:100] == 4'd11 &&
	     core_cts[99:97] == 3'd3 ;
  assign NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2876 =
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2840 &&
	     core_cts[38] &&
	     core_cts[445:406] == core_cts[95:56] &&
	     IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2854 &&
	     core_cts[397:396] != 2'd0 &&
	     core_cts[397:396] != 2'd1 &&
	     core_cts[103:100] == 4'd11 &&
	     core_cts[99:97] == 3'd3 ;
  assign NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2886 =
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d1363 &&
	     !core_invalidateWritebacks$EMPTY_N &&
	     NOT_core_nextSet_bag_BIT_71_60_OR_NOT_core_nex_ETC___d1388 &&
	     core_cts[397:396] == 2'd0 &&
	     IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ;
  assign NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d3214 =
	     level__h1191 != 3'd0 &&
	     x__h92452 ==
	     IF_NOT_IF_memRsps_ff_lhead_read__69_MINUS_memR_ETC___d3210 &&
	     x_port1__read__h102244 != 5'd0 &&
	     reqId_masterID__h91441 == core_next_ff_rf$D_OUT_1[7:4] &&
	     reqId_transactionID__h91442 == core_next_ff_rf$D_OUT_1[3:0] ;
  assign NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d3592 =
	     level__h1191 != 3'd4 && x_remaining__h945 >= 3'd2 &&
	     (!core_memReqIds_bag[35] ||
	      core_memReqIds_bag[34:31] != core_nextIncomingReqId[7:4] ||
	      core_memReqIds_bag[30:27] != core_nextIncomingReqId[3:0]) &&
	     (!core_memReqIds_bag[26] ||
	      core_memReqIds_bag[25:22] != core_nextIncomingReqId[7:4] ||
	      core_memReqIds_bag[21:18] != core_nextIncomingReqId[3:0]) &&
	     (!core_memReqIds_bag[17] ||
	      core_memReqIds_bag[16:13] != core_nextIncomingReqId[7:4] ||
	      core_memReqIds_bag[12:9] != core_nextIncomingReqId[3:0]) &&
	     (!core_memReqIds_bag[8] ||
	      core_memReqIds_bag[7:4] != core_nextIncomingReqId[7:4] ||
	      core_memReqIds_bag[3:0] != core_nextIncomingReqId[3:0]) &&
	     core_cacheState ;
  assign NOT_core_readReqs_bag_57_BITS_304_TO_301_03_EQ_ETC___d576 =
	     (!core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d512 ||
	      !core_readReqs_bag_57_BITS_300_TO_297_06_EQ_cor_ETC___d514) &&
	     (NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d563 ||
	      !core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 ||
	      !core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521) ;
  assign NOT_core_readReqs_bag_57_BITS_304_TO_301_03_EQ_ETC___d604 =
	     !core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d512 ||
	     !core_readReqs_bag_57_BITS_300_TO_297_06_EQ_cor_ETC___d514 ||
	     core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d570 &&
	     core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 &&
	     core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 ;
  assign NOT_core_readReqs_bag_57_BITS_610_TO_607_65_EQ_ETC___d534 =
	     !core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d483 ||
	     !core_readReqs_bag_57_BITS_606_TO_603_69_EQ_cor_ETC___d486 ||
	     (core_readReqs_bag_57_BIT_458_89_AND_NOT_core_r_ETC___d498 ?
		core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d499 &&
		core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d500 &&
		IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d526 ||
		IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d531 :
		IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d531) ;
  assign NOT_core_readReqs_bag_57_BITS_610_TO_607_65_EQ_ETC___d601 =
	     !core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d483 ||
	     !core_readReqs_bag_57_BITS_606_TO_603_69_EQ_cor_ETC___d486 ||
	     (core_readReqs_bag_57_BIT_458_89_AND_NOT_core_r_ETC___d498 ?
		core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d499 &&
		core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d500 &&
		IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d577 ||
		IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d573 :
		IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d573) ;
  assign NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d563 =
	     !core_readReqs_bag[152] ||
	     core_readReqs_removeItem$whas &&
	     core_readReqs_removeItem$wget[8] &&
	     core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d559 &&
	     core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d560 ;
  assign NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d606 =
	     NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d563 ||
	     !core_readReqs_insertItem$whas ||
	     !core_readReqs_insertItem$wget[152] ||
	     !core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 ||
	     !core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 ;
  assign NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d614 =
	     (NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d563 ||
	      IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d593 ||
	      core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511) &&
	     (IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d593 ||
	      core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d570) &&
	     IF_core_readReqs_bag_57_BIT_611_58_AND_NOT_cor_ETC___d612 ;
  assign NOT_core_readReqs_bag_57_BIT_305_02_51_OR_NOT__ETC___d1805 =
	     (!core_readReqs_bag[305] ||
	      !core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 ||
	      !core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) &&
	     (!core_readReqs_bag[152] ||
	      !core_readReqs_bag_57_BITS_151_TO_148_17_EQ_mem_ETC___d1247 ||
	      !core_readReqs_bag_57_BITS_147_TO_144_20_EQ_mem_ETC___d1248) ;
  assign NOT_core_readReqs_bag_57_BIT_305_02_51_OR_core_ETC___d555 =
	     !core_readReqs_bag[305] ||
	     core_readReqs_removeItem$whas &&
	     core_readReqs_removeItem$wget[8] &&
	     core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d504 &&
	     core_readReqs_bag_57_BITS_300_TO_297_06_EQ_cor_ETC___d507 ;
  assign NOT_core_readReqs_bag_57_BIT_458_89_43_OR_core_ETC___d646 =
	     !core_readReqs_bag[458] ||
	     core_readReqs_removeItem$whas &&
	     core_readReqs_removeItem$wget[8] &&
	     core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d491 &&
	     core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d494 ;
  assign NOT_core_readReqs_bag_57_BIT_611_58_16_OR_NOT__ETC___d1807 =
	     (!core_readReqs_bag[611] ||
	      !core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 ||
	      !core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) &&
	     (!core_readReqs_bag[458] ||
	      !core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 ||
	      !core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) &&
	     NOT_core_readReqs_bag_57_BIT_305_02_51_OR_NOT__ETC___d1805 ;
  assign NOT_core_readReqs_bag_57_BIT_611_58_16_OR_core_ETC___d619 =
	     !core_readReqs_bag[611] ||
	     core_readReqs_removeItem$whas &&
	     core_readReqs_removeItem$wget[8] &&
	     core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d467 &&
	     core_readReqs_bag_57_BITS_606_TO_603_69_EQ_cor_ETC___d471 ;
  assign NOT_core_readReqs_insertItem_whas__76_77_OR_NO_ETC___d540 =
	     !core_readReqs_insertItem$whas ||
	     !core_readReqs_insertItem$wget[152] ||
	     !core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d499 ||
	     !core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d500 ||
	     IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d531 ;
  assign NOT_core_readReqs_insertItem_whas__76_77_OR_NO_ETC___d542 =
	     !core_readReqs_insertItem$whas ||
	     !core_readReqs_insertItem$wget[152] ||
	     !core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d512 ||
	     !core_readReqs_bag_57_BITS_300_TO_297_06_EQ_cor_ETC___d514 ||
	     core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 &&
	     core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 ;
  assign NOT_core_readReqs_insertItem_whas__76_77_OR_NO_ETC___d603 =
	     !core_readReqs_insertItem$whas ||
	     !core_readReqs_insertItem$wget[152] ||
	     !core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d499 ||
	     !core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d500 ||
	     IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d573 ;
  assign NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3490 =
	     (!core_cacheState || !core_respsReady$wget ||
	      core_resps$wget[632:631] != 2'd0 && level__h7950 != 4'd8) &&
	     core_resps_whas__390_AND_core_resps_wget__391__ETC___d3488 &&
	     level__h923 == 3'd4 ;
  assign NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3491 =
	     (!core_cacheState || !core_respsReady$wget ||
	      core_resps$wget[632:631] != 2'd0 && level__h7950 != 4'd8) &&
	     core_resps_whas__390_AND_core_resps_wget__391__ETC___d3488 ;
  assign NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3663 =
	     !core_respsReady$wget && core_cacheState && core_resps$wget[1] &&
	     level__h923 == 3'd4 ;
  assign NOT_core_resps_wget__391_BITS_632_TO_631_411_E_ETC___d3444 =
	     (core_resps$wget[632:631] != 2'd1 || level__h7950 == 4'd8) &&
	     (core_resps$wget[632:631] == 2'd0 ||
	      core_resps$wget[632:631] == 2'd1 ||
	      level__h7950 == 4'd8) &&
	     core_cacheState &&
	     core_resps$wget[1] ;
  assign NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1014 =
	     level__h535 != 2'd0 || core_waitingOnMemory || !core_cts[39] ||
	     level__h923 == 3'd0 ;
  assign NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1178 =
	     level__h535 != 2'd0 || core_waitingOnMemory ||
	     core_cts[39] && level__h923 == 3'd0 ||
	     EN_cache_request_put && core_newReq$wget[350] ||
	     IF_NOT_core_cts_read__76_BIT_39_77_78_OR_core__ETC___d1174 ||
	     nLkpFlit__h59925 == 2'd3 ;
  assign NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d1230 =
	     level__h535 != 2'd0 && memRsps_ff_rf$D_OUT_1[259:258] == 2'd1 &&
	     core_uncachedPending$EMPTY_N &&
	     !core_uncachedPending$D_OUT ;
  assign NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d2908 =
	     level__h535 != 2'd0 && memRsps_ff_rf$D_OUT_1[259:258] != 2'd1 &&
	     ((IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1810 &&
	       memRsps_ff_rf$D_OUT_1[259:258] == 2'd0) ?
		IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899 :
		memRsps_ff_rf$D_OUT_1[259:258] != 2'd0 &&
		IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d1899) ;
  assign NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d3217 =
	     level__h535 != 2'd0 && memRsps_ff_rf$D_OUT_1[259:258] != 2'd1 &&
	     (IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1264 ||
	      IF_NOT_memRsps_ff_rf_sub_memRsps_ff_ltail_read_ETC___d3215) ;
  assign SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2326 =
	     SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972 &&
	     (IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2242 ?
		IF_IF_IF_memRsps_ff_lhead_read__69_MINUS_memRs_ETC___d2323 :
		IF_IF_memRsps_ff_lhead_read__69_MINUS_memRsps__ETC___d2324) ;
  assign SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2420 =
	     SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652 &&
	     (SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2404 ?
		IF_SEL_ARR_IF_core_tags_readAddr_read__395_EQ__ETC___d2416 :
		SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2418) ;
  assign _0_OR_IF_NOT_core_cts_read__76_BITS_95_TO_72_39_ETC___d2911 =
	     (IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	      core_cts[394]) &&
	     core_cts[397:396] == 2'd1 &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 &&
	     IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 ;
  assign _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2837 =
	     !core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1292 ||
	     x_port1__read__h102244 == 5'd0 ||
	     !core_cts_read__76_BITS_405_TO_402_85_EQ_core_n_ETC___d1297 ||
	     !core_cts_read__76_BITS_401_TO_398_94_EQ_core_n_ETC___d1299 ;
  assign _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2838 =
	     _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2837 ||
	     core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	     core_cts[103:100] == 4'd6 ||
	     core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	     core_cts[103:100] == 4'd2 ||
	     !SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 ;
  assign _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2865 =
	     (_0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2837 ||
	      !SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342) &&
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2840 &&
	     core_cts[38] &&
	     core_cts[445:406] == core_cts[95:56] &&
	     IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2845 &&
	     core_cts[397:396] == 2'd0 ;
  assign _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2869 =
	     (_0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2837 ||
	      !SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342) &&
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2840 &&
	     core_cts[38] &&
	     core_cts[445:406] == core_cts[95:56] &&
	     IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2854 &&
	     core_cts[397:396] == 2'd0 ;
  assign _0_OR_NOT_core_memReqIds_insertItem_whas__04_05_ETC___d772 =
	     !core_memReqIds_insertItem$whas ||
	     !core_memReqIds_insertItem$wget[8] ||
	     !core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 ||
	     !core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 ;
  assign _0_OR_NOT_core_readReqs_insertItem_whas__76_77__ETC___d544 =
	     !core_readReqs_insertItem$whas ||
	     !core_readReqs_insertItem$wget[152] ||
	     !core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 ||
	     !core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 ;
  assign _0_OR_NOT_memRsps_ff_lhead_read__69_MINUS_memRs_ETC___d3239 =
	     NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ff_ETC___d3217 &&
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] != 2'd0 ||
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d3225) &&
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1 ||
	      memRsps_ff_rf$D_OUT_1[259:258] == 2'd0) &&
	     core_cts_read__76_BITS_397_TO_396_015_EQ_0_016_ETC___d3237 ;
  assign _dfoo1 =
	     way__h88127 == 2'd3 &&
	     core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447 ||
	     _theResult_____22__h80218 == 2'd3 && core_cts[447:446] == 2'd0 &&
	     NOT_SEL_ARR_NOT_core_req_commits_rf_port1__rea_ETC___d2527 ;
  assign _dfoo15 =
	     way__h88127 == 2'd1 &&
	     core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447 ||
	     _theResult_____22__h80218 == 2'd1 && core_cts[447:446] == 2'd0 &&
	     NOT_SEL_ARR_NOT_core_req_commits_rf_port1__rea_ETC___d2527 ;
  assign _dfoo22 =
	     way__h88127 == 2'd0 &&
	     core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447 ||
	     _theResult_____22__h80218 == 2'd0 && core_cts[447:446] == 2'd0 &&
	     NOT_SEL_ARR_NOT_core_req_commits_rf_port1__rea_ETC___d2527 ;
  assign _dfoo29 =
	     core_cacheState && core_respsReady$wget &&
	     NOT_core_resps_wget__391_BITS_632_TO_631_411_E_ETC___d3444 ||
	     NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3491 ;
  assign _dfoo34 =
	     level__h7950 == 4'd0 &&
	     (core_cacheState && core_respsReady$wget && core_resps$wget[1] &&
	      !core_resps$wget[11] ||
	      !core_respsReady$wget && core_cacheState &&
	      core_resps$wget[1]) ||
	     level__h7950 != 4'd0 && core_cacheState &&
	     core_respsReady$wget &&
	     NOT_core_resps_wget__391_BITS_632_TO_631_411_E_ETC___d3444 ||
	     level__h7950 != 4'd0 &&
	     NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3491 ;
  assign _dfoo8 =
	     way__h88127 == 2'd2 &&
	     core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447 ||
	     _theResult_____22__h80218 == 2'd2 && core_cts[447:446] == 2'd0 &&
	     NOT_SEL_ARR_NOT_core_req_commits_rf_port1__rea_ETC___d2527 ;
  assign _theResult_____16_first__h102150 =
	     (_theResult_____21__h81013 == 2'd0) ? core_cts[412:411] : 2'd0 ;
  assign _theResult_____16_last__h102151 =
	     (_theResult_____21__h81013 == 2'd0) ? core_cts[412:411] : 2'd3 ;
  assign _theResult_____1_fst_addr_bank__h65436 =
	     IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1050[6:5] +
	     _theResult_____2__h59895 ;
  assign _theResult_____1_fst_addr_bank__h65458 =
	     (IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1019 &&
	      IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1022 !=
	      3'd0) ?
	       _theResult_____1_fst_addr_bank__h65436 :
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1050[6:5] ;
  assign _theResult_____1_fst_way__h60448 =
	     (level__h535 != 2'd0 || core_waitingOnMemory || !core_cts[39] ||
	      level__h923 == 3'd0) ?
	       core_cts[41:40] :
	       core_count[1:0] ;
  assign _theResult_____1_tag__h91833 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1903 :
	       SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1937 ;
  assign _theResult_____21__h81013 =
	     (core_cts[397:396] == 2'd0) ? core_cts[100:99] : 2'd0 ;
  assign _theResult_____22__h80218 =
	     (core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	      core_cts[96] ||
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1635) ?
	       core_cts[41:40] :
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1650 ;
  assign _theResult_____2__h59895 =
	     (x1_avValue_snd_snd_masterID__h60267 != core_lkpId[7:4] ||
	      x1_avValue_snd_snd_transactionID__h60268 != core_lkpId[3:0]) ?
	       2'd0 :
	       core_lkpFlit ;
  assign _theResult_____3_way__h65371 =
	     core_writebacks$EMPTY_N ?
	       core_writebacks$D_OUT[10:9] :
	       x1_avValue_snd_fst_way__h65266 ;
  assign _theResult_____8_first__h102152 =
	     (noOfFlits__h88119 != 2'd0 ||
	      _theResult_____21__h81013 != 2'd0) ?
	       2'd0 :
	       core_cts[412:411] ;
  assign _theResult_____8_last__h102153 =
	     (noOfFlits__h88119 != 2'd0 ||
	      _theResult_____21__h81013 != 2'd0) ?
	       2'd3 :
	       core_cts[412:411] ;
  assign _theResult____h79855 =
	     IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1635 ?
	       core_cts[41:40] :
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1650 ;
  assign core_cts_read__76_BITS_103_TO_100_080_EQ_1_590_ETC___d2475 =
	     (core_cts[103:100] == 4'd1 || core_cts[103:100] == 4'd2) &&
	     (core_cts[96] ||
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540) &&
	     NOT_0_CONCAT_8_MINUS_memReqs_ff_lhead_read__59_ETC___d1598 &&
	     SEL_ARR_SEL_ARR_IF_core_tags_readAddr_read__39_ETC___d2472 &&
	     SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652 ;
  assign core_cts_read__76_BITS_397_TO_396_015_EQ_0_016_ETC___d1659 =
	     core_cts[397:396] == 2'd0 &&
	     IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	     !core_cts[103] ||
	     core_cts[397:396] == 2'd1 &&
	     IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	     !core_cts[394] ||
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_1__ETC___d1658 ;
  assign core_cts_read__76_BITS_397_TO_396_015_EQ_0_016_ETC___d2801 =
	     core_cts[397:396] == 2'd0 &&
	     IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ||
	     core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
	     (core_cts[103:100] != 4'd11 || core_cts[99:97] != 3'd3 ||
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540) &&
	     (core_cts[99:97] != 3'd3 ||
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1586) ;
  assign core_cts_read__76_BITS_397_TO_396_015_EQ_0_016_ETC___d3237 =
	     core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	     core_cts[103:100] != 4'd13 ||
	     !core_cts_read__76_BITS_405_TO_402_85_EQ_core_n_ETC___d1297 ||
	     !core_cts_read__76_BITS_401_TO_398_94_EQ_core_n_ETC___d1299 ||
	     level__h1191 == 3'd0 ;
  assign core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d1662 =
	     ((core_cts[397:396] == 2'd1 ||
	       core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3 &&
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548) &&
	      (core_cts[397:396] != 2'd1 ||
	       IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	       core_cts[394]) &&
	      (core_cts[397:396] != 2'd1 || !core_cts[394]) ||
	      core_cts[397:396] == 2'd0) &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1358 &&
	     IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d1660 ;
  assign core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d1686 =
	     core_cts[397:396] == 2'd1 &&
	     (IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	      IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ||
	      IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615) ;
  assign core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2491 =
	     core_cts[397:396] == 2'd1 &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 &&
	     IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	     SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652 &&
	     NOT_0_CONCAT_8_MINUS_memReqs_ff_lhead_read__59_ETC___d1598 &&
	     SEL_ARR_SEL_ARR_IF_core_tags_readAddr_read__39_ETC___d2472 ||
	     (core_cts[397:396] != 2'd1 || !core_cts[394]) &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 &&
	     SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652 &&
	     NOT_0_CONCAT_8_MINUS_memReqs_ff_lhead_read__59_ETC___d1655 &&
	     SEL_ARR_SEL_ARR_IF_core_tags_readAddr_read__39_ETC___d2472 ;
  assign core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2526 =
	     core_cts[397:396] == 2'd1 &&
	     core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2519 &&
	     IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2523 &&
	     IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 ;
  assign core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2922 =
	     core_cts[397:396] == 2'd1 &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 &&
	     IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	     (!SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652 ||
	      NOT_0_CONCAT_8_MINUS_memReqs_ff_lhead_read__59_ETC___d1598) ;
  assign core_cts_read__76_BITS_397_TO_396_015_EQ_1_070_ETC___d2941 =
	     core_cts[397:396] == 2'd1 &&
	     IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1540 &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 &&
	     SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2940 ;
  assign core_cts_read__76_BITS_401_TO_398_94_EQ_core_n_ETC___d1299 =
	     core_cts[401:398] == core_next_ff_rf$D_OUT_1[3:0] ;
  assign core_cts_read__76_BITS_405_TO_402_85_EQ_core_n_ETC___d1297 =
	     core_cts[405:402] == core_next_ff_rf$D_OUT_1[7:4] ;
  assign core_cts_read__76_BITS_447_TO_446_088_EQ_0_219_ETC___d2899 =
	     core_cts[447:446] == 2'd0 &&
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2796 &&
	     NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2804 &&
	     IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d2887 &&
	     (core_cts[405:402] != core_lastRespId[7:4] ||
	      core_cts[401:398] != core_lastRespId[3:0]) &&
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1754 ;
  assign core_cts_read__76_BITS_447_TO_446_088_EQ_0_219_ETC___d3361 =
	     core_cts[447:446] == 2'd0 &&
	     core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d3359 &&
	     level__h1191 != 3'd0 &&
	     IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3251 ;
  assign core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2440 =
	     core_cts[447:446] == 2'd2 && level__h535 != 2'd0 &&
	     memRsps_ff_rf$D_OUT_1[259:258] == 2'd0 &&
	     NOT_core_readReqs_bag_57_BIT_611_58_16_OR_NOT__ETC___d1807 ;
  assign core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2447 =
	     core_cts[447:446] == 2'd2 && level__h535 != 2'd0 &&
	     IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1810 &&
	     memRsps_ff_rf$D_OUT_1[259:258] == 2'd0 ;
  assign core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1292 =
	     core_cts[62:61] ==
	     IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d1291 ;
  assign core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1359 =
	     core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1292 &&
	     x_port1__read__h102244 != 5'd0 &&
	     core_cts_read__76_BITS_405_TO_402_85_EQ_core_n_ETC___d1297 &&
	     core_cts_read__76_BITS_401_TO_398_94_EQ_core_n_ETC___d1299 ||
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1358 ;
  assign core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2519 =
	     core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1292 &&
	     x_port1__read__h102244 != 5'd0 &&
	     core_cts_read__76_BITS_405_TO_402_85_EQ_core_n_ETC___d1297 &&
	     core_cts_read__76_BITS_401_TO_398_94_EQ_core_n_ETC___d1299 &&
	     IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1586 ;
  assign core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2793 =
	     core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1292 &&
	     x_port1__read__h102244 != 5'd0 &&
	     core_cts_read__76_BITS_405_TO_402_85_EQ_core_n_ETC___d1297 &&
	     core_cts_read__76_BITS_401_TO_398_94_EQ_core_n_ETC___d1299 &&
	     (IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1586 ||
	      core_cts[397:396] == 2'd0) ;
  assign core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2808 =
	     core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1292 &&
	     x_port1__read__h102244 != 5'd0 &&
	     core_cts_read__76_BITS_405_TO_402_85_EQ_core_n_ETC___d1297 &&
	     core_cts_read__76_BITS_401_TO_398_94_EQ_core_n_ETC___d1299 &&
	     (core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	      core_cts[103:100] != 4'd6) &&
	     (core_cts[397:396] == 2'd0 || core_cts[397:396] == 2'd1 ||
	      core_cts[103:100] != 4'd2) &&
	     SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 ;
  assign core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2946 =
	     (core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2793 &&
	      IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2523 ||
	      IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2915) &&
	     (IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2924 ||
	      IF_IF_NOT_core_cts_read__76_BITS_397_TO_396_01_ETC___d2944) ;
  assign core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d3359 =
	     (core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2808 ||
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3350) &&
	     (core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2808 ||
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d3356 &&
	      IF_core_cts_read__76_BITS_397_TO_396_015_EQ_1__ETC___d2802) ;
  assign core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d3374 =
	     core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d3359 &&
	     level__h1191 != 3'd0 &&
	     IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3251 &&
	     level__h923 != 3'd0 &&
	     core_retryReqs_ff_rf$D_OUT_1[309:306] == core_cts[405:402] &&
	     core_retryReqs_ff_rf$D_OUT_1[305:302] == core_cts[401:398] ;
  assign core_cts_read__76_BITS_95_TO_72_394_EQ_IF_core_ETC___d1424 =
	     core_cts[95:72] == tag__h77959 ;
  assign core_cts_read__76_BITS_95_TO_72_394_EQ_IF_core_ETC___d1467 =
	     core_cts[95:72] == tag__h79012 ;
  assign core_cts_read__76_BIT_38_181_AND_core_cts_read_ETC___d2847 =
	     core_cts[38] && core_cts[445:406] == core_cts[95:56] &&
	     IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2845 &&
	     (core_cts[397:396] != 2'd0 && core_cts[103:100] == 4'd11 &&
	      core_cts[99:97] == 3'd3 &&
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1635 ||
	      core_cts[397:396] == 2'd1) ;
  assign core_cts_read__76_BIT_38_181_AND_core_cts_read_ETC___d2856 =
	     core_cts[38] && core_cts[445:406] == core_cts[95:56] &&
	     IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d2854 &&
	     (core_cts[397:396] != 2'd0 && core_cts[103:100] == 4'd11 &&
	      core_cts[99:97] == 3'd3 &&
	      IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1635 ||
	      core_cts[397:396] == 2'd1) ;
  assign core_memReqIds_bag_85_BITS_12_TO_9_34_EQ_core__ETC___d735 =
	     core_memReqIds_bag[12:9] == core_memReqIds_removeItem$wget[3:0] ;
  assign core_memReqIds_bag_85_BITS_12_TO_9_34_EQ_core__ETC___d742 =
	     core_memReqIds_bag[12:9] == core_memReqIds_insertItem$wget[3:0] ;
  assign core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d732 =
	     core_memReqIds_bag[16:13] ==
	     core_memReqIds_removeItem$wget[7:4] ;
  assign core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d740 =
	     core_memReqIds_bag[16:13] ==
	     core_memReqIds_insertItem$wget[7:4] ;
  assign core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d800 =
	     core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d740 &&
	     core_memReqIds_bag_85_BITS_12_TO_9_34_EQ_core__ETC___d742 ||
	     core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d798 &&
	     core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 &&
	     core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 ;
  assign core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d812 =
	     core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d740 &&
	     core_memReqIds_bag_85_BITS_12_TO_9_34_EQ_core__ETC___d742 &&
	     (NOT_core_memReqIds_bag_85_BIT_8_85_86_OR_core__ETC___d791 ||
	      !core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 ||
	      !core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749) ;
  assign core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d722 =
	     core_memReqIds_bag[21:18] ==
	     core_memReqIds_removeItem$wget[3:0] ;
  assign core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d728 =
	     core_memReqIds_bag[21:18] ==
	     core_memReqIds_insertItem$wget[3:0] ;
  assign core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d719 =
	     core_memReqIds_bag[25:22] ==
	     core_memReqIds_removeItem$wget[7:4] ;
  assign core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d727 =
	     core_memReqIds_bag[25:22] ==
	     core_memReqIds_insertItem$wget[7:4] ;
  assign core_memReqIds_bag_85_BITS_30_TO_27_97_EQ_core_ETC___d699 =
	     core_memReqIds_bag[30:27] ==
	     core_memReqIds_removeItem$wget[3:0] ;
  assign core_memReqIds_bag_85_BITS_30_TO_27_97_EQ_core_ETC___d714 =
	     core_memReqIds_bag[30:27] ==
	     core_memReqIds_insertItem$wget[3:0] ;
  assign core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d695 =
	     core_memReqIds_bag[34:31] ==
	     core_memReqIds_removeItem$wget[7:4] ;
  assign core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d711 =
	     core_memReqIds_bag[34:31] ==
	     core_memReqIds_insertItem$wget[7:4] ;
  assign core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d808 =
	     core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d711 &&
	     core_memReqIds_bag_85_BITS_30_TO_27_97_EQ_core_ETC___d714 &&
	     (core_memReqIds_bag_85_BIT_26_17_AND_NOT_core_m_ETC___d726 ?
		(!core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d727 ||
		 !core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d728 ||
		 IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d801) &&
		IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d805 :
		IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d805) ;
  assign core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d864 =
	     core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d711 &&
	     core_memReqIds_bag_85_BITS_30_TO_27_97_EQ_core_ETC___d714 &&
	     (core_memReqIds_bag_85_BIT_26_17_AND_NOT_core_m_ETC___d726 ?
		(!core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d727 ||
		 !core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d728 ||
		 IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d801) &&
		IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d858 :
		IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d862) ;
  assign core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 =
	     core_memReqIds_bag[3:0] == core_memReqIds_insertItem$wget[3:0] ;
  assign core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d788 =
	     core_memReqIds_bag[3:0] == core_memReqIds_removeItem$wget[3:0] ;
  assign core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 =
	     core_memReqIds_bag[7:4] == core_memReqIds_insertItem$wget[7:4] ;
  assign core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d787 =
	     core_memReqIds_bag[7:4] == core_memReqIds_removeItem$wget[7:4] ;
  assign core_memReqIds_bag_85_BIT_17_30_AND_NOT_core_m_ETC___d739 =
	     core_memReqIds_bag[17] &&
	     (!core_readReqs_removeItem$whas ||
	      !core_memReqIds_removeItem$wget[8] ||
	      !core_memReqIds_bag_85_BITS_16_TO_13_31_EQ_core_ETC___d732 ||
	      !core_memReqIds_bag_85_BITS_12_TO_9_34_EQ_core__ETC___d735) ;
  assign core_memReqIds_bag_85_BIT_26_17_AND_NOT_core_m_ETC___d726 =
	     core_memReqIds_bag[26] &&
	     (!core_readReqs_removeItem$whas ||
	      !core_memReqIds_removeItem$wget[8] ||
	      !core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d719 ||
	      !core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d722) ;
  assign core_memReqIds_bag_85_BIT_35_86_AND_NOT_core_m_ETC___d703 =
	     core_memReqIds_bag[35] &&
	     (!core_readReqs_removeItem$whas ||
	      !core_memReqIds_removeItem$wget[8] ||
	      !core_memReqIds_bag_85_BITS_34_TO_31_93_EQ_core_ETC___d695 ||
	      !core_memReqIds_bag_85_BITS_30_TO_27_97_EQ_core_ETC___d699) ;
  assign core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d798 =
	     core_memReqIds_bag[8] &&
	     (!core_readReqs_removeItem$whas ||
	      !core_memReqIds_removeItem$wget[8] ||
	      !core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d787 ||
	      !core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d788) ;
  assign core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d815 =
	     core_memReqIds_bag_85_BIT_8_85_AND_NOT_core_me_ETC___d798 &&
	     core_memReqIds_insertItem$whas &&
	     core_memReqIds_insertItem$wget[8] &&
	     core_memReqIds_bag_85_BITS_7_TO_4_45_EQ_core_m_ETC___d746 &&
	     core_memReqIds_bag_85_BITS_3_TO_0_48_EQ_core_m_ETC___d749 ;
  assign core_memReqIds_insertItem_whas__04_AND_core_me_ETC___d811 =
	     core_memReqIds_insertItem$whas &&
	     core_memReqIds_insertItem$wget[8] &&
	     core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d727 &&
	     core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d728 &&
	     IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d805 ;
  assign core_memReqIds_insertItem_whas__04_AND_core_me_ETC___d882 =
	     core_memReqIds_insertItem$whas &&
	     core_memReqIds_insertItem$wget[8] &&
	     core_memReqIds_bag_85_BITS_25_TO_22_18_EQ_core_ETC___d727 &&
	     core_memReqIds_bag_85_BITS_21_TO_18_21_EQ_core_ETC___d728 &&
	     IF_core_memReqIds_bag_85_BIT_17_30_AND_NOT_cor_ETC___d862 ;
  assign core_newReq_whas__65_AND_core_newReq_wget__66__ETC___d1001 =
	     EN_cache_request_put && core_newReq$wget[350] ||
	     x1_avValue_snd_snd_masterID__h60267 != core_lkpId[7:4] ||
	     x1_avValue_snd_snd_transactionID__h60268 != core_lkpId[3:0] ;
  assign core_newReq_whas__65_AND_core_newReq_wget__66__ETC___d1009 =
	     EN_cache_request_put && core_newReq$wget[350] ||
	     level__h535 == 2'd0 && !core_waitingOnMemory &&
	     (!core_cts[39] || level__h923 != 3'd0) ;
  assign core_newReq_whas__65_AND_core_newReq_wget__66__ETC___d1184 =
	     EN_cache_request_put && core_newReq$wget[350] ||
	     level__h535 == 2'd0 && !core_waitingOnMemory && !core_cts[39] &&
	     core_cts[38] ;
  assign core_nextSet_bag_BITS_26_TO_18_376_EQ_core_cts_ETC___d1377 =
	     core_nextSet_bag[26:18] == core_cts[71:63] ;
  assign core_nextSet_bag_BITS_44_TO_36_372_EQ_core_cts_ETC___d1373 =
	     core_nextSet_bag[44:36] == core_cts[71:63] ;
  assign core_nextSet_bag_BITS_62_TO_54_367_EQ_core_cts_ETC___d1369 =
	     core_nextSet_bag[62:54] == core_cts[71:63] ;
  assign core_nextSet_bag_BITS_8_TO_0_380_EQ_core_cts_r_ETC___d1381 =
	     core_nextSet_bag[8:0] == core_cts[71:63] ;
  assign core_nextSet_bag_BIT_71_AND_core_nextSet_bag_B_ETC___d2826 =
	     (core_nextSet_bag[71] &&
	      core_nextSet_bag_BITS_62_TO_54_367_EQ_core_cts_ETC___d1369 ||
	      core_nextSet_bag[53] &&
	      core_nextSet_bag_BITS_44_TO_36_372_EQ_core_cts_ETC___d1373 ||
	      core_nextSet_bag[35] &&
	      core_nextSet_bag_BITS_26_TO_18_376_EQ_core_cts_ETC___d1377 ||
	      core_nextSet_bag[17] &&
	      core_nextSet_bag_BITS_8_TO_0_380_EQ_core_cts_r_ETC___d1381) &&
	     core_cts[38] ;
  assign core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d1557 =
	     level__h1191 == 3'd0 ||
	     !core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d1292 ||
	     x_port1__read__h102244 == 5'd0 ||
	     !core_cts_read__76_BITS_405_TO_402_85_EQ_core_n_ETC___d1297 ||
	     !core_cts_read__76_BITS_401_TO_398_94_EQ_core_n_ETC___d1299 ;
  assign core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d2827 =
	     level__h1191 == 3'd0 ||
	     IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2812 ||
	     NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d2814 ||
	     core_uncachedPending$EMPTY_N ||
	     core_writebacks$EMPTY_N ||
	     core_invalidateWritebacks$EMPTY_N ||
	     core_nextSet_bag_BIT_71_AND_core_nextSet_bag_B_ETC___d2826 ;
  assign core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d3275 =
	     level__h1191 == 3'd0 ||
	     IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d2812 ||
	     _0_OR_NOT_core_cts_read__76_BITS_62_TO_61_274_E_ETC___d2837 &&
	     IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 ||
	     core_uncachedPending$EMPTY_N ;
  assign core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d3280 =
	     core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d3275 ||
	     core_writebacks$EMPTY_N ||
	     core_invalidateWritebacks$EMPTY_N ||
	     core_nextSet_bag_BIT_71_AND_core_nextSet_bag_B_ETC___d2826 ||
	     core_cts[397:396] != 2'd0 ||
	     IF_NOT_core_cts_read__76_BITS_95_TO_72_394_EQ__ETC___d1548 ||
	     core_cts[103] ;
  assign core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 =
	     core_readReqs_bag[147:144] ==
	     core_readReqs_insertItem$wget[147:144] ;
  assign core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d560 =
	     core_readReqs_bag[147:144] ==
	     core_readReqs_removeItem$wget[3:0] ;
  assign core_readReqs_bag_57_BITS_147_TO_144_20_EQ_mem_ETC___d1248 =
	     core_readReqs_bag[147:144] == memRsps_ff_rf$D_OUT_1[265:262] ;
  assign core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 =
	     core_readReqs_bag[151:148] ==
	     core_readReqs_insertItem$wget[151:148] ;
  assign core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d559 =
	     core_readReqs_bag[151:148] ==
	     core_readReqs_removeItem$wget[7:4] ;
  assign core_readReqs_bag_57_BITS_151_TO_148_17_EQ_mem_ETC___d1247 =
	     core_readReqs_bag[151:148] == memRsps_ff_rf$D_OUT_1[269:266] ;
  assign core_readReqs_bag_57_BITS_300_TO_297_06_EQ_cor_ETC___d507 =
	     core_readReqs_bag[300:297] ==
	     core_readReqs_removeItem$wget[3:0] ;
  assign core_readReqs_bag_57_BITS_300_TO_297_06_EQ_cor_ETC___d514 =
	     core_readReqs_bag[300:297] ==
	     core_readReqs_insertItem$wget[147:144] ;
  assign core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244 =
	     core_readReqs_bag[300:297] == memRsps_ff_rf$D_OUT_1[265:262] ;
  assign core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d504 =
	     core_readReqs_bag[304:301] ==
	     core_readReqs_removeItem$wget[7:4] ;
  assign core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d512 =
	     core_readReqs_bag[304:301] ==
	     core_readReqs_insertItem$wget[151:148] ;
  assign core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d572 =
	     core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d512 &&
	     core_readReqs_bag_57_BITS_300_TO_297_06_EQ_cor_ETC___d514 ||
	     core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d570 &&
	     core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 &&
	     core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 ;
  assign core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d584 =
	     core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d512 &&
	     core_readReqs_bag_57_BITS_300_TO_297_06_EQ_cor_ETC___d514 &&
	     (NOT_core_readReqs_bag_57_BIT_152_57_58_OR_core_ETC___d563 ||
	      !core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 ||
	      !core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521) ;
  assign core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 =
	     core_readReqs_bag[304:301] == memRsps_ff_rf$D_OUT_1[269:266] ;
  assign core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d494 =
	     core_readReqs_bag[453:450] ==
	     core_readReqs_removeItem$wget[3:0] ;
  assign core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d500 =
	     core_readReqs_bag[453:450] ==
	     core_readReqs_insertItem$wget[147:144] ;
  assign core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240 =
	     core_readReqs_bag[453:450] == memRsps_ff_rf$D_OUT_1[265:262] ;
  assign core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d491 =
	     core_readReqs_bag[457:454] ==
	     core_readReqs_removeItem$wget[7:4] ;
  assign core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d499 =
	     core_readReqs_bag[457:454] ==
	     core_readReqs_insertItem$wget[151:148] ;
  assign core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 =
	     core_readReqs_bag[457:454] == memRsps_ff_rf$D_OUT_1[269:266] ;
  assign core_readReqs_bag_57_BITS_606_TO_603_69_EQ_cor_ETC___d471 =
	     core_readReqs_bag[606:603] ==
	     core_readReqs_removeItem$wget[3:0] ;
  assign core_readReqs_bag_57_BITS_606_TO_603_69_EQ_cor_ETC___d486 =
	     core_readReqs_bag[606:603] ==
	     core_readReqs_insertItem$wget[147:144] ;
  assign core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236 =
	     core_readReqs_bag[606:603] == memRsps_ff_rf$D_OUT_1[265:262] ;
  assign core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d467 =
	     core_readReqs_bag[610:607] ==
	     core_readReqs_removeItem$wget[7:4] ;
  assign core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d483 =
	     core_readReqs_bag[610:607] ==
	     core_readReqs_insertItem$wget[151:148] ;
  assign core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d580 =
	     core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d483 &&
	     core_readReqs_bag_57_BITS_606_TO_603_69_EQ_cor_ETC___d486 &&
	     (core_readReqs_bag_57_BIT_458_89_AND_NOT_core_r_ETC___d498 ?
		(!core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d499 ||
		 !core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d500 ||
		 IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d573) &&
		IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d577 :
		IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d577) ;
  assign core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d636 =
	     core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d483 &&
	     core_readReqs_bag_57_BITS_606_TO_603_69_EQ_cor_ETC___d486 &&
	     (core_readReqs_bag_57_BIT_458_89_AND_NOT_core_r_ETC___d498 ?
		(!core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d499 ||
		 !core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d500 ||
		 IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d573) &&
		IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d630 :
		IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d634) ;
  assign core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 =
	     core_readReqs_bag[610:607] == memRsps_ff_rf$D_OUT_1[269:266] ;
  assign core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d570 =
	     core_readReqs_bag[152] &&
	     (!core_readReqs_removeItem$whas ||
	      !core_readReqs_removeItem$wget[8] ||
	      !core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d559 ||
	      !core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d560) ;
  assign core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d587 =
	     core_readReqs_bag_57_BIT_152_57_AND_NOT_core_r_ETC___d570 &&
	     core_readReqs_insertItem$whas &&
	     core_readReqs_insertItem$wget[152] &&
	     core_readReqs_bag_57_BITS_151_TO_148_17_EQ_cor_ETC___d518 &&
	     core_readReqs_bag_57_BITS_147_TO_144_20_EQ_cor_ETC___d521 ;
  assign core_readReqs_bag_57_BIT_305_02_AND_NOT_core_r_ETC___d511 =
	     core_readReqs_bag[305] &&
	     (!core_readReqs_removeItem$whas ||
	      !core_readReqs_removeItem$wget[8] ||
	      !core_readReqs_bag_57_BITS_304_TO_301_03_EQ_cor_ETC___d504 ||
	      !core_readReqs_bag_57_BITS_300_TO_297_06_EQ_cor_ETC___d507) ;
  assign core_readReqs_bag_57_BIT_305_02_AND_core_readR_ETC___d1251 =
	     core_readReqs_bag[305] &&
	     core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
	     core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244 ||
	     core_readReqs_bag[152] &&
	     core_readReqs_bag_57_BITS_151_TO_148_17_EQ_mem_ETC___d1247 &&
	     core_readReqs_bag_57_BITS_147_TO_144_20_EQ_mem_ETC___d1248 ;
  assign core_readReqs_bag_57_BIT_458_89_AND_NOT_core_r_ETC___d498 =
	     core_readReqs_bag[458] &&
	     (!core_readReqs_removeItem$whas ||
	      !core_readReqs_removeItem$wget[8] ||
	      !core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d491 ||
	      !core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d494) ;
  assign core_readReqs_bag_57_BIT_611_58_AND_NOT_core_r_ETC___d475 =
	     core_readReqs_bag[611] &&
	     (!core_readReqs_removeItem$whas ||
	      !core_readReqs_removeItem$wget[8] ||
	      !core_readReqs_bag_57_BITS_610_TO_607_65_EQ_cor_ETC___d467 ||
	      !core_readReqs_bag_57_BITS_606_TO_603_69_EQ_cor_ETC___d471) ;
  assign core_readReqs_bag_57_BIT_611_58_AND_core_readR_ETC___d1253 =
	     core_readReqs_bag[611] &&
	     core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	     core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236 ||
	     core_readReqs_bag[458] &&
	     core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	     core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240 ||
	     core_readReqs_bag_57_BIT_305_02_AND_core_readR_ETC___d1251 ;
  assign core_readReqs_insertItem_whas__76_AND_core_rea_ETC___d583 =
	     core_readReqs_insertItem$whas &&
	     core_readReqs_insertItem$wget[152] &&
	     core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d499 &&
	     core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d500 &&
	     IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d577 ;
  assign core_readReqs_insertItem_whas__76_AND_core_rea_ETC___d654 =
	     core_readReqs_insertItem$whas &&
	     core_readReqs_insertItem$wget[152] &&
	     core_readReqs_bag_57_BITS_457_TO_454_90_EQ_cor_ETC___d499 &&
	     core_readReqs_bag_57_BITS_453_TO_450_93_EQ_cor_ETC___d500 &&
	     IF_core_readReqs_bag_57_BIT_305_02_AND_NOT_cor_ETC___d634 ;
  assign core_respsReady_whas__408_AND_core_respsReady__ETC___d3421 =
	     core_cacheState && core_respsReady$wget &&
	     core_resps$wget[632:631] != 2'd0 &&
	     level__h7950 != 4'd8 ;
  assign core_respsReady_whas__408_AND_core_respsReady__ETC___d3442 =
	     core_respsReady$wget &&
	     (core_resps$wget[632:631] != 2'd1 || level__h7950 == 4'd8) &&
	     (core_resps$wget[632:631] == 2'd0 ||
	      core_resps$wget[632:631] == 2'd1 ||
	      level__h7950 == 4'd8) &&
	     core_cacheState &&
	     core_resps$wget[1] &&
	     level__h923 == 3'd4 ;
  assign core_respsReady_whas__408_AND_core_respsReady__ETC___d3661 =
	     core_cacheState && core_respsReady$wget && core_resps$wget[1] &&
	     !core_resps$wget[11] &&
	     level__h923 == 3'd4 ;
  assign core_resps_whas__390_AND_core_resps_wget__391__ETC___d3488 =
	     core_cacheState && core_resps$wget[1] &&
	     (!core_respsReady$wget || !core_resps$wget[11]) ;
  assign core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 =
	     core_tags_readAddr == core_tags_writeAddr ;
  assign ct___1_dataKey_key__h88841 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[602:594] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1836 ;
  assign ct___1_req_masterID__h87480 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[593:590] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d3174 ;
  assign ct___1_req_transactionID__h87481 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[589:586] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d3187 ;
  assign level__h1191 = core_next_ff_lhead - core_next_ff_ltail ;
  assign level__h267 = memReqs_ff_lhead - memReqs_ff_ltail ;
  assign level__h535 = memRsps_ff_lhead - memRsps_ff_ltail ;
  assign level__h7950 = core_writeResps_ff_lhead - core_writeResps_ff_ltail ;
  assign level__h923 = core_retryReqs_ff_lhead - core_retryReqs_ff_ltail ;
  assign maskedWrite_data__h119278 =
	     { IF_core_cts_read__76_BIT_392_534_THEN_core_cts_ETC___d2542,
	       IF_core_cts_read__76_BIT_391_543_THEN_core_cts_ETC___d2549,
	       IF_core_cts_read__76_BIT_390_551_THEN_core_cts_ETC___d2557,
	       IF_core_cts_read__76_BIT_389_558_THEN_core_cts_ETC___d2564,
	       IF_core_cts_read__76_BIT_388_566_THEN_core_cts_ETC___d2572,
	       IF_core_cts_read__76_BIT_387_573_THEN_core_cts_ETC___d2579,
	       IF_core_cts_read__76_BIT_386_581_THEN_core_cts_ETC___d2587,
	       IF_core_cts_read__76_BIT_385_588_THEN_core_cts_ETC___d2594,
	       IF_core_cts_read__76_BIT_384_596_THEN_core_cts_ETC___d2602,
	       IF_core_cts_read__76_BIT_383_603_THEN_core_cts_ETC___d2609,
	       IF_core_cts_read__76_BIT_382_611_THEN_core_cts_ETC___d2617,
	       IF_core_cts_read__76_BIT_381_618_THEN_core_cts_ETC___d2624,
	       IF_core_cts_read__76_BIT_380_626_THEN_core_cts_ETC___d2632,
	       IF_core_cts_read__76_BIT_379_633_THEN_core_cts_ETC___d2639,
	       IF_core_cts_read__76_BIT_378_641_THEN_core_cts_ETC___d2647,
	       IF_core_cts_read__76_BIT_377_648_THEN_core_cts_ETC___d2654,
	       IF_core_cts_read__76_BIT_376_656_THEN_core_cts_ETC___d2662,
	       IF_core_cts_read__76_BIT_375_663_THEN_core_cts_ETC___d2669,
	       IF_core_cts_read__76_BIT_374_671_THEN_core_cts_ETC___d2677,
	       IF_core_cts_read__76_BIT_373_678_THEN_core_cts_ETC___d2684,
	       IF_core_cts_read__76_BIT_372_686_THEN_core_cts_ETC___d2692,
	       IF_core_cts_read__76_BIT_371_693_THEN_core_cts_ETC___d2699,
	       IF_core_cts_read__76_BIT_370_701_THEN_core_cts_ETC___d2707,
	       IF_core_cts_read__76_BIT_369_708_THEN_core_cts_ETC___d2714,
	       IF_core_cts_read__76_BIT_368_716_THEN_core_cts_ETC___d2722,
	       IF_core_cts_read__76_BIT_367_723_THEN_core_cts_ETC___d2729,
	       IF_core_cts_read__76_BIT_366_731_THEN_core_cts_ETC___d2737,
	       IF_core_cts_read__76_BIT_365_738_THEN_core_cts_ETC___d2744,
	       IF_core_cts_read__76_BIT_364_746_THEN_core_cts_ETC___d2752,
	       IF_core_cts_read__76_BIT_363_753_THEN_core_cts_ETC___d2759,
	       IF_core_cts_read__76_BIT_362_761_THEN_core_cts_ETC___d2767,
	       IF_core_cts_read__76_BIT_361_768_THEN_core_cts_ETC___d2773 } ;
  assign memReqFifoSpace__h602 = { 6'd0, x__h104224 } ;
  assign memRsps_ff_rf_sub_memRsps_ff_ltail_read__70_BI_ETC___d1267 =
	     memRsps_ff_rf$D_OUT_1[259:258] == 2'd1 &&
	     core_uncachedPending$EMPTY_N &&
	     !core_uncachedPending$D_OUT ||
	     memRsps_ff_rf$D_OUT_1[259:258] == 2'd0 &&
	     core_readReqs_bag_57_BIT_611_58_AND_core_readR_ETC___d1253 &&
	     IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1264 ;
  assign nLkpFlit___1__h65222 = nLkpFlit__h59925 + 2'd1 ;
  assign nLkpFlit__h59925 =
	     core_newReq_whas__65_AND_core_newReq_wget__66__ETC___d1001 ?
	       2'd0 :
	       core_lkpFlit ;
  assign newCt___1_way__h60178 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       core_count[1:0] :
	       _theResult_____1_fst_way__h60448 ;
  assign nextFetch__h59986 = core_writebackWriteBank + 2'd1 ;
  assign noOfFlits__h88119 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       _theResult_____21__h81013 :
	       y_avValue_snd_fst__h88242 ;
  assign reqId_masterID__h91441 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       core_cts[405:402] :
	       ct___1_req_masterID__h87480 ;
  assign reqId_transactionID__h91442 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       core_cts[401:398] :
	       ct___1_req_transactionID__h87481 ;
  assign reqRec_key__h91433 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       core_cts[52:44] :
	       ct___1_dataKey_key__h88841 ;
  assign rspFlit___2__h175594 = rspFlit__h88142 + 2'd1 ;
  assign rspFlit___2__h175598 = rspFlit__h81065 + 2'd1 ;
  assign rspFlit__h81065 =
	     (x__h102737 == core_cts[405:402] &&
	      rspId_transactionID__h102753 == core_cts[401:398]) ?
	       core_rspFlitReg :
	       2'd0 ;
  assign rspFlit__h88142 =
	     (x__h102172 == reqId_masterID__h91441 &&
	      rspId_transactionID__h102214 == reqId_transactionID__h91442) ?
	       core_rspFlitReg :
	       2'd0 ;
  assign rspId_transactionID__h102214 =
	     core_rspIdReg[8] ?
	       core_rspIdReg[3:0] :
	       reqId_transactionID__h91442 ;
  assign rspId_transactionID__h102753 =
	     core_rspIdReg[8] ? core_rspIdReg[3:0] : core_cts[401:398] ;
  assign tag__h77434 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[29:6] :
	       core_tags_bramA$DO[29:6] ;
  assign tag__h77959 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[59:36] :
	       core_tags_bramA$DO[59:36] ;
  assign tag__h78491 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[89:66] :
	       core_tags_bramA$DO[89:66] ;
  assign tag__h79012 =
	     core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
	       core_tags_writeData[119:96] :
	       core_tags_bramA$DO[119:96] ;
  assign tag__h90622 =
	     (core_readReqs_bag[305] &&
	      core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
	      core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
	       core_readReqs_bag[188:165] :
	       core_readReqs_bag[35:12] ;
  assign tag__h90626 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[341:318] :
	       tag__h90622 ;
  assign tag__h90644 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[494:471] :
	       tag__h90626 ;
  assign tag__h90677 =
	     (core_readReqs_bag[305] &&
	      core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
	      core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
	       core_readReqs_bag[218:195] :
	       core_readReqs_bag[65:42] ;
  assign tag__h90681 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[371:348] :
	       tag__h90677 ;
  assign tag__h90694 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[524:501] :
	       tag__h90681 ;
  assign tag__h90727 =
	     (core_readReqs_bag[305] &&
	      core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
	      core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
	       core_readReqs_bag[248:225] :
	       core_readReqs_bag[95:72] ;
  assign tag__h90731 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[401:378] :
	       tag__h90727 ;
  assign tag__h90744 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[554:531] :
	       tag__h90731 ;
  assign tag__h90777 =
	     (core_readReqs_bag[305] &&
	      core_readReqs_bag_57_BITS_304_TO_301_03_EQ_mem_ETC___d1243 &&
	      core_readReqs_bag_57_BITS_300_TO_297_06_EQ_mem_ETC___d1244) ?
	       core_readReqs_bag[278:255] :
	       core_readReqs_bag[125:102] ;
  assign tag__h90781 =
	     (core_readReqs_bag[458] &&
	      core_readReqs_bag_57_BITS_457_TO_454_90_EQ_mem_ETC___d1239 &&
	      core_readReqs_bag_57_BITS_453_TO_450_93_EQ_mem_ETC___d1240) ?
	       core_readReqs_bag[431:408] :
	       tag__h90777 ;
  assign tag__h90794 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[584:561] :
	       tag__h90781 ;
  assign tag__h91992 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       tag__h79012 :
	       tag__h90794 ;
  assign tag__h96976 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       tag__h78491 :
	       tag__h90744 ;
  assign tag__h97935 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       tag__h77959 :
	       tag__h90694 ;
  assign tag__h98894 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       tag__h77434 :
	       tag__h90644 ;
  assign way__h86701 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[464:463] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d1895 ;
  assign way__h88127 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       _theResult_____22__h80218 :
	       way__h86701 ;
  assign x1_avValue_data__h79963 =
	     (core_data_0_readAddr[10:2] == core_data_0_writeAddr[10:2] &&
	      core_data_0_readAddr[1:0] == core_data_0_writeAddr[1:0]) ?
	       core_data_0_writeData[255:0] :
	       core_data_0_bram$DO[255:0] ;
  assign x1_avValue_data__h80027 =
	     (core_data_1_readAddr[10:2] == core_data_1_writeAddr[10:2] &&
	      core_data_1_readAddr[1:0] == core_data_1_writeAddr[1:0]) ?
	       core_data_1_writeData[255:0] :
	       core_data_1_bram$DO[255:0] ;
  assign x1_avValue_data__h80091 =
	     (core_data_2_readAddr[10:2] == core_data_2_writeAddr[10:2] &&
	      core_data_2_readAddr[1:0] == core_data_2_writeAddr[1:0]) ?
	       core_data_2_writeData[255:0] :
	       core_data_2_bram$DO[255:0] ;
  assign x1_avValue_data__h80155 =
	     (core_data_3_readAddr[10:2] == core_data_3_writeAddr[10:2] &&
	      core_data_3_readAddr[1:0] == core_data_3_writeAddr[1:0]) ?
	       core_data_3_writeData[255:0] :
	       core_data_3_bram$DO[255:0] ;
  assign x1_avValue_snd_fst_addr_key__h65461 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[325:317] :
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1050[15:7] ;
  assign x1_avValue_snd_fst_addr_tag__h65460 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[349:326] :
	       IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1050[39:16] ;
  assign x1_avValue_snd_fst_way__h65266 =
	     core_newReq_whas__65_AND_core_newReq_wget__66__ETC___d1009 ?
	       x1_avValue_way__h65052 :
	       newCt___1_way__h60178 ;
  assign x1_avValue_snd_snd_fst_key__h133219 =
	     (level__h535 != 2'd0 && memRsps_ff_rf$D_OUT_1[259:258] != 2'd1) ?
	       reqRec_key__h91433 :
	       core_cts[71:63] ;
  assign x1_avValue_snd_snd_masterID__h60267 =
	     (level__h535 != 2'd0 || core_waitingOnMemory || !core_cts[39] ||
	      level__h923 == 3'd0) ?
	       core_cts[405:402] :
	       core_retryReqs_ff_rf$D_OUT_1[309:306] ;
  assign x1_avValue_snd_snd_snd_snd_snd_snd_snd_masterID__h171111 =
	     NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 ?
	       core_cts[405:402] :
	       x__h102172 ;
  assign x1_avValue_snd_snd_snd_snd_snd_snd_snd_snd_id__h131536 =
	     (core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2808 ||
	      core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d2827) ?
	       16'd0 :
	       16'd8 ;
  assign x1_avValue_snd_snd_snd_snd_snd_snd_snd_transactionID__h171112 =
	     NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 ?
	       core_cts[401:398] :
	       rspId_transactionID__h102214 ;
  assign x1_avValue_snd_snd_transactionID__h60268 =
	     (level__h535 != 2'd0 || core_waitingOnMemory || !core_cts[39] ||
	      level__h923 == 3'd0) ?
	       core_cts[401:398] :
	       core_retryReqs_ff_rf$D_OUT_1[305:302] ;
  assign x1_avValue_way__h65030 =
	     IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1157 ?
	       x1_avValue_snd_fst_addr_tag__h65460[1:0] :
	       newCt___1_way__h60178 ;
  assign x1_avValue_way__h65052 =
	     IF_core_newReq_whas__65_AND_core_newReq_wget___ETC___d1078 ?
	       x1_avValue_way__h65030 :
	       newCt___1_way__h60178 ;
  assign x__h102172 =
	     core_rspIdReg[8] ? core_rspIdReg[7:4] : reqId_masterID__h91441 ;
  assign x__h102737 =
	     core_rspIdReg[8] ? core_rspIdReg[7:4] : core_cts[405:402] ;
  assign x__h104224 = 4'd8 - level__h267 ;
  assign x__h124481 = core_cts[351:344] & core_cts[360:353] ;
  assign x__h125286 = core_cts[343:336] & core_cts[360:353] ;
  assign x__h125403 = core_cts[335:328] & core_cts[360:353] ;
  assign x__h125520 = core_cts[327:320] & core_cts[360:353] ;
  assign x__h125637 = core_cts[319:312] & core_cts[360:353] ;
  assign x__h125754 = core_cts[311:304] & core_cts[360:353] ;
  assign x__h125871 = core_cts[303:296] & core_cts[360:353] ;
  assign x__h125988 = core_cts[295:288] & core_cts[360:353] ;
  assign x__h126105 = core_cts[287:280] & core_cts[360:353] ;
  assign x__h126222 = core_cts[279:272] & core_cts[360:353] ;
  assign x__h126339 = core_cts[271:264] & core_cts[360:353] ;
  assign x__h126456 = core_cts[263:256] & core_cts[360:353] ;
  assign x__h126573 = core_cts[255:248] & core_cts[360:353] ;
  assign x__h126690 = core_cts[247:240] & core_cts[360:353] ;
  assign x__h126807 = core_cts[239:232] & core_cts[360:353] ;
  assign x__h126924 = core_cts[231:224] & core_cts[360:353] ;
  assign x__h127041 = core_cts[223:216] & core_cts[360:353] ;
  assign x__h127158 = core_cts[215:208] & core_cts[360:353] ;
  assign x__h127275 = core_cts[207:200] & core_cts[360:353] ;
  assign x__h127392 = core_cts[199:192] & core_cts[360:353] ;
  assign x__h127509 = core_cts[191:184] & core_cts[360:353] ;
  assign x__h127626 = core_cts[183:176] & core_cts[360:353] ;
  assign x__h127743 = core_cts[175:168] & core_cts[360:353] ;
  assign x__h127860 = core_cts[167:160] & core_cts[360:353] ;
  assign x__h127977 = core_cts[159:152] & core_cts[360:353] ;
  assign x__h128094 = core_cts[151:144] & core_cts[360:353] ;
  assign x__h128211 = core_cts[143:136] & core_cts[360:353] ;
  assign x__h128328 = core_cts[135:128] & core_cts[360:353] ;
  assign x__h128445 = core_cts[127:120] & core_cts[360:353] ;
  assign x__h128562 = core_cts[119:112] & core_cts[360:353] ;
  assign x__h128679 = core_cts[111:104] & core_cts[360:353] ;
  assign x__h128796 = core_cts[103:96] & core_cts[360:353] ;
  assign x__h177206 = core_cacheState ? core_resps$wget[332:329] : 4'd0 ;
  assign x__h177215 = core_cacheState ? core_resps$wget[328:325] : 4'd0 ;
  assign x__h181436 = core_retryReqs_ff_lhead + 3'd1 ;
  assign x__h193013 = cache_request_put_val[305:302] + 4'd1 ;
  assign x__h193038 =
	     (level__h7950 == 4'd0) ?
	       core_resps$wget[642:639] :
	       core_writeResps_ff_rf$D_OUT_1[9:6] ;
  assign x__h193080 =
	     (level__h7950 == 4'd0) ?
	       core_resps$wget[638:635] :
	       core_writeResps_ff_rf$D_OUT_1[5:2] ;
  assign x__h57259 = core_initCount + 9'd1 ;
  assign x__h66125 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[309:306] :
	       x1_avValue_snd_snd_masterID__h60267 ;
  assign x__h66128 =
	     (EN_cache_request_put && core_newReq$wget[350]) ?
	       IF_NOT_core_newReq_whas__65_010_OR_NOT_core_ne_ETC___d1039[305:302] :
	       x1_avValue_snd_snd_transactionID__h60268 ;
  assign x__h87823 = core_inFlit + 2'd1 ;
  assign x__h92452 =
	     (level__h535 == 2'd0 || memRsps_ff_rf$D_OUT_1[259:258] == 2'd1) ?
	       core_cts[62:61] :
	       core_inFlit ;
  assign x__read_id__h222067 =
	     core_cacheState ? core_cacheCoreEventsWire$wget[28:13] : 16'd0 ;
  assign x_port1__read__h102244 =
	     (core_req_commits_level != 5'd16) ?
	       core_req_commits_level$port0__write_1 :
	       core_req_commits_level ;
  assign x_remaining__h945 = 3'd4 - level__h923 ;
  assign y__h124482 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[255:248] &
	     y__h125201 ;
  assign y__h125201 = ~core_cts[360:353] ;
  assign y__h125287 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[247:240] &
	     y__h125201 ;
  assign y__h125404 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[239:232] &
	     y__h125201 ;
  assign y__h125521 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[231:224] &
	     y__h125201 ;
  assign y__h125638 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[223:216] &
	     y__h125201 ;
  assign y__h125755 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[215:208] &
	     y__h125201 ;
  assign y__h125872 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[207:200] &
	     y__h125201 ;
  assign y__h125989 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[199:192] &
	     y__h125201 ;
  assign y__h126106 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[191:184] &
	     y__h125201 ;
  assign y__h126223 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[183:176] &
	     y__h125201 ;
  assign y__h126340 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[175:168] &
	     y__h125201 ;
  assign y__h126457 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[167:160] &
	     y__h125201 ;
  assign y__h126574 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[159:152] &
	     y__h125201 ;
  assign y__h126691 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[151:144] &
	     y__h125201 ;
  assign y__h126808 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[143:136] &
	     y__h125201 ;
  assign y__h126925 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[135:128] &
	     y__h125201 ;
  assign y__h127042 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[127:120] &
	     y__h125201 ;
  assign y__h127159 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[119:112] &
	     y__h125201 ;
  assign y__h127276 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[111:104] &
	     y__h125201 ;
  assign y__h127393 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[103:96] &
	     y__h125201 ;
  assign y__h127510 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[95:88] &
	     y__h125201 ;
  assign y__h127627 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[87:80] &
	     y__h125201 ;
  assign y__h127744 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[79:72] &
	     y__h125201 ;
  assign y__h127861 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[71:64] &
	     y__h125201 ;
  assign y__h127978 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[63:56] &
	     y__h125201 ;
  assign y__h128095 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[55:48] &
	     y__h125201 ;
  assign y__h128212 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[47:40] &
	     y__h125201 ;
  assign y__h128329 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[39:32] &
	     y__h125201 ;
  assign y__h128446 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[31:24] &
	     y__h125201 ;
  assign y__h128563 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[23:16] &
	     y__h125201 ;
  assign y__h128680 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[15:8] &
	     y__h125201 ;
  assign y__h128797 =
	     SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768[7:0] &
	     y__h125201 ;
  assign y_avValue_fst__h102449 =
	     (NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3168 ||
	      IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d3248) ?
	       2'd0 :
	       rspFlit___2__h175594 ;
  assign y_avValue_fst__h130696 =
	     (level__h1191 != 3'd0 &&
	      IF_IF_core_cts_read__76_BITS_397_TO_396_015_EQ_ETC___d3251) ?
	       2'd0 :
	       rspFlit___2__h175598 ;
  assign y_avValue_fst__h88031 =
	     (core_readReqs_bag[611] &&
	      core_readReqs_bag_57_BITS_610_TO_607_65_EQ_mem_ETC___d1234 &&
	      core_readReqs_bag_57_BITS_606_TO_603_69_EQ_mem_ETC___d1236) ?
	       core_readReqs_bag[460:459] :
	       IF_core_readReqs_bag_57_BIT_458_89_AND_core_re_ETC___d2340 ;
  assign y_avValue_snd_fst__h88242 =
	     (memRsps_ff_rf$D_OUT_1[259:258] == 2'd0) ?
	       y_avValue_fst__h88031 :
	       _theResult_____21__h81013 ;
  assign y_avValue_snd_snd__h65156 =
	     core_newReq_whas__65_AND_core_newReq_wget__66__ETC___d1009 ?
	       y_avValue_snd_snd__h65211 :
	       nLkpFlit__h59925 ;
  assign y_avValue_snd_snd__h65211 =
	     ((!EN_cache_request_put || !core_newReq$wget[350]) &&
	      IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1019 &&
	      IF_NOT_memRsps_ff_lhead_read__69_MINUS_memRsps_ETC___d1022 !=
	      3'd0) ?
	       nLkpFlit___1__h65222 :
	       2'd0 ;
  assign y_avValue_snd_snd_addr_lineNumber__h107490 =
	     { core_cts[95:63], 2'd0 } ;
  assign y_avValue_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_fst__h131031 =
	     (NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3257 &&
	      NOT_core_cts_read__76_BITS_397_TO_396_015_EQ_0_ETC___d3259) ?
	       y_avValue_fst__h102449 :
	       rspFlit__h88142 ;
  assign y_avValue_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_fst__h131033 =
	     (NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2796 &&
	      NOT_core_next_ff_lhead_read__26_MINUS_core_nex_ETC___d2804) ?
	       y_avValue_fst__h130696 :
	       rspFlit__h81065 ;
  always@(memReqs_ff_rf$D_OUT_1)
  begin
    case (memReqs_ff_rf$D_OUT_1[301:300])
      2'd0, 2'd1:
	  CASE_memReqs_ff_rfD_OUT_1_BITS_301_TO_300_0_m_ETC__q1 =
	      memReqs_ff_rf$D_OUT_1[301:300];
      default: CASE_memReqs_ff_rfD_OUT_1_BITS_301_TO_300_0_m_ETC__q1 = 2'd2;
    endcase
  end
  always@(core_cts)
  begin
    case (core_cts[397:396])
      2'd0:
	  IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1358 =
	      !core_cts[103];
      2'd1:
	  IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1358 =
	      !core_cts[394];
      default: IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1358 =
		   core_cts[103:100] == 4'd11 && core_cts[99:97] == 3'd3;
    endcase
  end
  always@(core_cts or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1407 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1410 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1413 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1416)
  begin
    case (core_cts[62:61])
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1418 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1407;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1418 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1410;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1418 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1413;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1418 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1416;
    endcase
  end
  always@(core_cts or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1428 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1431 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1434 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1437)
  begin
    case (core_cts[62:61])
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1439 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1428;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1439 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1431;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1439 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1434;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1439 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1437;
    endcase
  end
  always@(core_cts or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1450 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1453 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1456 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1459)
  begin
    case (core_cts[62:61])
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1461 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1450;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1461 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1453;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1461 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1456;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1461 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1459;
    endcase
  end
  always@(core_cts or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1472 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1477 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1482 or
	  core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 or
	  core_tags_writeData or core_tags_bramA$DO)
  begin
    case (core_cts[62:61])
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1489 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1472;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1489 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1477;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1489 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1482;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1489 =
	      core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		!core_tags_writeData[93] :
		!core_tags_bramA$DO[93];
    endcase
  end
  always@(core_cts or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1494 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1497 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1500 or
	  core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 or
	  core_tags_writeData or core_tags_bramA$DO)
  begin
    case (core_cts[62:61])
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1505 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1494;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1505 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1497;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1505 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1500;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1505 =
	      core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		!core_tags_writeData[63] :
		!core_tags_bramA$DO[63];
    endcase
  end
  always@(core_cts or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1510 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1513 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1516 or
	  core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 or
	  core_tags_writeData or core_tags_bramA$DO)
  begin
    case (core_cts[62:61])
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1521 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1510;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1521 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1513;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1521 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1516;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1521 =
	      core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		!core_tags_writeData[33] :
		!core_tags_bramA$DO[33];
    endcase
  end
  always@(core_cts or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1526 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1529 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1532 or
	  core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 or
	  core_tags_writeData or core_tags_bramA$DO)
  begin
    case (core_cts[62:61])
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1537 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1526;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1537 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1529;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1537 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1532;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1537 =
	      core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		!core_tags_writeData[3] :
		!core_tags_bramA$DO[3];
    endcase
  end
  always@(core_cts)
  begin
    case (core_cts[397:396])
      2'd0:
	  IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 =
	      core_cts[103];
      2'd1:
	  IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 =
	      core_cts[394];
      default: IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1615 =
		   core_cts[103:100] != 4'd11 || core_cts[99:97] != 3'd3;
    endcase
  end
  always@(core_cts or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1637 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1638 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1639 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1640)
  begin
    case (core_cts[62:61])
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1642 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1637;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1642 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1638;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1642 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1639;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1642 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1640;
    endcase
  end
  always@(_theResult_____22__h80218 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1619 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1622 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1625 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1628)
  begin
    case (_theResult_____22__h80218)
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1619;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1622;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1625;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1652 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1628;
    endcase
  end
  always@(core_cts)
  begin
    case (core_cts[397:396])
      2'd0:
	  IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 =
	      !core_cts[103];
      2'd1:
	  IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 =
	      !core_cts[394];
      default: IF_core_cts_read__76_BITS_397_TO_396_015_EQ_0__ETC___d1682 =
		   core_cts[397:396] != 2'd0 && core_cts[397:396] != 2'd1 &&
		   core_cts[103:100] == 4'd11 &&
		   core_cts[99:97] == 3'd3;
    endcase
  end
  always@(way__h86701 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2022 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2030 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2038 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2046)
  begin
    case (way__h86701)
      2'd0:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2022;
      2'd1:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2030;
      2'd2:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2038;
      2'd3:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2049 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2046;
    endcase
  end
  always@(way__h86701 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1985 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1993 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2001 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2009)
  begin
    case (way__h86701)
      2'd0:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1985;
      2'd1:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1993;
      2'd2:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2001;
      2'd3:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2012 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2009;
    endcase
  end
  always@(way__h86701 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2059 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2067 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2075 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2083)
  begin
    case (way__h86701)
      2'd0:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2059;
      2'd1:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2067;
      2'd2:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2075;
      2'd3:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2086 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2083;
    endcase
  end
  always@(way__h86701 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2097 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2105 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2113 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2121)
  begin
    case (way__h86701)
      2'd0:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2097;
      2'd1:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2105;
      2'd2:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2113;
      2'd3:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2124 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2121;
    endcase
  end
  always@(_theResult_____22__h80218 or
	  tag__h77434 or tag__h77959 or tag__h78491 or tag__h79012)
  begin
    case (_theResult_____22__h80218)
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1903 =
	      tag__h77434;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1903 =
	      tag__h77959;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1903 =
	      tag__h78491;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1903 =
	      tag__h79012;
    endcase
  end
  always@(_theResult_____22__h80218 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854)
  begin
    case (_theResult_____22__h80218)
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1856 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1851;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1856 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1852;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1856 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1853;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1856 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1854;
    endcase
  end
  always@(way__h86701 or
	  tag__h90644 or tag__h90694 or tag__h90744 or tag__h90794)
  begin
    case (way__h86701)
      2'd0:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1937 =
	      tag__h90644;
      2'd1:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1937 =
	      tag__h90694;
      2'd2:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1937 =
	      tag__h90744;
      2'd3:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1937 =
	      tag__h90794;
    endcase
  end
  always@(way__h86701 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1945 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1953 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1961 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1969)
  begin
    case (way__h86701)
      2'd0:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1945;
      2'd1:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1953;
      2'd2:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1961;
      2'd3:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1972 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1969;
    endcase
  end
  always@(way__h86701 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1863 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1871 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1879 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1887)
  begin
    case (way__h86701)
      2'd0:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1863;
      2'd1:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1871;
      2'd2:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1879;
      2'd3:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d1898 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d1887;
    endcase
  end
  always@(way__h86701 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2250 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2258 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2266 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2274)
  begin
    case (way__h86701)
      2'd0:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2277 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2250;
      2'd1:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2277 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2258;
      2'd2:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2277 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2266;
      2'd3:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2277 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2274;
    endcase
  end
  always@(way__h86701 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2212 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2220 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2228 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2236)
  begin
    case (way__h86701)
      2'd0:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2239 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2212;
      2'd1:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2239 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2220;
      2'd2:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2239 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2228;
      2'd3:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2239 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2236;
    endcase
  end
  always@(way__h86701 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2288 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2296 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2304 or
	  IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2312)
  begin
    case (way__h86701)
      2'd0:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2315 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2288;
      2'd1:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2315 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2296;
      2'd2:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2315 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2304;
      2'd3:
	  SEL_ARR_IF_NOT_core_readReqs_bag_57_BIT_611_58_ETC___d2315 =
	      IF_core_readReqs_bag_57_BIT_611_58_AND_core_re_ETC___d2312;
    endcase
  end
  always@(_theResult_____22__h80218 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1532 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1516 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1500 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1482)
  begin
    case (_theResult_____22__h80218)
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2408 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1532;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2408 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1516;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2408 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1500;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2408 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1482;
    endcase
  end
  always@(_theResult_____22__h80218 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1529 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1513 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1497 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1477)
  begin
    case (_theResult_____22__h80218)
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2406 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1529;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2406 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1513;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2406 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1497;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2406 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1477;
    endcase
  end
  always@(_theResult_____22__h80218 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1526 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1510 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1494 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1472)
  begin
    case (_theResult_____22__h80218)
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2404 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1526;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2404 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1510;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2404 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1494;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2404 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1472;
    endcase
  end
  always@(_theResult_____22__h80218 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1416 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1437 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1459 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1640)
  begin
    case (_theResult_____22__h80218)
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2410 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1416;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2410 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1437;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2410 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1459;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2410 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1640;
    endcase
  end
  always@(_theResult_____22__h80218 or
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1418 or
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1439 or
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1461 or
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1642)
  begin
    case (_theResult_____22__h80218)
      2'd0:
	  SEL_ARR_SEL_ARR_IF_core_tags_readAddr_read__39_ETC___d2472 =
	      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1418;
      2'd1:
	  SEL_ARR_SEL_ARR_IF_core_tags_readAddr_read__39_ETC___d2472 =
	      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1439;
      2'd2:
	  SEL_ARR_SEL_ARR_IF_core_tags_readAddr_read__39_ETC___d2472 =
	      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1461;
      2'd3:
	  SEL_ARR_SEL_ARR_IF_core_tags_readAddr_read__39_ETC___d2472 =
	      SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d1642;
    endcase
  end
  always@(_theResult_____22__h80218 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1413 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1434 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1456 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1639)
  begin
    case (_theResult_____22__h80218)
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2412 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1413;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2412 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1434;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2412 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1456;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2412 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1639;
    endcase
  end
  always@(_theResult_____22__h80218 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1410 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1431 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1453 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1638)
  begin
    case (_theResult_____22__h80218)
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2415 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1410;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2415 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1431;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2415 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1453;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2415 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1638;
    endcase
  end
  always@(_theResult_____22__h80218 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1407 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1428 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1450 or
	  IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1637)
  begin
    case (_theResult_____22__h80218)
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2418 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1407;
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2418 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1428;
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2418 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1450;
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2418 =
	      IF_core_tags_readAddr_read__395_EQ_core_tags_w_ETC___d1637;
    endcase
  end
  always@(_theResult____h79855 or
	  x1_avValue_data__h79963 or
	  x1_avValue_data__h80027 or
	  x1_avValue_data__h80091 or x1_avValue_data__h80155)
  begin
    case (_theResult____h79855)
      2'd0:
	  SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768 =
	      x1_avValue_data__h79963;
      2'd1:
	  SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768 =
	      x1_avValue_data__h80027;
      2'd2:
	  SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768 =
	      x1_avValue_data__h80091;
      2'd3:
	  SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1768 =
	      x1_avValue_data__h80155;
    endcase
  end
  always@(_theResult____h79855 or
	  IF_core_data_0_readAddr_read__696_BITS_10_TO_2_ETC___d1709 or
	  IF_core_data_1_readAddr_read__710_BITS_10_TO_2_ETC___d1723 or
	  IF_core_data_2_readAddr_read__724_BITS_10_TO_2_ETC___d1737 or
	  IF_core_data_3_readAddr_read__738_BITS_10_TO_2_ETC___d1751)
  begin
    case (_theResult____h79855)
      2'd0:
	  SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1754 =
	      IF_core_data_0_readAddr_read__696_BITS_10_TO_2_ETC___d1709;
      2'd1:
	  SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1754 =
	      IF_core_data_1_readAddr_read__710_BITS_10_TO_2_ETC___d1723;
      2'd2:
	  SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1754 =
	      IF_core_data_2_readAddr_read__724_BITS_10_TO_2_ETC___d1737;
      2'd3:
	  SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1754 =
	      IF_core_data_3_readAddr_read__738_BITS_10_TO_2_ETC___d1751;
    endcase
  end
  always@(_theResult_____22__h80218 or
	  core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 or
	  core_tags_writeData or core_tags_bramA$DO)
  begin
    case (_theResult_____22__h80218)
      2'd0:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2940 =
	      core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		!core_tags_writeData[4] :
		!core_tags_bramA$DO[4];
      2'd1:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2940 =
	      core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		!core_tags_writeData[34] :
		!core_tags_bramA$DO[34];
      2'd2:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2940 =
	      core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		!core_tags_writeData[64] :
		!core_tags_bramA$DO[64];
      2'd3:
	  SEL_ARR_IF_core_tags_readAddr_read__395_EQ_cor_ETC___d2940 =
	      core_tags_readAddr_read__395_EQ_core_tags_writ_ETC___d1397 ?
		!core_tags_writeData[94] :
		!core_tags_bramA$DO[94];
    endcase
  end
  always@(core_cts or
	  x1_avValue_snd_snd_snd_snd_snd_snd_snd_masterID__h171111)
  begin
    case (core_cts[447:446])
      2'd1: x__h171024 = core_cts[405:402];
      2'd2:
	  x__h171024 =
	      x1_avValue_snd_snd_snd_snd_snd_snd_snd_masterID__h171111;
      default: x__h171024 = core_cts[405:402];
    endcase
  end
  always@(core_cts or
	  x1_avValue_snd_snd_snd_snd_snd_snd_snd_transactionID__h171112)
  begin
    case (core_cts[447:446])
      2'd1: x__h171137 = core_cts[401:398];
      2'd2:
	  x__h171137 =
	      x1_avValue_snd_snd_snd_snd_snd_snd_snd_transactionID__h171112;
      default: x__h171137 = core_cts[401:398];
    endcase
  end
  always@(cache_request_put_val)
  begin
    case (cache_request_put_val[301:300])
      2'd0, 2'd1:
	  CASE_cache_request_put_val_BITS_301_TO_300_0_c_ETC__q2 =
	      cache_request_put_val[301:300];
      default: CASE_cache_request_put_val_BITS_301_TO_300_0_c_ETC__q2 = 2'd2;
    endcase
  end
  always@(core_newReq$wget)
  begin
    case (core_newReq$wget[301:300])
      2'd0, 2'd1:
	  CASE_core_newReqwget_BITS_301_TO_300_0_core_n_ETC__q3 =
	      core_newReq$wget[301:300];
      default: CASE_core_newReqwget_BITS_301_TO_300_0_core_n_ETC__q3 = 2'd2;
    endcase
  end
  always@(core_req_commits_tail or core_req_commits_rf$port1__read)
  begin
    case (core_req_commits_tail)
      4'd0:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[0];
      4'd1:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[1];
      4'd2:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[2];
      4'd3:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[3];
      4'd4:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[4];
      4'd5:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[5];
      4'd6:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[6];
      4'd7:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[7];
      4'd8:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[8];
      4'd9:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[9];
      4'd10:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[10];
      4'd11:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[11];
      4'd12:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[12];
      4'd13:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[13];
      4'd14:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[14];
      4'd15:
	  SEL_ARR_NOT_core_req_commits_rf_port1__read__3_ETC___d1342 =
	      !core_req_commits_rf$port1__read[15];
    endcase
  end
  always@(core_cts or
	  rspFlit__h81065 or
	  y_avValue_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_fst__h131033 or
	  y_avValue_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_fst__h131031)
  begin
    case (core_cts[447:446])
      2'd0:
	  new_value_rspFlit__h171026 =
	      y_avValue_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_fst__h131033;
      2'd1, 2'd3: new_value_rspFlit__h171026 = rspFlit__h81065;
      2'd2:
	  new_value_rspFlit__h171026 =
	      y_avValue_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_fst__h131031;
    endcase
  end
  always@(core_cts or x1_avValue_snd_snd_snd_snd_snd_snd_snd_snd_id__h131536)
  begin
    case (core_cts[447:446])
      2'd0:
	  x1_avValue_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_fst_id__h131550 =
	      x1_avValue_snd_snd_snd_snd_snd_snd_snd_snd_id__h131536;
      2'd1, 2'd2, 2'd3:
	  x1_avValue_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_snd_fst_id__h131550 =
	      16'd0;
    endcase
  end
  always@(core_cts or
	  core_rspIdReg or
	  IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3318 or
	  IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d3315)
  begin
    case (core_cts[447:446])
      2'd0:
	  CASE_core_cts_BITS_447_TO_446_0_IF_NOT_core_ne_ETC__q4 =
	      IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3318;
      2'd1, 2'd3:
	  CASE_core_cts_BITS_447_TO_446_0_IF_NOT_core_ne_ETC__q4 =
	      core_rspIdReg[8];
      2'd2:
	  CASE_core_cts_BITS_447_TO_446_0_IF_NOT_core_ne_ETC__q4 =
	      IF_NOT_core_cts_read__76_BITS_397_TO_396_015_E_ETC___d3315;
    endcase
  end
  always@(core_cts or
	  IF_core_rspIdReg_read__280_BIT_8_281_THEN_core_ETC___d3332 or
	  IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3336 or
	  core_rspIdReg or
	  IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d3333)
  begin
    case (core_cts[447:446])
      2'd0:
	  CASE_core_cts_BITS_447_TO_446_0_IF_NOT_core_ne_ETC__q5 =
	      IF_NOT_core_next_ff_lhead_read__26_MINUS_core__ETC___d3336;
      2'd1, 2'd3:
	  CASE_core_cts_BITS_447_TO_446_0_IF_NOT_core_ne_ETC__q5 =
	      IF_core_rspIdReg_read__280_BIT_8_281_THEN_core_ETC___d3332;
      2'd2:
	  CASE_core_cts_BITS_447_TO_446_0_IF_NOT_core_ne_ETC__q5 =
	      core_rspIdReg[8] ?
		core_rspIdReg[7:0] :
		IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d3333;
    endcase
  end
  always@(core_cts or
	  IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d3333)
  begin
    case (core_cts[447:446])
      2'd1:
	  CASE_core_cts_BITS_447_TO_446_1_core_cts_BITS__ETC__q6 =
	      core_cts[405:398];
      2'd2:
	  CASE_core_cts_BITS_447_TO_446_1_core_cts_BITS__ETC__q6 =
	      IF_memRsps_ff_lhead_read__69_MINUS_memRsps_ff__ETC___d3333;
      default: CASE_core_cts_BITS_447_TO_446_1_core_cts_BITS__ETC__q6 =
		   core_cts[405:398];
    endcase
  end
  always@(core_cts)
  begin
    case (core_cts[397:396])
      2'd0, 2'd1:
	  CASE_core_cts_BITS_397_TO_396_0_core_cts_BITS__ETC__q7 =
	      core_cts[397:396];
      default: CASE_core_cts_BITS_397_TO_396_0_core_cts_BITS__ETC__q7 = 2'd2;
    endcase
  end
  always@(core_cts or
	  core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2808 or
	  core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d2827)
  begin
    case (core_cts[447:446])
      2'd0:
	  CASE_core_cts_BITS_447_TO_446_0_IF_core_cts_re_ETC__q8 =
	      (core_cts_read__76_BITS_62_TO_61_274_EQ_IF_IF_c_ETC___d2808 ||
	       core_next_ff_lhead_read__26_MINUS_core_next_ff_ETC___d2827) ?
		3'd0 :
		3'd3;
      2'd1, 2'd2, 2'd3:
	  CASE_core_cts_BITS_447_TO_446_0_IF_core_cts_re_ETC__q8 = 3'd0;
    endcase
  end
  always@(memory_response_put_val)
  begin
    case (memory_response_put_val[259:258])
      2'd0, 2'd1:
	  CASE_memory_response_put_val_BITS_259_TO_258_0_ETC__q9 =
	      memory_response_put_val[259:257];
      default: CASE_memory_response_put_val_BITS_259_TO_258_0_ETC__q9 =
		   { 2'd2, memory_response_put_val[257] };
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        core_cacheState <= `BSV_ASSIGNMENT_DELAY 1'd0;
	core_count <= `BSV_ASSIGNMENT_DELAY 9'd0;
	core_cts <= `BSV_ASSIGNMENT_DELAY
	    { 52'h8000000000002,
	      292'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	      8'd211,
	      40'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	      3'bxxx /* unspecified value */ ,
	      11'bxxxxxxxxxxx /* unspecified value */ ,
	      2'bxx /* unspecified value */ ,
	      2'd2,
	      24'bxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	      9'bxxxxxxxxx /* unspecified value */ ,
	      2'bxx /* unspecified value */ ,
	      1'd0,
	      2'bxx /* unspecified value */  };
	core_inFlit <= `BSV_ASSIGNMENT_DELAY 2'd0;
	core_initCount <= `BSV_ASSIGNMENT_DELAY 9'd0;
	core_lastRespId <= `BSV_ASSIGNMENT_DELAY 8'd255;
	core_lkpFlit <= `BSV_ASSIGNMENT_DELAY 2'd0;
	core_memReqIds_bag <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0,
	      8'bxxxxxxxx /* unspecified value */ ,
	      1'd0,
	      8'bxxxxxxxx /* unspecified value */ ,
	      1'd0,
	      8'bxxxxxxxx /* unspecified value */ ,
	      1'd0,
	      8'bxxxxxxxx /* unspecified value */  };
	core_nextBankBag_bag <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0,
	      10'bxxxxxxxxxx /* unspecified value */ ,
	      1'd0,
	      10'bxxxxxxxxxx /* unspecified value */ ,
	      1'd0,
	      10'bxxxxxxxxxx /* unspecified value */ ,
	      1'd0,
	      10'bxxxxxxxxxx /* unspecified value */  };
	core_nextId <= `BSV_ASSIGNMENT_DELAY 4'd0;
	core_nextSet_bag <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0,
	      17'bxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	      1'd0,
	      17'bxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	      1'd0,
	      17'bxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	      1'd0,
	      17'bxxxxxxxxxxxxxxxxx /* unspecified value */  };
	core_readReqs_bag <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0,
	      152'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	      1'd0,
	      152'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	      1'd0,
	      152'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
	      1'd0,
	      152'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  };
	core_req_commits_head <= `BSV_ASSIGNMENT_DELAY 4'd0;
	core_req_commits_level <= `BSV_ASSIGNMENT_DELAY 5'd0;
	core_req_commits_rf <= `BSV_ASSIGNMENT_DELAY
	    16'bxxxxxxxxxxxxxxxx /* unspecified value */ ;
	core_req_commits_tail <= `BSV_ASSIGNMENT_DELAY 4'd0;
	core_rspFlitReg <= `BSV_ASSIGNMENT_DELAY 2'd0;
	core_rspIdReg <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 8'bxxxxxxxx /* unspecified value */  };
	core_waitingOnMemory <= `BSV_ASSIGNMENT_DELAY 1'd0;
	core_writebackWriteBank <= `BSV_ASSIGNMENT_DELAY 2'd0;
      end
    else
      begin
        if (core_cacheState$EN)
	  core_cacheState <= `BSV_ASSIGNMENT_DELAY core_cacheState$D_IN;
	if (core_count$EN)
	  core_count <= `BSV_ASSIGNMENT_DELAY core_count$D_IN;
	if (core_cts$EN) core_cts <= `BSV_ASSIGNMENT_DELAY core_cts$D_IN;
	if (core_inFlit$EN)
	  core_inFlit <= `BSV_ASSIGNMENT_DELAY core_inFlit$D_IN;
	if (core_initCount$EN)
	  core_initCount <= `BSV_ASSIGNMENT_DELAY core_initCount$D_IN;
	if (core_lastRespId$EN)
	  core_lastRespId <= `BSV_ASSIGNMENT_DELAY core_lastRespId$D_IN;
	if (core_lkpFlit$EN)
	  core_lkpFlit <= `BSV_ASSIGNMENT_DELAY core_lkpFlit$D_IN;
	if (core_memReqIds_bag$EN)
	  core_memReqIds_bag <= `BSV_ASSIGNMENT_DELAY core_memReqIds_bag$D_IN;
	if (core_nextBankBag_bag$EN)
	  core_nextBankBag_bag <= `BSV_ASSIGNMENT_DELAY
	      core_nextBankBag_bag$D_IN;
	if (core_nextId$EN)
	  core_nextId <= `BSV_ASSIGNMENT_DELAY core_nextId$D_IN;
	if (core_nextSet_bag$EN)
	  core_nextSet_bag <= `BSV_ASSIGNMENT_DELAY core_nextSet_bag$D_IN;
	if (core_readReqs_bag$EN)
	  core_readReqs_bag <= `BSV_ASSIGNMENT_DELAY core_readReqs_bag$D_IN;
	if (core_req_commits_head$EN)
	  core_req_commits_head <= `BSV_ASSIGNMENT_DELAY
	      core_req_commits_head$D_IN;
	if (core_req_commits_level$EN)
	  core_req_commits_level <= `BSV_ASSIGNMENT_DELAY
	      core_req_commits_level$D_IN;
	if (core_req_commits_rf$EN)
	  core_req_commits_rf <= `BSV_ASSIGNMENT_DELAY
	      core_req_commits_rf$D_IN;
	if (core_req_commits_tail$EN)
	  core_req_commits_tail <= `BSV_ASSIGNMENT_DELAY
	      core_req_commits_tail$D_IN;
	if (core_rspFlitReg$EN)
	  core_rspFlitReg <= `BSV_ASSIGNMENT_DELAY core_rspFlitReg$D_IN;
	if (core_rspIdReg$EN)
	  core_rspIdReg <= `BSV_ASSIGNMENT_DELAY core_rspIdReg$D_IN;
	if (core_waitingOnMemory$EN)
	  core_waitingOnMemory <= `BSV_ASSIGNMENT_DELAY
	      core_waitingOnMemory$D_IN;
	if (core_writebackWriteBank$EN)
	  core_writebackWriteBank <= `BSV_ASSIGNMENT_DELAY
	      core_writebackWriteBank$D_IN;
      end
    if (core_data_0_readAddr$EN)
      core_data_0_readAddr <= `BSV_ASSIGNMENT_DELAY core_data_0_readAddr$D_IN;
    if (core_data_0_writeAddr$EN)
      core_data_0_writeAddr <= `BSV_ASSIGNMENT_DELAY
	  core_data_0_writeAddr$D_IN;
    if (core_data_0_writeData$EN)
      core_data_0_writeData <= `BSV_ASSIGNMENT_DELAY
	  core_data_0_writeData$D_IN;
    if (core_data_1_readAddr$EN)
      core_data_1_readAddr <= `BSV_ASSIGNMENT_DELAY core_data_1_readAddr$D_IN;
    if (core_data_1_writeAddr$EN)
      core_data_1_writeAddr <= `BSV_ASSIGNMENT_DELAY
	  core_data_1_writeAddr$D_IN;
    if (core_data_1_writeData$EN)
      core_data_1_writeData <= `BSV_ASSIGNMENT_DELAY
	  core_data_1_writeData$D_IN;
    if (core_data_2_readAddr$EN)
      core_data_2_readAddr <= `BSV_ASSIGNMENT_DELAY core_data_2_readAddr$D_IN;
    if (core_data_2_writeAddr$EN)
      core_data_2_writeAddr <= `BSV_ASSIGNMENT_DELAY
	  core_data_2_writeAddr$D_IN;
    if (core_data_2_writeData$EN)
      core_data_2_writeData <= `BSV_ASSIGNMENT_DELAY
	  core_data_2_writeData$D_IN;
    if (core_data_3_readAddr$EN)
      core_data_3_readAddr <= `BSV_ASSIGNMENT_DELAY core_data_3_readAddr$D_IN;
    if (core_data_3_writeAddr$EN)
      core_data_3_writeAddr <= `BSV_ASSIGNMENT_DELAY
	  core_data_3_writeAddr$D_IN;
    if (core_data_3_writeData$EN)
      core_data_3_writeData <= `BSV_ASSIGNMENT_DELAY
	  core_data_3_writeData$D_IN;
    if (core_lkpId$EN) core_lkpId <= `BSV_ASSIGNMENT_DELAY core_lkpId$D_IN;
    if (core_nextEmpty$EN)
      core_nextEmpty <= `BSV_ASSIGNMENT_DELAY core_nextEmpty$D_IN;
    if (core_nextIncomingReqId$EN)
      core_nextIncomingReqId <= `BSV_ASSIGNMENT_DELAY
	  core_nextIncomingReqId$D_IN;
    if (core_readReqReg$EN)
      core_readReqReg <= `BSV_ASSIGNMENT_DELAY core_readReqReg$D_IN;
    if (core_tags_readAddr$EN)
      core_tags_readAddr <= `BSV_ASSIGNMENT_DELAY core_tags_readAddr$D_IN;
    if (core_tags_readAddrB$EN)
      core_tags_readAddrB <= `BSV_ASSIGNMENT_DELAY core_tags_readAddrB$D_IN;
    if (core_tags_writeAddr$EN)
      core_tags_writeAddr <= `BSV_ASSIGNMENT_DELAY core_tags_writeAddr$D_IN;
    if (core_tags_writeData$EN)
      core_tags_writeData <= `BSV_ASSIGNMENT_DELAY core_tags_writeData$D_IN;
  end

  always@(posedge CLK or `BSV_RESET_EDGE RST_N)
  if (RST_N == `BSV_RESET_VALUE)
    begin
      core_delayedInvalidates_ff_lhead <= `BSV_ASSIGNMENT_DELAY 4'd0;
      core_delayedInvalidates_ff_ltail <= `BSV_ASSIGNMENT_DELAY 4'd0;
      core_invalidatesDone_ff_lhead <= `BSV_ASSIGNMENT_DELAY 6'd0;
      core_invalidatesDone_ff_ltail <= `BSV_ASSIGNMENT_DELAY 6'd0;
      core_invalidates_ff_lhead <= `BSV_ASSIGNMENT_DELAY 3'd0;
      core_invalidates_ff_ltail <= `BSV_ASSIGNMENT_DELAY 3'd0;
      core_next_ff_lhead <= `BSV_ASSIGNMENT_DELAY 3'd0;
      core_next_ff_ltail <= `BSV_ASSIGNMENT_DELAY 3'd0;
      core_retryReqs_ff_lhead <= `BSV_ASSIGNMENT_DELAY 3'd0;
      core_retryReqs_ff_ltail <= `BSV_ASSIGNMENT_DELAY 3'd0;
      core_writeResps_ff_lhead <= `BSV_ASSIGNMENT_DELAY 4'd0;
      core_writeResps_ff_ltail <= `BSV_ASSIGNMENT_DELAY 4'd0;
      core_writethroughNext_ff_lhead <= `BSV_ASSIGNMENT_DELAY 2'd0;
      core_writethroughNext_ff_ltail <= `BSV_ASSIGNMENT_DELAY 2'd0;
      memReqs_ff_lhead <= `BSV_ASSIGNMENT_DELAY 4'd0;
      memReqs_ff_ltail <= `BSV_ASSIGNMENT_DELAY 4'd0;
      memRsps_ff_lhead <= `BSV_ASSIGNMENT_DELAY 2'd0;
      memRsps_ff_ltail <= `BSV_ASSIGNMENT_DELAY 2'd0;
    end
  else
    begin
      if (core_delayedInvalidates_ff_lhead$EN)
	core_delayedInvalidates_ff_lhead <= `BSV_ASSIGNMENT_DELAY
	    core_delayedInvalidates_ff_lhead$D_IN;
      if (core_delayedInvalidates_ff_ltail$EN)
	core_delayedInvalidates_ff_ltail <= `BSV_ASSIGNMENT_DELAY
	    core_delayedInvalidates_ff_ltail$D_IN;
      if (core_invalidatesDone_ff_lhead$EN)
	core_invalidatesDone_ff_lhead <= `BSV_ASSIGNMENT_DELAY
	    core_invalidatesDone_ff_lhead$D_IN;
      if (core_invalidatesDone_ff_ltail$EN)
	core_invalidatesDone_ff_ltail <= `BSV_ASSIGNMENT_DELAY
	    core_invalidatesDone_ff_ltail$D_IN;
      if (core_invalidates_ff_lhead$EN)
	core_invalidates_ff_lhead <= `BSV_ASSIGNMENT_DELAY
	    core_invalidates_ff_lhead$D_IN;
      if (core_invalidates_ff_ltail$EN)
	core_invalidates_ff_ltail <= `BSV_ASSIGNMENT_DELAY
	    core_invalidates_ff_ltail$D_IN;
      if (core_next_ff_lhead$EN)
	core_next_ff_lhead <= `BSV_ASSIGNMENT_DELAY core_next_ff_lhead$D_IN;
      if (core_next_ff_ltail$EN)
	core_next_ff_ltail <= `BSV_ASSIGNMENT_DELAY core_next_ff_ltail$D_IN;
      if (core_retryReqs_ff_lhead$EN)
	core_retryReqs_ff_lhead <= `BSV_ASSIGNMENT_DELAY
	    core_retryReqs_ff_lhead$D_IN;
      if (core_retryReqs_ff_ltail$EN)
	core_retryReqs_ff_ltail <= `BSV_ASSIGNMENT_DELAY
	    core_retryReqs_ff_ltail$D_IN;
      if (core_writeResps_ff_lhead$EN)
	core_writeResps_ff_lhead <= `BSV_ASSIGNMENT_DELAY
	    core_writeResps_ff_lhead$D_IN;
      if (core_writeResps_ff_ltail$EN)
	core_writeResps_ff_ltail <= `BSV_ASSIGNMENT_DELAY
	    core_writeResps_ff_ltail$D_IN;
      if (core_writethroughNext_ff_lhead$EN)
	core_writethroughNext_ff_lhead <= `BSV_ASSIGNMENT_DELAY
	    core_writethroughNext_ff_lhead$D_IN;
      if (core_writethroughNext_ff_ltail$EN)
	core_writethroughNext_ff_ltail <= `BSV_ASSIGNMENT_DELAY
	    core_writethroughNext_ff_ltail$D_IN;
      if (memReqs_ff_lhead$EN)
	memReqs_ff_lhead <= `BSV_ASSIGNMENT_DELAY memReqs_ff_lhead$D_IN;
      if (memReqs_ff_ltail$EN)
	memReqs_ff_ltail <= `BSV_ASSIGNMENT_DELAY memReqs_ff_ltail$D_IN;
      if (memRsps_ff_lhead$EN)
	memRsps_ff_lhead <= `BSV_ASSIGNMENT_DELAY memRsps_ff_lhead$D_IN;
      if (memRsps_ff_ltail$EN)
	memRsps_ff_ltail <= `BSV_ASSIGNMENT_DELAY memRsps_ff_ltail$D_IN;
    end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    core_cacheState = 1'h0;
    core_count = 9'h0AA;
    core_cts =
	448'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_data_0_readAddr = 11'h2AA;
    core_data_0_writeAddr = 11'h2AA;
    core_data_0_writeData =
	257'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_data_1_readAddr = 11'h2AA;
    core_data_1_writeAddr = 11'h2AA;
    core_data_1_writeData =
	257'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_data_2_readAddr = 11'h2AA;
    core_data_2_writeAddr = 11'h2AA;
    core_data_2_writeData =
	257'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_data_3_readAddr = 11'h2AA;
    core_data_3_writeAddr = 11'h2AA;
    core_data_3_writeData =
	257'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_delayedInvalidates_ff_lhead = 4'hA;
    core_delayedInvalidates_ff_ltail = 4'hA;
    core_inFlit = 2'h2;
    core_initCount = 9'h0AA;
    core_invalidatesDone_ff_lhead = 6'h2A;
    core_invalidatesDone_ff_ltail = 6'h2A;
    core_invalidates_ff_lhead = 3'h2;
    core_invalidates_ff_ltail = 3'h2;
    core_lastRespId = 8'hAA;
    core_lkpFlit = 2'h2;
    core_lkpId = 8'hAA;
    core_memReqIds_bag = 36'hAAAAAAAAA;
    core_nextBankBag_bag = 44'hAAAAAAAAAAA;
    core_nextEmpty = 1'h0;
    core_nextId = 4'hA;
    core_nextIncomingReqId = 8'hAA;
    core_nextSet_bag = 72'hAAAAAAAAAAAAAAAAAA;
    core_next_ff_lhead = 3'h2;
    core_next_ff_ltail = 3'h2;
    core_readReqReg = 144'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_readReqs_bag =
	612'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_req_commits_head = 4'hA;
    core_req_commits_level = 5'h0A;
    core_req_commits_rf = 16'hAAAA;
    core_req_commits_tail = 4'hA;
    core_retryReqs_ff_lhead = 3'h2;
    core_retryReqs_ff_ltail = 3'h2;
    core_rspFlitReg = 2'h2;
    core_rspIdReg = 9'h0AA;
    core_tags_readAddr = 9'h0AA;
    core_tags_readAddrB = 9'h0AA;
    core_tags_writeAddr = 9'h0AA;
    core_tags_writeData = 120'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    core_waitingOnMemory = 1'h0;
    core_writeResps_ff_lhead = 4'hA;
    core_writeResps_ff_ltail = 4'hA;
    core_writebackWriteBank = 2'h2;
    core_writethroughNext_ff_lhead = 2'h2;
    core_writethroughNext_ff_ltail = 2'h2;
    memReqs_ff_lhead = 4'hA;
    memReqs_ff_ltail = 4'hA;
    memRsps_ff_lhead = 2'h2;
    memRsps_ff_ltail = 2'h2;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_request_put && level__h1191 == 3'd4)
	$display("Panic!  Enqing to a full UGFF %s",
		 "CacheCoreRealAssociative_next");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_request_put && level__h1191 == 3'd4)
	$display("Panic!  Enqing to a full UGFF!");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_memory_response_put && level__h535 == 2'd2)
	$display("Panic!  Enqing to a full UGFF %s", "L2Cache_memRsps");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_memory_response_put && level__h535 == 2'd2)
	$display("Panic!  Enqing to a full UGFF!");
    if (RST_N != `BSV_RESET_VALUE)
      if (core_cacheState && core_cts[447:446] == 2'd1 && level__h267 == 4'd8)
	$display("Panic!  Enqing to a full UGFF %s", "L2Cache_memReqs");
    if (RST_N != `BSV_RESET_VALUE)
      if (core_cacheState && core_cts[447:446] == 2'd1 && level__h267 == 4'd8)
	$display("Panic!  Enqing to a full UGFF!");
    if (RST_N != `BSV_RESET_VALUE)
      if (core_cacheState &&
	  core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2440)
	begin
	  v__h87692 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (core_cacheState &&
	  core_cts_read__76_BITS_447_TO_446_088_EQ_2_217_ETC___d2440)
	$display("<time %0t, cache %0d, CacheCore> Panic!  received response for index that was not expected!",
		 v__h87692,
		 16'd8);
    if (RST_N != `BSV_RESET_VALUE)
      if (core_cacheState && core_cts[447:446] == 2'd0 &&
	  NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d2508)
	$display("Panic!  Enqing to a full UGFF %s", "L2Cache_memReqs");
    if (RST_N != `BSV_RESET_VALUE)
      if (core_cacheState && core_cts[447:446] == 2'd0 &&
	  NOT_core_cts_read__76_BITS_62_TO_61_274_EQ_IF__ETC___d2508)
	$display("Panic!  Enqing to a full UGFF!");
    if (RST_N != `BSV_RESET_VALUE)
      if (core_cacheState && core_cts[447:446] == 2'd0 &&
	  NOT_SEL_ARR_NOT_core_req_commits_rf_port1__rea_ETC___d2527)
	$display("wop.byteEnable: %x, capTags: %x, wop.data.cap: %x",
		 core_cts[392:361],
		 SEL_ARR_IF_core_data_0_readAddr_read__696_BITS_ETC___d1754,
		 core_cts[352]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_response_get && level__h7950 == 4'd0 &&
	  core_respsReady_whas__408_AND_core_respsReady__ETC___d3661)
	$display("Panic!  enqing retry reqs when full!");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_response_get && level__h7950 == 4'd0 &&
	  core_respsReady_whas__408_AND_core_respsReady__ETC___d3661)
	$display("Panic!  Enqing to a full UGFF %s",
		 "CacheCoreRealAssociative_retryReqs");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_response_get && level__h7950 == 4'd0 &&
	  core_respsReady_whas__408_AND_core_respsReady__ETC___d3661)
	$display("Panic!  Enqing to a full UGFF!");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_response_get && level__h7950 == 4'd0 &&
	  NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3663)
	$display("Panic!  enqing retry reqs when full!");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_response_get && level__h7950 == 4'd0 &&
	  NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3663)
	$display("Panic!  Enqing to a full UGFF %s",
		 "CacheCoreRealAssociative_retryReqs");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_response_get && level__h7950 == 4'd0 &&
	  NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3663)
	$display("Panic!  Enqing to a full UGFF!");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_response_get && level__h7950 != 4'd0 &&
	  core_respsReady_whas__408_AND_core_respsReady__ETC___d3442)
	$display("Panic!  enqing retry reqs when full!");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_response_get && level__h7950 != 4'd0 &&
	  core_respsReady_whas__408_AND_core_respsReady__ETC___d3442)
	$display("Panic!  Enqing to a full UGFF %s",
		 "CacheCoreRealAssociative_retryReqs");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_response_get && level__h7950 != 4'd0 &&
	  core_respsReady_whas__408_AND_core_respsReady__ETC___d3442)
	$display("Panic!  Enqing to a full UGFF!");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_response_get && level__h7950 != 4'd0 &&
	  NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3490)
	$display("Panic!  enqing retry reqs when full!");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_response_get && level__h7950 != 4'd0 &&
	  NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3490)
	$display("Panic!  Enqing to a full UGFF %s",
		 "CacheCoreRealAssociative_retryReqs");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_cache_response_get && level__h7950 != 4'd0 &&
	  NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3490)
	$display("Panic!  Enqing to a full UGFF!");
    if (RST_N != `BSV_RESET_VALUE)
      if (!EN_cache_response_get &&
	  core_respsReady_whas__408_AND_core_respsReady__ETC___d3442)
	$display("Panic!  enqing retry reqs when full!");
    if (RST_N != `BSV_RESET_VALUE)
      if (!EN_cache_response_get &&
	  core_respsReady_whas__408_AND_core_respsReady__ETC___d3442)
	$display("Panic!  Enqing to a full UGFF %s",
		 "CacheCoreRealAssociative_retryReqs");
    if (RST_N != `BSV_RESET_VALUE)
      if (!EN_cache_response_get &&
	  core_respsReady_whas__408_AND_core_respsReady__ETC___d3442)
	$display("Panic!  Enqing to a full UGFF!");
    if (RST_N != `BSV_RESET_VALUE)
      if (!EN_cache_response_get &&
	  NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3490)
	$display("Panic!  enqing retry reqs when full!");
    if (RST_N != `BSV_RESET_VALUE)
      if (!EN_cache_response_get &&
	  NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3490)
	$display("Panic!  Enqing to a full UGFF %s",
		 "CacheCoreRealAssociative_retryReqs");
    if (RST_N != `BSV_RESET_VALUE)
      if (!EN_cache_response_get &&
	  NOT_core_respsReady_whas__408_481_OR_NOT_core__ETC___d3490)
	$display("Panic!  Enqing to a full UGFF!");
  end
  // synopsys translate_on
endmodule  // mkL2Cache

