// Seed: 3317678955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 ();
  tri1 id_1 = id_1;
  for (id_2 = id_1; id_1; id_2 = 1 !== (1'h0)) begin : LABEL_0
    always_latch @(posedge 1) begin : LABEL_0
      disable id_3;
    end
  end
  wire id_4, id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_4,
      id_5
  );
  wire id_7;
endmodule
