CORE
../../verilog/SVA/sequence_throughout1.sv
--buechi --bound 10
^error: failed to convert sva_sequence_throughout$
^EXIT=6$
^SIGNAL=0$
--
^\[main\.p0\] main\.x >= 0 throughout \(main\.x == 0 ##1 main\.x == 1 ##1 main\.x == 2\): PROVED up to bound 10$
^\[main\.p1\] main\.x <= 1 throughout \(main\.x == 0 ##1 main\.x == 1 ##1 main\.x == 2\): REFUTED$
^\[main\.p2\] 1 throughout \(main\.x == 0 ##1 main\.x == 1 ##1 main\.x == 3\): REFUTED$
^warning: ignoring
--
