git clone --depth 1 --no-tags https://github.com/Batiste0/MCRessourcesPacks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774506701
git clone --depth 1 --no-tags https://github.com/PeihuanNi/Row-Stationary-Convolution-Acceletor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776614472
git clone --depth 1 --no-tags https://github.com/Meow-pilli/Testing-and-Testable-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775789168
git clone --depth 1 --no-tags https://github.com/FanHao1023/FPGA-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772872182
git clone --depth 1 --no-tags https://github.com/MusaJTaib/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773153542
git clone --depth 1 --no-tags https://github.com/Henry-Zhuo/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773212278
git clone --depth 1 --no-tags https://github.com/Ssdghaghili/Digital-Logic-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773805187
git clone --depth 1 --no-tags https://github.com/jlowpc/caravel_aes_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774092396
git clone --depth 1 --no-tags https://github.com/DICyclee/Deep_Learning_IC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774003032
git clone --depth 1 --no-tags https://github.com/ruskaof/circuit_design_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773076984
git clone --depth 1 --no-tags https://github.com/betulsaglam/number-guesser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774351040
git clone --depth 1 --no-tags https://github.com/iMega34/PracticasVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774197322
git clone --depth 1 --no-tags https://github.com/owen920831/fpga_mario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774709157
git clone --depth 1 --no-tags https://github.com/PaimonCodes/8x8_matrix_multiply_mac8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775640572
git clone --depth 1 --no-tags https://github.com/sicajc/IC_LAB_2024_spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775461318
git clone --depth 1 --no-tags https://github.com/MomenSalem8/Architecture-Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776743383
git clone --depth 1 --no-tags https://github.com/MurchanaSaikia/fsm_based_car_parking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776335081
git clone --depth 1 --no-tags https://github.com/Fabianlyo1975/Fabianlyo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776244450
git clone --depth 1 --no-tags https://github.com/CCCBruce/ASoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776409262
git clone --depth 1 --no-tags https://github.com/Archfx/rsa4k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773212719
git clone --depth 1 --no-tags https://github.com/x123y123/Verilog_Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776707353
git clone --depth 1 --no-tags https://github.com/TikhonRyabyhV/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776045468
git clone --depth 1 --no-tags https://github.com/MarwanKRyad/DSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773402284
git clone --depth 1 --no-tags https://github.com/vedantjh2/CS233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773489242
git clone --depth 1 --no-tags https://github.com/zz589633/VLSI-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773460227
git clone --depth 1 --no-tags https://github.com/PaVaNg11/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772993582
git clone --depth 1 --no-tags https://github.com/Debanjalee1210/Reconfigurable-Computing-Speed-and-Area-Trade-offs-in-FPGA-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773251006
git clone --depth 1 --no-tags https://github.com/Scott-che/DIC_ATCONV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772904989
git clone --depth 1 --no-tags https://github.com/chenxk619/EE2026_Group_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774231087
git clone --depth 1 --no-tags https://github.com/David-OC17/Verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773470818
git clone --depth 1 --no-tags https://github.com/mukimasta/MURISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774712690
git clone --depth 1 --no-tags https://github.com/priyamandot/Y86-64bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774003837
git clone --depth 1 --no-tags https://github.com/Hasan0712/Single-Cycle-Risc-V-32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774222995
git clone --depth 1 --no-tags https://github.com/Sadieee/Pipelined-MIPS-Lite-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773230081
git clone --depth 1 --no-tags https://github.com/albchi/VerilogStimGen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774651179
git clone --depth 1 --no-tags https://github.com/toyoshim/MellowPSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775076437
git clone --depth 1 --no-tags https://github.com/KleberAraujoo/MicroWave_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775455623
git clone --depth 1 --no-tags https://github.com/hisham-haris/Nano-Jpeg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775543838
git clone --depth 1 --no-tags https://github.com/Meow-pilli/Artificial-Neural-Networks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775892236
git clone --depth 1 --no-tags https://github.com/RobinWilkins/Verilog-8bit-Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775694594
git clone --depth 1 --no-tags https://github.com/yewentai/Multi-Precision-Adder-Design-for-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776021829
git clone --depth 1 --no-tags https://github.com/Lee-Yu-Chen/PRBS_Generator_and_Checker_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775818836
git clone --depth 1 --no-tags https://github.com/Yusufabdulsttar/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775694619
git clone --depth 1 --no-tags https://github.com/VijayN53/Parity_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775249222
git clone --depth 1 --no-tags https://github.com/yihsintsai1003/ASOC_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776453686
git clone --depth 1 --no-tags https://github.com/JubranK/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776542753
git clone --depth 1 --no-tags https://github.com/p81sunshine/fft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775839601
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_abm_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776659015
git clone --depth 1 --no-tags https://github.com/Rohan7Gupta/neilit_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776804516
git clone --depth 1 --no-tags https://github.com/chaousfaiaz/EECS2021-Labs-2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776185729
git clone --depth 1 --no-tags https://github.com/yiboliu94/pulseSCMAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774167375
git clone --depth 1 --no-tags https://github.com/sang-ho-lee/Harman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774101305
git clone --depth 1 --no-tags https://github.com/CleanerC/ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775779940
git clone --depth 1 --no-tags https://github.com/ochsnega/ECE289IntermediateArchitectureHardwareBadge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774548752
git clone --depth 1 --no-tags https://github.com/sleeplessAlpaca/alsowork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772889992
git clone --depth 1 --no-tags https://github.com/maslovk/tt06-spi-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773153050
git clone --depth 1 --no-tags https://github.com/JakeHamacher/hamacher-csci330-lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773139839
git clone --depth 1 --no-tags https://github.com/blue67chillout/caravel_hi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773246318
git clone --depth 1 --no-tags https://github.com/s100projects/T35_UART_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773204179
git clone --depth 1 --no-tags https://github.com/Chonghao0109/E_ICC2019_priliminary_univ_cell_based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774396466
git clone --depth 1 --no-tags https://github.com/bugraisin/MyProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774340888
git clone --depth 1 --no-tags https://github.com/cyh834/loongarch32r-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775968991
git clone --depth 1 --no-tags https://github.com/Starbroaden/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776145142
git clone --depth 1 --no-tags https://github.com/jzhang0502/3073_Project_116.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775149551
git clone --depth 1 --no-tags https://github.com/harsh3002/8-Byte-ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776304985
git clone --depth 1 --no-tags https://github.com/narutozxp/MyCOFFE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775764597
git clone --depth 1 --no-tags https://github.com/RamavathVenkateshNaik/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775817482
git clone --depth 1 --no-tags https://github.com/harsh3002/dual-port-SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775858557
git clone --depth 1 --no-tags https://github.com/SebastianVld/FSM-Hot_Chocolate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776548374
git clone --depth 1 --no-tags https://github.com/DICyclee/IC_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773955619
git clone --depth 1 --no-tags https://github.com/Zhang-Yang-Sustech/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775432694
git clone --depth 1 --no-tags https://github.com/nico1645/fpga-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773112497
git clone --depth 1 --no-tags https://github.com/Lucaz97/tt06-RNG-tests2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775071212
git clone --depth 1 --no-tags https://github.com/sukhada8184/DigiWare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776297449
git clone --depth 1 --no-tags https://github.com/akielaries/core8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775805793
git clone --depth 1 --no-tags https://github.com/zacharysfrazee/tt06-minibyte-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772851141
git clone --depth 1 --no-tags https://github.com/mani14301617/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776286292
git clone --depth 1 --no-tags https://github.com/Snigdha2005/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773564523
git clone --depth 1 --no-tags https://github.com/Mishra-0709/8bitProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772963139
git clone --depth 1 --no-tags https://github.com/prokie/openlane2_adventures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773954028
git clone --depth 1 --no-tags https://github.com/aniket007sp/CAD_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775834670
git clone --depth 1 --no-tags https://github.com/himani2853/Y86-64-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776497697
git clone --depth 1 --no-tags https://github.com/Malisha4065/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773283759
git clone --depth 1 --no-tags https://github.com/balbal1/Digital-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776501390
git clone --depth 1 --no-tags https://github.com/misterRoshi22/Advanced-Digital-Design_Lab1-Build-Adders-Subtractors-and-Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776212990
git clone --depth 1 --no-tags https://github.com/AnshChaudhary01/processing__unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774602116
git clone --depth 1 --no-tags https://github.com/lull21/XilinxRFsoc_Sivers-mmWave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776649900
git clone --depth 1 --no-tags https://github.com/ReinstatedSamit/tt_um_I2C_to_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775584201
git clone --depth 1 --no-tags https://github.com/eugene-soongsil/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775824074
git clone --depth 1 --no-tags https://github.com/PatriciaJRT/Instrumentation-Amplifier-for-Electrocardiogram-Signal-Adquisition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776066757
git clone --depth 1 --no-tags https://github.com/duckduck8/IncheonHarman_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773673044
git clone --depth 1 --no-tags https://github.com/immortalrover/riscvcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775845355
git clone --depth 1 --no-tags https://github.com/karmokardhruv/DigitalSystemDesign-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773997495
git clone --depth 1 --no-tags https://github.com/samatahkiran/2_to_1_multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774281797
git clone --depth 1 --no-tags https://github.com/sanskrutidash/Voting-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774508839
git clone --depth 1 --no-tags https://github.com/sasaovch/lab_2_fs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773638352
git clone --depth 1 --no-tags https://github.com/SyedABJ/user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775605807
git clone --depth 1 --no-tags https://github.com/RoTak00/verilog-24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775368538
git clone --depth 1 --no-tags https://github.com/afkisch/BAMBI_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776608758
git clone --depth 1 --no-tags https://github.com/Snhlysv/Digital-Safe-System-Using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776618586
git clone --depth 1 --no-tags https://github.com/NullHeart12/pipeline-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776684932
git clone --depth 1 --no-tags https://github.com/lovejg/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776295851
git clone --depth 1 --no-tags https://github.com/duvvu2005/CONVOLUTION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776405395
git clone --depth 1 --no-tags https://github.com/xxyhust/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776416414
git clone --depth 1 --no-tags https://github.com/aimamovic6/Sigma-Delta-DAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775180650
git clone --depth 1 --no-tags https://github.com/pbing/CORDIC_BSV2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776728061
git clone --depth 1 --no-tags https://github.com/zyx7k/Y86-64-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776721481
git clone --depth 1 --no-tags https://github.com/Tarakaprabu/sequential.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776861318
git clone --depth 1 --no-tags https://github.com/nourselim/femtoRV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775994318
git clone --depth 1 --no-tags https://github.com/j0106223/I2C_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776436261
git clone --depth 1 --no-tags https://github.com/doris92313/fsic-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776616100
git clone --depth 1 --no-tags https://github.com/kdk1616/350Sonar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774461467
git clone --depth 1 --no-tags https://github.com/KPK101/Triple-O-R10K.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775573931
git clone --depth 1 --no-tags https://github.com/RazvanGolan/ALU-CACHE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774955170
git clone --depth 1 --no-tags https://github.com/Carlos-Jr/mycgp-v3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776528395
git clone --depth 1 --no-tags https://github.com/nehranarendra/I2C_TEMP_SENSOR_ADT7420.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772992997
git clone --depth 1 --no-tags https://github.com/Chonghao0109/B_ICC2015_preliminary_grad_cell-based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772964956
git clone --depth 1 --no-tags https://github.com/joerdsonsilva/tt06-multimode-modem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773095666
git clone --depth 1 --no-tags https://github.com/LatchedMicrobe/ProjetosSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773114409
git clone --depth 1 --no-tags https://github.com/xninjax/caravel_aes_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773235403
git clone --depth 1 --no-tags https://github.com/n6m6/FPGA_calculater.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773284702
git clone --depth 1 --no-tags https://github.com/princepavanm/expo_svg_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773658081
git clone --depth 1 --no-tags https://github.com/malinsen123/Advanced-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772808293
git clone --depth 1 --no-tags https://github.com/aslak3/hub75-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773529253
git clone --depth 1 --no-tags https://github.com/Bojorge/Arqui_de_computadores_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774787320
git clone --depth 1 --no-tags https://github.com/situ-xiao/AXI4-DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774846927
git clone --depth 1 --no-tags https://github.com/amo890806/Computer_Aided_VLSI_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774953204
git clone --depth 1 --no-tags https://github.com/bkwasny1/FPGA-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775395886
git clone --depth 1 --no-tags https://github.com/anushaKankipati/Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775173937
git clone --depth 1 --no-tags https://github.com/15936866194/AxiCrossbar_Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773558554
git clone --depth 1 --no-tags https://github.com/elliothha/pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775330922
git clone --depth 1 --no-tags https://github.com/Betrayme/cpu-16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774139870
git clone --depth 1 --no-tags https://github.com/MishalArif01/fpu_mul_add.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775604122
git clone --depth 1 --no-tags https://github.com/sumanthbs17/RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775424672
git clone --depth 1 --no-tags https://github.com/Vyniciux/InterfaceHardwareSoftware-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775739512
git clone --depth 1 --no-tags https://github.com/akielaries/tangnano1k_hello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774610353
git clone --depth 1 --no-tags https://github.com/johnsariknanohmics/nanohmics_align_hello_analog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776035430
git clone --depth 1 --no-tags https://github.com/Asilvaj12345/rania.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776185422
git clone --depth 1 --no-tags https://github.com/jujusf13/UrCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776142504
git clone --depth 1 --no-tags https://github.com/ghassan-sys/TemplateAcceleratorProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773528835
git clone --depth 1 --no-tags https://github.com/Hasan0712/OpenLane_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776482312
git clone --depth 1 --no-tags https://github.com/JubranK/Building-a-SimpleComputer-Using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776550141
git clone --depth 1 --no-tags https://github.com/PatriChou/lab1-fsic-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776058338
git clone --depth 1 --no-tags https://github.com/velmuruganvm/cordicn8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776628677
git clone --depth 1 --no-tags https://github.com/rasgs/tt_rasgs_randomizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775095982
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/fmcomms2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774898051
git clone --depth 1 --no-tags https://github.com/Lucaz97/tt06-monoibit-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774498609
git clone --depth 1 --no-tags https://github.com/MohammadAbuShams/ENCS2340-Digital_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776399802
git clone --depth 1 --no-tags https://github.com/obriensp/tt06-spo-be8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775764961
git clone --depth 1 --no-tags https://github.com/JoseKaisen/ALU_3bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775740292
git clone --depth 1 --no-tags https://github.com/b224hisl/Open3DFlow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775304593
git clone --depth 1 --no-tags https://github.com/hhhesc/BUAA_CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772983622
git clone --depth 1 --no-tags https://github.com/crlarsen/abs16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773072973
git clone --depth 1 --no-tags https://github.com/sumkin91/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773384315
git clone --depth 1 --no-tags https://github.com/NiharGowdaS/lz4_compression_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773672107
git clone --depth 1 --no-tags https://github.com/ngzhenghanzh/Digital_Systems_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773274015
git clone --depth 1 --no-tags https://github.com/yannickreiss/tt06_lights_out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773717574
git clone --depth 1 --no-tags https://github.com/ZPNMiaoHeng/yosys-sta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774379920
git clone --depth 1 --no-tags https://github.com/mogahed22/small_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775231044
git clone --depth 1 --no-tags https://github.com/ClementKim/logic_circuit_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775515367
git clone --depth 1 --no-tags https://github.com/harsh3002/single-port-SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775553072
git clone --depth 1 --no-tags https://github.com/Pervigilent/nash_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773471567
git clone --depth 1 --no-tags https://github.com/barrycoder123/zipline_emu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775729711
git clone --depth 1 --no-tags https://github.com/Meow-pilli/Microprocessors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775888820
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/indy_abm_manager.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775863322
git clone --depth 1 --no-tags https://github.com/AneetaP123/Simple-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775897068
git clone --depth 1 --no-tags https://github.com/FelipeTrebino/LAB1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776099144
git clone --depth 1 --no-tags https://github.com/Tarakaprabu/combinational.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776720732
git clone --depth 1 --no-tags https://github.com/MRB-c/wbc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776778910
git clone --depth 1 --no-tags https://github.com/AliYadollahi2002/Verilog-Works.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776926273
git clone --depth 1 --no-tags https://github.com/Vivekanandan97/Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776345133
git clone --depth 1 --no-tags https://github.com/zsy0720/Verilog-exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773195254
git clone --depth 1 --no-tags https://github.com/eugene-soongsil/Digital_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775823259
git clone --depth 1 --no-tags https://github.com/Foxlisic/Dendy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775785927
git clone --depth 1 --no-tags https://github.com/briansune/Basic_EPP_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774522636
git clone --depth 1 --no-tags https://github.com/NikhilRout/FPGAedgeDETECTION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773104435
git clone --depth 1 --no-tags https://github.com/brtgio/UART_4-bits_ALU_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775195129
git clone --depth 1 --no-tags https://github.com/ryryry-3302/ee2026_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774840708
git clone --depth 1 --no-tags https://github.com/ShivaKrishnaReddyKotha/Verilog-Implementation-of-32-bit-RISC-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773022677
git clone --depth 1 --no-tags https://github.com/shun6-6/FLASH_spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773354543
git clone --depth 1 --no-tags https://github.com/soyak38/caravelv2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773350644
git clone --depth 1 --no-tags https://github.com/MarwanKRyad/ALSU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773366529
git clone --depth 1 --no-tags https://github.com/zz589633/Digital-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773481514
git clone --depth 1 --no-tags https://github.com/charlesap/veriberon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774004259
