ila_0.vhd,vhdl,xil_defaultlib,../../../../Lab2.srcs/sources_1/ip/ila_0/sim/ila_0.vhd,incdir="../../../../Lab2.srcs/sources_1/ip/ila_0/hdl/verilog"
