err_clocks	,	V_134
omap_dsshw_remove	,	F_109
omap_dss_clk_source	,	V_22
is_tft	,	V_67
CONFIG_OMAP2_DSS_VENC	,	F_72
msleep	,	F_71
dss_get_dpll4_rate	,	F_54
platform_driver_unregister	,	F_114
dss_get_lcd_clk_source	,	F_48
dsi_module	,	V_49
dev	,	V_107
OMAP_DISPLAY_TYPE_SDI	,	V_9
sdi_init	,	F_107
"Could not find suitable clock settings.\n"	,	L_16
clk_src	,	V_23
"can't get IORESOURCE_MEM DSS\n"	,	L_20
"sys_clk"	,	L_35
dpll4_ck_rate	,	V_27
"Requested pixel clock not possible with the current "	,	L_13
clk_get_parent	,	F_31
DSS_SDI_CONTROL	,	V_14
dss_sdi_disable	,	F_23
dss_get_ctx_id	,	F_81
core_dump_clocks	,	F_101
dss_generic_clk_source_names	,	V_24
"soft reset failed\n"	,	L_19
dss_debug_dump_clocks	,	F_102
dispc_lcd_enable_signal	,	F_22
cinfo	,	V_61
"the constraint off.\n"	,	L_15
CONFIG_OMAP2_DSS_SLEEP_BEFORE_RESET	,	F_70
"OMAP DSS rev %d.%d\n"	,	L_25
dss_dump_regs	,	F_35
err_dss	,	V_135
dsi_wait_pll_hsdiv_dispc_active	,	F_39
"Failed to initialize SDI\n"	,	L_47
RR	,	F_12
""	,	L_43
pdata	,	V_106
dss_get_clock	,	F_95
"DSS not coming out of reset after sleep\n"	,	L_1
seq_printf	,	F_27
datapairs	,	V_12
dss_calc_clock_rates	,	F_49
err_dpi	,	V_136
found	,	V_85
dss_read_reg	,	F_3
BUG	,	F_40
pos	,	V_56
dss_get_dsi_clk_source	,	F_47
__raw_readl	,	F_4
SR	,	F_7
b	,	V_42
u8	,	T_2
PLL_CONTROL	,	V_11
seq_file	,	V_25
i	,	V_129
l	,	V_13
"%s (%s) = %lu / %lu * 2 = %lu\n"	,	L_8
r	,	T_3
s	,	V_26
t	,	V_87
"Failed to initialize DPI\n"	,	L_46
jiffies	,	V_17
dss_mem	,	V_97
dsi_wait_pll_hsdiv_dsi_active	,	F_43
platform_device	,	V_40
cpu_is_omap24xx	,	F_6
dss_sdi_enable	,	F_16
dss_clk_disable	,	F_34
OMAP_DSS_VENC_TYPE_SVIDEO	,	V_91
OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC	,	V_46
"dpll4_m4_ck"	,	L_22
"video_fck"	,	L_39
"dpll4_ck %lu\n"	,	L_6
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI	,	V_50
DUMPREG	,	F_36
omap_channel	,	V_53
dss_uninit_platform_driver	,	F_113
fck_div	,	V_64
dss_need_ctx_restore	,	F_83
FEAT_REG_DISPC_CLK_SWITCH	,	V_47
rev	,	V_95
dss_clk_get_rate	,	F_29
DSS_CLK_SYSCK	,	V_122
DSS_SDI_STATUS	,	V_18
ioremap	,	F_66
_omap_dss_wait_reset	,	F_10
clk_get_rate	,	F_30
ETIMEDOUT	,	V_21
fck_div_max	,	V_63
dss_clk_disable_all_no_ctx	,	F_94
clk_name	,	V_113
cpu_is_omap44xx	,	F_33
name	,	V_132
platform_get_resource	,	F_65
idx	,	V_2
dss_set_dac_pwrdn_bgz	,	F_62
"save context\n"	,	L_29
usecount	,	V_133
CONTROL	,	V_7
iounmap	,	F_78
"Failed to initialize DSS\n"	,	L_45
fclk_rate	,	V_31
"ick"	,	L_33
BUG_ON	,	F_14
dispc_restore_context	,	F_92
dss_calc_clock_div	,	F_55
omap_dss_venc_type	,	V_89
printk	,	F_76
"PLL lock timed out\n"	,	L_3
dss_get_clocks	,	F_96
timeout	,	V_16
"tv_fck"	,	L_38
dev_err	,	F_82
dss_set_clock_div	,	F_50
count_clk_bits	,	F_98
dss_select_dispc_clk_source	,	F_37
pck	,	V_86
end	,	V_44
retry	,	V_83
SYSCONFIG	,	V_6
cpu_is_omap34xx	,	F_57
dsi_restore_context	,	F_93
dispc_dump_clocks	,	F_103
"ctx id %d -&gt; id %d\n"	,	L_28
dispc_pck_free_enable	,	F_17
"dpll_per_m5x2_ck"	,	L_24
start	,	V_43
DSS_SYSCONFIG	,	V_37
dss_save_context	,	F_5
num_clks_enabled	,	V_127
req_pck	,	V_68
DSS_CLK_TVFCK	,	V_123
"dpll4_m4 = %ld\n"	,	L_10
dss_feat_get_supported_displays	,	F_8
cur_dispc	,	V_84
"%s (%s)%*s\t%lu\t%d\n"	,	L_42
dpll4_m4_ck_rate	,	V_28
max_dss_fck	,	V_74
dss_hdmi_venc_clk_source_select	,	V_93
"dispc clock info found from cache.\n"	,	L_12
dss_fck	,	V_115
clk_disable	,	F_100
base	,	V_5
ENOMEM	,	V_102
channel	,	V_54
dss_clk_enable	,	F_26
"getting transaction ID failed, "	,	L_26
prate	,	V_62
fclk_real_name	,	V_30
enable	,	V_92
clk_put	,	F_80
OMAP_DSS_CHANNEL_LCD2	,	V_58
fail1	,	V_103
fail0	,	V_101
id	,	V_111
val	,	V_3
clk	,	V_98
"restore context\n"	,	L_30
dss_feat_get_param_max	,	F_56
SDI_CONTROL	,	V_10
get_last_off_on_transaction_id	,	V_110
clk_enable	,	F_99
dss_feat_get_clk_source_name	,	F_28
ix	,	V_55
dss_get_dispc_clk_source	,	F_46
clocks	,	V_130
dsidev	,	V_41
dss_init_platform_driver	,	F_111
dss_reg	,	V_1
dispc_clk_source	,	V_48
omap_display_platform_data	,	V_105
omap_dsshw_driver	,	V_138
cpu_is_omap3630	,	F_32
FLD_GET	,	F_77
dss_ick	,	V_114
best_dss	,	V_72
dss_sys_clk	,	V_116
"trying again.\n"	,	L_18
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC	,	V_45
ENODEV	,	V_88
err2	,	V_20
save_all_ctx	,	F_84
OMAP_DSS_CHANNEL_LCD	,	V_8
"PLL lock request timed out\n"	,	L_2
err1	,	V_19
dss_get_clock_div	,	F_53
dss_cinfo	,	V_69
DSS_CLK_VIDFCK	,	V_124
dispc_find_clk_divs	,	F_58
dispc_save_context	,	F_86
dss_tv_fck	,	V_117
DSS_SYSSTATUS	,	V_38
fck	,	V_66
dispc_clock_info	,	V_70
dss_write_reg	,	F_1
dispc_cinfo	,	V_71
__raw_writel	,	F_2
FEAT_PARAM_DSS_FCK	,	V_77
DSS_CLK_FCK	,	V_33
u16	,	T_4
dss_set_venc_output	,	F_61
dss_select_lcd_clk_source	,	F_44
err	,	V_119
dss_feat_get_reg_field	,	F_41
"Failed to get dpll4_m4_ck\n"	,	L_23
"Turning FCK/PCK constraint off and"	,	L_17
lcd_clk_source	,	V_59
CONFIG_OMAP2_DSS_MIN_FCK_PER_PCK	,	V_82
EINVAL	,	V_65
"- DSS -\n"	,	L_5
DSS_CONTROL	,	V_39
names	,	V_131
"internal clk count\t\t%u\n"	,	L_41
dsi_get_dsidev_from_id	,	F_38
udelay	,	F_19
REG_GET	,	F_59
"will force context restore\n"	,	L_27
"- CORE -\n"	,	L_40
"tv_clk"	,	L_36
restore_all_ctx	,	F_90
dss_clk_enable_all_no_ctx	,	F_91
best_dispc	,	V_73
dss_clk_enable_no_ctx	,	F_85
dpi_exit	,	F_108
dss_clock_info	,	V_60
omap_writel	,	F_68
min_fck_per_pck	,	V_76
err_sdi	,	V_137
fclk_name	,	V_29
dss_put_clocks	,	F_97
pdev	,	V_99
omap_dsshw_probe	,	F_105
DSS_CLK_ICK	,	V_32
OMAP_DSS_CLK_SRC_FCK	,	V_34
u32	,	T_1
dss_clk_disable_no_ctx	,	F_89
opt_clock_available	,	V_120
"OMAP2_DSS_MIN_FCK_PER_PCK setting. Turning "	,	L_14
cache_dss_cinfo	,	V_80
dss_has_feature	,	F_45
time_after_eq	,	F_21
cache_dispc_cinfo	,	V_81
"can't get clock %s"	,	L_31
dss_init	,	F_64
DSSDBG	,	F_51
resource	,	V_96
CONFIG_OMAP2_DSS_DSI	,	F_87
dpll4_m4_ck	,	V_35
hdmi	,	V_94
platform_driver_register	,	F_112
dss_select_dsi_clk_source	,	F_42
OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DSI	,	V_51
PTR_ERR	,	F_75
REG_FLD_MOD	,	F_18
dss_exit	,	F_79
FEAT_LCD_CLK_SRC	,	V_57
DSS_REVISION	,	V_36
check_ctx	,	V_128
"fck"	,	L_34
ctx_id	,	V_112
clk_set_rate	,	F_52
dss_video_fck	,	V_118
dss_restore_context	,	F_9
clks	,	V_125
dss_clock	,	V_121
KERN_INFO	,	V_104
dss	,	V_4
"can't ioremap DSS\n"	,	L_21
num_clks	,	V_126
"video_clk"	,	L_37
msecs_to_jiffies	,	F_20
board_data	,	V_109
cache_prate	,	V_79
dss_select_hdmi_venc_clk_source	,	F_63
"fck = %ld (%d)\n"	,	L_11
"clk %s, rate %ld\n"	,	L_32
IORESOURCE_MEM	,	V_100
clk_get	,	F_73
"%s (%s) = %lu\n"	,	L_9
dsi_dump_clocks	,	F_104
DSSERR	,	F_11
dsi_clk_source	,	V_52
_omap_dss_reset	,	F_60
dss_sdi_init	,	F_13
"initial ctx id %u\n"	,	L_44
dss_get_generic_clk_source_name	,	F_24
dss_dump_clocks	,	F_25
match	,	V_75
WARN_ON	,	F_110
dsi_save_context	,	F_88
OMAP_DSS_VENC_TYPE_COMPOSITE	,	V_90
cache_req_pck	,	V_78
FLD_MOD	,	F_15
"SDI reset timed out\n"	,	L_4
resource_size	,	F_67
DSS_PLL_CONTROL	,	V_15
"%s (%s) = %lu / %lu  = %lu\n"	,	L_7
dpi_init	,	F_106
platform_data	,	V_108
omap_readl	,	F_69
IS_ERR	,	F_74
