`timescale 1 ps / 1ps
module module_0 (
    input logic id_1,
    input id_2,
    input id_3,
    input [id_2 : id_2] id_4,
    input logic [id_3 : id_1] id_5,
    output id_6,
    output id_7,
    inout [1 'b0 : id_6] id_8,
    input logic [id_1 : id_6] id_9,
    input [id_6 : id_3] id_10,
    input logic id_11,
    input [id_10 : id_3] id_12,
    output logic id_13,
    output logic [id_10 : id_13] id_14,
    input logic id_15,
    input id_16,
    id_17
);
  id_18 id_19 (
      .id_11(id_13),
      .id_14(id_12)
  );
  id_20 id_21 (
      .id_2 (id_14),
      .id_10(id_9)
  );
  assign id_4 = id_11;
endmodule
