// Seed: 1666110349
module module_0;
  uwire id_2;
  assign id_1 = id_2 & id_1;
  reg id_3;
  id_4(
      .id_0(1), .id_1((1)), .id_2(id_2), .id_3(id_1)
  );
  always @(1 or posedge 1) force id_2 = id_3;
endmodule
module module_1 (
    input tri1 id_0
    , id_6,
    input supply1 id_1
    , id_7,
    output tri id_2,
    output uwire id_3,
    output logic id_4
);
  module_0 modCall_1 ();
  supply1 id_8;
  always @(1) begin : LABEL_0
    id_4 <= id_6 + 1 + id_1 - id_8 + 1;
  end
endmodule
