--
-- VHDL Architecture ece411.EightGen.untitled
--
-- Created:
--          by - mccart18.ews (gelib-057-33.ews.illinois.edu)
--          at - 04:22:27 02/20/13
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY EightGen IS
   PORT( 
      clk : IN     std_logic;
      EightSig : out LC3b_word
   );

-- Declarations

END EightGen ;

--
ARCHITECTURE untitled OF EightGen IS
BEGIN
  EightSig <= "0000000000001000";
END ARCHITECTURE untitled;

