ddr_init_eragon3_sec_bypass_1212.elf