Analysis & Synthesis report for problema1
Mon Sep 09 22:59:17 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Sep 09 22:59:17 2019               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; problema1                                       ;
; Top-level Entity Name              ; Problema1                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C7       ;                    ;
; Top-level entity name                                                      ; Problema1          ; problema1          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                         ;
+--------+------------------------------+-------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------+
; Vendor ; IP Core Name                 ; Version     ; Release Date ; License Type ; Entity Instance                                                                                                ; IP Include File                          ;
+--------+------------------------------+-------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------+
; Altera ; Qsys                         ; 13.0sp1     ; N/A          ; N/A          ; |Problema1                                                                                                     ; Problema1/synthesis/../../Problema1.qsys ;
; Altera ; altera_avalon_pio            ; 13.0.1.99.2 ; N/A          ; N/A          ; |Problema1|Problema1_Botoes:botoes                                                                             ; Problema1/synthesis/../../Problema1.qsys ;
; Altera ; altera_avalon_jtag_uart      ; 13.0.1.99.2 ; N/A          ; N/A          ; |Problema1|Problema1_jtag_uart_0:jtag_uart_0                                                                   ; Problema1/synthesis/../../Problema1.qsys ;
; Altera ; altera_nios2_qsys            ; 13.0        ; N/A          ; N/A          ; |Problema1|Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_r:the_Problema1_jtag_uart_0_scfifo_r ; Problema1/synthesis/../../Problema1.qsys ;
; Altera ; altera_nios2_qsys            ; 13.0        ; N/A          ; N/A          ; |Problema1|Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w ; Problema1/synthesis/../../Problema1.qsys ;
; Altera ; altera_nios2_qsys            ; 13.0        ; N/A          ; N/A          ; |Problema1|LCD_Controll:lcd_controller_0                                                                       ; Problema1/synthesis/../../Problema1.qsys ;
; Altera ; altera_nios2_qsys            ; 13.0        ; N/A          ; N/A          ; |Problema1|Problema1_nios2_qsys_0:nios2_qsys_0                                                                 ; Problema1/synthesis/../../Problema1.qsys ;
; Altera ; altera_avalon_onchip_memory2 ; 13.0.1.99.2 ; N/A          ; N/A          ; |Problema1|Problema1_onchip_memory2_0:onchip_memory2_0                                                         ; Problema1/synthesis/../../Problema1.qsys ;
; Altera ; altera_nios2_qsys            ; 13.0        ; N/A          ; N/A          ; |Problema1|top:vga_0                                                                                           ; Problema1/synthesis/../../Problema1.qsys ;
+--------+------------------------------+-------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Sep 09 22:59:15 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off problema1 -c problema1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/problema1.v
    Info (12023): Found entity 1: Problema1
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_irq_mapper.sv
    Info (12023): Found entity 1: Problema1_irq_mapper
Info (12021): Found 2 design units, including 2 entities, in source file problema1/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_rsp_xbar_mux.sv
    Info (12023): Found entity 1: Problema1_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_rsp_xbar_demux.sv
    Info (12023): Found entity 1: Problema1_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_cmd_xbar_mux.sv
    Info (12023): Found entity 1: Problema1_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_cmd_xbar_demux.sv
    Info (12023): Found entity 1: Problema1_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file problema1/synthesis/submodules/problema1_id_router.sv
    Info (12023): Found entity 1: Problema1_id_router_default_decode
    Info (12023): Found entity 2: Problema1_id_router
Info (12021): Found 2 design units, including 2 entities, in source file problema1/synthesis/submodules/problema1_addr_router.sv
    Info (12023): Found entity 1: Problema1_addr_router_default_decode
    Info (12023): Found entity 2: Problema1_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/object.v
    Info (12023): Found entity 1: object
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/vga640x480.v
    Info (12023): Found entity 1: vga640x480
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/ball.v
    Info (12023): Found entity 1: ball
Info (12021): Found 5 design units, including 5 entities, in source file problema1/synthesis/submodules/problema1_jtag_uart_0.v
    Info (12023): Found entity 1: Problema1_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: Problema1_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: Problema1_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: Problema1_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: Problema1_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/lcd_controll.v
    Info (12023): Found entity 1: LCD_Controll
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_onchip_memory2_0.v
    Info (12023): Found entity 1: Problema1_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_botoes.v
    Info (12023): Found entity 1: Problema1_Botoes
Info (12021): Found 21 design units, including 21 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0.v
    Info (12023): Found entity 1: Problema1_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: Problema1_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: Problema1_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: Problema1_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 5: Problema1_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: Problema1_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: Problema1_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: Problema1_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: Problema1_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: Problema1_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: Problema1_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: Problema1_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: Problema1_nios2_qsys_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: Problema1_nios2_qsys_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: Problema1_nios2_qsys_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: Problema1_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: Problema1_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: Problema1_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 19: Problema1_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 20: Problema1_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 21: Problema1_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: Problema1_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: Problema1_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: Problema1_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: Problema1_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: Problema1_nios2_qsys_0_test_bench
Info (12127): Elaborating entity "Problema1" for the top level hierarchy
Info (12128): Elaborating entity "Problema1_nios2_qsys_0" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_test_bench" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_test_bench:the_Problema1_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_register_bank_a_module" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Problema1_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_55h1.tdf
    Info (12023): Found entity 1: altsyncram_55h1
Info (12128): Elaborating entity "altsyncram_55h1" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_register_bank_a_module:Problema1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_55h1:auto_generated"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_register_bank_b_module" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Problema1_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_65h1.tdf
    Info (12023): Found entity 1: altsyncram_65h1
Info (12128): Elaborating entity "altsyncram_65h1" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_register_bank_b_module:Problema1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_65h1:auto_generated"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci_debug" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_debug:the_Problema1_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_ocimem" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "Problema1_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9i81.tdf
    Info (12023): Found entity 1: altsyncram_9i81
Info (12128): Elaborating entity "altsyncram_9i81" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_ocimem:the_Problema1_nios2_qsys_0_nios2_ocimem|Problema1_nios2_qsys_0_ociram_sp_ram_module:Problema1_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9i81:auto_generated"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_avalon_reg" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_avalon_reg:the_Problema1_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci_break" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_break:the_Problema1_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_xbrk:the_Problema1_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_dbrk:the_Problema1_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci_itrace" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_itrace:the_Problema1_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_dtrace:the_Problema1_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_dtrace:the_Problema1_nios2_qsys_0_nios2_oci_dtrace|Problema1_nios2_qsys_0_nios2_oci_td_mode:Problema1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci_fifo" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci_compute_tm_count" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo|Problema1_nios2_qsys_0_nios2_oci_compute_tm_count:Problema1_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci_fifowp_inc" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo|Problema1_nios2_qsys_0_nios2_oci_fifowp_inc:Problema1_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci_fifocount_inc" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo|Problema1_nios2_qsys_0_nios2_oci_fifocount_inc:Problema1_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_oci_test_bench" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_fifo:the_Problema1_nios2_qsys_0_nios2_oci_fifo|Problema1_nios2_qsys_0_oci_test_bench:the_Problema1_nios2_qsys_0_oci_test_bench"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci_pib" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_pib:the_Problema1_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_nios2_oci_im" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_nios2_oci_im:the_Problema1_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper|Problema1_nios2_qsys_0_jtag_debug_module_tck:the_Problema1_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "Problema1_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper|Problema1_nios2_qsys_0_jtag_debug_module_sysclk:the_Problema1_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Problema1_nios2_qsys_0:nios2_qsys_0|Problema1_nios2_qsys_0_nios2_oci:the_Problema1_nios2_qsys_0_nios2_oci|Problema1_nios2_qsys_0_jtag_debug_module_wrapper:the_Problema1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Problema1_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "Problema1_Botoes" for hierarchy "Problema1_Botoes:botoes"
Info (12128): Elaborating entity "Problema1_onchip_memory2_0" for hierarchy "Problema1_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Problema1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Problema1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Problema1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Problema1_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_37d1.tdf
    Info (12023): Found entity 1: altsyncram_37d1
Info (12128): Elaborating entity "altsyncram_37d1" for hierarchy "Problema1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_37d1:auto_generated"
Info (12128): Elaborating entity "LCD_Controll" for hierarchy "LCD_Controll:lcd_controller_0"
Info (12128): Elaborating entity "Problema1_jtag_uart_0" for hierarchy "Problema1_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "Problema1_jtag_uart_0_scfifo_w" for hierarchy "Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_w:the_Problema1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "Problema1_jtag_uart_0_scfifo_r" for hierarchy "Problema1_jtag_uart_0:jtag_uart_0|Problema1_jtag_uart_0_scfifo_r:the_Problema1_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Problema1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "Problema1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "Problema1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Problema1_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "top" for hierarchy "top:vga_0"
Warning (10230): Verilog HDL assignment warning at top.v(82): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at top.v(83): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at top.v(84): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "vga640x480" for hierarchy "top:vga_0|vga640x480:display"
Warning (10036): Verilog HDL or VHDL warning at vga640x480.v(38): object "out_ative" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at vga640x480.v(31): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga640x480.v(32): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at vga640x480.v(58): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga640x480.v(61): truncated value with size 32 to match size of target (10)
Warning (10034): Output port "out_active" at vga640x480.v(8) has no driver
Info (12128): Elaborating entity "object" for hierarchy "top:vga_0|object:left_bar_anim"
Warning (10230): Verilog HDL assignment warning at object.v(23): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(24): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(25): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at object.v(26): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at object.v(29): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(30): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(31): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(32): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(36): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(37): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(38): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at object.v(39): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at object.v(50): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(52): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "object" for hierarchy "top:vga_0|object:right_bar_anim"
Warning (10230): Verilog HDL assignment warning at object.v(23): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(24): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(25): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at object.v(26): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at object.v(29): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(30): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(31): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(32): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(36): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(37): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(38): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at object.v(39): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at object.v(50): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at object.v(52): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "ball" for hierarchy "top:vga_0|ball:ball_anim"
Warning (10230): Verilog HDL assignment warning at ball.v(28): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ball.v(29): truncated value with size 32 to match size of target (12)
Error (10174): Verilog HDL Unsupported Feature error at ball.v(30): system function "$random" is not supported for synthesis File: C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/ball.v Line: 30
Error (12152): Can't elaborate user hierarchy "top:vga_0|ball:ball_anim" File: C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v Line: 80
Info (144001): Generated suppressed messages file C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/output_files/problema1.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 40 warnings
    Error: Peak virtual memory: 4625 megabytes
    Error: Processing ended: Mon Sep 09 22:59:18 2019
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/output_files/problema1.map.smsg.


