<!DOCTYPE html>
<html>
<head>
<title>don't_care</title>
</head>
<body>
<div class="mw-parser-output">
<p class="mw-empty-elt">
</p>
<style data-mw-deduplicate="TemplateStyles:r1033289096">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}</style>
<p><span class="anchor" id="SDC"></span><span class="anchor" id="CDC"></span><span class="anchor" id="ODC"></span><span class="anchor" id="Can't_happen"></span>
In digital logic, a <b>don't-care term</b><sup class="reference" id="cite_ref-Karnaugh_1953_1-0">[1]</sup><sup class="reference" id="cite_ref-Phister_1958_2-0">[2]</sup> (abbreviated <b>DC</b>, historically also known as <i>redundancies</i>,<sup class="reference" id="cite_ref-Phister_1958_2-1">[2]</sup> <i>irrelevancies</i>,<sup class="reference" id="cite_ref-Phister_1958_2-2">[2]</sup> <i>optional entries</i>,<sup class="reference" id="cite_ref-Caldwell_1958_3-0">[3]</sup><sup class="reference" id="cite_ref-Moore_1958_4-0">[4]</sup> <i>invalid combinations</i>,<sup class="reference" id="cite_ref-Keister_1951_5-0">[5]</sup><sup class="reference" id="cite_ref-Moore_1958_4-1">[4]</sup> <i>vacuous combinations</i>,<sup class="reference" id="cite_ref-Aiken_1952_6-0">[6]</sup><sup class="reference" id="cite_ref-Moore_1958_4-2">[4]</sup> <i>forbidden combinations</i>,<sup class="reference" id="cite_ref-Kautz_1954_7-0">[7]</sup><sup class="reference" id="cite_ref-Phister_1958_2-3">[2]</sup> <i>unused states</i> or <i>logical remainders</i><sup class="reference" id="cite_ref-Rushdi-Badawi_2017_8-0">[8]</sup>) for a function is an input-sequence (a series of bits) for which the function output does not matter. An input that is known never to occur is a <b>can't-happen term</b>.<sup class="reference" id="cite_ref-Morris_1968_9-0">[9]</sup><sup class="reference" id="cite_ref-Morris_1969_10-0">[10]</sup><sup class="reference" id="cite_ref-SL_1969_11-0">[11]</sup><sup class="reference" id="cite_ref-Holdsworth_2002_12-0">[12]</sup> Both these types of conditions are treated the same way in logic design and may be referred to collectively as <i>don't-care conditions</i> for brevity.<sup class="reference" id="cite_ref-Strong_2013_13-0">[13]</sup> The designer of a logic circuit to implement the function need not care about such inputs, but can choose the circuit's output arbitrarily, usually such that the simplest circuit results (minimization).
</p><p>Don't-care terms are important to consider in minimizing logic circuit design, including graphical methods like Karnaugh–Veitch maps and algebraic methods such as the Quine–McCluskey algorithm.  In 1958, Seymour Ginsburg proved that minimization of states of a finite-state machine with don't-care conditions does not necessarily yield a minimization of logic elements.  Direct minimization of logic elements in such circuits was computationally impractical (for large systems) with the computing power available to Ginsburg in 1958.<sup class="reference" id="cite_ref-Ginsburg_1958_14-0">[14]</sup>
</p>

<h2><span class="mw-headline" id="Examples">Examples</span><span class="mw-editsection"></span></h2>
<table class="wikitable" style="float:right">
<caption>Don't-care terms to get minimal circuit
</caption>
<tbody><tr>
<th style="background:#EAECF0;background:linear-gradient(to top right,#EAECF0 49%,#AAA 49.5%,#AAA 50.5%,#EAECF0 51%);line-height:1.2;padding:0.1em 0.4em;"></th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10
</th></tr>
<tr>
<th height="30px">00
</th>
<td><span style="color:#00c000">1</span></td>
<td><span style="color:#c00000">0</span></td>
<td><span style="color:#c00000">0</span></td>
<td><span style="color:#00c000">1</span>
</td></tr>
<tr>
<th height="30px">01
</th>
<td><span style="color:#c00000">0</span></td>
<td><span style="color:#c00000">0</span></td>
<td><span style="color:#c00000">0</span></td>
<td><span style="color:#00c000">1</span>
</td></tr>
<tr>
<th height="30px">11
</th>
<td><span style="color:#ff8080">0</span></td>
<td><span style="color:#ff8080">0</span></td>
<td><span style="color:#ff8080">0</span></td>
<td><span style="color:#80ff80">1</span>
</td></tr>
<tr>
<th height="30px">10
</th>
<td><span style="color:#00c000">1</span></td>
<td><span style="color:#c00000">0</span></td>
<td><span style="color:#ff8080">0</span></td>
<td><span style="color:#80ff80">1</span>
</td></tr></tbody></table>
<table class="wikitable" style="float:right">
<caption>Karnaugh map for lower left segment
</caption>
<tbody><tr>
<th style="background:#EAECF0;background:linear-gradient(to top right,#EAECF0 49%,#AAA 49.5%,#AAA 50.5%,#EAECF0 51%);line-height:1.2;padding:0.1em 0.4em;"></th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10
</th></tr>
<tr>
<th height="30px">00
</th>
<td><span style="color:#00c000">1</span></td>
<td><span style="color:#c00000">0</span></td>
<td><span style="color:#c00000">0</span></td>
<td><span style="color:#00c000">1</span>
</td></tr>
<tr>
<th height="30px">01
</th>
<td><span style="color:#c00000">0</span></td>
<td><span style="color:#c00000">0</span></td>
<td><span style="color:#c00000">0</span></td>
<td><span style="color:#00c000">1</span>
</td></tr>
<tr>
<th height="30px">11
</th>
<td><span style="color:#808080">x</span></td>
<td><span style="color:#808080">x</span></td>
<td><span style="color:#808080">x</span></td>
<td><span style="color:#808080">x</span>
</td></tr>
<tr>
<th height="30px">10
</th>
<td><span style="color:#00c000">1</span></td>
<td><span style="color:#c00000">0</span></td>
<td><span style="color:#808080">x</span></td>
<td><span style="color:#808080">x</span>
</td></tr></tbody></table>
<table class="wikitable" style="float:right">
<caption>Digits in 7-segment display
</caption>
<tbody><tr>
<th style="background:#EAECF0;background:linear-gradient(to top right,#EAECF0 49%,#AAA 49.5%,#AAA 50.5%,#EAECF0 51%);line-height:1.2;padding:0.1em 0.4em;"></th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10
</th></tr>
<tr>
<th height="30px">00
</th>
<td><img alt="Dígito c0.svg" data-file-height="500" data-file-width="300" decoding="async" height="30" src="//upload.wikimedia.org/wikipedia/commons/thumb/4/4b/D%C3%ADgito_c0.svg/18px-D%C3%ADgito_c0.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/4b/D%C3%ADgito_c0.svg/27px-D%C3%ADgito_c0.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/4b/D%C3%ADgito_c0.svg/36px-D%C3%ADgito_c0.svg.png 2x" width="18"/>
</td>
<td><img alt="Dígito c1.svg" data-file-height="500" data-file-width="300" decoding="async" height="30" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/87/D%C3%ADgito_c1.svg/18px-D%C3%ADgito_c1.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/87/D%C3%ADgito_c1.svg/27px-D%C3%ADgito_c1.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/87/D%C3%ADgito_c1.svg/36px-D%C3%ADgito_c1.svg.png 2x" width="18"/>
</td>
<td><img alt="Dígito c3.svg" data-file-height="500" data-file-width="300" decoding="async" height="30" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/d0/D%C3%ADgito_c3.svg/18px-D%C3%ADgito_c3.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/d0/D%C3%ADgito_c3.svg/27px-D%C3%ADgito_c3.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/d0/D%C3%ADgito_c3.svg/36px-D%C3%ADgito_c3.svg.png 2x" width="18"/>
</td>
<td><img alt="Dígito c2.svg" data-file-height="500" data-file-width="300" decoding="async" height="30" src="//upload.wikimedia.org/wikipedia/commons/thumb/b/b0/D%C3%ADgito_c2.svg/18px-D%C3%ADgito_c2.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/b0/D%C3%ADgito_c2.svg/27px-D%C3%ADgito_c2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/b0/D%C3%ADgito_c2.svg/36px-D%C3%ADgito_c2.svg.png 2x" width="18"/>
</td></tr>
<tr>
<th height="30px">01
</th>
<td><img alt="Dígito c4.svg" data-file-height="500" data-file-width="300" decoding="async" height="30" src="//upload.wikimedia.org/wikipedia/commons/thumb/9/94/D%C3%ADgito_c4.svg/18px-D%C3%ADgito_c4.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/94/D%C3%ADgito_c4.svg/27px-D%C3%ADgito_c4.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/94/D%C3%ADgito_c4.svg/36px-D%C3%ADgito_c4.svg.png 2x" width="18"/>
</td>
<td><img alt="Dígito c5.svg" data-file-height="500" data-file-width="300" decoding="async" height="30" src="//upload.wikimedia.org/wikipedia/commons/thumb/5/5c/D%C3%ADgito_c5.svg/18px-D%C3%ADgito_c5.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/5/5c/D%C3%ADgito_c5.svg/27px-D%C3%ADgito_c5.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/5/5c/D%C3%ADgito_c5.svg/36px-D%C3%ADgito_c5.svg.png 2x" width="18"/>
</td>
<td><img alt="Dígito c7.svg" data-file-height="500" data-file-width="300" decoding="async" height="30" src="//upload.wikimedia.org/wikipedia/commons/thumb/5/5c/D%C3%ADgito_c7.svg/18px-D%C3%ADgito_c7.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/5/5c/D%C3%ADgito_c7.svg/27px-D%C3%ADgito_c7.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/5/5c/D%C3%ADgito_c7.svg/36px-D%C3%ADgito_c7.svg.png 2x" width="18"/>
</td>
<td><img alt="Dígito c6.svg" data-file-height="500" data-file-width="300" decoding="async" height="30" src="//upload.wikimedia.org/wikipedia/commons/thumb/1/1e/D%C3%ADgito_c6.svg/18px-D%C3%ADgito_c6.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/1e/D%C3%ADgito_c6.svg/27px-D%C3%ADgito_c6.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/1e/D%C3%ADgito_c6.svg/36px-D%C3%ADgito_c6.svg.png 2x" width="18"/>
</td></tr>
<tr>
<th height="30px">11
</th>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<th height="30px">10
</th>
<td><img alt="Dígito c8.svg" data-file-height="500" data-file-width="300" decoding="async" height="30" src="//upload.wikimedia.org/wikipedia/commons/thumb/0/0c/D%C3%ADgito_c8.svg/18px-D%C3%ADgito_c8.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/0/0c/D%C3%ADgito_c8.svg/27px-D%C3%ADgito_c8.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/0/0c/D%C3%ADgito_c8.svg/36px-D%C3%ADgito_c8.svg.png 2x" width="18"/>
</td>
<td><img alt="Dígito c9.svg" data-file-height="500" data-file-width="300" decoding="async" height="30" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/8a/D%C3%ADgito_c9.svg/18px-D%C3%ADgito_c9.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/8a/D%C3%ADgito_c9.svg/27px-D%C3%ADgito_c9.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8a/D%C3%ADgito_c9.svg/36px-D%C3%ADgito_c9.svg.png 2x" width="18"/>
</td>
<td>
</td>
<td>
</td></tr></tbody></table>
<p>Examples of don't-care terms are the binary values 1010 through 1111 (10 through 15 in decimal) for a function that takes a binary-coded decimal (BCD) value, because a BCD value never takes on such values (so called pseudo-tetrades); in the pictures, the circuit computing the lower left bar of a 7-segment display can be minimized to <span class="nowrap"><span style="text-decoration:overline;"><i>a</i></span> <i>b</i> + <span style="text-decoration:overline;"><i>a</i></span> <span style="text-decoration:overline;"><i>c</i></span></span> by an appropriate choice of circuit outputs for <span class="nowrap"><i>dcba</i> = 1010…1111</span>.
</p><p>Write-only registers, as frequently found in older hardware, are often a consequence of don't-care optimizations in the trade-off between functionality and the number of necessary logic gates.<sup class="reference" id="cite_ref-Toshiba_2008_15-0">[15]</sup>
</p><p>Don't-care states can also occur in encoding schemes and communication protocols.<sup class="reference" id="cite_ref-NB_Encodings_with_DCs_16-0">[nb 1]</sup>
</p>
<h2><span class="mw-headline" id="X_value"><span class="anchor" id="X"></span><span class="anchor" id="W"></span><span class="anchor" id="Don't_know"></span>X value</span><span class="mw-editsection"></span></h2>
<p>"Don't care" may also refer to an unknown value in a multi-valued logic system, in which case it may also be called an <b>X value</b> or <b>don't know</b>.<sup class="reference" id="cite_ref-Katz_1994_17-0">[16]</sup> In the Verilog hardware description language such values are denoted by the letter "X". In the VHDL hardware description language such values are denoted (in the standard logic package) by the letter "X" (forced unknown) or the letter "W" (weak unknown).<sup class="reference" id="cite_ref-Naylor_1997_18-0">[17]</sup>
</p><p>An X value does not exist in hardware. In simulation, an X value can result from two or more sources driving a signal simultaneously, or the stable output of a flip-flop not having been reached. In synthesized hardware, however, the actual value of such a signal will be either 0 or 1, but will not be determinable from the circuit's inputs.<sup class="reference" id="cite_ref-Naylor_1997_18-1">[17]</sup>
</p>
<h2><span class="mw-headline" id="Power-up_states"><span class="anchor" id="Forbidden_input"></span><span class="anchor" id="Don't-care_alarm"></span>Power-up states</span><span class="mw-editsection"></span></h2>
<p>Further considerations are needed for logic circuits that involve some feedback. That is, those circuits that depend on the previous output(s) of the circuit as well as its current external inputs. Such circuits can be represented by a state machine. It is sometimes possible that some states that are nominally can't-happen conditions can accidentally be generated during power-up of the circuit or else by random interference (like cosmic radiation, electrical noise or heat). This is also called <i>forbidden input</i>.<sup class="reference" id="cite_ref-Lind_1977_19-0">[18]</sup> In some cases, there is no combination of inputs that can exit the state machine into a normal operational state. The machine remains stuck in the power-up state or can be moved only between other can't-happen states in a walled garden of states. This is also called a <i>hardware lockup</i> or <i>soft error</i>. Such states, while nominally can't-happen, are not don't-care, and designers take steps either to ensure that they are really made can't-happen, or else if they do happen, that they create a <i>don't-care alarm</i> indicating an emergency state<sup class="reference" id="cite_ref-Lind_1977_19-1">[18]</sup> for error detection, or they are transitory and lead to a normal operational state.<sup class="reference" id="cite_ref-Kumar_1995_20-0">[19]</sup><sup class="reference" id="cite_ref-Intel_2017_21-0">[20]</sup><sup class="reference" id="cite_ref-Intel_2020_22-0">[21]</sup>
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"></span></h2>
<ul><li>Decision table</li>
<li>Side effect</li>
<li>Short-circuit evaluation</li>
<li>Incomplete address decoding</li>
<li>Incomplete opcode decoding</li>
<li>Logic redundancy</li>
<li>Undefined behaviour</li>
<li>Undefined variable</li>
<li>Uninitialized variable</li>
<li>Four-valued logic</li>
<li>Nine-valued logic</li></ul>
<h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1011085734">.mw-parser-output .reflist{font-size:90%;margin-bottom:0.5em;list-style-type:decimal}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"></span></h2>
<link href="mw-data:TemplateStyles:r1011085734" rel="mw-deduplicated-inline-style"/>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"></span></h2>
<ul><li><link href="mw-data:TemplateStyles:r1067248974" rel="mw-deduplicated-inline-style"/><cite class="citation book cs1" id="CITEREFBinderBeizer2000">Binder, Robert V.; Beizer, Boris (2000). <i>Testing Object-oriented Systems: Models, Patterns, and Tools</i>. Addison-Wesley Object Technology Series (illustrated reworked ed.). Addison-Wesley Professional. ISBN <bdi>978-0-20180938-1</bdi>. <link href="mw-data:TemplateStyles:r1067248974" rel="mw-deduplicated-inline-style"/>ISBN 0-20180938-9<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-08-05</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Testing+Object-oriented+Systems%3A+Models%2C+Patterns%2C+and+Tools&amp;rft.series=Addison-Wesley+Object+Technology+Series&amp;rft.edition=illustrated+reworked&amp;rft.pub=Addison-Wesley+Professional&amp;rft.date=2000&amp;rft.isbn=978-0-20180938-1&amp;rft.aulast=Binder&amp;rft.aufirst=Robert+V.&amp;rft.au=Beizer%2C+Boris&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DP3UkDhLHP4YC&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADon%27t-care+term"></span> (1191 pages)</li>
<li><link href="mw-data:TemplateStyles:r1067248974" rel="mw-deduplicated-inline-style"/><cite class="citation book cs1">"Chapter 6. Microcomputer System Component Data Sheet - EPROMs and ROM: I. PROM and ROM Programming Instructions - B3. Non-Intellec Hex Paper Tape Format, C1. Intellec Hex Computer Punched Card Format, C2. PN Computer Punched Card Format". <i>MCS-80 User's Manual (With Introduction to MCS-85)</i>. Intel Corporation. October 1977 [1975]. pp. 6–77, 6–79. 98-153D<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-02-27</span></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Chapter+6.+Microcomputer+System+Component+Data+Sheet+-+EPROMs+and+ROM%3A+I.+PROM+and+ROM+Programming+Instructions+-+B3.+Non-Intellec+Hex+Paper+Tape+Format%2C+C1.+Intellec+Hex+Computer+Punched+Card+Format%2C+C2.+PN+Computer+Punched+Card+Format&amp;rft.btitle=MCS-80+User%27s+Manual+%28With+Introduction+to+MCS-85%29&amp;rft.pages=6-77%2C+6-79&amp;rft.pub=Intel+Corporation&amp;rft.date=1977-10&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fbitsavers_intelMCS80ualOct77_38961682%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ADon%27t-care+term"></span> [16][17] (NB. Uses the term "don't care" data for address ranges in programmable memory chips which do not need to contain a particular value und thus can remain undefined in the programming instructions.)</li></ul>
<!-- 
NewPP limit report
Parsed by mw2385
Cached time: 20221224043626
Cache expiry: 1814400
Reduced expiry: false
Complications: [vary‐revision‐sha1, show‐toc]
CPU time usage: 0.375 seconds
Real time usage: 0.463 seconds
Preprocessor visited node count: 3344/1000000
Post‐expand include size: 75605/2097152 bytes
Template argument size: 2865/2097152 bytes
Highest expansion depth: 18/100
Expensive parser function count: 3/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 97831/5000000 bytes
Lua time usage: 0.211/10.000 seconds
Lua memory usage: 7068052/52428800 bytes
Number of Wikibase entities loaded: 0/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  406.198      1 -total
 65.54%  266.204      2 Template:Reflist
 31.68%  128.695     14 Template:Cite_book
 24.38%   99.031      7 Template:Cite_journal
 14.82%   60.203      1 Template:Short_description
  8.41%   34.156      2 Template:Pagetype
  7.44%   30.217      4 Template:ISBN
  5.62%   22.823      1 Template:Confuse
  4.33%   17.604      5 Template:Catalog_lookup_link
  3.94%   16.010      1 Template:Use_dmy_dates
-->
<!-- Saved in parser cache with key enwiki:pcache:idhash:7444599-0!canonical and timestamp 20221224043626 and revision id 1127265322.
 -->
</div></body>
</html>