{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521165808364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521165808369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 16 03:03:28 2018 " "Processing started: Fri Mar 16 03:03:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521165808369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165808369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test1 -c Test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test1 -c Test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165808369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521165808918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521165808918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.v 1 1 " "Found 1 design units, including 1 entities, in source file test1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test1 " "Found entity 1: Test1" {  } { { "Test1.v" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165829953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165829953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitregister-Behavioral " "Found design unit 1: nbitregister-Behavioral" {  } { { "nbitregister.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/nbitregister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830666 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitregister " "Found entity 1: nbitregister" {  } { { "nbitregister.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/nbitregister.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165830666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregistertestbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitregistertestbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitregistertestbench-behavior " "Found design unit 1: nbitregistertestbench-behavior" {  } { { "nbitregistertestbench.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/nbitregistertestbench.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830668 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitregistertestbench " "Found entity 1: nbitregistertestbench" {  } { { "nbitregistertestbench.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/nbitregistertestbench.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165830668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flipflop-behave " "Found design unit 1: D_flipflop-behave" {  } { { "D_flipflop.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830670 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "D_flipflop.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165830670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop_test-behavior " "Found design unit 1: d_flipflop_test-behavior" {  } { { "d_flipflop_test.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/d_flipflop_test.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830672 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop_test " "Found entity 1: d_flipflop_test" {  } { { "d_flipflop_test.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/d_flipflop_test.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165830672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_shifter-Behavioral " "Found design unit 1: four_bit_shifter-Behavioral" {  } { { "four_bit_shifter.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/four_bit_shifter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830673 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_shifter " "Found entity 1: four_bit_shifter" {  } { { "four_bit_shifter.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/four_bit_shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165830673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_shifter_tb_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_shifter_tb_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_shifter_tb_vhd-behavior " "Found design unit 1: four_bit_shifter_tb_vhd-behavior" {  } { { "four_bit_shifter_tb_vhd.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/four_bit_shifter_tb_vhd.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830676 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_shifter_tb_vhd " "Found entity 1: four_bit_shifter_tb_vhd" {  } { { "four_bit_shifter_tb_vhd.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/four_bit_shifter_tb_vhd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165830676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updown_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file updown_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UPDOWN_COUNTER-Behavioral " "Found design unit 1: UPDOWN_COUNTER-Behavioral" {  } { { "UPDOWN_COUNTER.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/UPDOWN_COUNTER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830678 ""} { "Info" "ISGN_ENTITY_NAME" "1 UPDOWN_COUNTER " "Found entity 1: UPDOWN_COUNTER" {  } { { "UPDOWN_COUNTER.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/UPDOWN_COUNTER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165830678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_counters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_counters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_counters-Behavioral " "Found design unit 1: tb_counters-Behavioral" {  } { { "tb_counters.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/tb_counters.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830682 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_counters " "Found entity 1: tb_counters" {  } { { "tb_counters.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/tb_counters.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165830682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco3x8_seq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco3x8_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco3x8_seq-beh " "Found design unit 1: deco3x8_seq-beh" {  } { { "deco3x8_seq.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/deco3x8_seq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830684 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco3x8_seq " "Found entity 1: deco3x8_seq" {  } { { "deco3x8_seq.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/deco3x8_seq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165830684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco3x8_seq_tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco3x8_seq_tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco3x8_seq_tst-beh " "Found design unit 1: deco3x8_seq_tst-beh" {  } { { "deco3x8_seq_tst.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/deco3x8_seq_tst.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830687 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco3x8_seq_tst " "Found entity 1: deco3x8_seq_tst" {  } { { "deco3x8_seq_tst.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/deco3x8_seq_tst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521165830687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165830687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nbitregister " "Elaborating entity \"nbitregister\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521165830739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flipflop D_flipflop:\\inst:3:A " "Elaborating entity \"D_flipflop\" for hierarchy \"D_flipflop:\\inst:3:A\"" {  } { { "nbitregister.vhd" "\\inst:3:A" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/nbitregister.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521165830741 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_flipflop:\\inst:0:A\|q D_flipflop:\\inst:0:A\|q~_emulated D_flipflop:\\inst:0:A\|q~1 " "Register \"D_flipflop:\\inst:0:A\|q\" is converted into an equivalent circuit using register \"D_flipflop:\\inst:0:A\|q~_emulated\" and latch \"D_flipflop:\\inst:0:A\|q~1\"" {  } { { "D_flipflop.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd" 5 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1521165831383 "|nbitregister|D_flipflop:inst:0:A|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_flipflop:\\inst:1:A\|q D_flipflop:\\inst:1:A\|q~_emulated D_flipflop:\\inst:0:A\|q~1 " "Register \"D_flipflop:\\inst:1:A\|q\" is converted into an equivalent circuit using register \"D_flipflop:\\inst:1:A\|q~_emulated\" and latch \"D_flipflop:\\inst:0:A\|q~1\"" {  } { { "D_flipflop.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd" 5 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1521165831383 "|nbitregister|D_flipflop:inst:1:A|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_flipflop:\\inst:2:A\|q D_flipflop:\\inst:2:A\|q~_emulated D_flipflop:\\inst:0:A\|q~1 " "Register \"D_flipflop:\\inst:2:A\|q\" is converted into an equivalent circuit using register \"D_flipflop:\\inst:2:A\|q~_emulated\" and latch \"D_flipflop:\\inst:0:A\|q~1\"" {  } { { "D_flipflop.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd" 5 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1521165831383 "|nbitregister|D_flipflop:inst:2:A|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_flipflop:\\inst:3:A\|q D_flipflop:\\inst:3:A\|q~_emulated D_flipflop:\\inst:0:A\|q~1 " "Register \"D_flipflop:\\inst:3:A\|q\" is converted into an equivalent circuit using register \"D_flipflop:\\inst:3:A\|q~_emulated\" and latch \"D_flipflop:\\inst:0:A\|q~1\"" {  } { { "D_flipflop.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd" 5 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1521165831383 "|nbitregister|D_flipflop:inst:3:A|q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_flipflop:\\inst:0:A\|qnot D_flipflop:\\inst:0:A\|qnot~_emulated D_flipflop:\\inst:0:A\|qnot~1 " "Register \"D_flipflop:\\inst:0:A\|qnot\" is converted into an equivalent circuit using register \"D_flipflop:\\inst:0:A\|qnot~_emulated\" and latch \"D_flipflop:\\inst:0:A\|qnot~1\"" {  } { { "D_flipflop.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd" 5 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1521165831383 "|nbitregister|D_flipflop:inst:0:A|qnot"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_flipflop:\\inst:1:A\|qnot D_flipflop:\\inst:1:A\|qnot~_emulated D_flipflop:\\inst:0:A\|qnot~1 " "Register \"D_flipflop:\\inst:1:A\|qnot\" is converted into an equivalent circuit using register \"D_flipflop:\\inst:1:A\|qnot~_emulated\" and latch \"D_flipflop:\\inst:0:A\|qnot~1\"" {  } { { "D_flipflop.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd" 5 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1521165831383 "|nbitregister|D_flipflop:inst:1:A|qnot"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_flipflop:\\inst:2:A\|qnot D_flipflop:\\inst:2:A\|qnot~_emulated D_flipflop:\\inst:0:A\|qnot~1 " "Register \"D_flipflop:\\inst:2:A\|qnot\" is converted into an equivalent circuit using register \"D_flipflop:\\inst:2:A\|qnot~_emulated\" and latch \"D_flipflop:\\inst:0:A\|qnot~1\"" {  } { { "D_flipflop.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd" 5 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1521165831383 "|nbitregister|D_flipflop:inst:2:A|qnot"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D_flipflop:\\inst:3:A\|qnot D_flipflop:\\inst:3:A\|qnot~_emulated D_flipflop:\\inst:0:A\|qnot~1 " "Register \"D_flipflop:\\inst:3:A\|qnot\" is converted into an equivalent circuit using register \"D_flipflop:\\inst:3:A\|qnot~_emulated\" and latch \"D_flipflop:\\inst:0:A\|qnot~1\"" {  } { { "D_flipflop.vhd" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd" 5 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1521165831383 "|nbitregister|D_flipflop:inst:3:A|qnot"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1521165831383 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521165831515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521165831972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521165831972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521165832021 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521165832021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521165832021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521165832021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521165832045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 16 03:03:52 2018 " "Processing ended: Fri Mar 16 03:03:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521165832045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521165832045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521165832045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521165832045 ""}
