|LAB_1
LEDG[0] <= T0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= T1.DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= T2.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => instant11.IN0
CLOCK => T1.CLK
CLOCK => T0.CLK
CLOCK => T2.CLK
ENABLE => inst_not.IN0
SW[0] => inst9.IN0
SW[0] => inst1.IN0
SW[1] => inst7.IN0
SW[1] => inst2.IN0
SW[2] => inst5.IN0
SW[2] => inst3.IN0


