ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB68:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** UART_HandleTypeDef huart2;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 3


  91:Core/Src/main.c ****   MX_USART2_UART_Init();
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Infinite loop */
  97:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  98:Core/Src/main.c ****   while (1)
  99:Core/Src/main.c ****   {
 100:Core/Src/main.c ****     /* USER CODE END WHILE */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 103:Core/Src/main.c ****   }
 104:Core/Src/main.c ****   /* USER CODE END 3 */
 105:Core/Src/main.c **** }
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** /**
 108:Core/Src/main.c ****   * @brief System Clock Configuration
 109:Core/Src/main.c ****   * @retval None
 110:Core/Src/main.c ****   */
 111:Core/Src/main.c **** void SystemClock_Config(void)
 112:Core/Src/main.c **** {
 113:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 117:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 125:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 126:Core/Src/main.c ****   {
 127:Core/Src/main.c ****     Error_Handler();
 128:Core/Src/main.c ****   }
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 131:Core/Src/main.c ****   */
 132:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 133:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 140:Core/Src/main.c ****   {
 141:Core/Src/main.c ****     Error_Handler();
 142:Core/Src/main.c ****   }
 143:Core/Src/main.c **** }
 144:Core/Src/main.c **** 
 145:Core/Src/main.c **** /**
 146:Core/Src/main.c ****   * @brief USART2 Initialization Function
 147:Core/Src/main.c ****   * @param None
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 4


 148:Core/Src/main.c ****   * @retval None
 149:Core/Src/main.c ****   */
 150:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 151:Core/Src/main.c **** {
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 160:Core/Src/main.c ****   huart2.Instance = USART2;
 161:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 162:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 163:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 164:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 165:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 166:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 167:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 168:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     Error_Handler();
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** }
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** /**
 179:Core/Src/main.c ****   * @brief GPIO Initialization Function
 180:Core/Src/main.c ****   * @param None
 181:Core/Src/main.c ****   * @retval None
 182:Core/Src/main.c ****   */
 183:Core/Src/main.c **** static void MX_GPIO_Init(void)
 184:Core/Src/main.c **** {
  26              		.loc 1 184 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 88B0     		sub	sp, sp, #32
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 185:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 185 3 view .LVU1
  41              		.loc 1 185 20 is_stmt 0 view .LVU2
  42 0004 04AD     		add	r5, sp, #16
  43 0006 0024     		movs	r4, #0
  44 0008 0494     		str	r4, [sp, #16]
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 5


  45 000a 0594     		str	r4, [sp, #20]
  46 000c 0694     		str	r4, [sp, #24]
  47 000e 0794     		str	r4, [sp, #28]
 186:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 191:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 191 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 191 3 view .LVU4
  51              		.loc 1 191 3 view .LVU5
  52 0010 254B     		ldr	r3, .L3
  53 0012 9A69     		ldr	r2, [r3, #24]
  54 0014 42F01002 		orr	r2, r2, #16
  55 0018 9A61     		str	r2, [r3, #24]
  56              		.loc 1 191 3 view .LVU6
  57 001a 9A69     		ldr	r2, [r3, #24]
  58 001c 02F01002 		and	r2, r2, #16
  59 0020 0092     		str	r2, [sp]
  60              		.loc 1 191 3 view .LVU7
  61 0022 009A     		ldr	r2, [sp]
  62              	.LBE4:
  63              		.loc 1 191 3 view .LVU8
 192:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  64              		.loc 1 192 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 192 3 view .LVU10
  67              		.loc 1 192 3 view .LVU11
  68 0024 9A69     		ldr	r2, [r3, #24]
  69 0026 42F02002 		orr	r2, r2, #32
  70 002a 9A61     		str	r2, [r3, #24]
  71              		.loc 1 192 3 view .LVU12
  72 002c 9A69     		ldr	r2, [r3, #24]
  73 002e 02F02002 		and	r2, r2, #32
  74 0032 0192     		str	r2, [sp, #4]
  75              		.loc 1 192 3 view .LVU13
  76 0034 019A     		ldr	r2, [sp, #4]
  77              	.LBE5:
  78              		.loc 1 192 3 view .LVU14
 193:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  79              		.loc 1 193 3 view .LVU15
  80              	.LBB6:
  81              		.loc 1 193 3 view .LVU16
  82              		.loc 1 193 3 view .LVU17
  83 0036 9A69     		ldr	r2, [r3, #24]
  84 0038 42F00402 		orr	r2, r2, #4
  85 003c 9A61     		str	r2, [r3, #24]
  86              		.loc 1 193 3 view .LVU18
  87 003e 9A69     		ldr	r2, [r3, #24]
  88 0040 02F00402 		and	r2, r2, #4
  89 0044 0292     		str	r2, [sp, #8]
  90              		.loc 1 193 3 view .LVU19
  91 0046 029A     		ldr	r2, [sp, #8]
  92              	.LBE6:
  93              		.loc 1 193 3 view .LVU20
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 6


 194:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  94              		.loc 1 194 3 view .LVU21
  95              	.LBB7:
  96              		.loc 1 194 3 view .LVU22
  97              		.loc 1 194 3 view .LVU23
  98 0048 9A69     		ldr	r2, [r3, #24]
  99 004a 42F00802 		orr	r2, r2, #8
 100 004e 9A61     		str	r2, [r3, #24]
 101              		.loc 1 194 3 view .LVU24
 102 0050 9B69     		ldr	r3, [r3, #24]
 103 0052 03F00803 		and	r3, r3, #8
 104 0056 0393     		str	r3, [sp, #12]
 105              		.loc 1 194 3 view .LVU25
 106 0058 039B     		ldr	r3, [sp, #12]
 107              	.LBE7:
 108              		.loc 1 194 3 view .LVU26
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 197:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, LD2_Pin|DHT_DATA_Pin, GPIO_PIN_RESET);
 109              		.loc 1 197 3 view .LVU27
 110 005a 144E     		ldr	r6, .L3+4
 111 005c 2246     		mov	r2, r4
 112 005e 4FF49071 		mov	r1, #288
 113 0062 3046     		mov	r0, r6
 114 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 115              	.LVL0:
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 200:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 116              		.loc 1 200 3 view .LVU28
 117              		.loc 1 200 23 is_stmt 0 view .LVU29
 118 0068 4FF40053 		mov	r3, #8192
 119 006c 0493     		str	r3, [sp, #16]
 201:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 120              		.loc 1 201 3 is_stmt 1 view .LVU30
 121              		.loc 1 201 24 is_stmt 0 view .LVU31
 122 006e 104B     		ldr	r3, .L3+8
 123 0070 0593     		str	r3, [sp, #20]
 202:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 124              		.loc 1 202 3 is_stmt 1 view .LVU32
 125              		.loc 1 202 24 is_stmt 0 view .LVU33
 126 0072 0694     		str	r4, [sp, #24]
 203:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 127              		.loc 1 203 3 is_stmt 1 view .LVU34
 128 0074 2946     		mov	r1, r5
 129 0076 0F48     		ldr	r0, .L3+12
 130 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 131              	.LVL1:
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /*Configure GPIO pins : LD2_Pin DHT_DATA_Pin */
 206:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin|DHT_DATA_Pin;
 132              		.loc 1 206 3 view .LVU35
 133              		.loc 1 206 23 is_stmt 0 view .LVU36
 134 007c 4FF49073 		mov	r3, #288
 135 0080 0493     		str	r3, [sp, #16]
 207:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 136              		.loc 1 207 3 is_stmt 1 view .LVU37
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 7


 137              		.loc 1 207 24 is_stmt 0 view .LVU38
 138 0082 0123     		movs	r3, #1
 139 0084 0593     		str	r3, [sp, #20]
 208:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 140              		.loc 1 208 3 is_stmt 1 view .LVU39
 141              		.loc 1 208 24 is_stmt 0 view .LVU40
 142 0086 0694     		str	r4, [sp, #24]
 209:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 143              		.loc 1 209 3 is_stmt 1 view .LVU41
 144              		.loc 1 209 25 is_stmt 0 view .LVU42
 145 0088 0223     		movs	r3, #2
 146 008a 0793     		str	r3, [sp, #28]
 210:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 147              		.loc 1 210 3 is_stmt 1 view .LVU43
 148 008c 2946     		mov	r1, r5
 149 008e 3046     		mov	r0, r6
 150 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 151              	.LVL2:
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* EXTI interrupt init*/
 213:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 152              		.loc 1 213 3 view .LVU44
 153 0094 2246     		mov	r2, r4
 154 0096 2146     		mov	r1, r4
 155 0098 2820     		movs	r0, #40
 156 009a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 157              	.LVL3:
 214:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 158              		.loc 1 214 3 view .LVU45
 159 009e 2820     		movs	r0, #40
 160 00a0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 161              	.LVL4:
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 219:Core/Src/main.c **** }
 162              		.loc 1 219 1 is_stmt 0 view .LVU46
 163 00a4 08B0     		add	sp, sp, #32
 164              	.LCFI2:
 165              		.cfi_def_cfa_offset 16
 166              		@ sp needed
 167 00a6 70BD     		pop	{r4, r5, r6, pc}
 168              	.L4:
 169              		.align	2
 170              	.L3:
 171 00a8 00100240 		.word	1073876992
 172 00ac 00080140 		.word	1073809408
 173 00b0 00001110 		.word	269549568
 174 00b4 00100140 		.word	1073811456
 175              		.cfi_endproc
 176              	.LFE68:
 178              		.section	.text.Error_Handler,"ax",%progbits
 179              		.align	1
 180              		.global	Error_Handler
 181              		.syntax unified
 182              		.thumb
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 8


 183              		.thumb_func
 185              	Error_Handler:
 186              	.LFB69:
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** /* USER CODE END 4 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** /**
 226:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 227:Core/Src/main.c ****   * @retval None
 228:Core/Src/main.c ****   */
 229:Core/Src/main.c **** void Error_Handler(void)
 230:Core/Src/main.c **** {
 187              		.loc 1 230 1 is_stmt 1 view -0
 188              		.cfi_startproc
 189              		@ Volatile: function does not return.
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192              		@ link register save eliminated.
 231:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 232:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 233:Core/Src/main.c ****   __disable_irq();
 193              		.loc 1 233 3 view .LVU48
 194              	.LBB8:
 195              	.LBI8:
 196              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 9


  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 10


  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 197              		.loc 2 140 27 view .LVU49
 198              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 11


 199              		.loc 2 142 3 view .LVU50
 200              		.syntax unified
 201              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 202 0000 72B6     		cpsid i
 203              	@ 0 "" 2
 204              		.thumb
 205              		.syntax unified
 206              	.L6:
 207              	.LBE9:
 208              	.LBE8:
 234:Core/Src/main.c ****   while (1)
 209              		.loc 1 234 3 view .LVU51
 235:Core/Src/main.c ****   {
 236:Core/Src/main.c ****   }
 210              		.loc 1 236 3 view .LVU52
 234:Core/Src/main.c ****   while (1)
 211              		.loc 1 234 9 view .LVU53
 212 0002 FEE7     		b	.L6
 213              		.cfi_endproc
 214              	.LFE69:
 216              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 217              		.align	1
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
 222              	MX_USART2_UART_Init:
 223              	.LFB67:
 151:Core/Src/main.c **** 
 224              		.loc 1 151 1 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 0
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228 0000 08B5     		push	{r3, lr}
 229              	.LCFI3:
 230              		.cfi_def_cfa_offset 8
 231              		.cfi_offset 3, -8
 232              		.cfi_offset 14, -4
 160:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 233              		.loc 1 160 3 view .LVU55
 160:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 234              		.loc 1 160 19 is_stmt 0 view .LVU56
 235 0002 0A48     		ldr	r0, .L11
 236 0004 0A4B     		ldr	r3, .L11+4
 237 0006 0360     		str	r3, [r0]
 161:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 238              		.loc 1 161 3 is_stmt 1 view .LVU57
 161:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 239              		.loc 1 161 24 is_stmt 0 view .LVU58
 240 0008 4FF4E133 		mov	r3, #115200
 241 000c 4360     		str	r3, [r0, #4]
 162:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 242              		.loc 1 162 3 is_stmt 1 view .LVU59
 162:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 243              		.loc 1 162 26 is_stmt 0 view .LVU60
 244 000e 0023     		movs	r3, #0
 245 0010 8360     		str	r3, [r0, #8]
 163:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 12


 246              		.loc 1 163 3 is_stmt 1 view .LVU61
 163:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 247              		.loc 1 163 24 is_stmt 0 view .LVU62
 248 0012 C360     		str	r3, [r0, #12]
 164:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 249              		.loc 1 164 3 is_stmt 1 view .LVU63
 164:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 250              		.loc 1 164 22 is_stmt 0 view .LVU64
 251 0014 0361     		str	r3, [r0, #16]
 165:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 252              		.loc 1 165 3 is_stmt 1 view .LVU65
 165:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 253              		.loc 1 165 20 is_stmt 0 view .LVU66
 254 0016 0C22     		movs	r2, #12
 255 0018 4261     		str	r2, [r0, #20]
 166:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 256              		.loc 1 166 3 is_stmt 1 view .LVU67
 166:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 257              		.loc 1 166 25 is_stmt 0 view .LVU68
 258 001a 8361     		str	r3, [r0, #24]
 167:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 259              		.loc 1 167 3 is_stmt 1 view .LVU69
 167:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 260              		.loc 1 167 28 is_stmt 0 view .LVU70
 261 001c C361     		str	r3, [r0, #28]
 168:Core/Src/main.c ****   {
 262              		.loc 1 168 3 is_stmt 1 view .LVU71
 168:Core/Src/main.c ****   {
 263              		.loc 1 168 7 is_stmt 0 view .LVU72
 264 001e FFF7FEFF 		bl	HAL_UART_Init
 265              	.LVL5:
 168:Core/Src/main.c ****   {
 266              		.loc 1 168 6 discriminator 1 view .LVU73
 267 0022 00B9     		cbnz	r0, .L10
 176:Core/Src/main.c **** 
 268              		.loc 1 176 1 view .LVU74
 269 0024 08BD     		pop	{r3, pc}
 270              	.L10:
 170:Core/Src/main.c ****   }
 271              		.loc 1 170 5 is_stmt 1 view .LVU75
 272 0026 FFF7FEFF 		bl	Error_Handler
 273              	.LVL6:
 274              	.L12:
 275 002a 00BF     		.align	2
 276              	.L11:
 277 002c 00000000 		.word	huart2
 278 0030 00440040 		.word	1073759232
 279              		.cfi_endproc
 280              	.LFE67:
 282              		.section	.text.SystemClock_Config,"ax",%progbits
 283              		.align	1
 284              		.global	SystemClock_Config
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	SystemClock_Config:
 290              	.LFB66:
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 13


 112:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 291              		.loc 1 112 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 64
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295 0000 10B5     		push	{r4, lr}
 296              	.LCFI4:
 297              		.cfi_def_cfa_offset 8
 298              		.cfi_offset 4, -8
 299              		.cfi_offset 14, -4
 300 0002 90B0     		sub	sp, sp, #64
 301              	.LCFI5:
 302              		.cfi_def_cfa_offset 72
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 303              		.loc 1 113 3 view .LVU77
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 304              		.loc 1 113 22 is_stmt 0 view .LVU78
 305 0004 06AC     		add	r4, sp, #24
 306 0006 2822     		movs	r2, #40
 307 0008 0021     		movs	r1, #0
 308 000a 2046     		mov	r0, r4
 309 000c FFF7FEFF 		bl	memset
 310              	.LVL7:
 114:Core/Src/main.c **** 
 311              		.loc 1 114 3 is_stmt 1 view .LVU79
 114:Core/Src/main.c **** 
 312              		.loc 1 114 22 is_stmt 0 view .LVU80
 313 0010 0023     		movs	r3, #0
 314 0012 0193     		str	r3, [sp, #4]
 315 0014 0293     		str	r3, [sp, #8]
 316 0016 0393     		str	r3, [sp, #12]
 317 0018 0493     		str	r3, [sp, #16]
 318 001a 0593     		str	r3, [sp, #20]
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 319              		.loc 1 119 3 is_stmt 1 view .LVU81
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 320              		.loc 1 119 36 is_stmt 0 view .LVU82
 321 001c 0223     		movs	r3, #2
 322 001e 0693     		str	r3, [sp, #24]
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 323              		.loc 1 120 3 is_stmt 1 view .LVU83
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 324              		.loc 1 120 30 is_stmt 0 view .LVU84
 325 0020 0122     		movs	r2, #1
 326 0022 0A92     		str	r2, [sp, #40]
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 327              		.loc 1 121 3 is_stmt 1 view .LVU85
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 328              		.loc 1 121 41 is_stmt 0 view .LVU86
 329 0024 1022     		movs	r2, #16
 330 0026 0B92     		str	r2, [sp, #44]
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 331              		.loc 1 122 3 is_stmt 1 view .LVU87
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 332              		.loc 1 122 34 is_stmt 0 view .LVU88
 333 0028 0D93     		str	r3, [sp, #52]
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 14


 334              		.loc 1 123 3 is_stmt 1 view .LVU89
 124:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 335              		.loc 1 124 3 view .LVU90
 124:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 336              		.loc 1 124 32 is_stmt 0 view .LVU91
 337 002a 4FF46013 		mov	r3, #3670016
 338 002e 0F93     		str	r3, [sp, #60]
 125:Core/Src/main.c ****   {
 339              		.loc 1 125 3 is_stmt 1 view .LVU92
 125:Core/Src/main.c ****   {
 340              		.loc 1 125 7 is_stmt 0 view .LVU93
 341 0030 2046     		mov	r0, r4
 342 0032 FFF7FEFF 		bl	HAL_RCC_OscConfig
 343              	.LVL8:
 125:Core/Src/main.c ****   {
 344              		.loc 1 125 6 discriminator 1 view .LVU94
 345 0036 78B9     		cbnz	r0, .L17
 132:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 346              		.loc 1 132 3 is_stmt 1 view .LVU95
 132:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 347              		.loc 1 132 31 is_stmt 0 view .LVU96
 348 0038 0F23     		movs	r3, #15
 349 003a 0193     		str	r3, [sp, #4]
 134:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 350              		.loc 1 134 3 is_stmt 1 view .LVU97
 134:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 351              		.loc 1 134 34 is_stmt 0 view .LVU98
 352 003c 0221     		movs	r1, #2
 353 003e 0291     		str	r1, [sp, #8]
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 354              		.loc 1 135 3 is_stmt 1 view .LVU99
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 355              		.loc 1 135 35 is_stmt 0 view .LVU100
 356 0040 0023     		movs	r3, #0
 357 0042 0393     		str	r3, [sp, #12]
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 358              		.loc 1 136 3 is_stmt 1 view .LVU101
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 359              		.loc 1 136 36 is_stmt 0 view .LVU102
 360 0044 4FF48062 		mov	r2, #1024
 361 0048 0492     		str	r2, [sp, #16]
 137:Core/Src/main.c **** 
 362              		.loc 1 137 3 is_stmt 1 view .LVU103
 137:Core/Src/main.c **** 
 363              		.loc 1 137 36 is_stmt 0 view .LVU104
 364 004a 0593     		str	r3, [sp, #20]
 139:Core/Src/main.c ****   {
 365              		.loc 1 139 3 is_stmt 1 view .LVU105
 139:Core/Src/main.c ****   {
 366              		.loc 1 139 7 is_stmt 0 view .LVU106
 367 004c 01A8     		add	r0, sp, #4
 368 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 369              	.LVL9:
 139:Core/Src/main.c ****   {
 370              		.loc 1 139 6 discriminator 1 view .LVU107
 371 0052 18B9     		cbnz	r0, .L18
 143:Core/Src/main.c **** 
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 15


 372              		.loc 1 143 1 view .LVU108
 373 0054 10B0     		add	sp, sp, #64
 374              	.LCFI6:
 375              		.cfi_remember_state
 376              		.cfi_def_cfa_offset 8
 377              		@ sp needed
 378 0056 10BD     		pop	{r4, pc}
 379              	.L17:
 380              	.LCFI7:
 381              		.cfi_restore_state
 127:Core/Src/main.c ****   }
 382              		.loc 1 127 5 is_stmt 1 view .LVU109
 383 0058 FFF7FEFF 		bl	Error_Handler
 384              	.LVL10:
 385              	.L18:
 141:Core/Src/main.c ****   }
 386              		.loc 1 141 5 view .LVU110
 387 005c FFF7FEFF 		bl	Error_Handler
 388              	.LVL11:
 389              		.cfi_endproc
 390              	.LFE66:
 392              		.section	.text.main,"ax",%progbits
 393              		.align	1
 394              		.global	main
 395              		.syntax unified
 396              		.thumb
 397              		.thumb_func
 399              	main:
 400              	.LFB65:
  67:Core/Src/main.c **** 
 401              		.loc 1 67 1 view -0
 402              		.cfi_startproc
 403              		@ Volatile: function does not return.
 404              		@ args = 0, pretend = 0, frame = 0
 405              		@ frame_needed = 0, uses_anonymous_args = 0
 406 0000 08B5     		push	{r3, lr}
 407              	.LCFI8:
 408              		.cfi_def_cfa_offset 8
 409              		.cfi_offset 3, -8
 410              		.cfi_offset 14, -4
  76:Core/Src/main.c **** 
 411              		.loc 1 76 3 view .LVU112
 412 0002 FFF7FEFF 		bl	HAL_Init
 413              	.LVL12:
  83:Core/Src/main.c **** 
 414              		.loc 1 83 3 view .LVU113
 415 0006 FFF7FEFF 		bl	SystemClock_Config
 416              	.LVL13:
  90:Core/Src/main.c ****   MX_USART2_UART_Init();
 417              		.loc 1 90 3 view .LVU114
 418 000a FFF7FEFF 		bl	MX_GPIO_Init
 419              	.LVL14:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 420              		.loc 1 91 3 view .LVU115
 421 000e FFF7FEFF 		bl	MX_USART2_UART_Init
 422              	.LVL15:
 423              	.L20:
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 16


  98:Core/Src/main.c ****   {
 424              		.loc 1 98 3 view .LVU116
 103:Core/Src/main.c ****   /* USER CODE END 3 */
 425              		.loc 1 103 3 view .LVU117
  98:Core/Src/main.c ****   {
 426              		.loc 1 98 9 view .LVU118
 427 0012 FEE7     		b	.L20
 428              		.cfi_endproc
 429              	.LFE65:
 431              		.global	huart2
 432              		.section	.bss.huart2,"aw",%nobits
 433              		.align	2
 436              	huart2:
 437 0000 00000000 		.space	72
 437      00000000 
 437      00000000 
 437      00000000 
 437      00000000 
 438              		.text
 439              	.Letext0:
 440              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 441              		.file 4 "/Applications/ArmGNUToolchain/14.2.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 442              		.file 5 "/Applications/ArmGNUToolchain/14.2.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 443              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 444              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 445              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 446              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 447              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 448              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 449              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 450              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 451              		.file 14 "<built-in>"
ARM GAS  /var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:19     .text.MX_GPIO_Init:00000000 $t
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:171    .text.MX_GPIO_Init:000000a8 $d
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:179    .text.Error_Handler:00000000 $t
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:185    .text.Error_Handler:00000000 Error_Handler
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:217    .text.MX_USART2_UART_Init:00000000 $t
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:222    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:277    .text.MX_USART2_UART_Init:0000002c $d
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:436    .bss.huart2:00000000 huart2
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:283    .text.SystemClock_Config:00000000 $t
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:289    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:393    .text.main:00000000 $t
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:399    .text.main:00000000 main
/var/folders/17/zz1vcd3n26sf9kr9vchx1hn80000gn/T//ccX8vdOf.s:433    .bss.huart2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
