{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620390767650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620390767651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 20:32:47 2021 " "Processing started: Fri May 07 20:32:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620390767651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620390767651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off int -c int " "Command: quartus_map --read_settings_files=on --write_settings_files=off int -c int" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620390767651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620390768081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620390768082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xpm_cdc_single.v 1 1 " "Found 1 design units, including 1 entities, in source file xpm_cdc_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 xpm_cdc_single " "Found entity 1: xpm_cdc_single" {  } { { "xpm_cdc_single.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/xpm_cdc_single.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620390778661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620390778661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sirv_gnrl_dffs.v 8 8 " "Found 8 design units, including 8 entities, in source file sirv_gnrl_dffs.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_gnrl_dfflrs " "Found entity 1: sirv_gnrl_dfflrs" {  } { { "sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/sirv_gnrl_dffs.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620390778663 ""} { "Info" "ISGN_ENTITY_NAME" "2 sirv_gnrl_dfflr " "Found entity 2: sirv_gnrl_dfflr" {  } { { "sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/sirv_gnrl_dffs.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620390778663 ""} { "Info" "ISGN_ENTITY_NAME" "3 sirv_gnrl_dffl " "Found entity 3: sirv_gnrl_dffl" {  } { { "sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/sirv_gnrl_dffs.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620390778663 ""} { "Info" "ISGN_ENTITY_NAME" "4 sirv_gnrl_dffrs " "Found entity 4: sirv_gnrl_dffrs" {  } { { "sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/sirv_gnrl_dffs.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620390778663 ""} { "Info" "ISGN_ENTITY_NAME" "5 sirv_gnrl_dffr " "Found entity 5: sirv_gnrl_dffr" {  } { { "sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/sirv_gnrl_dffs.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620390778663 ""} { "Info" "ISGN_ENTITY_NAME" "6 sirv_gnrl_ltch " "Found entity 6: sirv_gnrl_ltch" {  } { { "sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/sirv_gnrl_dffs.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620390778663 ""} { "Info" "ISGN_ENTITY_NAME" "7 sirv_gnrl_dff " "Found entity 7: sirv_gnrl_dff" {  } { { "sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/sirv_gnrl_dffs.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620390778663 ""} { "Info" "ISGN_ENTITY_NAME" "8 sirv_gnrl_dfflr1 " "Found entity 8: sirv_gnrl_dfflr1" {  } { { "sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/sirv_gnrl_dffs.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620390778663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620390778663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "uarttx.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/uarttx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620390778665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620390778665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/clkdiv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620390778667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620390778667 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int int.v(1) " "Verilog HDL Declaration warning at int.v(1): \"int\" is SystemVerilog-2005 keyword" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1620390778669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int.v 1 1 " "Found 1 design units, including 1 entities, in source file int.v" { { "Info" "ISGN_ENTITY_NAME" "1 int " "Found entity 1: int" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620390778669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620390778669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "int " "Elaborating entity \"int\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620390778703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 int.v(185) " "Verilog HDL assignment warning at int.v(185): truncated value with size 9 to match size of target (8)" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620390778713 "|int"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ready int.v(3) " "Output port \"ready\" at int.v(3) has no driver" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620390778717 "|int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:clkdiv1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:clkdiv1\"" {  } { { "int.v" "clkdiv1" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620390778743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xpm_cdc_single xpm_cdc_single:vaild_cdc " "Elaborating entity \"xpm_cdc_single\" for hierarchy \"xpm_cdc_single:vaild_cdc\"" {  } { { "int.v" "vaild_cdc" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620390778745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dff xpm_cdc_single:vaild_cdc\|sirv_gnrl_dff:reg_c\[0\].cdc_dff " "Elaborating entity \"sirv_gnrl_dff\" for hierarchy \"xpm_cdc_single:vaild_cdc\|sirv_gnrl_dff:reg_c\[0\].cdc_dff\"" {  } { { "xpm_cdc_single.v" "reg_c\[0\].cdc_dff" { Text "C:/intelFPGA_lite/workary/bishe/int/xpm_cdc_single.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620390778752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr1 sirv_gnrl_dfflr1:reg_cnt_dfflr1 " "Elaborating entity \"sirv_gnrl_dfflr1\" for hierarchy \"sirv_gnrl_dfflr1:reg_cnt_dfflr1\"" {  } { { "int.v" "reg_cnt_dfflr1" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620390778759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr sirv_gnrl_dfflr:dataint_reg " "Elaborating entity \"sirv_gnrl_dfflr\" for hierarchy \"sirv_gnrl_dfflr:dataint_reg\"" {  } { { "int.v" "dataint_reg" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620390778762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx uarttx:uarttx1 " "Elaborating entity \"uarttx\" for hierarchy \"uarttx:uarttx1\"" {  } { { "int.v" "uarttx1" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620390778763 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/sirv_gnrl_dffs.v" 243 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620390779778 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620390779778 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ready GND " "Pin \"ready\" is stuck at GND" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620390779998 "|int|ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620390779998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620390780147 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620390781263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620390781689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620390781689 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbh_reg0\[15\] " "No output dependent on input pin \"xbh_reg0\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbh_reg0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbh_reg1\[15\] " "No output dependent on input pin \"xbh_reg1\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbh_reg1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbh_reg2\[15\] " "No output dependent on input pin \"xbh_reg2\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbh_reg2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbh_reg3\[15\] " "No output dependent on input pin \"xbh_reg3\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbh_reg3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbh_reg4\[15\] " "No output dependent on input pin \"xbh_reg4\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbh_reg4[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbh_reg5\[15\] " "No output dependent on input pin \"xbh_reg5\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbh_reg5[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbh_reg6\[15\] " "No output dependent on input pin \"xbh_reg6\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbh_reg6[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbh_reg7\[15\] " "No output dependent on input pin \"xbh_reg7\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbh_reg7[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbl_reg0\[15\] " "No output dependent on input pin \"xbl_reg0\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbl_reg0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbl_reg1\[15\] " "No output dependent on input pin \"xbl_reg1\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbl_reg1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbl_reg2\[15\] " "No output dependent on input pin \"xbl_reg2\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbl_reg2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbl_reg3\[15\] " "No output dependent on input pin \"xbl_reg3\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbl_reg3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbl_reg4\[15\] " "No output dependent on input pin \"xbl_reg4\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbl_reg4[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbl_reg5\[15\] " "No output dependent on input pin \"xbl_reg5\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbl_reg5[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbl_reg6\[15\] " "No output dependent on input pin \"xbl_reg6\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbl_reg6[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xbl_reg7\[15\] " "No output dependent on input pin \"xbl_reg7\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|xbl_reg7[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg0\[15\] " "No output dependent on input pin \"fir_reg_reg0\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|fir_reg_reg0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg1\[15\] " "No output dependent on input pin \"fir_reg_reg1\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|fir_reg_reg1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg2\[15\] " "No output dependent on input pin \"fir_reg_reg2\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|fir_reg_reg2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg3\[15\] " "No output dependent on input pin \"fir_reg_reg3\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|fir_reg_reg3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg4\[15\] " "No output dependent on input pin \"fir_reg_reg4\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|fir_reg_reg4[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg5\[15\] " "No output dependent on input pin \"fir_reg_reg5\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|fir_reg_reg5[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg6\[15\] " "No output dependent on input pin \"fir_reg_reg6\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|fir_reg_reg6[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg7\[15\] " "No output dependent on input pin \"fir_reg_reg7\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|fir_reg_reg7[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "des_addr_reg0\[15\] " "No output dependent on input pin \"des_addr_reg0\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|des_addr_reg0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "des_addr_reg1\[15\] " "No output dependent on input pin \"des_addr_reg1\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|des_addr_reg1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sor_addr_reg0\[15\] " "No output dependent on input pin \"sor_addr_reg0\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|sor_addr_reg0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sor_addr_reg1\[15\] " "No output dependent on input pin \"sor_addr_reg1\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|sor_addr_reg1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lreg_reg\[15\] " "No output dependent on input pin \"lreg_reg\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|lreg_reg[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lr_reg0\[15\] " "No output dependent on input pin \"lr_reg0\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|lr_reg0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lr_reg1\[15\] " "No output dependent on input pin \"lr_reg1\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|lr_reg1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lr_reg2\[15\] " "No output dependent on input pin \"lr_reg2\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|lr_reg2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lr_reg3\[15\] " "No output dependent on input pin \"lr_reg3\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|lr_reg3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hr_reg0\[15\] " "No output dependent on input pin \"hr_reg0\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|hr_reg0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hr_reg1\[15\] " "No output dependent on input pin \"hr_reg1\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|hr_reg1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hr_reg2\[15\] " "No output dependent on input pin \"hr_reg2\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|hr_reg2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hr_reg3\[15\] " "No output dependent on input pin \"hr_reg3\[15\]\"" {  } { { "int.v" "" { Text "C:/intelFPGA_lite/workary/bishe/int/int.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620390781811 "|int|hr_reg3[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620390781811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1162 " "Implemented 1162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "597 " "Implemented 597 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620390781813 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620390781813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "563 " "Implemented 563 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620390781813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620390781813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620390781837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 07 20:33:01 2021 " "Processing ended: Fri May 07 20:33:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620390781837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620390781837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620390781837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620390781837 ""}
