#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jul  8 03:34:55 2021
# Process ID: 165827
# Current directory: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg
# Command line: vivado
# Log file: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/vivado.log
# Journal file: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/vivado.jou
#-----------------------------------------------------------
start_gui
pwd
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg
source ../../../Gem1Git/ELM_Bring_up_Petalinux/tcl/elm2.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2019.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }

ERROR: [BD_TCL-109] This script was generated using Vivado <2019.1> and is being run in <2020.1> of Vivado. Please run the script in Vivado <2019.1> then open the design in Vivado <2020.1>. Upgrade the design by running "Tools => Report => Report IP Status...", then run write_bd_tcl to create an updated script.
1
pwd
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg
source ../../../elmGit/ELM_Bring_up_Petalinux/tcl/elm2.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2019.1
# set scripts_vivado_version1 2020.1
# set current_vivado_version [version -short]
# if {( [string first $scripts_vivado_version $current_vivado_version] || [string first $scripts_vivado_version1 $current_vivado_version]) == -1 } {
#    puts ""
#    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> or <$scipts_vivado_version1> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> or <$scripts_vivado_version1> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# create_project project_1 myproj -part xczu4cg-sfvc784-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 7086.762 ; gain = 35.035 ; free physical = 17537 ; free virtual = 41285
# variable design_name
# set design_name ps_block
# create_bd_design $design_name
Wrote  : </home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd> 
create_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7116.473 ; gain = 29.711 ; free physical = 17528 ; free virtual = 41280
# variable script_folder
# variable design_name
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7116.473 ; gain = 0.000 ; free physical = 17379 ; free virtual = 41148
# set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0 ]
# set_property -dict [ list \
#    CONFIG.CAN0_BOARD_INTERFACE {custom} \
#    CONFIG.CAN1_BOARD_INTERFACE {custom} \
#    CONFIG.CSU_BOARD_INTERFACE {custom} \
#    CONFIG.DP_BOARD_INTERFACE {custom} \
#    CONFIG.GEM0_BOARD_INTERFACE {custom} \
#    CONFIG.GEM1_BOARD_INTERFACE {custom} \
#    CONFIG.GEM2_BOARD_INTERFACE {custom} \
#    CONFIG.GEM3_BOARD_INTERFACE {custom} \
#    CONFIG.GPIO_BOARD_INTERFACE {custom} \
#    CONFIG.IIC0_BOARD_INTERFACE {custom} \
#    CONFIG.IIC1_BOARD_INTERFACE {custom} \
#    CONFIG.NAND_BOARD_INTERFACE {custom} \
#    CONFIG.PCIE_BOARD_INTERFACE {custom} \
#    CONFIG.PJTAG_BOARD_INTERFACE {custom} \
#    CONFIG.PMU_BOARD_INTERFACE {custom} \
#    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS33} \
#    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
#    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
#    CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS18} \
#    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
#    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
#    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
#    CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN {0} \
#    CONFIG.PSU_IMPORT_BOARD_PRESET {} \
#    CONFIG.PSU_MIO_0_DIRECTION {out} \
#    CONFIG.PSU_MIO_0_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_0_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_0_POLARITY {Default} \
#    CONFIG.PSU_MIO_0_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_0_SLEW {fast} \
#    CONFIG.PSU_MIO_10_DIRECTION {inout} \
#    CONFIG.PSU_MIO_10_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_10_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_10_POLARITY {Default} \
#    CONFIG.PSU_MIO_10_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_10_SLEW {fast} \
#    CONFIG.PSU_MIO_11_DIRECTION {inout} \
#    CONFIG.PSU_MIO_11_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_11_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_11_POLARITY {Default} \
#    CONFIG.PSU_MIO_11_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_11_SLEW {fast} \
#    CONFIG.PSU_MIO_12_DIRECTION {inout} \
#    CONFIG.PSU_MIO_12_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_12_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_12_POLARITY {Default} \
#    CONFIG.PSU_MIO_12_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_12_SLEW {fast} \
#    CONFIG.PSU_MIO_13_DIRECTION {inout} \
#    CONFIG.PSU_MIO_13_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_13_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_13_POLARITY {Default} \
#    CONFIG.PSU_MIO_13_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_13_SLEW {fast} \
#    CONFIG.PSU_MIO_14_DIRECTION {inout} \
#    CONFIG.PSU_MIO_14_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_14_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_14_POLARITY {Default} \
#    CONFIG.PSU_MIO_14_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_14_SLEW {fast} \
#    CONFIG.PSU_MIO_15_DIRECTION {inout} \
#    CONFIG.PSU_MIO_15_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_15_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_15_POLARITY {Default} \
#    CONFIG.PSU_MIO_15_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_15_SLEW {fast} \
#    CONFIG.PSU_MIO_16_DIRECTION {inout} \
#    CONFIG.PSU_MIO_16_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_16_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_16_POLARITY {Default} \
#    CONFIG.PSU_MIO_16_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_16_SLEW {fast} \
#    CONFIG.PSU_MIO_17_DIRECTION {inout} \
#    CONFIG.PSU_MIO_17_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_17_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_17_POLARITY {Active High} \
#    CONFIG.PSU_MIO_17_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_17_SLEW {fast} \
#    CONFIG.PSU_MIO_18_DIRECTION {inout} \
#    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_18_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_18_POLARITY {Active High} \
#    CONFIG.PSU_MIO_18_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_18_SLEW {fast} \
#    CONFIG.PSU_MIO_19_DIRECTION {inout} \
#    CONFIG.PSU_MIO_19_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_19_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_19_POLARITY {Default} \
#    CONFIG.PSU_MIO_19_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_19_SLEW {fast} \
#    CONFIG.PSU_MIO_1_DIRECTION {inout} \
#    CONFIG.PSU_MIO_1_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_1_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_1_POLARITY {Default} \
#    CONFIG.PSU_MIO_1_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_1_SLEW {fast} \
#    CONFIG.PSU_MIO_20_DIRECTION {inout} \
#    CONFIG.PSU_MIO_20_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_20_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_20_POLARITY {Default} \
#    CONFIG.PSU_MIO_20_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_20_SLEW {fast} \
#    CONFIG.PSU_MIO_21_DIRECTION {inout} \
#    CONFIG.PSU_MIO_21_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_21_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_21_POLARITY {Default} \
#    CONFIG.PSU_MIO_21_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_21_SLEW {fast} \
#    CONFIG.PSU_MIO_22_DIRECTION {out} \
#    CONFIG.PSU_MIO_22_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_22_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_22_POLARITY {Default} \
#    CONFIG.PSU_MIO_22_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_22_SLEW {fast} \
#    CONFIG.PSU_MIO_23_DIRECTION {inout} \
#    CONFIG.PSU_MIO_23_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_23_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_23_POLARITY {Default} \
#    CONFIG.PSU_MIO_23_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_23_SLEW {fast} \
#    CONFIG.PSU_MIO_24_DIRECTION {inout} \
#    CONFIG.PSU_MIO_24_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_24_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_24_POLARITY {Default} \
#    CONFIG.PSU_MIO_24_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_24_SLEW {fast} \
#    CONFIG.PSU_MIO_25_DIRECTION {inout} \
#    CONFIG.PSU_MIO_25_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_25_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_25_POLARITY {Default} \
#    CONFIG.PSU_MIO_25_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_25_SLEW {fast} \
#    CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_26_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_26_POLARITY {Default} \
#    CONFIG.PSU_MIO_26_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_26_SLEW {fast} \
#    CONFIG.PSU_MIO_27_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_27_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_27_POLARITY {Default} \
#    CONFIG.PSU_MIO_27_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_27_SLEW {fast} \
#    CONFIG.PSU_MIO_28_DIRECTION {inout} \
#    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_28_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_28_POLARITY {Default} \
#    CONFIG.PSU_MIO_28_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_28_SLEW {fast} \
#    CONFIG.PSU_MIO_29_DIRECTION {inout} \
#    CONFIG.PSU_MIO_29_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_29_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_29_POLARITY {Default} \
#    CONFIG.PSU_MIO_29_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_29_SLEW {fast} \
#    CONFIG.PSU_MIO_2_DIRECTION {inout} \
#    CONFIG.PSU_MIO_2_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_2_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_2_POLARITY {Default} \
#    CONFIG.PSU_MIO_2_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_2_SLEW {fast} \
#    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_30_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_30_POLARITY {Default} \
#    CONFIG.PSU_MIO_30_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_30_SLEW {fast} \
#    CONFIG.PSU_MIO_31_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_31_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_31_POLARITY {Default} \
#    CONFIG.PSU_MIO_31_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_31_SLEW {fast} \
#    CONFIG.PSU_MIO_32_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_32_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_32_POLARITY {Default} \
#    CONFIG.PSU_MIO_32_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_32_SLEW {fast} \
#    CONFIG.PSU_MIO_33_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_33_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_33_POLARITY {Default} \
#    CONFIG.PSU_MIO_33_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_33_SLEW {fast} \
#    CONFIG.PSU_MIO_34_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_34_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_34_POLARITY {Default} \
#    CONFIG.PSU_MIO_34_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_34_SLEW {fast} \
#    CONFIG.PSU_MIO_35_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_35_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_35_POLARITY {Default} \
#    CONFIG.PSU_MIO_35_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_35_SLEW {fast} \
#    CONFIG.PSU_MIO_36_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_36_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_36_POLARITY {Default} \
#    CONFIG.PSU_MIO_36_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_36_SLEW {fast} \
#    CONFIG.PSU_MIO_37_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_37_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_37_POLARITY {Default} \
#    CONFIG.PSU_MIO_37_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_37_SLEW {fast} \
#    CONFIG.PSU_MIO_38_DIRECTION {out} \
#    CONFIG.PSU_MIO_38_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_38_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_38_POLARITY {Default} \
#    CONFIG.PSU_MIO_38_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_38_SLEW {fast} \
#    CONFIG.PSU_MIO_39_DIRECTION {out} \
#    CONFIG.PSU_MIO_39_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_39_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_39_POLARITY {Default} \
#    CONFIG.PSU_MIO_39_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_39_SLEW {fast} \
#    CONFIG.PSU_MIO_3_DIRECTION {inout} \
#    CONFIG.PSU_MIO_3_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_3_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_3_POLARITY {Default} \
#    CONFIG.PSU_MIO_3_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_3_SLEW {fast} \
#    CONFIG.PSU_MIO_40_DIRECTION {out} \
#    CONFIG.PSU_MIO_40_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_40_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_40_POLARITY {Default} \
#    CONFIG.PSU_MIO_40_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_40_SLEW {fast} \
#    CONFIG.PSU_MIO_41_DIRECTION {out} \
#    CONFIG.PSU_MIO_41_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_41_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_41_POLARITY {Default} \
#    CONFIG.PSU_MIO_41_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_41_SLEW {fast} \
#    CONFIG.PSU_MIO_42_DIRECTION {out} \
#    CONFIG.PSU_MIO_42_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_42_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_42_POLARITY {Default} \
#    CONFIG.PSU_MIO_42_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_42_SLEW {fast} \
#    CONFIG.PSU_MIO_43_DIRECTION {out} \
#    CONFIG.PSU_MIO_43_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_43_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_43_POLARITY {Default} \
#    CONFIG.PSU_MIO_43_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_43_SLEW {fast} \
#    CONFIG.PSU_MIO_44_DIRECTION {in} \
#    CONFIG.PSU_MIO_44_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_44_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_44_POLARITY {Default} \
#    CONFIG.PSU_MIO_44_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_44_SLEW {fast} \
#    CONFIG.PSU_MIO_45_DIRECTION {in} \
#    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_45_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_45_POLARITY {Default} \
#    CONFIG.PSU_MIO_45_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_45_SLEW {fast} \
#    CONFIG.PSU_MIO_46_DIRECTION {in} \
#    CONFIG.PSU_MIO_46_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_46_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_46_POLARITY {Default} \
#    CONFIG.PSU_MIO_46_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_46_SLEW {fast} \
#    CONFIG.PSU_MIO_47_DIRECTION {in} \
#    CONFIG.PSU_MIO_47_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_47_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_47_POLARITY {Default} \
#    CONFIG.PSU_MIO_47_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_47_SLEW {fast} \
#    CONFIG.PSU_MIO_48_DIRECTION {in} \
#    CONFIG.PSU_MIO_48_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_48_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_48_POLARITY {Default} \
#    CONFIG.PSU_MIO_48_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_48_SLEW {fast} \
#    CONFIG.PSU_MIO_49_DIRECTION {in} \
#    CONFIG.PSU_MIO_49_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_49_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_49_POLARITY {Default} \
#    CONFIG.PSU_MIO_49_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_49_SLEW {fast} \
#    CONFIG.PSU_MIO_4_DIRECTION {inout} \
#    CONFIG.PSU_MIO_4_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_4_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_4_POLARITY {Default} \
#    CONFIG.PSU_MIO_4_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_4_SLEW {fast} \
#    CONFIG.PSU_MIO_50_DIRECTION {out} \
#    CONFIG.PSU_MIO_50_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_50_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_50_POLARITY {Default} \
#    CONFIG.PSU_MIO_50_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_50_SLEW {fast} \
#    CONFIG.PSU_MIO_51_DIRECTION {inout} \
#    CONFIG.PSU_MIO_51_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_51_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_51_POLARITY {Default} \
#    CONFIG.PSU_MIO_51_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_51_SLEW {fast} \
#    CONFIG.PSU_MIO_52_DIRECTION {in} \
#    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_52_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_52_POLARITY {Default} \
#    CONFIG.PSU_MIO_52_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_52_SLEW {fast} \
#    CONFIG.PSU_MIO_53_DIRECTION {in} \
#    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_53_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_53_POLARITY {Default} \
#    CONFIG.PSU_MIO_53_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_53_SLEW {fast} \
#    CONFIG.PSU_MIO_54_DIRECTION {inout} \
#    CONFIG.PSU_MIO_54_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_54_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_54_POLARITY {Default} \
#    CONFIG.PSU_MIO_54_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_54_SLEW {fast} \
#    CONFIG.PSU_MIO_55_DIRECTION {in} \
#    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_55_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_55_POLARITY {Default} \
#    CONFIG.PSU_MIO_55_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_55_SLEW {fast} \
#    CONFIG.PSU_MIO_56_DIRECTION {inout} \
#    CONFIG.PSU_MIO_56_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_56_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_56_POLARITY {Default} \
#    CONFIG.PSU_MIO_56_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_56_SLEW {fast} \
#    CONFIG.PSU_MIO_57_DIRECTION {inout} \
#    CONFIG.PSU_MIO_57_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_57_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_57_POLARITY {Default} \
#    CONFIG.PSU_MIO_57_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_57_SLEW {fast} \
#    CONFIG.PSU_MIO_58_DIRECTION {out} \
#    CONFIG.PSU_MIO_58_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_58_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_58_POLARITY {Default} \
#    CONFIG.PSU_MIO_58_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_58_SLEW {fast} \
#    CONFIG.PSU_MIO_59_DIRECTION {inout} \
#    CONFIG.PSU_MIO_59_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_59_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_59_POLARITY {Default} \
#    CONFIG.PSU_MIO_59_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_59_SLEW {fast} \
#    CONFIG.PSU_MIO_5_DIRECTION {out} \
#    CONFIG.PSU_MIO_5_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_5_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_5_POLARITY {Default} \
#    CONFIG.PSU_MIO_5_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_5_SLEW {fast} \
#    CONFIG.PSU_MIO_60_DIRECTION {inout} \
#    CONFIG.PSU_MIO_60_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_60_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_60_POLARITY {Default} \
#    CONFIG.PSU_MIO_60_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_60_SLEW {fast} \
#    CONFIG.PSU_MIO_61_DIRECTION {inout} \
#    CONFIG.PSU_MIO_61_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_61_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_61_POLARITY {Default} \
#    CONFIG.PSU_MIO_61_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_61_SLEW {fast} \
#    CONFIG.PSU_MIO_62_DIRECTION {inout} \
#    CONFIG.PSU_MIO_62_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_62_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_62_POLARITY {Default} \
#    CONFIG.PSU_MIO_62_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_62_SLEW {fast} \
#    CONFIG.PSU_MIO_63_DIRECTION {inout} \
#    CONFIG.PSU_MIO_63_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_63_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_63_POLARITY {Default} \
#    CONFIG.PSU_MIO_63_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_63_SLEW {fast} \
#    CONFIG.PSU_MIO_64_DIRECTION {out} \
#    CONFIG.PSU_MIO_64_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_64_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_64_POLARITY {Default} \
#    CONFIG.PSU_MIO_64_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_64_SLEW {fast} \
#    CONFIG.PSU_MIO_65_DIRECTION {inout} \
#    CONFIG.PSU_MIO_65_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_65_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_65_POLARITY {Default} \
#    CONFIG.PSU_MIO_65_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_65_SLEW {fast} \
#    CONFIG.PSU_MIO_66_DIRECTION {inout} \
#    CONFIG.PSU_MIO_66_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_66_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_66_POLARITY {Default} \
#    CONFIG.PSU_MIO_66_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_66_SLEW {fast} \
#    CONFIG.PSU_MIO_67_DIRECTION {inout} \
#    CONFIG.PSU_MIO_67_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_67_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_67_POLARITY {Default} \
#    CONFIG.PSU_MIO_67_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_67_SLEW {fast} \
#    CONFIG.PSU_MIO_68_DIRECTION {inout} \
#    CONFIG.PSU_MIO_68_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_68_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_68_POLARITY {Default} \
#    CONFIG.PSU_MIO_68_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_68_SLEW {fast} \
#    CONFIG.PSU_MIO_69_DIRECTION {inout} \
#    CONFIG.PSU_MIO_69_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_69_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_69_POLARITY {Default} \
#    CONFIG.PSU_MIO_69_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_69_SLEW {fast} \
#    CONFIG.PSU_MIO_6_DIRECTION {in} \
#    CONFIG.PSU_MIO_6_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_6_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_6_POLARITY {Default} \
#    CONFIG.PSU_MIO_6_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_6_SLEW {fast} \
#    CONFIG.PSU_MIO_70_DIRECTION {inout} \
#    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_70_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_70_POLARITY {Default} \
#    CONFIG.PSU_MIO_70_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_70_SLEW {fast} \
#    CONFIG.PSU_MIO_71_DIRECTION {inout} \
#    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_71_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_71_POLARITY {Default} \
#    CONFIG.PSU_MIO_71_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_71_SLEW {fast} \
#    CONFIG.PSU_MIO_72_DIRECTION {inout} \
#    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_72_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_72_POLARITY {Default} \
#    CONFIG.PSU_MIO_72_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_72_SLEW {fast} \
#    CONFIG.PSU_MIO_73_DIRECTION {inout} \
#    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_73_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_73_POLARITY {Default} \
#    CONFIG.PSU_MIO_73_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_73_SLEW {fast} \
#    CONFIG.PSU_MIO_74_DIRECTION {inout} \
#    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_74_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_74_POLARITY {Default} \
#    CONFIG.PSU_MIO_74_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_74_SLEW {fast} \
#    CONFIG.PSU_MIO_75_DIRECTION {inout} \
#    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_75_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_75_POLARITY {Default} \
#    CONFIG.PSU_MIO_75_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_75_SLEW {fast} \
#    CONFIG.PSU_MIO_76_DIRECTION {inout} \
#    CONFIG.PSU_MIO_76_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_76_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_76_POLARITY {Default} \
#    CONFIG.PSU_MIO_76_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_76_SLEW {fast} \
#    CONFIG.PSU_MIO_77_DIRECTION {inout} \
#    CONFIG.PSU_MIO_77_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_77_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_77_POLARITY {Default} \
#    CONFIG.PSU_MIO_77_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_77_SLEW {fast} \
#    CONFIG.PSU_MIO_7_DIRECTION {out} \
#    CONFIG.PSU_MIO_7_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_7_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_7_POLARITY {Default} \
#    CONFIG.PSU_MIO_7_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_7_SLEW {fast} \
#    CONFIG.PSU_MIO_8_DIRECTION {out} \
#    CONFIG.PSU_MIO_8_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_8_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_8_POLARITY {Default} \
#    CONFIG.PSU_MIO_8_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_8_SLEW {fast} \
#    CONFIG.PSU_MIO_9_DIRECTION {in} \
#    CONFIG.PSU_MIO_9_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_9_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_9_POLARITY {Default} \
#    CONFIG.PSU_MIO_9_PULLUPDOWN {pullup} \
#    CONFIG.PSU_MIO_9_SLEW {fast} \
#    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#############Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#MDIO 1#MDIO 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB0 Reset#############} \
#    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#rxd#txd#txd#rxd#gpio0[10]#gpio0[11]#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#sdio0_cmd_out#sdio0_clk_out#gpio0[23]#gpio0[24]#gpio0[25]#############rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem1_mdc#gem1_mdio_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#reset#############} \
#    CONFIG.PSU_PERIPHERAL_BOARD_PRESET {} \
#    CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH {4} \
#    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
#    CONFIG.PSU_SMC_CYCLE_T0 {NA} \
#    CONFIG.PSU_SMC_CYCLE_T1 {NA} \
#    CONFIG.PSU_SMC_CYCLE_T2 {NA} \
#    CONFIG.PSU_SMC_CYCLE_T3 {NA} \
#    CONFIG.PSU_SMC_CYCLE_T4 {NA} \
#    CONFIG.PSU_SMC_CYCLE_T5 {NA} \
#    CONFIG.PSU_SMC_CYCLE_T6 {NA} \
#    CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {1} \
#    CONFIG.PSU_VALUE_SILVERSION {3} \
#    CONFIG.PSU__ACPU0__POWER__ON {1} \
#    CONFIG.PSU__ACPU1__POWER__ON {1} \
#    CONFIG.PSU__ACPU2__POWER__ON {0} \
#    CONFIG.PSU__ACPU3__POWER__ON {0} \
#    CONFIG.PSU__ACTUAL__IP {1} \
#    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1199.988037} \
#    CONFIG.PSU__AFI0_COHERENCY {0} \
#    CONFIG.PSU__AFI1_COHERENCY {0} \
#    CONFIG.PSU__AUX_REF_CLK__FREQMHZ {33.333} \
#    CONFIG.PSU__CAN0_LOOP_CAN1__ENABLE {0} \
#    CONFIG.PSU__CAN0__GRP_CLK__ENABLE {0} \
#    CONFIG.PSU__CAN0__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
#    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1333.320068} \
#    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
#    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1333.333} \
#    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
#    CONFIG.PSU__CRF_APB__ACPU__FRAC_ENABLED {0} \
#    CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ {667} \
#    CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ {667} \
#    CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__AFI0_REF__ENABLE {0} \
#    CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ {667} \
#    CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ {667} \
#    CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__AFI1_REF__ENABLE {0} \
#    CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ {667} \
#    CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ {667} \
#    CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__AFI2_REF__ENABLE {0} \
#    CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ {667} \
#    CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ {667} \
#    CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__AFI3_REF__ENABLE {0} \
#    CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ {667} \
#    CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ {667} \
#    CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__AFI4_REF__ENABLE {0} \
#    CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ {667} \
#    CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ {667} \
#    CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__AFI5_REF__ENABLE {0} \
#    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {80} \
#    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACFREQ {27.138} \
#    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
#    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ {1} \
#    CONFIG.PSU__CRF_APB__APM_CTRL__DIVISOR0 {1} \
#    CONFIG.PSU__CRF_APB__APM_CTRL__FREQMHZ {1} \
#    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} \
#    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} \
#    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {599.994019} \
#    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1200} \
#    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
#    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
#    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {72} \
#    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACFREQ {27.138} \
#    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
#    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {25} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {63} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ {25} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {VPLL} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
#    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {27} \
#    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {10} \
#    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ {27} \
#    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {VPLL} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {320} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ {300} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
#    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
#    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
#    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {0} \
#    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {600} \
#    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ {-1} \
#    CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0 {-1} \
#    CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ {-1} \
#    CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL {NA} \
#    CONFIG.PSU__CRF_APB__GTGREF0__ENABLE {NA} \
#    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
#    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} \
#    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.333} \
#    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {VPLL} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {64} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACFREQ {27.138} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
#    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {533.328003} \
#    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {533.333} \
#    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ {500} \
#    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ {500} \
#    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__AFI6__ENABLE {0} \
#    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} \
#    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
#    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ {50} \
#    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {533.328003} \
#    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {533.333} \
#    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ {180} \
#    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ {180} \
#    CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL {SysOsc} \
#    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} \
#    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ {1000} \
#    CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ {1000} \
#    CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} \
#    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ {1500} \
#    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ {124.998749} \
#    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
#    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ {125} \
#    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ {124.998749} \
#    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
#    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ {125} \
#    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ {125} \
#    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
#    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ {125} \
#    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {125} \
#    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
#    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
#    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} \
#    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {9.999900} \
#    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {50} \
#    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {3} \
#    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {10} \
#    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {9.999900} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {50} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {3} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {10} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
#    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACFREQ {27.138} \
#    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
#    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {266.664001} \
#    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {4} \
#    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {267} \
#    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
#    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {533.328003} \
#    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {533.333} \
#    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ {500} \
#    CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ {500} \
#    CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} \
#    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
#    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
#    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {96.968727} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {11} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} \
#    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
#    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
#    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {299.997009} \
#    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {300} \
#    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {64} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACFREQ {27.138} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
#    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ {49.999500} \
#    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {30} \
#    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ {50} \
#    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {199.998001} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {7} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ {214} \
#    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
#    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ {200} \
#    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ {214} \
#    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} \
#    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ {200} \
#    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {33.333000} \
#    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {1} \
#    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {25.861811} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {58} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {26} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ {250} \
#    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__USB3__ENABLE {0} \
#    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {0} \
#    CONFIG.PSU__CSU_COHERENCY {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_0__ENABLE {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_10__ENABLE {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_11__ENABLE {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_12__ENABLE {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_1__ENABLE {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_2__ENABLE {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_3__ENABLE {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_4__ENABLE {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_5__ENABLE {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_6__ENABLE {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_7__ENABLE {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_8__ENABLE {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_9__ENABLE {0} \
#    CONFIG.PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM {0} \
#    CONFIG.PSU__CSU__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
#    CONFIG.PSU__DDRC__AL {0} \
#    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
#    CONFIG.PSU__DDRC__BG_ADDR_COUNT {2} \
#    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
#    CONFIG.PSU__DDRC__BUS_WIDTH {32 Bit} \
#    CONFIG.PSU__DDRC__CL {18} \
#    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
#    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
#    CONFIG.PSU__DDRC__COMPONENTS {Components} \
#    CONFIG.PSU__DDRC__CWL {12} \
#    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
#    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
#    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
#    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
#    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
#    CONFIG.PSU__DDRC__DDR4_MAXPWR_SAVING_EN {0} \
#    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
#    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
#    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
#    CONFIG.PSU__DDRC__DEVICE_CAPACITY {16384 MBits} \
#    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
#    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
#    CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
#    CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
#    CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
#    CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
#    CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
#    CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
#    CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
#    CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
#    CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
#    CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
#    CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
#    CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
#    CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
#    CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
#    CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
#    CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
#    CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
#    CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
#    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
#    CONFIG.PSU__DDRC__ECC {Disabled} \
#    CONFIG.PSU__DDRC__ECC_SCRUB {0} \
#    CONFIG.PSU__DDRC__ENABLE {1} \
#    CONFIG.PSU__DDRC__ENABLE_2T_TIMING {0} \
#    CONFIG.PSU__DDRC__ENABLE_DP_SWITCH {0} \
#    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
#    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
#    CONFIG.PSU__DDRC__EN_2ND_CLK {0} \
#    CONFIG.PSU__DDRC__FGRM {1X} \
#    CONFIG.PSU__DDRC__FREQ_MHZ {1} \
#    CONFIG.PSU__DDRC__LPDDR3_DUALRANK_SDP {0} \
#    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
#    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} \
#    CONFIG.PSU__DDRC__LP_ASR {manual normal} \
#    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
#    CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
#    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
#    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
#    CONFIG.PSU__DDRC__PLL_BYPASS {0} \
#    CONFIG.PSU__DDRC__PWR_DOWN_EN {0} \
#    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
#    CONFIG.PSU__DDRC__RD_DQS_CENTER {0} \
#    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
#    CONFIG.PSU__DDRC__SB_TARGET {18-18-18} \
#    CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
#    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2400U} \
#    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
#    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
#    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
#    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
#    CONFIG.PSU__DDRC__T_FAW {30.0} \
#    CONFIG.PSU__DDRC__T_RAS_MIN {32} \
#    CONFIG.PSU__DDRC__T_RC {47} \
#    CONFIG.PSU__DDRC__T_RCD {18} \
#    CONFIG.PSU__DDRC__T_RP {18} \
#    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
#    CONFIG.PSU__DDRC__VIDEO_BUFFER_SIZE {0} \
#    CONFIG.PSU__DDRC__VREF {1} \
#    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
#    CONFIG.PSU__DDR_QOS_ENABLE {0} \
#    CONFIG.PSU__DDR_QOS_FIX_HP0_RDQOS {} \
#    CONFIG.PSU__DDR_QOS_FIX_HP0_WRQOS {} \
#    CONFIG.PSU__DDR_QOS_FIX_HP1_RDQOS {} \
#    CONFIG.PSU__DDR_QOS_FIX_HP1_WRQOS {} \
#    CONFIG.PSU__DDR_QOS_FIX_HP2_RDQOS {} \
#    CONFIG.PSU__DDR_QOS_FIX_HP2_WRQOS {} \
#    CONFIG.PSU__DDR_QOS_FIX_HP3_RDQOS {} \
#    CONFIG.PSU__DDR_QOS_FIX_HP3_WRQOS {} \
#    CONFIG.PSU__DDR_QOS_HP0_RDQOS {} \
#    CONFIG.PSU__DDR_QOS_HP0_WRQOS {} \
#    CONFIG.PSU__DDR_QOS_HP1_RDQOS {} \
#    CONFIG.PSU__DDR_QOS_HP1_WRQOS {} \
#    CONFIG.PSU__DDR_QOS_HP2_RDQOS {} \
#    CONFIG.PSU__DDR_QOS_HP2_WRQOS {} \
#    CONFIG.PSU__DDR_QOS_HP3_RDQOS {} \
#    CONFIG.PSU__DDR_QOS_HP3_WRQOS {} \
#    CONFIG.PSU__DDR_QOS_RD_HPR_THRSHLD {} \
#    CONFIG.PSU__DDR_QOS_RD_LPR_THRSHLD {} \
#    CONFIG.PSU__DDR_QOS_WR_THRSHLD {} \
#    CONFIG.PSU__DDR_SW_REFRESH_ENABLED {1} \
#    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {600.000} \
#    CONFIG.PSU__DEVICE_TYPE {CG} \
#    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {0} \
#    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {0} \
#    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__DLL__ISUSED {1} \
#    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__ENABLE__DDR__REFRESH__SIGNALS {0} \
#    CONFIG.PSU__ENET0__FIFO__ENABLE {0} \
#    CONFIG.PSU__ENET0__GRP_MDIO__ENABLE {0} \
#    CONFIG.PSU__ENET0__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__ENET0__PTP__ENABLE {0} \
#    CONFIG.PSU__ENET0__TSU__ENABLE {0} \
#    CONFIG.PSU__ENET1__FIFO__ENABLE {0} \
#    CONFIG.PSU__ENET1__GRP_MDIO__ENABLE {1} \
#    CONFIG.PSU__ENET1__GRP_MDIO__IO {MIO 50 .. 51} \
#    CONFIG.PSU__ENET1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__ENET1__PERIPHERAL__IO {MIO 38 .. 49} \
#    CONFIG.PSU__ENET1__PTP__ENABLE {0} \
#    CONFIG.PSU__ENET1__TSU__ENABLE {0} \
#    CONFIG.PSU__ENET2__FIFO__ENABLE {0} \
#    CONFIG.PSU__ENET2__GRP_MDIO__ENABLE {0} \
#    CONFIG.PSU__ENET2__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__ENET2__PTP__ENABLE {0} \
#    CONFIG.PSU__ENET2__TSU__ENABLE {0} \
#    CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
#    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {0} \
#    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__ENET3__PTP__ENABLE {0} \
#    CONFIG.PSU__ENET3__TSU__ENABLE {0} \
#    CONFIG.PSU__EN_AXI_STATUS_PORTS {0} \
#    CONFIG.PSU__EN_EMIO_TRACE {0} \
#    CONFIG.PSU__EP__IP {0} \
#    CONFIG.PSU__EXPAND__CORESIGHT {0} \
#    CONFIG.PSU__EXPAND__FPD_SLAVES {0} \
#    CONFIG.PSU__EXPAND__GIC {0} \
#    CONFIG.PSU__EXPAND__LOWER_LPS_SLAVES {0} \
#    CONFIG.PSU__EXPAND__UPPER_LPS_SLAVES {0} \
#    CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
#    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001} \
#    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001} \
#    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
#    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
#    CONFIG.PSU__FPGA_PL1_ENABLE {0} \
#    CONFIG.PSU__FPGA_PL2_ENABLE {0} \
#    CONFIG.PSU__FPGA_PL3_ENABLE {0} \
#    CONFIG.PSU__FP__POWER__ON {1} \
#    CONFIG.PSU__FTM__CTI_IN_0 {0} \
#    CONFIG.PSU__FTM__CTI_IN_1 {0} \
#    CONFIG.PSU__FTM__CTI_IN_2 {0} \
#    CONFIG.PSU__FTM__CTI_IN_3 {0} \
#    CONFIG.PSU__FTM__CTI_OUT_0 {0} \
#    CONFIG.PSU__FTM__CTI_OUT_1 {0} \
#    CONFIG.PSU__FTM__CTI_OUT_2 {0} \
#    CONFIG.PSU__FTM__CTI_OUT_3 {0} \
#    CONFIG.PSU__FTM__GPI {0} \
#    CONFIG.PSU__FTM__GPO {0} \
#    CONFIG.PSU__GEM0_COHERENCY {0} \
#    CONFIG.PSU__GEM0_ROUTE_THROUGH_FPD {0} \
#    CONFIG.PSU__GEM1_COHERENCY {0} \
#    CONFIG.PSU__GEM1_ROUTE_THROUGH_FPD {0} \
#    CONFIG.PSU__GEM2_COHERENCY {0} \
#    CONFIG.PSU__GEM2_ROUTE_THROUGH_FPD {0} \
#    CONFIG.PSU__GEM3_COHERENCY {0} \
#    CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0} \
#    CONFIG.PSU__GEM__TSU__ENABLE {0} \
#    CONFIG.PSU__GEN_IPI_0__MASTER {APU} \
#    CONFIG.PSU__GEN_IPI_10__MASTER {NONE} \
#    CONFIG.PSU__GEN_IPI_1__MASTER {RPU0} \
#    CONFIG.PSU__GEN_IPI_2__MASTER {RPU1} \
#    CONFIG.PSU__GEN_IPI_3__MASTER {PMU} \
#    CONFIG.PSU__GEN_IPI_4__MASTER {PMU} \
#    CONFIG.PSU__GEN_IPI_5__MASTER {PMU} \
#    CONFIG.PSU__GEN_IPI_6__MASTER {PMU} \
#    CONFIG.PSU__GEN_IPI_7__MASTER {NONE} \
#    CONFIG.PSU__GEN_IPI_8__MASTER {NONE} \
#    CONFIG.PSU__GEN_IPI_9__MASTER {NONE} \
#    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
#    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__GPIO2_MIO__IO {<Select>} \
#    CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__GPIO_EMIO_WIDTH {1} \
#    CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__GPIO_EMIO__PERIPHERAL__IO {<Select>} \
#    CONFIG.PSU__GPIO_EMIO__WIDTH {[94:0]} \
#    CONFIG.PSU__GPU_PP0__POWER__ON {0} \
#    CONFIG.PSU__GPU_PP1__POWER__ON {0} \
#    CONFIG.PSU__GT_REF_CLK__FREQMHZ {33.333} \
#    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {} \
#    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {} \
#    CONFIG.PSU__HIGH_ADDRESS__ENABLE {1} \
#    CONFIG.PSU__HPM0_FPD__NUM_READ_THREADS {4} \
#    CONFIG.PSU__HPM0_FPD__NUM_WRITE_THREADS {4} \
#    CONFIG.PSU__HPM0_LPD__NUM_READ_THREADS {4} \
#    CONFIG.PSU__HPM0_LPD__NUM_WRITE_THREADS {4} \
#    CONFIG.PSU__HPM1_FPD__NUM_READ_THREADS {4} \
#    CONFIG.PSU__HPM1_FPD__NUM_WRITE_THREADS {4} \
#    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1}  \
#    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 10 .. 11}  \
#    CONFIG.PSU__I2C0__GRP_INT__ENABLE {0}  \
#    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1}  \
#    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 28 .. 29}  \
#    CONFIG.PSU__I2C1__GRP_INT__ENABLE {0}  \
#    CONFIG.PSU__I2C0_LOOP_I2C1__ENABLE {0}  \
#    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
#    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
#    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
#    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
#    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001} \
#    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001} \
#    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
#    CONFIG.PSU__IRQ_P2F_ADMA_CHAN__INT {0} \
#    CONFIG.PSU__IRQ_P2F_AIB_AXI__INT {0} \
#    CONFIG.PSU__IRQ_P2F_AMS__INT {0} \
#    CONFIG.PSU__IRQ_P2F_APM_FPD__INT {0} \
#    CONFIG.PSU__IRQ_P2F_APU_COMM__INT {0} \
#    CONFIG.PSU__IRQ_P2F_APU_CPUMNT__INT {0} \
#    CONFIG.PSU__IRQ_P2F_APU_CTI__INT {0} \
#    CONFIG.PSU__IRQ_P2F_APU_EXTERR__INT {0} \
#    CONFIG.PSU__IRQ_P2F_APU_IPI__INT {0} \
#    CONFIG.PSU__IRQ_P2F_APU_L2ERR__INT {0} \
#    CONFIG.PSU__IRQ_P2F_APU_PMU__INT {0} \
#    CONFIG.PSU__IRQ_P2F_APU_REGS__INT {0} \
#    CONFIG.PSU__IRQ_P2F_ATB_LPD__INT {0} \
#    CONFIG.PSU__IRQ_P2F_CAN0__INT {0} \
#    CONFIG.PSU__IRQ_P2F_CAN1__INT {0} \
#    CONFIG.PSU__IRQ_P2F_CLKMON__INT {0} \
#    CONFIG.PSU__IRQ_P2F_CSUPMU_WDT__INT {0} \
#    CONFIG.PSU__IRQ_P2F_CSU_DMA__INT {0} \
#    CONFIG.PSU__IRQ_P2F_CSU__INT {0} \
#    CONFIG.PSU__IRQ_P2F_DDR_SS__INT {0} \
#    CONFIG.PSU__IRQ_P2F_DPDMA__INT {0} \
#    CONFIG.PSU__IRQ_P2F_DPORT__INT {0} \
#    CONFIG.PSU__IRQ_P2F_EFUSE__INT {0} \
#    CONFIG.PSU__IRQ_P2F_ENT0_WAKEUP__INT {0} \
#    CONFIG.PSU__IRQ_P2F_ENT0__INT {0} \
#    CONFIG.PSU__IRQ_P2F_ENT1_WAKEUP__INT {0} \
#    CONFIG.PSU__IRQ_P2F_ENT1__INT {0} \
#    CONFIG.PSU__IRQ_P2F_ENT2_WAKEUP__INT {0} \
#    CONFIG.PSU__IRQ_P2F_ENT2__INT {0} \
#    CONFIG.PSU__IRQ_P2F_ENT3_WAKEUP__INT {0} \
#    CONFIG.PSU__IRQ_P2F_ENT3__INT {0} \
#    CONFIG.PSU__IRQ_P2F_FPD_APB__INT {0} \
#    CONFIG.PSU__IRQ_P2F_FPD_ATB_ERR__INT {0} \
#    CONFIG.PSU__IRQ_P2F_FP_WDT__INT {0} \
#    CONFIG.PSU__IRQ_P2F_GDMA_CHAN__INT {0} \
#    CONFIG.PSU__IRQ_P2F_GPIO__INT {0} \
#    CONFIG.PSU__IRQ_P2F_GPU__INT {0} \
#    CONFIG.PSU__IRQ_P2F_I2C0__INT {0} \
#    CONFIG.PSU__IRQ_P2F_I2C1__INT {0} \
#    CONFIG.PSU__IRQ_P2F_LPD_APB__INT {0} \
#    CONFIG.PSU__IRQ_P2F_LPD_APM__INT {0} \
#    CONFIG.PSU__IRQ_P2F_LP_WDT__INT {0} \
#    CONFIG.PSU__IRQ_P2F_NAND__INT {0} \
#    CONFIG.PSU__IRQ_P2F_OCM_ERR__INT {0} \
#    CONFIG.PSU__IRQ_P2F_PCIE_DMA__INT {0} \
#    CONFIG.PSU__IRQ_P2F_PCIE_LEGACY__INT {0} \
#    CONFIG.PSU__IRQ_P2F_PCIE_MSC__INT {0} \
#    CONFIG.PSU__IRQ_P2F_PCIE_MSI__INT {0} \
#    CONFIG.PSU__IRQ_P2F_PL_IPI__INT {0} \
#    CONFIG.PSU__IRQ_P2F_QSPI__INT {0} \
#    CONFIG.PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT {0} \
#    CONFIG.PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT {0} \
#    CONFIG.PSU__IRQ_P2F_RPU_IPI__INT {0} \
#    CONFIG.PSU__IRQ_P2F_RPU_PERMON__INT {0} \
#    CONFIG.PSU__IRQ_P2F_RTC_ALARM__INT {0} \
#    CONFIG.PSU__IRQ_P2F_RTC_SECONDS__INT {0} \
#    CONFIG.PSU__IRQ_P2F_SATA__INT {0} \
#    CONFIG.PSU__IRQ_P2F_SDIO0_WAKE__INT {0} \
#    CONFIG.PSU__IRQ_P2F_SDIO0__INT {0} \
#    CONFIG.PSU__IRQ_P2F_SDIO1_WAKE__INT {0} \
#    CONFIG.PSU__IRQ_P2F_SDIO1__INT {0} \
#    CONFIG.PSU__IRQ_P2F_SPI0__INT {0} \
#    CONFIG.PSU__IRQ_P2F_SPI1__INT {0} \
#    CONFIG.PSU__IRQ_P2F_TTC0__INT0 {0} \
#    CONFIG.PSU__IRQ_P2F_TTC0__INT1 {0} \
#    CONFIG.PSU__IRQ_P2F_TTC0__INT2 {0} \
#    CONFIG.PSU__IRQ_P2F_TTC1__INT0 {0} \
#    CONFIG.PSU__IRQ_P2F_TTC1__INT1 {0} \
#    CONFIG.PSU__IRQ_P2F_TTC1__INT2 {0} \
#    CONFIG.PSU__IRQ_P2F_TTC2__INT0 {0} \
#    CONFIG.PSU__IRQ_P2F_TTC2__INT1 {0} \
#    CONFIG.PSU__IRQ_P2F_TTC2__INT2 {0} \
#    CONFIG.PSU__IRQ_P2F_TTC3__INT0 {0} \
#    CONFIG.PSU__IRQ_P2F_TTC3__INT1 {0} \
#    CONFIG.PSU__IRQ_P2F_TTC3__INT2 {0} \
#    CONFIG.PSU__IRQ_P2F_UART0__INT {0} \
#    CONFIG.PSU__IRQ_P2F_UART1__INT {0} \
#    CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT0 {0} \
#    CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT1 {0} \
#    CONFIG.PSU__IRQ_P2F_USB3_OTG__INT0 {0} \
#    CONFIG.PSU__IRQ_P2F_USB3_OTG__INT1 {0} \
#    CONFIG.PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT {0} \
#    CONFIG.PSU__IRQ_P2F_XMPU_FPD__INT {0} \
#    CONFIG.PSU__IRQ_P2F_XMPU_LPD__INT {0} \
#    CONFIG.PSU__IRQ_P2F__INTF_FPD_SMMU__INT {0} \
#    CONFIG.PSU__IRQ_P2F__INTF_PPD_CCI__INT {0} \
#    CONFIG.PSU__L2_BANK0__POWER__ON {1} \
#    CONFIG.PSU__LPDMA0_COHERENCY {0} \
#    CONFIG.PSU__LPDMA1_COHERENCY {0} \
#    CONFIG.PSU__LPDMA2_COHERENCY {0} \
#    CONFIG.PSU__LPDMA3_COHERENCY {0} \
#    CONFIG.PSU__LPDMA4_COHERENCY {0} \
#    CONFIG.PSU__LPDMA5_COHERENCY {0} \
#    CONFIG.PSU__LPDMA6_COHERENCY {0} \
#    CONFIG.PSU__LPDMA7_COHERENCY {0} \
#    CONFIG.PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT {APB} \
#    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100} \
#    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100} \
#    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
#    CONFIG.PSU__MAXIGP1__DATA_WIDTH {128} \
#    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
#    CONFIG.PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST {1} \
#    CONFIG.PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST {1} \
#    CONFIG.PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST {1} \
#    CONFIG.PSU__NAND_COHERENCY {0} \
#    CONFIG.PSU__NAND_ROUTE_THROUGH_FPD {0} \
#    CONFIG.PSU__NAND__CHIP_ENABLE__ENABLE {0} \
#    CONFIG.PSU__NAND__DATA_STROBE__ENABLE {0} \
#    CONFIG.PSU__NAND__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__NAND__READY0_BUSY__ENABLE {0} \
#    CONFIG.PSU__NAND__READY1_BUSY__ENABLE {0} \
#    CONFIG.PSU__NAND__READY_BUSY__ENABLE {0} \
#    CONFIG.PSU__NUM_FABRIC_RESETS {1} \
#    CONFIG.PSU__OCM_BANK0__POWER__ON {1} \
#    CONFIG.PSU__OCM_BANK1__POWER__ON {1} \
#    CONFIG.PSU__OCM_BANK2__POWER__ON {1} \
#    CONFIG.PSU__OCM_BANK3__POWER__ON {1} \
#    CONFIG.PSU__OVERRIDE_HPX_QOS {0} \
#    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
#    CONFIG.PSU__PCIE__ACS_VIOLAION {0} \
#    CONFIG.PSU__PCIE__ACS_VIOLATION {0} \
#    CONFIG.PSU__PCIE__AER_CAPABILITY {0} \
#    CONFIG.PSU__PCIE__ATOMICOP_EGRESS_BLOCKED {0} \
#    CONFIG.PSU__PCIE__BAR0_64BIT {0} \
#    CONFIG.PSU__PCIE__BAR0_ENABLE {0} \
#    CONFIG.PSU__PCIE__BAR0_PREFETCHABLE {0} \
#    CONFIG.PSU__PCIE__BAR0_VAL {} \
#    CONFIG.PSU__PCIE__BAR1_64BIT {0} \
#    CONFIG.PSU__PCIE__BAR1_ENABLE {0} \
#    CONFIG.PSU__PCIE__BAR1_PREFETCHABLE {0} \
#    CONFIG.PSU__PCIE__BAR1_VAL {} \
#    CONFIG.PSU__PCIE__BAR2_64BIT {0} \
#    CONFIG.PSU__PCIE__BAR2_ENABLE {0} \
#    CONFIG.PSU__PCIE__BAR2_PREFETCHABLE {0} \
#    CONFIG.PSU__PCIE__BAR2_VAL {} \
#    CONFIG.PSU__PCIE__BAR3_64BIT {0} \
#    CONFIG.PSU__PCIE__BAR3_ENABLE {0} \
#    CONFIG.PSU__PCIE__BAR3_PREFETCHABLE {0} \
#    CONFIG.PSU__PCIE__BAR3_VAL {} \
#    CONFIG.PSU__PCIE__BAR4_64BIT {0} \
#    CONFIG.PSU__PCIE__BAR4_ENABLE {0} \
#    CONFIG.PSU__PCIE__BAR4_PREFETCHABLE {0} \
#    CONFIG.PSU__PCIE__BAR4_VAL {} \
#    CONFIG.PSU__PCIE__BAR5_64BIT {0} \
#    CONFIG.PSU__PCIE__BAR5_ENABLE {0} \
#    CONFIG.PSU__PCIE__BAR5_PREFETCHABLE {0} \
#    CONFIG.PSU__PCIE__BAR5_VAL {} \
#    CONFIG.PSU__PCIE__CLASS_CODE_BASE {} \
#    CONFIG.PSU__PCIE__CLASS_CODE_INTERFACE {} \
#    CONFIG.PSU__PCIE__CLASS_CODE_SUB {} \
#    CONFIG.PSU__PCIE__CLASS_CODE_VALUE {} \
#    CONFIG.PSU__PCIE__COMPLETER_ABORT {0} \
#    CONFIG.PSU__PCIE__COMPLTION_TIMEOUT {0} \
#    CONFIG.PSU__PCIE__CORRECTABLE_INT_ERR {0} \
#    CONFIG.PSU__PCIE__CRS_SW_VISIBILITY {0} \
#    CONFIG.PSU__PCIE__DEVICE_ID {} \
#    CONFIG.PSU__PCIE__ECRC_CHECK {0} \
#    CONFIG.PSU__PCIE__ECRC_ERR {0} \
#    CONFIG.PSU__PCIE__ECRC_GEN {0} \
#    CONFIG.PSU__PCIE__EROM_ENABLE {0} \
#    CONFIG.PSU__PCIE__EROM_VAL {} \
#    CONFIG.PSU__PCIE__FLOW_CONTROL_ERR {0} \
#    CONFIG.PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR {0} \
#    CONFIG.PSU__PCIE__HEADER_LOG_OVERFLOW {0} \
#    CONFIG.PSU__PCIE__INTX_GENERATION {0} \
#    CONFIG.PSU__PCIE__LANE0__ENABLE {0} \
#    CONFIG.PSU__PCIE__LANE1__ENABLE {0} \
#    CONFIG.PSU__PCIE__LANE2__ENABLE {0} \
#    CONFIG.PSU__PCIE__LANE3__ENABLE {0} \
#    CONFIG.PSU__PCIE__MC_BLOCKED_TLP {0} \
#    CONFIG.PSU__PCIE__MSIX_BAR_INDICATOR {} \
#    CONFIG.PSU__PCIE__MSIX_CAPABILITY {0} \
#    CONFIG.PSU__PCIE__MSIX_PBA_BAR_INDICATOR {} \
#    CONFIG.PSU__PCIE__MSIX_PBA_OFFSET {0} \
#    CONFIG.PSU__PCIE__MSIX_TABLE_OFFSET {0} \
#    CONFIG.PSU__PCIE__MSIX_TABLE_SIZE {0} \
#    CONFIG.PSU__PCIE__MSI_64BIT_ADDR_CAPABLE {0} \
#    CONFIG.PSU__PCIE__MSI_CAPABILITY {0} \
#    CONFIG.PSU__PCIE__MULTIHEADER {0} \
#    CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE {1} \
#    CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE {0} \
#    CONFIG.PSU__PCIE__PERM_ROOT_ERR_UPDATE {0} \
#    CONFIG.PSU__PCIE__RECEIVER_ERR {0} \
#    CONFIG.PSU__PCIE__RECEIVER_OVERFLOW {0} \
#    CONFIG.PSU__PCIE__RESET__POLARITY {Active Low} \
#    CONFIG.PSU__PCIE__REVISION_ID {} \
#    CONFIG.PSU__PCIE__SUBSYSTEM_ID {} \
#    CONFIG.PSU__PCIE__SUBSYSTEM_VENDOR_ID {} \
#    CONFIG.PSU__PCIE__SURPRISE_DOWN {0} \
#    CONFIG.PSU__PCIE__TLP_PREFIX_BLOCKED {0} \
#    CONFIG.PSU__PCIE__UNCORRECTABL_INT_ERR {0} \
#    CONFIG.PSU__PCIE__VENDOR_ID {} \
#    CONFIG.PSU__PJTAG__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__PL_CLK0_BUF {TRUE} \
#    CONFIG.PSU__PL_CLK1_BUF {FALSE} \
#    CONFIG.PSU__PL_CLK2_BUF {FALSE} \
#    CONFIG.PSU__PL_CLK3_BUF {FALSE} \
#    CONFIG.PSU__PL__POWER__ON {1} \
#    CONFIG.PSU__PMU_COHERENCY {0} \
#    CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
#    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
#    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI0__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI1__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI2__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI3__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI4__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI5__ENABLE {0} \
#    CONFIG.PSU__PMU__GPO0__ENABLE {0} \
#    CONFIG.PSU__PMU__GPO1__ENABLE {0} \
#    CONFIG.PSU__PMU__GPO2__ENABLE {0} \
#    CONFIG.PSU__PMU__GPO3__ENABLE {0} \
#    CONFIG.PSU__PMU__GPO4__ENABLE {0} \
#    CONFIG.PSU__PMU__GPO5__ENABLE {0} \
#    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
#    CONFIG.PSU__PRESET_APPLIED {0} \
#    CONFIG.PSU__PROTECTION__DDR_SEGMENTS {NONE} \
#    CONFIG.PSU__PROTECTION__DEBUG {0} \
#    CONFIG.PSU__PROTECTION__ENABLE {0} \
#    CONFIG.PSU__PROTECTION__FPD_SEGMENTS {SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware    |     SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware    |     SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware    |     SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware    |     SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware    |     SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware    |     SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware    |     SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware    |     SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware    |    SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem} \
#    CONFIG.PSU__PROTECTION__LOCK_UNUSED_SEGMENTS {0} \
#    CONFIG.PSU__PROTECTION__LPD_SEGMENTS {SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem} \
#    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;1|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
#    CONFIG.PSU__PROTECTION__MASTERS_TZ {GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure} \
#    CONFIG.PSU__PROTECTION__OCM_SEGMENTS {NONE} \
#    CONFIG.PSU__PROTECTION__PRESUBSYSTEMS {NONE} \
#    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;1|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
#    CONFIG.PSU__PROTECTION__SUBSYSTEMS {PMU Firmware:PMU|Secure Subsystem:} \
#    CONFIG.PSU__PSS_ALT_REF_CLK__ENABLE {0} \
#    CONFIG.PSU__PSS_ALT_REF_CLK__FREQMHZ {33.333} \
#    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
#    CONFIG.PSU__QSPI_COHERENCY {0} \
#    CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0} \
#    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {0} \
#    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
#    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 5} \
#    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Single} \
#    CONFIG.PSU__REPORT__DBGLOG {0} \
#    CONFIG.PSU__RPU_COHERENCY {0} \
#    CONFIG.PSU__RPU__POWER__ON {1} \
#    CONFIG.PSU__SATA__LANE0__ENABLE {0} \
#    CONFIG.PSU__SATA__LANE1__ENABLE {0} \
#    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__SAXIGP0__DATA_WIDTH {128} \
#    CONFIG.PSU__SAXIGP1__DATA_WIDTH {128} \
#    CONFIG.PSU__SAXIGP2__DATA_WIDTH {128} \
#    CONFIG.PSU__SAXIGP3__DATA_WIDTH {128} \
#    CONFIG.PSU__SAXIGP4__DATA_WIDTH {128} \
#    CONFIG.PSU__SAXIGP5__DATA_WIDTH {128} \
#    CONFIG.PSU__SAXIGP6__DATA_WIDTH {128} \
#    CONFIG.PSU__SD0_COHERENCY {0} \
#    CONFIG.PSU__SD0_ROUTE_THROUGH_FPD {0} \
#    CONFIG.PSU__SD0__DATA_TRANSFER_MODE {4Bit} \
#    CONFIG.PSU__SD0__GRP_CD__ENABLE {0} \
#    CONFIG.PSU__SD0__GRP_POW__ENABLE {0} \
#    CONFIG.PSU__SD0__GRP_WP__ENABLE {0} \
#    CONFIG.PSU__SD0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__SD0__PERIPHERAL__IO {MIO 13 .. 16 21 22} \
#    CONFIG.PSU__SD0__RESET__ENABLE {0} \
#    CONFIG.PSU__SD0__SLOT_TYPE {SD 2.0} \
#    CONFIG.PSU__SD1_COHERENCY {0} \
#    CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0} \
#    CONFIG.PSU__SD1__GRP_CD__ENABLE {0} \
#    CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
#    CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
#    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__SD1__RESET__ENABLE {0} \
#    CONFIG.PSU__SPI0_LOOP_SPI1__ENABLE {0} \
#    CONFIG.PSU__SPI0__GRP_SS0__ENABLE {0} \
#    CONFIG.PSU__SPI0__GRP_SS1__ENABLE {0} \
#    CONFIG.PSU__SPI0__GRP_SS2__ENABLE {0} \
#    CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__SPI1__GRP_SS0__ENABLE {0} \
#    CONFIG.PSU__SPI1__GRP_SS1__ENABLE {0} \
#    CONFIG.PSU__SPI1__GRP_SS2__ENABLE {0} \
#    CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
#    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__SWDT0__PERIPHERAL__IO {NA} \
#    CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
#    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
#    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__SWDT1__PERIPHERAL__IO {NA} \
#    CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
#    CONFIG.PSU__TCM0A__POWER__ON {1} \
#    CONFIG.PSU__TCM0B__POWER__ON {1} \
#    CONFIG.PSU__TCM1A__POWER__ON {1} \
#    CONFIG.PSU__TCM1B__POWER__ON {1} \
#    CONFIG.PSU__TESTSCAN__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__TRACE_PIPELINE_WIDTH {8} \
#    CONFIG.PSU__TRACE__INTERNAL_WIDTH {32} \
#    CONFIG.PSU__TRACE__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__TRISTATE__INVERTED {1} \
#    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
#    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
#    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__TTC0__PERIPHERAL__IO {NA} \
#    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
#    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
#    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__TTC1__PERIPHERAL__IO {NA} \
#    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
#    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
#    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__TTC2__PERIPHERAL__IO {NA} \
#    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
#    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
#    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__TTC3__PERIPHERAL__IO {NA} \
#    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
#    CONFIG.PSU__UART0_LOOP_UART1__ENABLE {0} \
#    CONFIG.PSU__UART0__BAUD_RATE {115200} \
#    CONFIG.PSU__UART0__MODEM__ENABLE {0} \
#    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 6 .. 7} \
#    CONFIG.PSU__UART1__BAUD_RATE {115200} \
#    CONFIG.PSU__UART1__MODEM__ENABLE {0} \
#    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__UART1__PERIPHERAL__IO {MIO 8 .. 9} \
#    CONFIG.PSU__USB0_COHERENCY {0} \
#    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
#    CONFIG.PSU__USB0__RESET__ENABLE {1} \
#    CONFIG.PSU__USB0__RESET__IO {MIO 64} \
#    CONFIG.PSU__USB1_COHERENCY {0} \
#    CONFIG.PSU__USB1__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__USB1__RESET__ENABLE {0} \
#    CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
#    CONFIG.PSU__USB2_1__EMIO__ENABLE {0} \
#    CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
#    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__USB3_1__EMIO__ENABLE {0} \
#    CONFIG.PSU__USB3_1__PERIPHERAL__ENABLE {0} \
#    CONFIG.PSU__USB__RESET__MODE {Separate MIO Pin} \
#    CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
#    CONFIG.PSU__USE_DIFF_RW_CLK_GP0 {0} \
#    CONFIG.PSU__USE_DIFF_RW_CLK_GP1 {0} \
#    CONFIG.PSU__USE_DIFF_RW_CLK_GP2 {0} \
#    CONFIG.PSU__USE_DIFF_RW_CLK_GP3 {0} \
#    CONFIG.PSU__USE_DIFF_RW_CLK_GP4 {0} \
#    CONFIG.PSU__USE_DIFF_RW_CLK_GP5 {0} \
#    CONFIG.PSU__USE_DIFF_RW_CLK_GP6 {0} \
#    CONFIG.PSU__USE__ADMA {0} \
#    CONFIG.PSU__USE__APU_LEGACY_INTERRUPT {0} \
#    CONFIG.PSU__USE__AUDIO {0} \
#    CONFIG.PSU__USE__CLK {0} \
#    CONFIG.PSU__USE__CLK0 {0} \
#    CONFIG.PSU__USE__CLK1 {0} \
#    CONFIG.PSU__USE__CLK2 {0} \
#    CONFIG.PSU__USE__CLK3 {0} \
#    CONFIG.PSU__USE__CROSS_TRIGGER {0} \
#    CONFIG.PSU__USE__DDR_INTF_REQUESTED {0} \
#    CONFIG.PSU__USE__DEBUG__TEST {0} \
#    CONFIG.PSU__USE__EVENT_RPU {0} \
#    CONFIG.PSU__USE__FABRIC__RST {1} \
#    CONFIG.PSU__USE__FTM {0} \
#    CONFIG.PSU__USE__GDMA {0} \
#    CONFIG.PSU__USE__IRQ {0} \
#    CONFIG.PSU__USE__IRQ0 {0} \
#    CONFIG.PSU__USE__IRQ1 {0} \
#    CONFIG.PSU__USE__M_AXI_GP0 {0} \
#    CONFIG.PSU__USE__M_AXI_GP1 {0} \
#    CONFIG.PSU__USE__M_AXI_GP2 {0} \
#    CONFIG.PSU__USE__PROC_EVENT_BUS {0} \
#    CONFIG.PSU__USE__RPU_LEGACY_INTERRUPT {0} \
#    CONFIG.PSU__USE__RST0 {0} \
#    CONFIG.PSU__USE__RST1 {0} \
#    CONFIG.PSU__USE__RST2 {0} \
#    CONFIG.PSU__USE__RST3 {0} \
#    CONFIG.PSU__USE__RTC {0} \
#    CONFIG.PSU__USE__STM {0} \
#    CONFIG.PSU__USE__S_AXI_ACE {0} \
#    CONFIG.PSU__USE__S_AXI_ACP {0} \
#    CONFIG.PSU__USE__S_AXI_GP0 {0} \
#    CONFIG.PSU__USE__S_AXI_GP1 {0} \
#    CONFIG.PSU__USE__S_AXI_GP2 {0} \
#    CONFIG.PSU__USE__S_AXI_GP3 {0} \
#    CONFIG.PSU__USE__S_AXI_GP4 {0} \
#    CONFIG.PSU__USE__S_AXI_GP5 {0} \
#    CONFIG.PSU__USE__S_AXI_GP6 {0} \
#    CONFIG.PSU__USE__USB3_0_HUB {0} \
#    CONFIG.PSU__USE__USB3_1_HUB {0} \
#    CONFIG.PSU__USE__VIDEO {0} \
#    CONFIG.PSU__VIDEO_REF_CLK__ENABLE {0} \
#    CONFIG.PSU__VIDEO_REF_CLK__FREQMHZ {33.333} \
#    CONFIG.QSPI_BOARD_INTERFACE {custom} \
#    CONFIG.SATA_BOARD_INTERFACE {custom} \
#    CONFIG.SD0_BOARD_INTERFACE {custom} \
#    CONFIG.SD1_BOARD_INTERFACE {custom} \
#    CONFIG.SPI0_BOARD_INTERFACE {custom} \
#    CONFIG.SPI1_BOARD_INTERFACE {custom} \
#    CONFIG.SUBPRESET1 {Custom} \
#    CONFIG.SUBPRESET2 {Custom} \
#    CONFIG.SWDT0_BOARD_INTERFACE {custom} \
#    CONFIG.SWDT1_BOARD_INTERFACE {custom} \
#    CONFIG.TRACE_BOARD_INTERFACE {custom} \
#    CONFIG.TTC0_BOARD_INTERFACE {custom} \
#    CONFIG.TTC1_BOARD_INTERFACE {custom} \
#    CONFIG.TTC2_BOARD_INTERFACE {custom} \
#    CONFIG.TTC3_BOARD_INTERFACE {custom} \
#    CONFIG.UART0_BOARD_INTERFACE {custom} \
#    CONFIG.UART1_BOARD_INTERFACE {custom} \
#    CONFIG.USB0_BOARD_INTERFACE {custom} \
#    CONFIG.USB1_BOARD_INTERFACE {custom} \
#  
# ] $zynq_ultra_ps_e_0
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
CRITICAL WARNING: [PSU-1]  Setting of Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) to 2 is not valid when the value of DRAM IC Bus Width (Parameter PSU__DDRC__DRAM_WIDTH) is set to 16. The valid value for Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) is 1. 
CRITICAL WARNING: [PSU-2]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 16 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
# validate_bd_design
CRITICAL WARNING: [PSU-1]  Setting of Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) to 2 is not valid when the value of DRAM IC Bus Width (Parameter PSU__DDRC__DRAM_WIDTH) is set to 16. The valid value for Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) is 1. 
CRITICAL WARNING: [PSU-2]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 16 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
# save_bd_design
Wrote  : </home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd> 
Wrote  : </home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ui/bd_ebbe11d1.ui> 
# update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
# make_wrapper -files [get_files myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd] -top
INFO: [BD 41-1662] The design 'ps_block.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.v
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/sim/ps_block.v
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hdl/ps_block_wrapper.v
# add_files -norecurse myproj/project_1.srcs/sources_1/bd/ps_block/hdl/ps_block_wrapper.v
# set_property synth_checkpoint_mode None [get_files myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd]
# generate_target all [get_files myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd]
INFO: [BD 41-1662] The design 'ps_block.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd> 
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.v
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/sim/ps_block.v
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hdl/ps_block_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] ps_block_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hw_handoff/ps_block.hwh
Generated Block Design Tcl file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hw_handoff/ps_block_bd.tcl
Generated Hardware Definition File /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.hwdef
generate_target: Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 7124.477 ; gain = 0.000 ; free physical = 17252 ; free virtual = 41042
# export_ip_user_files -of_objects [get_files myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd] -no_script -sync -force -quiet
# export_simulation -of_objects [get_files myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd] -directory myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir myproj/project_1.ip_user_files -ipstatic_source_dir myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=myproj/project_1.cache/compile_simlib/modelsim} {questa=myproj/project_1.cache/compile_simlib/questa} {riviera=myproj/project_1.cache/compile_simlib/riviera} {activehdl=myproj/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# launch_run synth_1
[Thu Jul  8 05:52:40 2021] Launched synth_1...
Run output will be captured here: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Jul  8 05:52:40 2021] Waiting for synth_1 to finish...
[Thu Jul  8 05:52:45 2021] Waiting for synth_1 to finish...
[Thu Jul  8 05:52:50 2021] Waiting for synth_1 to finish...
[Thu Jul  8 05:52:55 2021] Waiting for synth_1 to finish...
[Thu Jul  8 05:53:05 2021] Waiting for synth_1 to finish...
[Thu Jul  8 05:53:15 2021] Waiting for synth_1 to finish...
[Thu Jul  8 05:53:25 2021] Waiting for synth_1 to finish...
[Thu Jul  8 05:53:35 2021] Waiting for synth_1 to finish...
[Thu Jul  8 05:53:55 2021] Waiting for synth_1 to finish...
[Thu Jul  8 05:54:15 2021] Waiting for synth_1 to finish...
[Thu Jul  8 05:54:35 2021] Waiting for synth_1 to finish...
[Thu Jul  8 05:54:55 2021] Waiting for synth_1 to finish...
[Thu Jul  8 05:55:35 2021] Waiting for synth_1 to finish...
[Thu Jul  8 05:56:15 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log ps_block_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ps_block_wrapper.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ps_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2109.828 ; gain = 0.000 ; free physical = 16793 ; free virtual = 40614
Command: synth_design -top ps_block_wrapper -part xczu4cg-sfvc784-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu4cg'
INFO: [Device 21-403] Loading part xczu4cg-sfvc784-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 189516
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2560.164 ; gain = 6.938 ; free physical = 15630 ; free virtual = 39451
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ps_block_wrapper' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hdl/ps_block_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ps_block' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.v:17]
INFO: [Synth 8-6157] synthesizing module 'ps_block_zynq_ultra_ps_e_0_0' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/synth/ps_block_zynq_ultra_ps_e_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:250]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 4 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [/home/software/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1307]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (1#1) [/home/software/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1307]
INFO: [Synth 8-6157] synthesizing module 'PS8' [/home/software/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:63273]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (2#1) [/home/software/xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:63273]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:4614]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:4615]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3804]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e' (3#1) [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:250]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/synth/ps_block_zynq_ultra_ps_e_0_0.v:109]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/synth/ps_block_zynq_ultra_ps_e_0_0.v:109]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/synth/ps_block_zynq_ultra_ps_e_0_0.v:109]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/synth/ps_block_zynq_ultra_ps_e_0_0.v:109]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/synth/ps_block_zynq_ultra_ps_e_0_0.v:109]
INFO: [Synth 8-6155] done synthesizing module 'ps_block_zynq_ultra_ps_e_0_0' (4#1) [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/synth/ps_block_zynq_ultra_ps_e_0_0.v:59]
WARNING: [Synth 8-7071] port 'pl_resetn0' of module 'ps_block_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.v:17]
WARNING: [Synth 8-7071] port 'pl_clk0' of module 'ps_block_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.v:17]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'ps_block_zynq_ultra_ps_e_0_0' has 2 connections declared, but only 0 given [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ps_block' (5#1) [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ps_block_wrapper' (6#1) [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hdl/ps_block_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2611.102 ; gain = 57.875 ; free physical = 15746 ; free virtual = 39567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2625.945 ; gain = 72.719 ; free physical = 15738 ; free virtual = 39559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2625.945 ; gain = 72.719 ; free physical = 15738 ; free virtual = 39559
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2638.820 ; gain = 0.000 ; free physical = 15729 ; free virtual = 39550
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/ps_block_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_block_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2683.711 ; gain = 0.000 ; free physical = 15648 ; free virtual = 39470
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/ps_block_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_block_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ps_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ps_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.711 ; gain = 0.000 ; free physical = 15648 ; free virtual = 39470
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.711 ; gain = 0.000 ; free physical = 15648 ; free virtual = 39469
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2683.711 ; gain = 130.484 ; free physical = 15715 ; free virtual = 39537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu4cg-sfvc784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2683.711 ; gain = 130.484 ; free physical = 15715 ; free virtual = 39537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ps_block_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/ps_block_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property DONT_TOUCH = true for ps_block_i/zynq_ultra_ps_e_0/inst. (constraint file  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for ps_block_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps_block_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2683.711 ; gain = 130.484 ; free physical = 15715 ; free virtual = 39537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2683.711 ; gain = 130.484 ; free physical = 15718 ; free virtual = 39540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 728 (col length:96)
BRAMs: 256 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2683.711 ; gain = 130.484 ; free physical = 15706 ; free virtual = 39532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:02:16 . Memory (MB): peak = 4301.656 ; gain = 1748.430 ; free physical = 14026 ; free virtual = 37853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:02:16 . Memory (MB): peak = 4326.664 ; gain = 1773.438 ; free physical = 14008 ; free virtual = 37835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:02:24 . Memory (MB): peak = 4342.680 ; gain = 1789.453 ; free physical = 14004 ; free virtual = 37831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:34 . Memory (MB): peak = 4348.617 ; gain = 1795.391 ; free physical = 14003 ; free virtual = 37829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:34 . Memory (MB): peak = 4348.617 ; gain = 1795.391 ; free physical = 14003 ; free virtual = 37829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:34 . Memory (MB): peak = 4348.617 ; gain = 1795.391 ; free physical = 14003 ; free virtual = 37829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:34 . Memory (MB): peak = 4348.617 ; gain = 1795.391 ; free physical = 14003 ; free virtual = 37829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:02:34 . Memory (MB): peak = 4348.617 ; gain = 1795.391 ; free physical = 14003 ; free virtual = 37829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:02:35 . Memory (MB): peak = 4348.617 ; gain = 1795.391 ; free physical = 14003 ; free virtual = 37829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_PS |     1|
|2     |LUT1    |   296|
|3     |PS8     |     1|
|4     |FDRE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:02:35 . Memory (MB): peak = 4348.617 ; gain = 1795.391 ; free physical = 14003 ; free virtual = 37829
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 268 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:02:17 . Memory (MB): peak = 4348.617 ; gain = 1737.625 ; free physical = 14039 ; free virtual = 37865
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:02:35 . Memory (MB): peak = 4348.625 ; gain = 1795.391 ; free physical = 14039 ; free virtual = 37865
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4348.625 ; gain = 0.000 ; free physical = 14115 ; free virtual = 37942
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4378.367 ; gain = 0.000 ; free physical = 14055 ; free virtual = 37881
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:03:15 . Memory (MB): peak = 4378.367 ; gain = 2268.539 ; free physical = 15208 ; free virtual = 39034
INFO: [Common 17-1381] The checkpoint '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/synth_1/ps_block_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ps_block_wrapper_utilization_synth.rpt -pb ps_block_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  8 05:56:32 2021...
[Thu Jul  8 05:56:46 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:26 ; elapsed = 00:04:06 . Memory (MB): peak = 7126.609 ; gain = 2.023 ; free physical = 17217 ; free virtual = 41040
# launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul  8 05:56:50 2021] Launched impl_1...
Run output will be captured here: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Jul  8 05:56:50 2021] Waiting for impl_1 to finish...
[Thu Jul  8 05:56:55 2021] Waiting for impl_1 to finish...
[Thu Jul  8 05:57:00 2021] Waiting for impl_1 to finish...
[Thu Jul  8 05:57:05 2021] Waiting for impl_1 to finish...
[Thu Jul  8 05:57:15 2021] Waiting for impl_1 to finish...
[Thu Jul  8 05:57:25 2021] Waiting for impl_1 to finish...
[Thu Jul  8 05:57:35 2021] Waiting for impl_1 to finish...
[Thu Jul  8 05:57:45 2021] Waiting for impl_1 to finish...
[Thu Jul  8 05:58:05 2021] Waiting for impl_1 to finish...
[Thu Jul  8 05:58:25 2021] Waiting for impl_1 to finish...
[Thu Jul  8 05:58:45 2021] Waiting for impl_1 to finish...
[Thu Jul  8 05:59:05 2021] Waiting for impl_1 to finish...
[Thu Jul  8 05:59:45 2021] Waiting for impl_1 to finish...
[Thu Jul  8 06:00:25 2021] Waiting for impl_1 to finish...
[Thu Jul  8 06:01:05 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ps_block_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ps_block_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ps_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2109.797 ; gain = 0.000 ; free physical = 16788 ; free virtual = 40610
Command: link_design -top ps_block_wrapper -part xczu4cg-sfvc784-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu4cg-sfvc784-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2556.305 ; gain = 0.000 ; free physical = 16012 ; free virtual = 39835
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/ps_block_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_block_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2556.305 ; gain = 0.000 ; free physical = 15898 ; free virtual = 39721
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/ps_block_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_block_i/zynq_ultra_ps_e_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.207 ; gain = 0.000 ; free physical = 15896 ; free virtual = 39719
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2572.207 ; gain = 462.410 ; free physical = 15896 ; free virtual = 39720
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2588.211 ; gain = 16.004 ; free physical = 15883 ; free virtual = 39707

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a636c41e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2688.695 ; gain = 100.484 ; free physical = 15688 ; free virtual = 39513

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 393a0e99

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2858.539 ; gain = 0.000 ; free physical = 15525 ; free virtual = 39349
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 264 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9047f591

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2858.539 ; gain = 0.000 ; free physical = 15525 ; free virtual = 39349
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ad86bf0

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2858.539 ; gain = 0.000 ; free physical = 15525 ; free virtual = 39349
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1ad86bf0

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2858.539 ; gain = 0.000 ; free physical = 15525 ; free virtual = 39349
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ad86bf0

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2858.539 ; gain = 0.000 ; free physical = 15524 ; free virtual = 39349
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ad86bf0

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2858.539 ; gain = 0.000 ; free physical = 15524 ; free virtual = 39349
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             264  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |              32  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.539 ; gain = 0.000 ; free physical = 15524 ; free virtual = 39349
Ending Logic Optimization Task | Checksum: 4e79ed66

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2858.539 ; gain = 0.000 ; free physical = 15524 ; free virtual = 39349

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 4e79ed66

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2870.445 ; gain = 11.906 ; free physical = 15524 ; free virtual = 39348

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 4e79ed66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.445 ; gain = 0.000 ; free physical = 15524 ; free virtual = 39348

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.445 ; gain = 0.000 ; free physical = 15524 ; free virtual = 39348
Ending Netlist Obfuscation Task | Checksum: 4e79ed66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.445 ; gain = 0.000 ; free physical = 15524 ; free virtual = 39348
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2870.445 ; gain = 298.238 ; free physical = 15524 ; free virtual = 39348
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ps_block_wrapper_drc_opted.rpt -pb ps_block_wrapper_drc_opted.pb -rpx ps_block_wrapper_drc_opted.rpx
Command: report_drc -file ps_block_wrapper_drc_opted.rpt -pb ps_block_wrapper_drc_opted.pb -rpx ps_block_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.961 ; gain = 0.000 ; free physical = 15501 ; free virtual = 39327
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2957.961 ; gain = 0.000 ; free physical = 15501 ; free virtual = 39327
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.961 ; gain = 0.000 ; free physical = 15501 ; free virtual = 39327

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9a35c62d

Time (s): cpu = 00:01:01 ; elapsed = 00:01:39 . Memory (MB): peak = 4060.773 ; gain = 1102.812 ; free physical = 14691 ; free virtual = 38517

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13bd9cc92

Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 4116.801 ; gain = 1158.840 ; free physical = 14637 ; free virtual = 38463

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13bd9cc92

Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 4116.801 ; gain = 1158.840 ; free physical = 14637 ; free virtual = 38463
Phase 1 Placer Initialization | Checksum: 13bd9cc92

Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 4116.801 ; gain = 1158.840 ; free physical = 14637 ; free virtual = 38463

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14637 ; free virtual = 38463
Phase 2 Final Placement Cleanup | Checksum: 13bd9cc92

Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 4116.801 ; gain = 1158.840 ; free physical = 14637 ; free virtual = 38463
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 9a35c62d

Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 4116.801 ; gain = 1158.840 ; free physical = 14637 ; free virtual = 38463
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:46 . Memory (MB): peak = 4116.801 ; gain = 1172.715 ; free physical = 14661 ; free virtual = 38487
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14647 ; free virtual = 38478
INFO: [Common 17-1381] The checkpoint '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ps_block_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14637 ; free virtual = 38465
INFO: [runtcl-4] Executing : report_utilization -file ps_block_wrapper_utilization_placed.rpt -pb ps_block_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ps_block_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14655 ; free virtual = 38483
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14644 ; free virtual = 38476
INFO: [Common 17-1381] The checkpoint '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9a35c62d ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14507 ; free virtual = 38336
Phase 1 Build RT Design | Checksum: f845c162

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14509 ; free virtual = 38338
Post Restoration Checksum: NetGraph: ceaee1d9 NumContArr: 2996df89 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f845c162

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14510 ; free virtual = 38339

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f845c162

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14485 ; free virtual = 38314

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f845c162

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14485 ; free virtual = 38314

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: f845c162

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14481 ; free virtual = 38310

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: f845c162

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14481 ; free virtual = 38310
Phase 2 Router Initialization | Checksum: f845c162

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14480 ; free virtual = 38309

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14469 ; free virtual = 38298

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14469 ; free virtual = 38298

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14469 ; free virtual = 38299
Phase 4 Rip-up And Reroute | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14469 ; free virtual = 38299

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14474 ; free virtual = 38303

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14474 ; free virtual = 38303
Phase 5 Delay and Skew Optimization | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14474 ; free virtual = 38303

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14474 ; free virtual = 38303
Phase 6.1 Hold Fix Iter | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14474 ; free virtual = 38303
Phase 6 Post Hold Fix | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14474 ; free virtual = 38303

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00153196 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14472 ; free virtual = 38301

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14471 ; free virtual = 38300

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14471 ; free virtual = 38300

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1c9153ce6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14473 ; free virtual = 38302
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14503 ; free virtual = 38332

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14503 ; free virtual = 38332
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4116.801 ; gain = 0.000 ; free physical = 14491 ; free virtual = 38324
INFO: [Common 17-1381] The checkpoint '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ps_block_wrapper_drc_routed.rpt -pb ps_block_wrapper_drc_routed.pb -rpx ps_block_wrapper_drc_routed.rpx
Command: report_drc -file ps_block_wrapper_drc_routed.rpt -pb ps_block_wrapper_drc_routed.pb -rpx ps_block_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ps_block_wrapper_methodology_drc_routed.rpt -pb ps_block_wrapper_methodology_drc_routed.pb -rpx ps_block_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ps_block_wrapper_methodology_drc_routed.rpt -pb ps_block_wrapper_methodology_drc_routed.pb -rpx ps_block_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ps_block_wrapper_power_routed.rpt -pb ps_block_wrapper_power_summary_routed.pb -rpx ps_block_wrapper_power_routed.rpx
Command: report_power -file ps_block_wrapper_power_routed.rpt -pb ps_block_wrapper_power_summary_routed.pb -rpx ps_block_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ps_block_wrapper_route_status.rpt -pb ps_block_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ps_block_wrapper_timing_summary_routed.rpt -pb ps_block_wrapper_timing_summary_routed.pb -rpx ps_block_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ps_block_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ps_block_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ps_block_wrapper_bus_skew_routed.rpt -pb ps_block_wrapper_bus_skew_routed.pb -rpx ps_block_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force ps_block_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ps_block_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jul  8 06:01:29 2021. For additional details about this file, please refer to the WebTalk help file at /home/software/xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 4131.488 ; gain = 14.688 ; free physical = 14430 ; free virtual = 38268
INFO: [Common 17-206] Exiting Vivado at Thu Jul  8 06:01:30 2021...
[Thu Jul  8 06:01:35 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:20 ; elapsed = 00:04:45 . Memory (MB): peak = 7126.613 ; gain = 0.000 ; free physical = 17200 ; free virtual = 41036
# puts "bit-stream done,start exporting"
bit-stream done,start exporting
# if {[string compare $current_vivado_version $scripts_vivado_version] == 0} {
# 	file mkdir myproj/project_1.sdk
# 	file copy -force myproj/project_1.runs/impl_1/ps_block_wrapper.sysdef myproj/project_1.sdk/ps_block_wrapper.hdf
# 
# #	write_hwdef -force  -file myproj/project_1.sdk/ps_block_wrapper.hdf
# #launch_sdk -workspace myproj/project_1.sdk -hwspec myproj/project_1.sdk/ps_block_wrapper.hdf
# } elseif {[string compare $current_vivado_version $scripts_vivado_version1] == 0} {
# 	set_property pfm_name {} [get_files -all {myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd}]
# 	write_hw_platform -fixed -include_bit -force -file myproj/ps_block_wrapper.xsa
# }
INFO: [Vivado 12-4895] Creating Hardware Platform: myproj/ps_block_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/home/software/xilinx/Vivado/2020.1/data/embeddedsw) loading 1 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/ps_block_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 7126.613 ; gain = 0.000 ; free physical = 17162 ; free virtual = 41000
/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/ps_block_wrapper.xsa
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
file mkdir /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new
close [ open /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/clkTestTop.sv w ]
add_files /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/clkTestTop.sv
update_compile_order -fileset sources_1
close [ open /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/freq_meter.sv w ]
add_files /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/freq_meter.sv
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::infer_core -vendor user.org -library user -taxonomy /UserIP /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/clkTestTop.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/freq_meter.sv:]
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::infer_core: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7322.566 ; gain = 0.000 ; free physical = 17114 ; free virtual = 40953
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7322.566 ; gain = 0.000 ; free physical = 17068 ; free virtual = 40915
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/clkTestTop.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/freq_meter.sv:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 7322.566 ; gain = 0.000 ; free physical = 17061 ; free virtual = 40908
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/clkTestTop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/freq_meter.sv:]
ipx::current_core /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/component.xml
update_compile_order -fileset sources_1
startgroup
current_project project_1
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_vip:1.0 clk_vip_0
endgroup
delete_bd_objs [get_bd_cells clk_vip_0]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/clkTestTop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/freq_meter.sv:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project edit_ip_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:clkTestTop:1.0 clkTestTop_0
endgroup
export_ip_user_files -of_objects  [get_files /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/clkTestTop.sv] -no_script -reset -force -quiet
remove_files  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/clkTestTop.sv
set_property location {3 837 -133} [get_bd_cells clkTestTop_0]
delete_bd_objs [get_bd_cells clkTestTop_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:clkTestTop:1.0 clkTestTop_0
endgroup
set_property location {1 89 -57} [get_bd_cells clkTestTop_0]
startgroup
make_bd_pins_external  [get_bd_pins clkTestTop_0/gth_refClkP_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clkTestTop_0/gth_refClkN_i]
endgroup
delete_bd_objs [get_bd_nets gth_refClkN_i_0_1] [get_bd_nets gth_refClkP_i_0_1] [get_bd_cells clkTestTop_0]
delete_bd_objs [get_bd_ports gth_refClkN_i_0]
delete_bd_objs [get_bd_ports gth_refClkP_i_0]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm/clkTestElm.ip_user_files} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm/clkTestElm.ip_user_files'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm/clkTestElm.ip_user_files /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.tmp'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm/clkTestElm.ip_user_files'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm/clkTestElm.ip_user_files /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm/clkTestElm.ip_user_files'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:clkTestELM:1.0 clkTestELM_0
endgroup
set_property location {1 41 -9} [get_bd_cells clkTestELM_0]
delete_bd_objs [get_bd_cells clkTestELM_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv user.org:user:clkTestTop:1.0 clkTestTop_0
endgroup
report_ip_status -name ip_status 
set_property location {1 166 -52} [get_bd_cells clkTestTop_0]
set_property location {2 286 -21} [get_bd_cells clkTestTop_0]
set_property location {0.5 59 -30} [get_bd_cells axi_gpio_0]
set_property location {1 156 147} [get_bd_cells clkTestTop_0]
connect_bd_net [get_bd_pins clkTestTop_0/freq_O1] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
endgroup
startgroup
connect_bd_net [get_bd_pins clkTestTop_0/freq_O2] [get_bd_pins axi_gpio_0/gpio2_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clkTestTop_0/gth_refClkP_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clkTestTop_0/gth_refClkN_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clkTestTop_0/fclkp]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clkTestTop_0/fclkn]
endgroup
set_property location {1 94 8} [get_bd_cells axi_gpio_0]
CRITICAL WARNING: [PSU-1]  Setting of Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) to 2 is not valid when the value of DRAM IC Bus Width (Parameter PSU__DDRC__DRAM_WIDTH) is set to 16. The valid value for Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) is 1. 
CRITICAL WARNING: [PSU-2]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 16 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Setting of Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) to 2 is not valid when the value of DRAM IC Bus Width (Parameter PSU__DDRC__DRAM_WIDTH) is set to 16. The valid value for Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) is 1. 
CRITICAL WARNING: [PSU-2]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 16 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {1}] [get_bd_cells zynq_ultra_ps_e_0]
CRITICAL WARNING: [PSU-1]  Setting of Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) to 2 is not valid when the value of DRAM IC Bus Width (Parameter PSU__DDRC__DRAM_WIDTH) is set to 16. The valid value for Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) is 1. 
CRITICAL WARNING: [PSU-2]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 16 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 64K ]>.
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [PSU-1]  Setting of Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) to 2 is not valid when the value of DRAM IC Bus Width (Parameter PSU__DDRC__DRAM_WIDTH) is set to 16. The valid value for Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) is 1. 
CRITICAL WARNING: [PSU-2]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 16 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7478.133 ; gain = 0.000 ; free physical = 15740 ; free virtual = 39590
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
export_ip_user_files -of_objects  [get_files /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/freq_meter.sv] -no_script -reset -force -quiet
remove_files  /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/freq_meter.sv
save_bd_design
Wrote  : </home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd> 
Wrote  : </home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ui/bd_ebbe11d1.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'ps_block.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.v
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/sim/ps_block.v
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hdl/ps_block_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] ps_block_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clkTestTop_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_auto_ds_0/ps_block_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_auto_pc_0/ps_block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_96M .
Exporting to file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hw_handoff/ps_block.hwh
Generated Block Design Tcl file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hw_handoff/ps_block_bd.tcl
Generated Hardware Definition File /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.hwdef
[Thu Jul  8 10:36:04 2021] Launched synth_1...
Run output will be captured here: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:13 ; elapsed = 00:01:10 . Memory (MB): peak = 7777.273 ; gain = 0.000 ; free physical = 15741 ; free virtual = 39619
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu4cg-sfvc784-2-e
INFO: [Device 21-403] Loading part xczu4cg-sfvc784-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 8348.266 ; gain = 0.000 ; free physical = 15135 ; free virtual = 39019
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/ps_block_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_block_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8361.273 ; gain = 5.004 ; free physical = 15027 ; free virtual = 38911
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/ps_block_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_block_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_axi_gpio_0_0/ps_block_axi_gpio_0_0_board.xdc] for cell 'ps_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_axi_gpio_0_0/ps_block_axi_gpio_0_0_board.xdc] for cell 'ps_block_i/axi_gpio_0/U0'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_axi_gpio_0_0/ps_block_axi_gpio_0_0.xdc] for cell 'ps_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_axi_gpio_0_0/ps_block_axi_gpio_0_0.xdc] for cell 'ps_block_i/axi_gpio_0/U0'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_rst_ps8_0_96M_0/ps_block_rst_ps8_0_96M_0_board.xdc] for cell 'ps_block_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_rst_ps8_0_96M_0/ps_block_rst_ps8_0_96M_0_board.xdc] for cell 'ps_block_i/rst_ps8_0_96M/U0'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_rst_ps8_0_96M_0/ps_block_rst_ps8_0_96M_0.xdc] for cell 'ps_block_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_rst_ps8_0_96M_0/ps_block_rst_ps8_0_96M_0.xdc] for cell 'ps_block_i/rst_ps8_0_96M/U0'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_auto_ds_0/ps_block_auto_ds_0_clocks.xdc] for cell 'ps_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_auto_ds_0/ps_block_auto_ds_0_clocks.xdc] for cell 'ps_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [/home/software/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/software/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/software/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/software/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/software/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/software/xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_block_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8361.273 ; gain = 0.000 ; free physical = 15027 ; free virtual = 38911
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 7 instances

open_run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 8462.840 ; gain = 685.566 ; free physical = 14785 ; free virtual = 38669
set_property IOSTANDARD LVDS [get_ports [list fclkp_0]]
set_property IOSTANDARD LVDS [get_ports [list {gth_refClkP_i_0[1]} {gth_refClkP_i_0[0]}]]
set_property is_loc_fixed true [get_ports [list  {gth_refClkP_i_0[1]} {gth_refClkP_i_0[0]}]]
place_ports {gth_refClkP_i_0[1]} V6
place_ports {gth_refClkP_i_0[0]} Y6
place_ports fclkp_0 AF7
file mkdir /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/constrs_1/new
close [ open /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/constrs_1/new/clkTestCostr.xdc w ]
add_files -fileset constrs_1 /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/constrs_1/new/clkTestCostr.xdc
set_property target_constrs_file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/constrs_1/new/clkTestCostr.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul  8 10:47:15 2021] Launched synth_1...
Run output will be captured here: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/synth_1/runme.log
[Thu Jul  8 10:47:15 2021] Launched impl_1...
Run output will be captured here: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 9819.836 ; gain = 0.000 ; free physical = 13800 ; free virtual = 37731
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9820.566 ; gain = 0.000 ; free physical = 13674 ; free virtual = 37605
Restored from archive | CPU: 2.030000 secs | Memory: 3.327789 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9820.566 ; gain = 0.000 ; free physical = 13674 ; free virtual = 37605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9820.566 ; gain = 0.000 ; free physical = 13674 ; free virtual = 37605
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 7 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 9825.570 ; gain = 5.734 ; free physical = 13607 ; free virtual = 37555
open_bd_design {/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd}
regenerate_bd_layout
CRITICAL WARNING: [PSU-1]  Setting of Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) to 2 is not valid when the value of DRAM IC Bus Width (Parameter PSU__DDRC__DRAM_WIDTH) is set to 16. The valid value for Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) is 1. 
CRITICAL WARNING: [PSU-2]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 16 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Setting of Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) to 2 is not valid when the value of DRAM IC Bus Width (Parameter PSU__DDRC__DRAM_WIDTH) is set to 16. The valid value for Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) is 1. 
CRITICAL WARNING: [PSU-2]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 16 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
CRITICAL WARNING: [PSU-1]  Setting of Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) to 2 is not valid when the value of DRAM IC Bus Width (Parameter PSU__DDRC__DRAM_WIDTH) is set to 16. The valid value for Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) is 1. 
CRITICAL WARNING: [PSU-2]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 16 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {0} CONFIG.PSU__USE__M_AXI_GP2 {1}] [get_bd_cells zynq_ultra_ps_e_0]
CRITICAL WARNING: [PSU-1]  Setting of Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) to 2 is not valid when the value of DRAM IC Bus Width (Parameter PSU__DDRC__DRAM_WIDTH) is set to 16. The valid value for Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) is 1. 
CRITICAL WARNING: [PSU-2]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 16 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
WARNING: [BD 41-1684] Pin /zynq_ultra_ps_e_0/maxihpm0_fpd_aclk is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (96 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (96 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_LPD]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8000_0000 [ 64K ]>.
save_bd_design
Wrote  : </home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd> 
Wrote  : </home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ui/bd_ebbe11d1.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
CRITICAL WARNING: [PSU-1]  Setting of Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) to 2 is not valid when the value of DRAM IC Bus Width (Parameter PSU__DDRC__DRAM_WIDTH) is set to 16. The valid value for Bank Group Address Count (Parameter PSU__DDRC__BG_ADDR_COUNT) is 1. 
CRITICAL WARNING: [PSU-2]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 16 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 16384. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 17. 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
Wrote  : </home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd> 
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.v
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/sim/ps_block.v
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hdl/ps_block_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] ps_block_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_auto_pc_0/ps_block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hw_handoff/ps_block.hwh
Generated Block Design Tcl file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hw_handoff/ps_block_bd.tcl
Generated Hardware Definition File /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.hwdef
[Mon Jul 12 06:39:56 2021] Launched synth_1...
Run output will be captured here: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/synth_1/runme.log
[Mon Jul 12 06:39:56 2021] Launched impl_1...
Run output will be captured here: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:30 ; elapsed = 00:01:28 . Memory (MB): peak = 10065.684 ; gain = 0.000 ; free physical = 17116 ; free virtual = 41346
startgroup
set_property -dict [list CONFIG.S00_HAS_REGSLICE {3}] [get_bd_cells ps8_0_axi_periph]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.S00_HAS_REGSLICE {3}] [get_bd_cells ps8_0_axi_periph]'
INFO: [Common 17-17] undo 'startgroup'
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/new/component.xml. It will be created.
save_bd_design
Wrote  : </home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd> 
Wrote  : </home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ui/bd_ebbe11d1.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
Wrote  : </home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd> 
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.v
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/sim/ps_block.v
VHDL Output written to : /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hdl/ps_block_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_auto_pc_0/ps_block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hw_handoff/ps_block.hwh
Generated Block Design Tcl file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/hw_handoff/ps_block_bd.tcl
Generated Hardware Definition File /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/synth/ps_block.hwdef
[Mon Jul 12 11:23:46 2021] Launched synth_1...
Run output will be captured here: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/synth_1/runme.log
[Mon Jul 12 11:23:46 2021] Launched impl_1...
Run output will be captured here: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 10174.738 ; gain = 0.000 ; free physical = 15764 ; free virtual = 40168
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 13 02:53:18 2021...
